Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 17 11:06:06 2024
| Host         : PC_Alessandro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z014s-clg484
| Speed File   : -2  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Pulser_module/PULSER_OUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 950 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 39 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 95 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.146   -10597.027                   7579                32752        0.051        0.000                      0                32752        1.370        0.000                       0                 13941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
Quartz25                       {0.000 20.000}       40.000          25.000          
REF_CLK2_P                     {0.000 20.000}       40.000          25.000          
REF_CLK_P                      {0.000 20.000}       40.000          25.000          
RING_OSC                       {0.000 2.000}        4.000           250.000         
clk_fpga_0                     {0.000 20.000}       40.000          25.000          
multiphase_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0           {0.357 2.857}        5.000           200.000         
  clk_out2_clk_wiz_0           {0.714 3.214}        5.000           200.000         
  clk_out3_clk_wiz_0           {1.071 3.571}        5.000           200.000         
  clk_out4_clk_wiz_0           {1.429 3.929}        5.000           200.000         
  clk_out5_clk_wiz_0           {1.786 4.286}        5.000           200.000         
  clk_out6_clk_wiz_0           {2.143 4.643}        5.000           200.000         
  clk_out7_clk_wiz_0           {2.500 5.000}        5.000           200.000         
  clkfbout_clk_wiz_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Quartz25                            34.739        0.000                      0                  125        0.239        0.000                      0                  125       19.500        0.000                       0                    84  
REF_CLK2_P                          34.739        0.000                      0                   63        0.222        0.000                      0                   63       19.500        0.000                       0                    48  
REF_CLK_P                           34.739        0.000                      0                   63        0.238        0.000                      0                   63       19.500        0.000                       0                    48  
RING_OSC                             0.792        0.000                      0                  285        0.259        0.000                      0                  285        1.500        0.000                       0                   285  
multiphase_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                -3.559    -7103.951                   6386                29991        0.051        0.000                      0                29991        1.370        0.000                       0                 12854  
  clk_out2_clk_wiz_0                 3.447        0.000                      0                   19        0.195        0.000                      0                   19        2.000        0.000                       0                    78  
  clk_out3_clk_wiz_0                 1.140        0.000                      0                   38        0.207        0.000                      0                   38        2.000        0.000                       0                   116  
  clk_out4_clk_wiz_0                 0.983        0.000                      0                   76        0.174        0.000                      0                   76        2.000        0.000                       0                   173  
  clk_out5_clk_wiz_0                 1.043        0.000                      0                   38        0.267        0.000                      0                   38        2.000        0.000                       0                    78  
  clk_out6_clk_wiz_0                 0.831        0.000                      0                   76        0.177        0.000                      0                   76        2.000        0.000                       0                   154  
  clk_out7_clk_wiz_0                 1.061        0.000                      0                   38        0.212        0.000                      0                   38        2.000        0.000                       0                    98  
  clkfbout_clk_wiz_0                                                                                                                                                             8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
REF_CLK2_P          Quartz25                 34.623        0.000                      0                   81        0.092        0.000                      0                   81  
REF_CLK_P           Quartz25                 34.657        0.000                      0                   81        0.161        0.000                      0                   81  
clk_out1_clk_wiz_0  Quartz25                  1.343        0.000                      0                   16        0.114        0.000                      0                   16  
Quartz25            REF_CLK2_P               34.322        0.000                      0                   56        0.182        0.000                      0                   56  
Quartz25            REF_CLK_P                34.288        0.000                      0                   56        0.338        0.000                      0                   56  
clk_out1_clk_wiz_0  RING_OSC                 -0.206       -0.301                      2                   38        1.596        0.000                      0                   38  
Quartz25            clk_out1_clk_wiz_0       -7.146    -1490.788                    273                  273        4.059        0.000                      0                  273  
RING_OSC            clk_out1_clk_wiz_0       -2.302      -31.367                     19                   19        0.696        0.000                      0                   19  
Quartz25            clk_out2_clk_wiz_0       -6.887     -291.823                     57                   57        3.743        0.000                      0                   57  
Quartz25            clk_out3_clk_wiz_0       -6.627     -276.836                     57                   57        3.426        0.000                      0                   57  
Quartz25            clk_out4_clk_wiz_0       -6.368     -262.088                     57                   57        3.116        0.000                      0                   57  
Quartz25            clk_out5_clk_wiz_0       -4.745     -136.158                     38                   38        2.797        0.000                      0                   38  
Quartz25            clk_out6_clk_wiz_0       -4.485     -126.062                     38                   38        2.477        0.000                      0                   38  
Quartz25            clk_out7_clk_wiz_0       -4.156     -117.441                     39                   39        2.158        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   Quartz25            REF_CLK2_P               37.403        0.000                      0                    6        0.204        0.000                      0                    6  
**async_default**   Quartz25            REF_CLK_P                37.367        0.000                      0                    6        0.260        0.000                      0                    6  
**async_default**   clk_out1_clk_wiz_0  RING_OSC                 -1.975      -51.668                     89                  285        2.272        0.000                      0                  285  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       -2.948     -786.513                    587                 1363        0.154        0.000                      0                 1363  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  Quartz25

Setup :            0  Failing Endpoints,  Worst Slack       34.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.739ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.225 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.225    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.395    44.940    
                         clock uncertainty           -0.035    44.905    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.964    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 34.739    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.220 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.220    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.395    44.940    
                         clock uncertainty           -0.035    44.905    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.964    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.804ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.160 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.160    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.395    44.940    
                         clock uncertainty           -0.035    44.905    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.964    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 34.804    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.141 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.141    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.395    44.940    
                         clock uncertainty           -0.035    44.905    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.964    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.127 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.127    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.395    44.941    
                         clock uncertainty           -0.035    44.906    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.965    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.843ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.122 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.122    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.395    44.941    
                         clock uncertainty           -0.035    44.906    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.965    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 34.843    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.062 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.062    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.395    44.941    
                         clock uncertainty           -0.035    44.906    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.965    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.922ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.043 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.043    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.395    44.941    
                         clock uncertainty           -0.035    44.906    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.965    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.965    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 34.922    

Slack (MET) :             34.962ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.029 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.029    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.419    44.967    
                         clock uncertainty           -0.035    44.932    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.991    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.991    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 34.962    

Slack (MET) :             34.967ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.024 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.024    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.419    44.967    
                         clock uncertainty           -0.035    44.932    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.991    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.991    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 34.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Res_Conta_reg/D
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.149%)  route 0.157ns (45.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.839    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.980 f  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/Q
                         net (fo=7, routed)           0.157     2.138    CLK_SAFE_MODULE/Conta25M_PS[1]
    SLICE_X39Y19         LUT4 (Prop_lut4_I3_O)        0.045     2.183 r  CLK_SAFE_MODULE/Res_Conta_i_1/O
                         net (fo=1, routed)           0.000     2.183    CLK_SAFE_MODULE/Res_Conta0
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.819     2.499    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
                         clock pessimism             -0.648     1.851    
    SLICE_X39Y19         FDPE (Hold_fdpe_C_D)         0.092     1.943    CLK_SAFE_MODULE/Res_Conta_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/CLK_2_perso_int_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     1.832    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     1.996 r  CLK_SAFE_MODULE/CLK_2_perso_int_reg/Q
                         net (fo=2, routed)           0.173     2.169    CLK_SAFE_MODULE/CLK_Lost_2
    SLICE_X46Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.214 r  CLK_SAFE_MODULE/CLK_2_perso_int_i_1/O
                         net (fo=1, routed)           0.000     2.214    CLK_SAFE_MODULE/CLK_2_perso_int_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  CLK_SAFE_MODULE/CLK_2_perso_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.813     2.493    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
                         clock pessimism             -0.661     1.832    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.120     1.952    CLK_SAFE_MODULE/CLK_2_perso_int_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Sel_MUX_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.013%)  route 0.455ns (70.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.550     1.833    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.141     1.974 f  CLK_SAFE_MODULE/CLK_1_ok_int_reg/Q
                         net (fo=5, routed)           0.455     2.430    CLK_SAFE_MODULE/CLK_OK_1
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.475 r  CLK_SAFE_MODULE/Sel_MUX_i_1/O
                         net (fo=1, routed)           0.000     2.475    CLK_SAFE_MODULE/Sel_MUX_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  CLK_SAFE_MODULE/Sel_MUX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.820     2.500    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  CLK_SAFE_MODULE/Sel_MUX_reg/C
                         clock pessimism             -0.401     2.099    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.107     2.206    CLK_SAFE_MODULE/Sel_MUX_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.851%)  route 0.187ns (50.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.839    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.980 r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/Q
                         net (fo=7, routed)           0.187     2.168    CLK_SAFE_MODULE/Conta25M_PS[0]
    SLICE_X39Y19         LUT3 (Prop_lut3_I2_O)        0.045     2.213 r  CLK_SAFE_MODULE/Conta25M_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     2.213    CLK_SAFE_MODULE/plusOp[2]
    SLICE_X39Y19         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.819     2.499    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[2]/C
                         clock pessimism             -0.648     1.851    
    SLICE_X39Y19         FDCE (Hold_fdce_C_D)         0.091     1.942    CLK_SAFE_MODULE/Conta25M_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.667%)  route 0.188ns (50.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.839    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.980 r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/Q
                         net (fo=7, routed)           0.188     2.169    CLK_SAFE_MODULE/Conta25M_PS[1]
    SLICE_X39Y19         LUT4 (Prop_lut4_I3_O)        0.045     2.214 r  CLK_SAFE_MODULE/Conta25M_PS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.214    CLK_SAFE_MODULE/plusOp[3]
    SLICE_X39Y19         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.819     2.499    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[3]/C
                         clock pessimism             -0.648     1.851    
    SLICE_X39Y19         FDCE (Hold_fdce_C_D)         0.092     1.943    CLK_SAFE_MODULE/Conta25M_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.161%)  route 0.178ns (48.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.839    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.980 f  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/Q
                         net (fo=7, routed)           0.178     2.158    CLK_SAFE_MODULE/Conta25M_PS[0]
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.203 r  CLK_SAFE_MODULE/Conta25M_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.203    CLK_SAFE_MODULE/plusOp[0]
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.821     2.501    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
                         clock pessimism             -0.662     1.839    
    SLICE_X39Y17         FDCE (Hold_fdce_C_D)         0.091     1.930    CLK_SAFE_MODULE/Conta25M_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.881%)  route 0.180ns (49.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.839    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.980 r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/Q
                         net (fo=7, routed)           0.180     2.160    CLK_SAFE_MODULE/Conta25M_PS[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.205 r  CLK_SAFE_MODULE/Conta25M_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.205    CLK_SAFE_MODULE/plusOp[1]
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.821     2.501    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
                         clock pessimism             -0.662     1.839    
    SLICE_X39Y17         FDCE (Hold_fdce_C_D)         0.092     1.931    CLK_SAFE_MODULE/Conta25M_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Sel_MUX_master_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.013%)  route 0.455ns (70.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.550     1.833    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.141     1.974 f  CLK_SAFE_MODULE/CLK_1_ok_int_reg/Q
                         net (fo=5, routed)           0.455     2.430    CLK_SAFE_MODULE/CLK_OK_1
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.475 r  CLK_SAFE_MODULE/Sel_MUX_master_i_1/O
                         net (fo=1, routed)           0.000     2.475    CLK_SAFE_MODULE/Sel_MUX_master
    SLICE_X53Y35         FDCE                                         r  CLK_SAFE_MODULE/Sel_MUX_master_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.820     2.500    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  CLK_SAFE_MODULE/Sel_MUX_master_reg/C
                         clock pessimism             -0.401     2.099    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.092     2.191    CLK_SAFE_MODULE/Sel_MUX_master_reg
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.552     1.835    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.164     1.999 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/Q
                         net (fo=4, routed)           0.148     2.147    CLK_SAFE_MODULE/ContTimeOK_2_reg[7]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.192 r  CLK_SAFE_MODULE/ContTimeOK_2[4]_i_2/O
                         net (fo=1, routed)           0.000     2.192    CLK_SAFE_MODULE/ContTimeOK_2[4]_i_2_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.256 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.256    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1_n_4
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     2.497    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/C
                         clock pessimism             -0.662     1.835    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.134     1.969    CLK_SAFE_MODULE/ContTimeOK_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.828%)  route 0.148ns (35.172%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.552     1.835    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     1.999 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[11]/Q
                         net (fo=5, routed)           0.148     2.148    CLK_SAFE_MODULE/ContTimeOK_2_reg[11]
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.045     2.193 r  CLK_SAFE_MODULE/ContTimeOK_2[8]_i_2/O
                         net (fo=1, routed)           0.000     2.193    CLK_SAFE_MODULE/ContTimeOK_2[8]_i_2_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.257 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.257    CLK_SAFE_MODULE/ContTimeOK_2_reg[8]_i_1_n_4
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.816     2.496    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[11]/C
                         clock pessimism             -0.661     1.835    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.134     1.969    CLK_SAFE_MODULE/ContTimeOK_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Quartz25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Quartz25 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  CLK_SAFE_MODULE/BUFGMUX_inst/I1
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y20  Quartz25_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y23    CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X48Y27    CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X48Y27    CLK_SAFE_MODULE/CLK_1_ritrovato_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y22    CLK_SAFE_MODULE/CLK_2_ok_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y24    CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y24    CLK_SAFE_MODULE/CLK_2_ritrovato_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X43Y22    CLK_SAFE_MODULE/ContTimeOK_1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X43Y24    CLK_SAFE_MODULE/ContTimeOK_1_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y27    CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y27    CLK_SAFE_MODULE/CLK_1_ritrovato_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y24    CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y24    CLK_SAFE_MODULE/CLK_2_ritrovato_int_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y22    CLK_SAFE_MODULE/ContTimeOK_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y24    CLK_SAFE_MODULE/ContTimeOK_1_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y24    CLK_SAFE_MODULE/ContTimeOK_1_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y25    CLK_SAFE_MODULE/ContTimeOK_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y25    CLK_SAFE_MODULE/ContTimeOK_1_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y22    CLK_SAFE_MODULE/ContTimeOK_1_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y27    CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y27    CLK_SAFE_MODULE/CLK_1_ritrovato_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y24    CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y24    CLK_SAFE_MODULE/CLK_2_ritrovato_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y22    CLK_SAFE_MODULE/ContTimeOK_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y24    CLK_SAFE_MODULE/ContTimeOK_1_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y24    CLK_SAFE_MODULE/ContTimeOK_1_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y25    CLK_SAFE_MODULE/ContTimeOK_1_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y25    CLK_SAFE_MODULE/ContTimeOK_1_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y22    CLK_SAFE_MODULE/ContTimeOK_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK2_P
  To Clock:  REF_CLK2_P

Setup :            0  Failing Endpoints,  Worst Slack       34.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.739ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.074 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.074    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.395    44.790    
                         clock uncertainty           -0.035    44.754    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.813    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.813    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 34.739    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.069 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.069    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.395    44.790    
                         clock uncertainty           -0.035    44.754    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.813    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.813    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.804ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.009 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.009    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.395    44.790    
                         clock uncertainty           -0.035    44.754    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.813    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.813    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 34.804    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.990 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.990    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.395    44.790    
                         clock uncertainty           -0.035    44.754    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.813    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.813    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.976 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.976    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.395    44.791    
                         clock uncertainty           -0.035    44.755    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.814    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.843ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.971 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.971    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.395    44.791    
                         clock uncertainty           -0.035    44.755    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.814    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                 34.843    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.911 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.911    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.395    44.791    
                         clock uncertainty           -0.035    44.755    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.814    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.922ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.892 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.892    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.395    44.791    
                         clock uncertainty           -0.035    44.755    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.814    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 34.922    

Slack (MET) :             34.962ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 44.398 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.878 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.878    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.398    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.419    44.817    
                         clock uncertainty           -0.035    44.781    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.840    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.840    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 34.962    

Slack (MET) :             34.967ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 44.398 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.873 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.873    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.398    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.419    44.817    
                         clock uncertainty           -0.035    44.781    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.840    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.840    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 34.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.761%)  route 0.142ns (43.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/Q
                         net (fo=21, routed)          0.142     2.111    CLK_SAFE_MODULE/ContaRef25M_2[0]
    SLICE_X39Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.156 r  CLK_SAFE_MODULE/ContaRef25M_2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.156    CLK_SAFE_MODULE/ContaRef25M_2[3]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                         clock pessimism             -0.355     1.842    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.092     1.934    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.246%)  route 0.145ns (43.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/Q
                         net (fo=21, routed)          0.145     2.114    CLK_SAFE_MODULE/ContaRef25M_2[0]
    SLICE_X39Y20         LUT5 (Prop_lut5_I1_O)        0.045     2.159 r  CLK_SAFE_MODULE/ContaRef25M_2[4]_i_2/O
                         net (fo=1, routed)           0.000     2.159    CLK_SAFE_MODULE/ContaRef25M_2[4]_i_2_n_0
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                         clock pessimism             -0.355     1.842    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.092     1.934    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.558%)  route 0.132ns (41.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/Q
                         net (fo=19, routed)          0.132     2.101    CLK_SAFE_MODULE/ContaRef25M_2[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.146 r  CLK_SAFE_MODULE/ContaRef25M_2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.146    CLK_SAFE_MODULE/ContaRef25M_2[2]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
                         clock pessimism             -0.369     1.828    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.092     1.920    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.715%)  route 0.181ns (49.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 f  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/Q
                         net (fo=21, routed)          0.181     2.150    CLK_SAFE_MODULE/ContaRef25M_2[0]
    SLICE_X37Y20         LUT1 (Prop_lut1_I0_O)        0.045     2.195 r  CLK_SAFE_MODULE/ContaRef25M_2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.195    CLK_SAFE_MODULE/ContaRef25M_2[0]_i_1_n_0
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                         clock pessimism             -0.369     1.828    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.091     1.919    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.311%)  route 0.191ns (50.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/Q
                         net (fo=20, routed)          0.191     2.161    CLK_SAFE_MODULE/ContaRef25M_2[1]
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.206 r  CLK_SAFE_MODULE/ContaRef25M_2[1]_i_1/O
                         net (fo=1, routed)           0.000     2.206    CLK_SAFE_MODULE/ContaRef25M_2[1]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
                         clock pessimism             -0.369     1.828    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.091     1.919    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.486%)  route 0.338ns (64.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/EN_Sync2_reg/Q
                         net (fo=1, routed)           0.219     2.188    CLK_SAFE_MODULE/EN_Sync2
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.119     2.353    CLK_SAFE_MODULE/ContaRef25M_20
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
                         clock pessimism             -0.337     1.860    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.039     1.821    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.486%)  route 0.338ns (64.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/EN_Sync2_reg/Q
                         net (fo=1, routed)           0.219     2.188    CLK_SAFE_MODULE/EN_Sync2
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.119     2.353    CLK_SAFE_MODULE/ContaRef25M_20
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
                         clock pessimism             -0.337     1.860    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.039     1.821    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.486%)  route 0.338ns (64.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/EN_Sync2_reg/Q
                         net (fo=1, routed)           0.219     2.188    CLK_SAFE_MODULE/EN_Sync2
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.119     2.353    CLK_SAFE_MODULE/ContaRef25M_20
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                         clock pessimism             -0.337     1.860    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.039     1.821    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.486%)  route 0.338ns (64.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/EN_Sync2_reg/Q
                         net (fo=1, routed)           0.219     2.188    CLK_SAFE_MODULE/EN_Sync2
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.119     2.353    CLK_SAFE_MODULE/ContaRef25M_20
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                         clock pessimism             -0.337     1.860    
    SLICE_X39Y20         FDCE (Hold_fdce_C_CE)       -0.039     1.821    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.746%)  route 0.382ns (67.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/EN_Sync2_reg/Q
                         net (fo=1, routed)           0.219     2.188    CLK_SAFE_MODULE/EN_Sync2
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_2[4]_i_1/O
                         net (fo=5, routed)           0.163     2.396    CLK_SAFE_MODULE/ContaRef25M_20
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                         clock pessimism             -0.337     1.860    
    SLICE_X37Y20         FDCE (Hold_fdce_C_CE)       -0.039     1.821    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.575    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK2_P
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { REF_CLK2_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17  CLK_Cable_2_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  CLK_SAFE_MODULE/BUFGMUX_inst/I0
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/I1
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X37Y20    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y20    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y20    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y20    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y20    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X40Y20    CLK_SAFE_MODULE/EN_Sync2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X51Y21    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X77Y20    Pulser_module/Conta_1ms_reg[4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X77Y20    Pulser_module/Conta_1ms_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X77Y20    Pulser_module/Conta_1ms_reg[6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X77Y20    Pulser_module/Conta_1ms_reg[7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X40Y20    CLK_SAFE_MODULE/EN_Sync2_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X51Y21    Pulser_module/ContaPulser_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X51Y21    Pulser_module/ContaPulser_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y21    Pulser_module/ContaPulser_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X51Y21    Pulser_module/ContaPulser_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y21    Pulser_module/ContaPulser_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y21    Pulser_module/ContaPulser_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y22    Pulser_module/ContaPulser_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK_P
  To Clock:  REF_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack       34.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.739ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.040 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.040    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.394    44.755    
                         clock uncertainty           -0.035    44.720    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.779    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.779    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 34.739    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.035 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.035    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.394    44.755    
                         clock uncertainty           -0.035    44.720    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.779    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.779    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.804ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.975 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.975    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.394    44.755    
                         clock uncertainty           -0.035    44.720    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.779    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.779    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 34.804    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.956 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.956    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.394    44.755    
                         clock uncertainty           -0.035    44.720    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.779    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.779    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.942 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.942    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.394    44.756    
                         clock uncertainty           -0.035    44.721    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.780    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.780    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.843ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.937 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.937    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.394    44.756    
                         clock uncertainty           -0.035    44.721    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.780    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.780    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 34.843    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.877 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.877    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.394    44.756    
                         clock uncertainty           -0.035    44.721    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.780    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.780    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.922ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.858 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.858    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.394    44.756    
                         clock uncertainty           -0.035    44.721    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.780    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.780    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 34.922    

Slack (MET) :             34.962ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 44.364 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.844 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.844    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.364    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.418    44.782    
                         clock uncertainty           -0.035    44.747    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.806    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.806    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 34.962    

Slack (MET) :             34.967ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 44.364 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.839 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.839    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.364    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.418    44.782    
                         clock uncertainty           -0.035    44.747    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.806    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.806    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 34.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.190%)  route 0.150ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.554     1.796    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     1.960 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/Q
                         net (fo=17, routed)          0.150     2.110    CLK_SAFE_MODULE/ContaRef25M_1[4]
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.155 r  CLK_SAFE_MODULE/ContaRef25M_1[4]_i_2/O
                         net (fo=1, routed)           0.000     2.155    CLK_SAFE_MODULE/ContaRef25M_1[4]_i_2_n_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                         clock pessimism             -0.369     1.796    
    SLICE_X46Y19         FDCE (Hold_fdce_C_D)         0.121     1.917    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.134%)  route 0.235ns (55.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.795    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.936 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.235     2.171    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.045     2.216 r  CLK_SAFE_MODULE/ContaRef25M_1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.216    CLK_SAFE_MODULE/ContaRef25M_1[1]_i_1_n_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                         clock pessimism             -0.337     1.828    
    SLICE_X46Y19         FDCE (Hold_fdce_C_D)         0.120     1.948    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.795    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.178     2.113    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X48Y19         LUT1 (Prop_lut1_I0_O)        0.045     2.158 r  CLK_SAFE_MODULE/ContaRef25M_1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.158    CLK_SAFE_MODULE/ContaRef25M_1[0]_i_1_n_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                         clock pessimism             -0.370     1.795    
    SLICE_X48Y19         FDCE (Hold_fdce_C_D)         0.091     1.886    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.587%)  route 0.196ns (48.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.554     1.796    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     1.960 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/Q
                         net (fo=20, routed)          0.196     2.156    CLK_SAFE_MODULE/ContaRef25M_1[1]
    SLICE_X46Y19         LUT3 (Prop_lut3_I2_O)        0.045     2.201 r  CLK_SAFE_MODULE/ContaRef25M_1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.201    CLK_SAFE_MODULE/ContaRef25M_1[2]_i_1_n_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
                         clock pessimism             -0.369     1.796    
    SLICE_X46Y19         FDCE (Hold_fdce_C_D)         0.121     1.917    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.833%)  route 0.228ns (52.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.554     1.796    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     1.960 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/Q
                         net (fo=19, routed)          0.228     2.188    CLK_SAFE_MODULE/ContaRef25M_1[2]
    SLICE_X46Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.233    CLK_SAFE_MODULE/ContaRef25M_1[3]_i_1_n_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
                         clock pessimism             -0.369     1.796    
    SLICE_X46Y19         FDCE (Hold_fdce_C_D)         0.121     1.917    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.811%)  route 0.364ns (66.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.795    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.204     2.140    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.185 r  CLK_SAFE_MODULE/ContaRef25M_1[4]_i_1/O
                         net (fo=5, routed)           0.160     2.345    CLK_SAFE_MODULE/ContaRef25M_10
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                         clock pessimism             -0.337     1.828    
    SLICE_X46Y19         FDCE (Hold_fdce_C_CE)       -0.016     1.812    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.811%)  route 0.364ns (66.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.795    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.204     2.140    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.185 r  CLK_SAFE_MODULE/ContaRef25M_1[4]_i_1/O
                         net (fo=5, routed)           0.160     2.345    CLK_SAFE_MODULE/ContaRef25M_10
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
                         clock pessimism             -0.337     1.828    
    SLICE_X46Y19         FDCE (Hold_fdce_C_CE)       -0.016     1.812    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.811%)  route 0.364ns (66.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.795    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.204     2.140    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.185 r  CLK_SAFE_MODULE/ContaRef25M_1[4]_i_1/O
                         net (fo=5, routed)           0.160     2.345    CLK_SAFE_MODULE/ContaRef25M_10
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
                         clock pessimism             -0.337     1.828    
    SLICE_X46Y19         FDCE (Hold_fdce_C_CE)       -0.016     1.812    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.811%)  route 0.364ns (66.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.795    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.204     2.140    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.185 r  CLK_SAFE_MODULE/ContaRef25M_1[4]_i_1/O
                         net (fo=5, routed)           0.160     2.345    CLK_SAFE_MODULE/ContaRef25M_10
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                         clock pessimism             -0.337     1.828    
    SLICE_X46Y19         FDCE (Hold_fdce_C_CE)       -0.016     1.812    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.252ns (36.895%)  route 0.431ns (63.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.876    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.017 r  Pulser_module/Conta_1ms_reg[14]/Q
                         net (fo=2, routed)           0.431     2.448    Pulser_module/Conta_1ms_reg[14]
    SLICE_X77Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.493 r  Pulser_module/Conta_1ms[12]_i_2/O
                         net (fo=1, routed)           0.000     2.493    Pulser_module/Conta_1ms[12]_i_2_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.559 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.559    Pulser_module/Conta_1ms_reg[12]_i_1_n_5
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.251    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
                         clock pessimism             -0.376     1.876    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     1.981    Pulser_module/Conta_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK_P
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { REF_CLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16  CLK_Cable_1_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  CLK_SAFE_MODULE/BUFGMUX_inst/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/I0
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X48Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X42Y19    CLK_SAFE_MODULE/EN_Sync_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X51Y21    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X51Y21    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X53Y23    Pulser_module/ContaPulser_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X48Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X46Y19    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  RING_OSC
  To Clock:  RING_OSC

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 1.341ns (43.331%)  route 1.754ns (56.669%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X52Y102        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]/Q
                         net (fo=4, routed)           1.210     2.449    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]
    SLICE_X51Y98         LUT6 (Prop_lut6_I5_O)        0.105     2.554 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_i_1__17/O
                         net (fo=1, routed)           0.000     2.554    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_i_1__17_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.886 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.886    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.102 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.543     3.646    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.309     3.955 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_i_1__17/O
                         net (fo=1, routed)           0.000     3.955    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring
    SLICE_X55Y101        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y9            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X55Y101        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty           -0.035     4.717    
    SLICE_X55Y101        FDCE (Setup_fdce_C_D)        0.030     4.747    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.747    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.395ns (44.052%)  route 1.772ns (55.948%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 4.792 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y10           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]/Q
                         net (fo=4, routed)           0.944     2.183    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]
    SLICE_X53Y95         LUT4 (Prop_lut4_I2_O)        0.105     2.288 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry_i_8__14/O
                         net (fo=1, routed)           0.000     2.288    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry_i_8__14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.728 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.728    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.918 f  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.828     3.746    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.281     4.027 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_i_1__14/O
                         net (fo=1, routed)           0.000     4.027    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y10           BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792     4.792    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.068     4.860    
                         clock uncertainty           -0.035     4.825    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.069     4.894    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.894    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.503ns (49.975%)  route 1.504ns (50.025%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.433     1.293 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]/Q
                         net (fo=4, routed)           1.050     2.343    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.105     2.448 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_4__16/O
                         net (fo=1, routed)           0.000     2.448    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_4__16_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.888 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001     2.888    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.104 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.454     3.558    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.309     3.867 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_i_1__16/O
                         net (fo=1, routed)           0.000     3.867    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y8            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty           -0.035     4.717    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)        0.030     4.747    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.747    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.429ns (46.862%)  route 1.620ns (53.138%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 5.237 - 4.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.388     1.388    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X36Y25         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.433     1.821 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]/Q
                         net (fo=4, routed)           0.924     2.745    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.105     2.850 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry_i_8__2/O
                         net (fo=1, routed)           0.000     2.850    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry_i_8__2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.290 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.290    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.480 f  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.696     4.176    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.261     4.437 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_i_1__2/O
                         net (fo=1, routed)           0.000     4.437    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring
    SLICE_X36Y24         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.237     5.237    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X36Y24         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.096     5.333    
                         clock uncertainty           -0.035     5.298    
    SLICE_X36Y24         FDCE (Setup_fdce_C_D)        0.072     5.370    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.429ns (48.752%)  route 1.502ns (51.248%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.433     1.293 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]/Q
                         net (fo=4, routed)           0.933     2.226    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.105     2.331 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ltOp_carry_i_8__16/O
                         net (fo=1, routed)           0.000     2.331    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ltOp_carry_i_8__16_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.771 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.771    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.961 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.569     3.530    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ltOp
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.261     3.791 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_1__16/O
                         net (fo=1, routed)           0.000     3.791    MULTYCHANNEL/channel[17].single_channel_inst/ADC/p_0_in
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y8            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty           -0.035     4.717    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)        0.032     4.749    MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          4.749    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 1.452ns (49.376%)  route 1.489ns (50.624%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 4.792 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/Q
                         net (fo=4, routed)           1.045     2.284    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105     2.389 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_4__15/O
                         net (fo=1, routed)           0.000     2.389    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_4__15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.829 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.829    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.045 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.444     3.489    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp
    SLICE_X51Y100        LUT2 (Prop_lut2_I0_O)        0.312     3.801 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_i_1__15/O
                         net (fo=1, routed)           0.000     3.801    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y11           BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792     4.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.068     4.860    
                         clock uncertainty           -0.035     4.825    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.069     4.894    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.894    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.378ns (46.949%)  route 1.557ns (53.051%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 4.792 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y10           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]/Q
                         net (fo=4, routed)           0.944     2.183    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[0]
    SLICE_X53Y95         LUT4 (Prop_lut4_I2_O)        0.105     2.288 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry_i_8__14/O
                         net (fo=1, routed)           0.000     2.288    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry_i_8__14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.728 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.728    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.918 f  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.614     3.531    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ltOp
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.264     3.795 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_i_1__14/O
                         net (fo=1, routed)           0.000     3.795    MULTYCHANNEL/channel[15].single_channel_inst/ADC/p_0_in
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y10           BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792     4.792    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.068     4.860    
                         clock uncertainty           -0.035     4.825    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.069     4.894    MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          4.894    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.429ns (49.751%)  route 1.443ns (50.249%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 5.238 - 4.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.388     1.388    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X36Y25         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.433     1.821 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]/Q
                         net (fo=4, routed)           0.924     2.745    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[0]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.105     2.850 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry_i_8__2/O
                         net (fo=1, routed)           0.000     2.850    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry_i_8__2_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.290 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.290    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.480 f  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.519     3.999    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.261     4.260 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_i_1__2/O
                         net (fo=1, routed)           0.000     4.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/p_0_in
    SLICE_X36Y23         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.238     5.238    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X36Y23         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.096     5.334    
                         clock uncertainty           -0.035     5.299    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.072     5.371    MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/ADC/ttp_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 1.267ns (46.185%)  route 1.476ns (53.815%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y5            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[14].single_channel_inst/ADC/osc_out
    SLICE_X51Y51         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/ttp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/ttp_counter_reg[5]/Q
                         net (fo=4, routed)           0.923     2.162    MULTYCHANNEL/channel[14].single_channel_inst/ADC/ttp_counter_reg[5]
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.105     2.267 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/ltOp_carry_i_6__13/O
                         net (fo=1, routed)           0.000     2.267    MULTYCHANNEL/channel[14].single_channel_inst/ADC/ltOp_carry_i_6__13_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.599 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.599    MULTYCHANNEL/channel[14].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.789 f  MULTYCHANNEL/channel[14].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.554     3.342    MULTYCHANNEL/channel[14].single_channel_inst/ADC/ltOp
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.261     3.603 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_i_1__13/O
                         net (fo=1, routed)           0.000     3.603    MULTYCHANNEL/channel[14].single_channel_inst/ADC/p_0_in
    SLICE_X59Y50         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y5            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[14].single_channel_inst/ADC/osc_out
    SLICE_X59Y50         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty           -0.035     4.717    
    SLICE_X59Y50         FDCE (Setup_fdce_C_D)        0.030     4.747    MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          4.747    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.268ns (43.909%)  route 1.620ns (56.091%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y7            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.820     0.820    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X55Y51         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.379     1.199 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           1.032     2.231    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X55Y48         LUT4 (Prop_lut4_I0_O)        0.105     2.336 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ltOp_carry_i_5__11/O
                         net (fo=1, routed)           0.000     2.336    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ltOp_carry_i_5__11_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.668 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.668    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.858 f  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.588     3.446    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ltOp
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.262     3.708 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_i_1__11/O
                         net (fo=1, routed)           0.000     3.708    MULTYCHANNEL/channel[12].single_channel_inst/ADC/p_0_in
    SLICE_X54Y50         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y7            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X54Y50         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.040     4.792    
                         clock uncertainty           -0.035     4.757    
    SLICE_X54Y50         FDCE (Setup_fdce_C_D)        0.106     4.863    MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          4.863    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  1.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y7            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.323     0.323    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X55Y51         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141     0.464 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.115     0.579    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X55Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.687 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     0.687    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__11_n_4
    SLICE_X55Y51         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y7            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.362     0.362    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X55Y51         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.039     0.323    
    SLICE_X55Y51         FDCE (Hold_fdce_C_D)         0.105     0.428    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.553     0.553    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X43Y18         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.118     0.812    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.920 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.920    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__6_n_4
    SLICE_X43Y18         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.818     0.818    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X43Y18         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism             -0.265     0.553    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.105     0.658    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.552     0.552    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X43Y19         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.118     0.811    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.919 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.919    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__6_n_4
    SLICE_X43Y19         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.817     0.817    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X43Y19         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.265     0.552    
    SLICE_X43Y19         FDCE (Hold_fdce_C_D)         0.105     0.657    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y7            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.323     0.323    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X55Y52         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_fdce_C_Q)         0.141     0.464 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]/Q
                         net (fo=4, routed)           0.118     0.582    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.690 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[8]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     0.690    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[8]_i_1__11_n_4
    SLICE_X55Y52         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y7            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.362     0.362    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X55Y52         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]/C
                         clock pessimism             -0.039     0.323    
    SLICE_X55Y52         FDCE (Hold_fdce_C_D)         0.105     0.428    MULTYCHANNEL/channel[12].single_channel_inst/ADC/ttp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.552     0.552    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X39Y27         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.118     0.811    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.919 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.919    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__0_n_4
    SLICE_X39Y27         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.816     0.816    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X39Y27         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X39Y27         FDCE (Hold_fdce_C_D)         0.105     0.657    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.340     0.340    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.481 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.118     0.599    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.707 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__15/O[3]
                         net (fo=1, routed)           0.000     0.707    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__15_n_4
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.380     0.380    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism             -0.040     0.340    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     0.445    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.340     0.340    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y101        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     0.481 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.118     0.599    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.707 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__15/O[3]
                         net (fo=1, routed)           0.000     0.707    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__15_n_4
    SLICE_X51Y101        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.380     0.380    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y101        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.040     0.340    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     0.445    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.562     0.562    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X38Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]/Q
                         net (fo=4, routed)           0.124     0.849    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.959 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.959    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[8]_i_1_n_5
    SLICE_X38Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.829     0.829    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X38Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.134     0.696    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.340     0.340    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     0.504 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/Q
                         net (fo=4, routed)           0.124     0.628    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.738 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     0.738    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__16_n_5
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.380     0.380    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/C
                         clock pessimism             -0.040     0.340    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     0.474    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.561     0.561    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X38Y42         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]/Q
                         net (fo=4, routed)           0.124     0.848    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.958 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.958    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[0]_i_1_n_5
    SLICE_X38Y42         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.828     0.828    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X38Y42         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.134     0.695    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RING_OSC
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[6].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X54Y57   MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y102  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y102  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y103  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y101  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y102  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y102  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y103  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y100  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y101  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y101  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X54Y57   MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X54Y57   MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y54   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y57   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y54   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y54   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y54   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y55   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y55   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y55   MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  multiphase_clock/inst/clk_in1
  To Clock:  multiphase_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multiphase_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { multiphase_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         6386  Failing Endpoints,  Worst Slack       -3.559ns,  Total Violation    -7103.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.061ns  (logic 0.538ns (6.674%)  route 7.523ns (93.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.580     9.900    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X45Y103        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X45Y103        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.061ns  (logic 0.538ns (6.674%)  route 7.523ns (93.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.580     9.900    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X45Y103        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X45Y103        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.061ns  (logic 0.538ns (6.674%)  route 7.523ns (93.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.580     9.900    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X45Y103        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X45Y103        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X45Y103        FDSE (Setup_fdse_C_S)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.061ns  (logic 0.538ns (6.674%)  route 7.523ns (93.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.580     9.900    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X45Y103        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X45Y103        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X45Y103        FDSE (Setup_fdse_C_S)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.020ns  (logic 0.538ns (6.708%)  route 7.482ns (93.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.539     9.859    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    SLICE_X48Y101        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.020ns  (logic 0.538ns (6.708%)  route 7.482ns (93.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.539     9.859    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    SLICE_X48Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X48Y101        FDSE (Setup_fdse_C_S)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.020ns  (logic 0.538ns (6.708%)  route 7.482ns (93.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.539     9.859    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    SLICE_X48Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X48Y101        FDSE (Setup_fdse_C_S)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.020ns  (logic 0.538ns (6.708%)  route 7.482ns (93.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.539     9.859    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    SLICE_X48Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X48Y101        FDSE (Setup_fdse_C_S)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.515ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.016ns  (logic 0.538ns (6.711%)  route 7.478ns (93.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.535     9.855    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    SLICE_X49Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X49Y101        FDSE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X49Y101        FDSE (Setup_fdse_C_S)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 -3.515    

Slack (VIOLATED) :        -3.515ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        8.016ns  (logic 0.538ns (6.711%)  route 7.478ns (93.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 6.750 - 5.357 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 1.839 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.480     1.839    TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y48         FDRE                                         r  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.433     2.272 f  TOP_block_i/TOP_block_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          5.943     8.215    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X62Y104        LUT1 (Prop_lut1_I0_O)        0.105     8.320 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=56, routed)          1.535     9.855    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]_0
    SLICE_X49Y101        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.391     6.750    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism              0.000     6.750    
                         clock uncertainty           -0.057     6.693    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.352     6.341    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 -3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 1.184 - 0.357 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 0.917 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.558     0.917    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X39Y93         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.108     1.166    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X38Y92         SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.825     1.184    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.252     0.932    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 1.177 - 0.357 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 0.910 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.551     0.910    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y68         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[18]/Q
                         net (fo=1, routed)           0.114     1.165    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[18]
    SLICE_X42Y67         SRL16E                                       r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.818     1.177    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y67         SRL16E                                       r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.252     0.925    
    SLICE_X42Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.108    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.034%)  route 0.173ns (53.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 1.170 - 0.357 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 0.903 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.544     0.903    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[51]/Q
                         net (fo=1, routed)           0.173     1.224    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[19]
    SLICE_X46Y73         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.811     1.170    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X46Y73         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/C
                         clock pessimism             -0.005     1.165    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)        -0.001     1.164    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.799%)  route 0.182ns (55.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 1.170 - 0.357 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 0.903 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.544     0.903    TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y72         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  TOP_block_i/TOP_block_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[50]/Q
                         net (fo=1, routed)           0.182     1.233    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[18]
    SLICE_X46Y73         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.811     1.170    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X46Y73         FDRE                                         r  TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/C
                         clock pessimism             -0.005     1.165    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.006     1.171    TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.974%)  route 0.166ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 1.259 - 0.357 ) 
    Source Clock Delay      (SCD):    0.593ns = ( 0.950 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.591     0.950    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y12          FDCE                                         r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     1.091 r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=19, routed)          0.166     1.256    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[2]
    RAMB36_X0Y2          RAMB36E1                                     r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.900     1.259    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.253     1.005    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.188    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.468%)  route 0.128ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 1.271 - 0.357 ) 
    Source Clock Delay      (SCD):    0.642ns = ( 0.999 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.640     0.999    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y105        FDRE                                         r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.140 r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.128     1.268    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X46Y104        SRL16E                                       r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.912     1.271    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y104        SRL16E                                       r  TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.256     1.015    
    SLICE_X46Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.198    TOP_block_i/TOP_block_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.893%)  route 0.166ns (54.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 1.260 - 0.357 ) 
    Source Clock Delay      (SCD):    0.596ns = ( 0.953 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.594     0.953    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y6           FDCE                                         r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.094 r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=18, routed)          0.166     1.260    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X0Y1          RAMB36E1                                     r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.901     1.260    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     1.006    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.189    FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 1.185 - 0.357 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 0.917 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.558     0.917    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X46Y94         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.108     1.189    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X46Y93         SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.826     1.185    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y93         SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.252     0.933    
    SLICE_X46Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.116    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 1.268 - 0.357 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 0.997 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.638     0.997    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X32Y113        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.270    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X32Y112        SRL16E                                       r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.909     1.268    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y112        SRL16E                                       r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.255     1.013    
    SLICE_X32Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.196    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RunControl/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.127%)  route 0.399ns (73.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 1.184 - 0.357 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 0.908 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.549     0.908    RunControl/clk_out1
    SLICE_X49Y28         FDRE                                         r  RunControl/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  RunControl/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.399     1.447    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y57         SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.825     1.184    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y57         SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     1.184    
    SLICE_X46Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.367    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.357 2.857 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X1Y9      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X0Y9      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y7      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y11     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X0Y7      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X3Y10     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y8      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X0Y8      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y10     TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y6      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y84     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y68     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y67     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X38Y67     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.370ns  (logic 0.433ns (31.610%)  route 0.937ns (68.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.018 - 5.714 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 2.166 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.450     2.166    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y18         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y18         FDCE (Prop_fdce_C_Q)         0.433     2.599 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.937     3.536    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X73Y14         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.302     7.018    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X73Y14         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.114    
                         clock uncertainty           -0.057     7.057    
    SLICE_X73Y14         FDCE (Setup_fdce_C_D)       -0.074     6.983    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.362ns  (logic 0.379ns (27.822%)  route 0.983ns (72.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.022 - 5.714 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 2.170 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.454     2.170    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y14         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.379     2.549 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.983     3.533    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X69Y6          FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.306     7.022    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X69Y6          FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.118    
                         clock uncertainty           -0.057     7.061    
    SLICE_X69Y6          FDCE (Setup_fdce_C_D)       -0.074     6.987    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.230ns  (logic 0.379ns (30.815%)  route 0.851ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 7.013 - 5.714 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 2.168 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.452     2.168    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X70Y17         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDCE (Prop_fdce_C_Q)         0.379     2.547 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.851     3.398    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X79Y28         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.297     7.013    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X79Y28         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.109    
                         clock uncertainty           -0.057     7.052    
    SLICE_X79Y28         FDCE (Setup_fdce_C_D)       -0.047     7.005    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.155ns  (logic 0.379ns (32.824%)  route 0.776ns (67.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.954 - 5.714 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 2.168 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.452     2.168    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y15         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.379     2.547 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.776     3.323    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X52Y11         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.238     6.954    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X52Y11         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.050    
                         clock uncertainty           -0.057     6.993    
    SLICE_X52Y11         FDCE (Setup_fdce_C_D)       -0.047     6.946    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.043ns  (logic 0.379ns (36.342%)  route 0.664ns (63.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.014 - 5.714 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 2.166 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.450     2.166    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y19         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDCE (Prop_fdce_C_Q)         0.379     2.545 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.664     3.209    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X75Y19         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.298     7.014    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X75Y19         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.110    
                         clock uncertainty           -0.057     7.053    
    SLICE_X75Y19         FDCE (Setup_fdce_C_D)       -0.074     6.979    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.003ns  (logic 0.379ns (37.787%)  route 0.624ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 7.019 - 5.714 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 2.169 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.453     2.169    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y15         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y15         FDCE (Prop_fdce_C_Q)         0.379     2.548 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.624     3.172    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X71Y12         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.303     7.019    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X71Y12         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.115    
                         clock uncertainty           -0.057     7.058    
    SLICE_X71Y12         FDCE (Setup_fdce_C_D)       -0.047     7.011    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.949ns  (logic 0.379ns (39.942%)  route 0.570ns (60.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.016 - 5.714 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 2.166 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.450     2.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X60Y17         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.379     2.545 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.570     3.115    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X59Y10         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.300     7.016    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X59Y10         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.112    
                         clock uncertainty           -0.057     7.055    
    SLICE_X59Y10         FDCE (Setup_fdce_C_D)       -0.047     7.008    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.929ns  (logic 0.433ns (46.632%)  route 0.496ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 7.011 - 5.714 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 2.166 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.450     2.166    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y17         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.433     2.599 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.496     3.095    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X56Y17         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.295     7.011    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X56Y17         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.107    
                         clock uncertainty           -0.057     7.050    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)       -0.047     7.003    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.916ns  (logic 0.379ns (41.385%)  route 0.537ns (58.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 7.015 - 5.714 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 2.170 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.454     2.170    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y16         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y16         FDCE (Prop_fdce_C_Q)         0.379     2.549 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.537     3.086    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.299     7.015    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.111    
                         clock uncertainty           -0.057     7.054    
    SLICE_X76Y20         FDCE (Setup_fdce_C_D)       -0.047     7.007    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.918ns  (logic 0.379ns (41.284%)  route 0.539ns (58.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 7.015 - 5.714 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 2.169 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.453     2.169    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X72Y17         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y17         FDCE (Prop_fdce_C_Q)         0.379     2.548 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.539     3.087    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.299     7.015    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.111    
                         clock uncertainty           -0.057     7.054    
    SLICE_X76Y20         FDCE (Setup_fdce_C_D)       -0.042     7.012    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.750%)  route 0.161ns (53.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 1.568 - 0.714 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 1.301 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.585     1.301    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y6          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.161     1.602    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X73Y8          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.852     1.568    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X73Y8          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.338    
    SLICE_X73Y8          FDCE (Hold_fdce_C_D)         0.070     1.408    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.435%)  route 0.144ns (50.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 1.558 - 0.714 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.293 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.577     1.293    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y17         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.144     1.578    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X65Y18         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.842     1.558    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X65Y18         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.328    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.055     1.383    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.559 - 0.714 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 1.291 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.575     1.291    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y28         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDCE (Prop_fdce_C_Q)         0.141     1.432 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.169     1.601    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X79Y28         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.843     1.559    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X79Y28         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.329    
    SLICE_X79Y28         FDCE (Hold_fdce_C_D)         0.070     1.399    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.967%)  route 0.166ns (54.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.560 - 0.714 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.294 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.578     1.294    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y19         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.166     1.601    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.844     1.560    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.330    
    SLICE_X76Y20         FDCE (Hold_fdce_C_D)         0.066     1.396    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.589%)  route 0.155ns (52.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 1.566 - 0.714 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 1.298 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.582     1.298    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y12         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y12         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.155     1.594    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X71Y11         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.850     1.566    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X71Y11         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.248     1.318    
    SLICE_X71Y11         FDCE (Hold_fdce_C_D)         0.070     1.388    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.254%)  route 0.157ns (52.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.559 - 0.714 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.292 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.576     1.292    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X77Y27         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.157     1.590    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X79Y28         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.843     1.559    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X79Y28         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.250     1.309    
    SLICE_X79Y28         FDCE (Hold_fdce_C_D)         0.066     1.375    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.734%)  route 0.223ns (61.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.560 - 0.714 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 1.296 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.580     1.296    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X72Y17         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y17         FDCE (Prop_fdce_C_Q)         0.141     1.437 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.223     1.660    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.844     1.560    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X76Y20         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.330    
    SLICE_X76Y20         FDCE (Hold_fdce_C_D)         0.070     1.400    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.139%)  route 0.202ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 1.553 - 0.714 ) 
    Source Clock Delay      (SCD):    0.570ns = ( 1.284 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.568     1.284    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X59Y24         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.425 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.202     1.627    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X58Y22         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.837     1.553    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X58Y22         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.250     1.303    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.059     1.362    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 1.558 - 0.714 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.292 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.576     1.292    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y18         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.622    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X65Y18         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.842     1.558    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X65Y18         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.263     1.295    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.059     1.354    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1.562 - 0.714 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 1.297 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.581     1.297    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y16         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.627    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X73Y16         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.846     1.562    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X73Y16         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.262     1.300    
    SLICE_X73Y16         FDCE (Hold_fdce_C_D)         0.059     1.359    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.714 3.214 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    multiphase_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X76Y20     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y16     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y41     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y34     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y27     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y29     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y22     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y15     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y8      MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X79Y28     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y32     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y18     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y6      MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y18     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y17     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X71Y19     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y38     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y24     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y22     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y24     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y24     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y23     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y24     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y19     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y35     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y26     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y23     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X71Y26     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.216ns  (logic 0.384ns (31.590%)  route 0.832ns (68.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 7.372 - 6.071 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.017 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.444     5.017    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y24         FDCE (Prop_fdce_C_Q)         0.384     5.401 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.832     6.233    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X72Y18         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.299     7.372    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X72Y18         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.128     7.500    
                         clock uncertainty           -0.057     7.443    
    SLICE_X72Y18         FDCE (Setup_fdce_C_D)       -0.070     7.373    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.373    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.125ns  (logic 0.384ns (34.144%)  route 0.741ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.379 - 6.071 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.017 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.444     5.017    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y25         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDCE (Prop_fdce_C_Q)         0.384     5.401 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.741     6.142    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X76Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.306     7.379    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X76Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.475    
                         clock uncertainty           -0.057     7.418    
    SLICE_X76Y37         FDCE (Setup_fdce_C_D)       -0.059     7.359    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.359    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.053ns  (logic 0.384ns (36.459%)  route 0.669ns (63.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.373 - 6.071 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 5.028 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.455     5.028    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X69Y14         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y14         FDCE (Prop_fdce_C_Q)         0.384     5.412 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.669     6.082    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X73Y17         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.300     7.373    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y17         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.469    
                         clock uncertainty           -0.057     7.412    
    SLICE_X73Y17         FDCE (Setup_fdce_C_D)       -0.084     7.328    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.084ns  (logic 0.384ns (35.410%)  route 0.700ns (64.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.375 - 6.071 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.017 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.444     5.017    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y24         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y24         FDCE (Prop_fdce_C_Q)         0.384     5.401 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.700     6.102    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X78Y32         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.302     7.375    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X78Y32         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.471    
                         clock uncertainty           -0.057     7.414    
    SLICE_X78Y32         FDCE (Setup_fdce_C_D)       -0.059     7.355    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.355    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.066ns  (logic 0.384ns (36.014%)  route 0.682ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 7.370 - 6.071 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 5.018 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.445     5.018    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y22         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.384     5.402 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.682     6.085    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X78Y22         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.297     7.370    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X78Y22         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.466    
                         clock uncertainty           -0.057     7.409    
    SLICE_X78Y22         FDCE (Setup_fdce_C_D)       -0.047     7.362    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.031ns  (logic 0.384ns (37.234%)  route 0.647ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 7.370 - 6.071 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 5.019 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.446     5.019    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y27         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y27         FDCE (Prop_fdce_C_Q)         0.384     5.403 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.647     6.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X77Y28         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.297     7.370    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X77Y28         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.466    
                         clock uncertainty           -0.057     7.409    
    SLICE_X77Y28         FDCE (Setup_fdce_C_D)       -0.080     7.329    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.016ns  (logic 0.437ns (43.025%)  route 0.579ns (56.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 7.360 - 6.071 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 5.014 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.441     5.014    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y25         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.437     5.451 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.579     6.030    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X59Y25         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.287     7.360    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X59Y25         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.456    
                         clock uncertainty           -0.057     7.399    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)       -0.081     7.318    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.037ns  (logic 0.384ns (37.020%)  route 0.653ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 7.367 - 6.071 ) 
    Source Clock Delay      (SCD):    1.451ns = ( 5.022 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.449     5.022    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y20         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDCE (Prop_fdce_C_Q)         0.384     5.406 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.653     6.060    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X69Y21         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     7.367    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X69Y21         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.128     7.495    
                         clock uncertainty           -0.057     7.438    
    SLICE_X69Y21         FDCE (Setup_fdce_C_D)       -0.070     7.368    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.023ns  (logic 0.384ns (37.541%)  route 0.639ns (62.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.371 - 6.071 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 5.016 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.443     5.016    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDCE (Prop_fdce_C_Q)         0.384     5.400 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.639     6.039    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X81Y27         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.298     7.371    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X81Y27         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.467    
                         clock uncertainty           -0.057     7.410    
    SLICE_X81Y27         FDCE (Setup_fdce_C_D)       -0.044     7.366    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        0.972ns  (logic 0.384ns (39.497%)  route 0.588ns (60.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 7.367 - 6.071 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 5.016 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.443     5.016    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y23         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y23         FDCE (Prop_fdce_C_Q)         0.384     5.400 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.588     5.989    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X69Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     7.367    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X69Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.463    
                         clock uncertainty           -0.057     7.406    
    SLICE_X69Y21         FDCE (Setup_fdce_C_D)       -0.085     7.321    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.920 - 1.071 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.649 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.576     1.649    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y29         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.177     1.967    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X74Y34         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.847     1.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X74Y34         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.690    
    SLICE_X74Y34         FDCE (Hold_fdce_C_D)         0.070     1.760    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.115%)  route 0.202ns (58.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.922 - 1.071 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 1.653 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.580     1.653    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y17         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y17         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.202     1.996    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X79Y15         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.849     1.922    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X79Y15         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.692    
    SLICE_X79Y15         FDCE (Hold_fdce_C_D)         0.066     1.758    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.256%)  route 0.218ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 1.915 - 1.071 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.649 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.576     1.649    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X77Y28         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.218     2.008    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X81Y27         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.842     1.915    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X81Y27         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.685    
    SLICE_X81Y27         FDCE (Hold_fdce_C_D)         0.076     1.761    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.414%)  route 0.217ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 1.925 - 1.071 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 1.657 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.584     1.657    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y7          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.217     2.015    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X73Y9          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.852     1.925    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y9          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.695    
    SLICE_X73Y9          FDCE (Hold_fdce_C_D)         0.066     1.761    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.521%)  route 0.225ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.921 - 1.071 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 1.654 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.581     1.654    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y13         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y13         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.225     2.020    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X74Y13         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.848     1.921    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X74Y13         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.691    
    SLICE_X74Y13         FDCE (Hold_fdce_C_D)         0.070     1.761    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.297%)  route 0.206ns (55.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.914 - 1.071 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.649 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.576     1.649    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y18         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.164     1.813 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.206     2.019    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X56Y18         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.841     1.914    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X56Y18         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.684    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.070     1.754    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 1.915 - 1.071 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.650 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.577     1.650    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y20         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDCE (Prop_fdce_C_Q)         0.141     1.791 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.981    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X75Y20         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.842     1.915    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X75Y20         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.262     1.653    
    SLICE_X75Y20         FDCE (Hold_fdce_C_D)         0.059     1.712    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.581%)  route 0.279ns (66.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 1.916 - 1.071 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.649 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.576     1.649    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y20         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y20         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.279     2.069    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X78Y21         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.843     1.916    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X78Y21         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.686    
    SLICE_X78Y21         FDCE (Hold_fdce_C_D)         0.070     1.756    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.430%)  route 0.308ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 1.925 - 1.071 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.652 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.579     1.652    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y15         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.308     2.101    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X73Y9          FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.852     1.925    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y9          FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.695    
    SLICE_X73Y9          FDCE (Hold_fdce_C_D)         0.070     1.765    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.170%)  route 0.311ns (68.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 1.925 - 1.071 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.651 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.578     1.651    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y16         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDCE (Prop_fdce_C_Q)         0.141     1.792 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.311     2.103    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X73Y9          FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.852     1.925    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y9          FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.695    
    SLICE_X73Y9          FDCE (Hold_fdce_C_D)         0.070     1.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 1.071 3.571 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    multiphase_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y20     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X81Y27     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y28     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X79Y15     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y17     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X72Y18     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y42     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y35     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y27     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y35     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y35     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y23     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y26     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y14     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y25     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y32     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y32     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y25     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y17     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y42     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y16     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y33     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y17     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y25     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y25     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y25     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y33     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y32     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.332ns  (logic 0.384ns (28.823%)  route 0.948ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 7.739 - 6.429 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 5.389 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.458     5.389    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X69Y37         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDCE (Prop_fdce_C_Q)         0.384     5.773 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.948     6.721    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X77Y43         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.309     7.739    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X77Y43         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.836    
                         clock uncertainty           -0.057     7.778    
    SLICE_X77Y43         FDCE (Setup_fdce_C_D)       -0.074     7.704    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.201ns  (logic 0.384ns (31.985%)  route 0.817ns (68.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 7.718 - 6.429 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 5.372 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.441     5.372    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X61Y24         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.384     5.756 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.817     6.572    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X59Y26         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.288     7.718    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X59Y26         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.815    
                         clock uncertainty           -0.057     7.757    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)       -0.070     7.687    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.177ns  (logic 0.384ns (32.629%)  route 0.793ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.730 - 6.429 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 5.379 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.448     5.379    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y28         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDCE (Prop_fdce_C_Q)         0.384     5.763 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.793     6.555    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X78Y30         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.300     7.730    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X78Y30         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.827    
                         clock uncertainty           -0.057     7.769    
    SLICE_X78Y30         FDCE (Setup_fdce_C_D)       -0.074     7.695    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.155ns  (logic 0.384ns (33.240%)  route 0.771ns (66.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 7.733 - 6.429 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 5.385 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.454     5.385    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X69Y15         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDCE (Prop_fdce_C_Q)         0.384     5.769 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.771     6.540    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X76Y15         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.303     7.733    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X76Y15         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.830    
                         clock uncertainty           -0.057     7.772    
    SLICE_X76Y15         FDCE (Setup_fdce_C_D)       -0.079     7.693    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.143ns  (logic 0.384ns (33.586%)  route 0.759ns (66.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.730 - 6.429 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.375 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.444     5.375    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y26         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y26         FDCE (Prop_fdce_C_Q)         0.384     5.759 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.759     6.518    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X73Y32         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.300     7.730    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X73Y32         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.827    
                         clock uncertainty           -0.057     7.769    
    SLICE_X73Y32         FDCE (Setup_fdce_C_D)       -0.081     7.688    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.135ns  (logic 0.384ns (33.847%)  route 0.751ns (66.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 7.725 - 6.429 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 5.378 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.447     5.378    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y21         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y21         FDCE (Prop_fdce_C_Q)         0.384     5.762 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.751     6.512    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X75Y21         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.295     7.725    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X75Y21         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.822    
                         clock uncertainty           -0.057     7.764    
    SLICE_X75Y21         FDCE (Setup_fdce_C_D)       -0.080     7.684    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.166ns  (logic 0.384ns (32.933%)  route 0.782ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 7.734 - 6.429 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 5.376 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.445     5.376    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y26         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y26         FDCE (Prop_fdce_C_Q)         0.384     5.760 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.782     6.542    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X73Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.304     7.734    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X73Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.128     7.863    
                         clock uncertainty           -0.057     7.805    
    SLICE_X73Y37         FDCE (Setup_fdce_C_D)       -0.047     7.758    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.120ns  (logic 0.437ns (39.023%)  route 0.683ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 7.718 - 6.429 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 5.373 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.442     5.373    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y26         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.437     5.810 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.683     6.492    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X58Y26         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.288     7.718    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X58Y26         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.815    
                         clock uncertainty           -0.057     7.757    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)       -0.030     7.727    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.110ns  (logic 0.384ns (34.599%)  route 0.726ns (65.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.736 - 6.429 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 5.381 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.450     5.381    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y33         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.384     5.765 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.726     6.490    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X68Y44         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.306     7.736    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X68Y44         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.833    
                         clock uncertainty           -0.057     7.775    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)       -0.047     7.728    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.112ns  (logic 0.384ns (34.526%)  route 0.728ns (65.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.736 - 6.429 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.375 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.444     5.375    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y25         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y25         FDCE (Prop_fdce_C_Q)         0.384     5.759 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.728     6.487    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X83Y36         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.306     7.736    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X83Y36         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.833    
                         clock uncertainty           -0.057     7.775    
    SLICE_X83Y36         FDCE (Setup_fdce_C_D)       -0.047     7.728    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  1.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 2.280 - 1.429 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 2.013 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.583     2.013    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X73Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDCE (Prop_fdce_C_Q)         0.141     2.154 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.119     2.273    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X72Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849     2.280    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X72Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.250     2.029    
    SLICE_X72Y37         FDCE (Hold_fdce_C_D)         0.070     2.099    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.271 - 1.429 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.004 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.574     2.004    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X78Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y26         FDCE (Prop_fdce_C_Q)         0.141     2.145 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.112     2.257    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X78Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.840     2.271    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X78Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.263     2.007    
    SLICE_X78Y26         FDCE (Hold_fdce_C_D)         0.070     2.077    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 2.280 - 1.429 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 2.013 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.583     2.013    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X74Y12         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.141     2.154 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.118     2.272    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X74Y12         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849     2.280    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X74Y12         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.263     2.016    
    SLICE_X74Y12         FDCE (Hold_fdce_C_D)         0.075     2.091    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.765%)  route 0.161ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.270 - 1.429 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.005 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.575     2.005    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y19         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     2.146 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.161     2.307    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X58Y20         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.839     2.270    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X58Y20         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.230     2.039    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.060     2.099    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 2.266 - 1.429 ) 
    Source Clock Delay      (SCD):    0.571ns = ( 1.999 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.569     1.999    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X58Y26         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.164     2.163 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.110     2.274    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X58Y26         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.835     2.266    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X58Y26         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.263     2.002    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.060     2.062    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.984%)  route 0.158ns (49.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.270 - 1.429 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.005 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.575     2.005    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y19         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.164     2.169 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.158     2.327    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X58Y20         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.839     2.270    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X58Y20         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.230     2.039    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.076     2.115    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.121%)  route 0.113ns (46.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.270 - 1.429 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 2.003 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.573     2.003    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X76Y24         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDCE (Prop_fdce_C_Q)         0.128     2.131 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.113     2.244    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X76Y24         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.839     2.270    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X76Y24         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.263     2.006    
    SLICE_X76Y24         FDCE (Hold_fdce_C_D)         0.025     2.031    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.121%)  route 0.113ns (46.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 2.280 - 1.429 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 2.013 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.583     2.013    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X74Y12         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.128     2.141 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.113     2.254    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X74Y12         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849     2.280    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X74Y12         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.263     2.016    
    SLICE_X74Y12         FDCE (Hold_fdce_C_D)         0.025     2.041    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.270 - 1.429 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 2.003 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.573     2.003    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X76Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDCE (Prop_fdce_C_Q)         0.128     2.131 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.116     2.247    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X76Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.839     2.270    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X76Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.263     2.006    
    SLICE_X76Y24         FDCE (Hold_fdce_C_D)         0.017     2.023    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.064%)  route 0.179ns (55.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 2.277 - 1.429 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 2.007 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.577     2.007    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X61Y17         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.179     2.327    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X60Y13         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.846     2.277    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X60Y13         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.249     2.027    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.070     2.097    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 1.429 3.929 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    multiphase_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y30     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X76Y24     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y30     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X80Y34     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y18     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y30     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y30     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X76Y24     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y24     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y24     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y26     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y26     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y26     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y37     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y37     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y28     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y36     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y36     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y18     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y17     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y26     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y26     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y26     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y26     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y44     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y18     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y44     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.309ns  (logic 0.384ns (29.337%)  route 0.925ns (70.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 8.081 - 6.786 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 5.730 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.442     5.730    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y25         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDCE (Prop_fdce_C_Q)         0.384     6.114 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.925     7.039    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X66Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     8.081    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X66Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.169    
                         clock uncertainty           -0.057     8.111    
    SLICE_X66Y21         FDCE (Setup_fdce_C_D)       -0.030     8.081    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.081    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.161ns  (logic 0.384ns (33.065%)  route 0.777ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 8.078 - 6.786 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.732 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.444     5.732    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y27         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.384     6.116 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.777     6.893    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.290     8.078    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.166    
                         clock uncertainty           -0.057     8.108    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)       -0.070     8.038    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.038    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.061ns  (logic 0.384ns (36.185%)  route 0.677ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 8.078 - 6.786 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 5.732 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.444     5.732    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y27         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.384     6.116 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.677     6.793    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.290     8.078    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.166    
                         clock uncertainty           -0.057     8.108    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)       -0.074     8.034    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.090ns  (logic 0.384ns (35.233%)  route 0.706ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.091 - 6.786 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 5.733 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.445     5.733    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y26         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y26         FDCE (Prop_fdce_C_Q)         0.384     6.117 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.706     6.823    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X79Y34         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.303     8.091    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X79Y34         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.179    
                         clock uncertainty           -0.057     8.121    
    SLICE_X79Y34         FDCE (Setup_fdce_C_D)       -0.047     8.074    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.054ns  (logic 0.384ns (36.445%)  route 0.670ns (63.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.083 - 6.786 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 5.741 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.453     5.741    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X69Y16         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y16         FDCE (Prop_fdce_C_Q)         0.384     6.125 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.670     6.794    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X76Y23         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.295     8.083    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X76Y23         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.171    
                         clock uncertainty           -0.057     8.113    
    SLICE_X76Y23         FDCE (Setup_fdce_C_D)       -0.059     8.054    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.071ns  (logic 0.384ns (35.859%)  route 0.687ns (64.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.091 - 6.786 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 5.734 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.446     5.734    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y27         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.384     6.118 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.687     6.805    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X78Y33         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.303     8.091    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X78Y33         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.179    
                         clock uncertainty           -0.057     8.121    
    SLICE_X78Y33         FDCE (Setup_fdce_C_D)       -0.047     8.074    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.038ns  (logic 0.384ns (36.999%)  route 0.654ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.083 - 6.786 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 5.730 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.442     5.730    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y24         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.384     6.114 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.654     6.768    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X76Y23         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.295     8.083    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X76Y23         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.171    
                         clock uncertainty           -0.057     8.113    
    SLICE_X76Y23         FDCE (Setup_fdce_C_D)       -0.047     8.066    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.003ns  (logic 0.384ns (38.280%)  route 0.619ns (61.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 8.082 - 6.786 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 5.734 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.446     5.734    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y22         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.384     6.118 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.619     6.737    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X71Y22         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.294     8.082    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X71Y22         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.120     8.202    
                         clock uncertainty           -0.057     8.144    
    SLICE_X71Y22         FDCE (Setup_fdce_C_D)       -0.079     8.065    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.037ns  (logic 0.384ns (37.041%)  route 0.653ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 8.090 - 6.786 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 5.734 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.446     5.734    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y28         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.384     6.118 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.653     6.770    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X66Y37         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.302     8.090    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X66Y37         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.120     8.210    
                         clock uncertainty           -0.057     8.152    
    SLICE_X66Y37         FDCE (Setup_fdce_C_D)       -0.015     8.137    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        0.943ns  (logic 0.384ns (40.731%)  route 0.559ns (59.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.091 - 6.786 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 5.738 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.450     5.738    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y29         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y29         FDCE (Prop_fdce_C_Q)         0.384     6.122 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.559     6.680    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X78Y34         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.303     8.091    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X78Y34         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.179    
                         clock uncertainty           -0.057     8.121    
    SLICE_X78Y34         FDCE (Setup_fdce_C_D)       -0.059     8.062    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  1.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.092%)  route 0.239ns (62.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 2.637 - 1.786 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 2.365 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.578     2.365    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y31         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141     2.506 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.239     2.745    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X78Y34         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.849     2.637    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X78Y34         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.406    
    SLICE_X78Y34         FDCE (Hold_fdce_C_D)         0.072     2.478    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.918%)  route 0.221ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 2.623 - 1.786 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.361 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.574     2.361    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y20         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     2.502 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.221     2.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X58Y23         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.835     2.623    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X58Y23         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.392    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.063     2.455    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.630 - 1.786 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 2.363 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.576     2.363    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y18         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDCE (Prop_fdce_C_Q)         0.141     2.504 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     2.694    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X67Y18         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.842     2.630    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X67Y18         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.263     2.366    
    SLICE_X67Y18         FDCE (Hold_fdce_C_D)         0.059     2.425    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.125%)  route 0.239ns (62.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 2.638 - 1.786 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 2.371 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.584     2.371    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y9          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y9          FDCE (Prop_fdce_C_Q)         0.141     2.512 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.239     2.751    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X77Y13         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.850     2.638    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X77Y13         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.407    
    SLICE_X77Y13         FDCE (Hold_fdce_C_D)         0.070     2.477    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.615%)  route 0.244ns (63.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.627 - 1.786 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 2.363 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.576     2.363    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y22         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y22         FDCE (Prop_fdce_C_Q)         0.141     2.504 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.244     2.748    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X78Y25         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839     2.627    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X78Y25         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.396    
    SLICE_X78Y25         FDCE (Hold_fdce_C_D)         0.070     2.466    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.914%)  route 0.241ns (63.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 2.635 - 1.786 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 2.365 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.578     2.365    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y19         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDCE (Prop_fdce_C_Q)         0.141     2.506 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.241     2.747    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X75Y15         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.847     2.635    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X75Y15         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.248     2.386    
    SLICE_X75Y15         FDCE (Hold_fdce_C_D)         0.070     2.456    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.755%)  route 0.229ns (58.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 2.623 - 1.786 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.361 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.574     2.361    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y20         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.164     2.525 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.229     2.754    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X58Y23         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.835     2.623    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X58Y23         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.392    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.063     2.455    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.974%)  route 0.274ns (66.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.627 - 1.786 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 2.363 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.576     2.363    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X70Y20         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y20         FDCE (Prop_fdce_C_Q)         0.141     2.504 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.274     2.778    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X78Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839     2.627    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X78Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.396    
    SLICE_X78Y25         FDCE (Hold_fdce_C_D)         0.070     2.466    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.603%)  route 0.279ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 2.638 - 1.786 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.368 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.581     2.368    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y15         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y15         FDCE (Prop_fdce_C_Q)         0.141     2.509 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.279     2.788    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X77Y13         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.850     2.638    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X77Y13         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.407    
    SLICE_X77Y13         FDCE (Hold_fdce_C_D)         0.066     2.473    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.516%)  route 0.293ns (67.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 2.629 - 1.786 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 2.358 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.571     2.358    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     2.499 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.293     2.792    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X68Y29         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.841     2.629    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X68Y29         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.398    
    SLICE_X68Y29         FDCE (Hold_fdce_C_D)         0.066     2.464    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 1.786 4.286 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6    multiphase_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y34     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y25     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y26     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y19     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y25     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y15     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y37     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y30     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y15     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y34     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y33     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y25     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y26     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y25     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y30     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y21     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y21     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y27     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y15     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y34     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y19     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X90Y34     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y18     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y18     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y28     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y37     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y37     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y27     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.470ns  (logic 0.384ns (26.125%)  route 1.086ns (73.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.440 - 7.143 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 6.097 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.452     6.097    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X69Y17         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y17         FDCE (Prop_fdce_C_Q)         0.384     6.481 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           1.086     7.567    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.295     8.440    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.536    
                         clock uncertainty           -0.057     8.478    
    SLICE_X81Y25         FDCE (Setup_fdce_C_D)       -0.081     8.397    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.184ns  (logic 0.384ns (32.438%)  route 0.800ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 8.447 - 7.143 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.092 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.447     6.092    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y28         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDCE (Prop_fdce_C_Q)         0.384     6.476 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.800     7.276    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X84Y31         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.302     8.447    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X84Y31         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.543    
                         clock uncertainty           -0.057     8.485    
    SLICE_X84Y31         FDCE (Setup_fdce_C_D)       -0.047     8.438    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.123ns  (logic 0.384ns (34.208%)  route 0.739ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 8.450 - 7.143 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.093 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.448     6.093    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y28         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y28         FDCE (Prop_fdce_C_Q)         0.384     6.477 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.739     7.215    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X74Y39         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.305     8.450    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X74Y39         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.128     8.578    
                         clock uncertainty           -0.057     8.520    
    SLICE_X74Y39         FDCE (Setup_fdce_C_D)       -0.075     8.445    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.061ns  (logic 0.384ns (36.185%)  route 0.677ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 8.435 - 7.143 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.090 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.445     6.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y28         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.384     6.474 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.677     7.151    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X59Y28         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.290     8.435    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X59Y28         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.531    
                         clock uncertainty           -0.057     8.473    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)       -0.074     8.399    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.134ns  (logic 0.384ns (33.852%)  route 0.750ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 8.449 - 7.143 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.093 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.448     6.093    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y29         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.384     6.477 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.750     7.227    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X66Y40         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.304     8.449    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X66Y40         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.128     8.577    
                         clock uncertainty           -0.057     8.519    
    SLICE_X66Y40         FDCE (Setup_fdce_C_D)       -0.015     8.504    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.039ns  (logic 0.384ns (36.954%)  route 0.655ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.448 - 7.143 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 6.097 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.452     6.097    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y35         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.384     6.481 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.655     7.136    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.303     8.448    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.544    
                         clock uncertainty           -0.057     8.486    
    SLICE_X74Y36         FDCE (Setup_fdce_C_D)       -0.042     8.444    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.045ns  (logic 0.384ns (36.747%)  route 0.661ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.440 - 7.143 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.089 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.444     6.089    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y23         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y23         FDCE (Prop_fdce_C_Q)         0.384     6.473 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.661     7.134    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.295     8.440    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.536    
                         clock uncertainty           -0.057     8.478    
    SLICE_X81Y25         FDCE (Setup_fdce_C_D)       -0.032     8.446    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.990ns  (logic 0.384ns (38.776%)  route 0.606ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.440 - 7.143 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.087 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.442     6.087    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y25         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.384     6.471 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.606     7.077    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.295     8.440    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.536    
                         clock uncertainty           -0.057     8.478    
    SLICE_X76Y26         FDCE (Setup_fdce_C_D)       -0.075     8.403    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.002ns  (logic 0.384ns (38.325%)  route 0.618ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 8.440 - 7.143 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.088 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.443     6.088    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26         FDCE (Prop_fdce_C_Q)         0.384     6.472 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.618     7.090    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.295     8.440    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.536    
                         clock uncertainty           -0.057     8.478    
    SLICE_X79Y26         FDCE (Setup_fdce_C_D)       -0.044     8.434    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        0.958ns  (logic 0.437ns (45.625%)  route 0.521ns (54.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 8.442 - 7.143 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.093 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.448     6.093    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y29         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDCE (Prop_fdce_C_Q)         0.437     6.530 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.521     7.051    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X76Y28         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     8.442    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X76Y28         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.538    
                         clock uncertainty           -0.057     8.480    
    SLICE_X76Y28         FDCE (Setup_fdce_C_D)       -0.042     8.438    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.985 - 2.143 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.718 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.574     2.718    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26         FDCE (Prop_fdce_C_Q)         0.141     2.859 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.111     2.971    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840     2.985    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.266     2.718    
    SLICE_X79Y26         FDCE (Hold_fdce_C_D)         0.075     2.793    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.985 - 2.143 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.718 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.574     2.718    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDCE (Prop_fdce_C_Q)         0.141     2.859 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.118     2.978    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840     2.985    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.266     2.718    
    SLICE_X76Y26         FDCE (Hold_fdce_C_D)         0.075     2.793    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 2.996 - 2.143 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 2.728 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.584     2.728    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X74Y39         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.141     2.869 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.118     2.988    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X74Y39         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851     2.996    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X74Y39         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.267     2.728    
    SLICE_X74Y39         FDCE (Hold_fdce_C_D)         0.075     2.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 2.991 - 2.143 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.723 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.579     2.723    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X64Y35         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDCE (Prop_fdce_C_Q)         0.141     2.864 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.118     2.983    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X64Y35         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.846     2.991    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X64Y35         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.267     2.723    
    SLICE_X64Y35         FDCE (Hold_fdce_C_D)         0.075     2.798    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.046%)  route 0.179ns (55.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 2.992 - 2.143 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 2.721 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.577     2.721    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y20         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y20         FDCE (Prop_fdce_C_Q)         0.141     2.862 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.179     3.042    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[5]
    SLICE_X79Y17         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.847     2.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y17         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                         clock pessimism             -0.233     2.758    
    SLICE_X79Y17         FDCE (Hold_fdce_C_D)         0.070     2.828    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 2.996 - 2.143 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 2.727 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.583     2.727    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X82Y35         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDCE (Prop_fdce_C_Q)         0.164     2.891 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.114     3.005    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X82Y35         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851     2.996    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X82Y35         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.268     2.727    
    SLICE_X82Y35         FDCE (Hold_fdce_C_D)         0.060     2.787    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.338%)  route 0.170ns (54.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.985 - 2.143 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.718 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.574     2.718    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y25         FDCE (Prop_fdce_C_Q)         0.141     2.859 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.170     3.029    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X82Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840     2.985    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X82Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.233     2.751    
    SLICE_X82Y25         FDCE (Hold_fdce_C_D)         0.059     2.810    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.985 - 2.143 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.718 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.574     2.718    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26         FDCE (Prop_fdce_C_Q)         0.128     2.846 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.116     2.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840     2.985    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.266     2.718    
    SLICE_X79Y26         FDCE (Hold_fdce_C_D)         0.023     2.741    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.985 - 2.143 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.718 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.574     2.718    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDCE (Prop_fdce_C_Q)         0.128     2.846 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.120     2.966    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840     2.985    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X76Y26         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.266     2.718    
    SLICE_X76Y26         FDCE (Hold_fdce_C_D)         0.023     2.741    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.984 - 2.143 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.718 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.574     2.718    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y25         FDCE (Prop_fdce_C_Q)         0.128     2.846 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.116     2.962    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.839     2.984    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X81Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.265     2.718    
    SLICE_X81Y25         FDCE (Hold_fdce_C_D)         0.017     2.735    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0
Waveform(ns):       { 2.143 4.643 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    multiphase_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X76Y28     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y27     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X76Y28     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X79Y26     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y20     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y20     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y19     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y19     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y20     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y20     MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y19     MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X76Y28     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X71Y30     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y27     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y35     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y28     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y27     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y28     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y17     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y30     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X64Y25     MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y38     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clk_wiz_0
  To Clock:  clk_out7_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.384ns (30.792%)  route 0.863ns (69.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 3.794 - 2.500 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 1.450 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.448     1.450    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y28         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y28         FDCE (Prop_fdce_C_Q)         0.384     1.834 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.863     2.697    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X75Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.292     3.794    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X75Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.890    
                         clock uncertainty           -0.057     3.833    
    SLICE_X75Y24         FDCE (Setup_fdce_C_D)       -0.074     3.759    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.384ns (32.728%)  route 0.789ns (67.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 3.794 - 2.500 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 1.445 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.443     1.445    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y24         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24         FDCE (Prop_fdce_C_Q)         0.384     1.829 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.789     2.618    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X75Y24         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.292     3.794    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X75Y24         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.890    
                         clock uncertainty           -0.057     3.833    
    SLICE_X75Y24         FDCE (Setup_fdce_C_D)       -0.080     3.753    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.384ns (32.667%)  route 0.792ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 3.794 - 2.500 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 1.446 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.444     1.446    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X61Y27         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.384     1.830 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.792     2.622    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X59Y29         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.292     3.794    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X59Y29         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.890    
                         clock uncertainty           -0.057     3.833    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)       -0.070     3.763    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.384ns (36.487%)  route 0.668ns (63.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 3.794 - 2.500 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 1.445 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.443     1.445    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y26         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.384     1.829 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.668     2.497    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X69Y26         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.292     3.794    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X69Y26         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.890    
                         clock uncertainty           -0.057     3.833    
    SLICE_X69Y26         FDCE (Setup_fdce_C_D)       -0.074     3.759    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.384ns (36.334%)  route 0.673ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.803 - 2.500 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 1.453 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.451     1.453    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y31         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y31         FDCE (Prop_fdce_C_Q)         0.384     1.837 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.673     2.510    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X80Y30         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.301     3.803    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X80Y30         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.899    
                         clock uncertainty           -0.057     3.842    
    SLICE_X80Y30         FDCE (Setup_fdce_C_D)       -0.042     3.800    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.800    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.384ns (36.428%)  route 0.670ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.803 - 2.500 ) 
    Source Clock Delay      (SCD):    1.451ns = ( 1.451 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.449     1.451    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y29         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDCE (Prop_fdce_C_Q)         0.384     1.835 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.670     2.505    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X80Y30         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.301     3.803    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X80Y30         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.899    
                         clock uncertainty           -0.057     3.842    
    SLICE_X80Y30         FDCE (Setup_fdce_C_D)       -0.039     3.803    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.384ns (37.440%)  route 0.642ns (62.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 3.806 - 2.500 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 1.450 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.448     1.450    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y28         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y28         FDCE (Prop_fdce_C_Q)         0.384     1.834 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.642     2.476    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X78Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.304     3.806    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X78Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.902    
                         clock uncertainty           -0.057     3.845    
    SLICE_X78Y35         FDCE (Setup_fdce_C_D)       -0.047     3.798    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.384ns (37.543%)  route 0.639ns (62.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    1.451ns = ( 1.451 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.449     1.451    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y30         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.384     1.835 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.639     2.474    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X65Y39         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.303     3.805    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X65Y39         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.128     3.933    
                         clock uncertainty           -0.057     3.876    
    SLICE_X65Y39         FDCE (Setup_fdce_C_D)       -0.047     3.829    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.829    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.384ns (39.376%)  route 0.591ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.796 - 2.500 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 1.453 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.451     1.453    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X69Y18         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y18         FDCE (Prop_fdce_C_Q)         0.384     1.837 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.591     2.428    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X79Y25         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.294     3.796    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X79Y25         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.892    
                         clock uncertainty           -0.057     3.835    
    SLICE_X79Y25         FDCE (Setup_fdce_C_D)       -0.047     3.788    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.384ns (44.849%)  route 0.472ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 3.794 - 2.500 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 1.449 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.447     1.449    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y29         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.384     1.833 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.472     2.305    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X59Y29         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.292     3.794    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X59Y29         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.890    
                         clock uncertainty           -0.057     3.833    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)       -0.085     3.748    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.748    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.774%)  route 0.160ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 3.352 - 2.500 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 3.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.580     3.082    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X77Y32         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y32         FDCE (Prop_fdce_C_Q)         0.141     3.223 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.160     3.383    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X78Y35         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.850     3.352    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X78Y35         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.253     3.099    
    SLICE_X78Y35         FDCE (Hold_fdce_C_D)         0.072     3.171    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.398%)  route 0.192ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.344 - 2.500 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 3.074 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.572     3.074    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X59Y29         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     3.215 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.192     3.406    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X68Y30         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.842     3.344    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X68Y30         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.111    
    SLICE_X68Y30         FDCE (Hold_fdce_C_D)         0.072     3.183    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.745%)  route 0.189ns (57.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 3.341 - 2.500 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 3.075 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.573     3.075    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y24         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.189     3.404    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X79Y25         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.839     3.341    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X79Y25         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.108    
    SLICE_X79Y25         FDCE (Hold_fdce_C_D)         0.066     3.174    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.896%)  route 0.212ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 3.345 - 2.500 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 3.078 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.576     3.078    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y21         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDCE (Prop_fdce_C_Q)         0.141     3.219 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.212     3.431    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X79Y21         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.843     3.345    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X79Y21         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.112    
    SLICE_X79Y21         FDCE (Hold_fdce_C_D)         0.070     3.182    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 3.342 - 2.500 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 3.076 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.574     3.076    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y20         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y20         FDCE (Prop_fdce_C_Q)         0.141     3.217 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     3.406    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X67Y20         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.840     3.342    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X67Y20         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.266     3.076    
    SLICE_X67Y20         FDCE (Hold_fdce_C_D)         0.059     3.135    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 3.341 - 2.500 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 3.074 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.572     3.074    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y24         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDCE (Prop_fdce_C_Q)         0.141     3.215 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.249     3.464    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X79Y25         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.839     3.341    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X79Y25         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.108    
    SLICE_X79Y25         FDCE (Hold_fdce_C_D)         0.070     3.178    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.470%)  route 0.235ns (62.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 3.353 - 2.500 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 3.082 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.580     3.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y33         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y33         FDCE (Prop_fdce_C_Q)         0.141     3.223 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.235     3.458    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X71Y41         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.851     3.353    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X71Y41         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.251     3.102    
    SLICE_X71Y41         FDCE (Hold_fdce_C_D)         0.066     3.168    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.739%)  route 0.265ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 3.355 - 2.500 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 3.085 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.583     3.085    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y11         FDCE (Prop_fdce_C_Q)         0.141     3.226 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.265     3.490    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X78Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.853     3.355    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X78Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.122    
    SLICE_X78Y11         FDCE (Hold_fdce_C_D)         0.070     3.192    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.728%)  route 0.277ns (66.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.344 - 2.500 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 3.073 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.571     3.073    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y23         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     3.214 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.277     3.491    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X64Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.842     3.344    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X64Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.111    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.070     3.181    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.470%)  route 0.293ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 3.347 - 2.500 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 3.076 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.574     3.076    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y20         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     3.217 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.293     3.510    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X62Y15         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.845     3.347    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X62Y15         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.252     3.095    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.090     3.185    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out7_clk_wiz_0
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    multiphase_clock/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y32     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y32     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X79Y25     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y28     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X73Y21     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y24     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X80Y30     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X79Y21     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y21     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y35     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y35     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y41     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X71Y24     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y21     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y35     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y35     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X78Y13     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y32     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y28     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y36     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y28     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y29     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y24     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y28     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y39     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y39     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y27     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y30     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y15   multiphase_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK2_P
  To Clock:  Quartz25

Setup :            0  Failing Endpoints,  Worst Slack       34.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.623ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.074 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.074    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 34.623    

Slack (MET) :             34.628ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.069 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.069    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 34.628    

Slack (MET) :             34.688ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.009 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.009    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 34.688    

Slack (MET) :             34.707ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.809 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.990 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.990    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 34.707    

Slack (MET) :             34.722ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.976 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.976    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 34.722    

Slack (MET) :             34.727ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.971 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.971    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                 34.727    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.911 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.911    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.806ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.711 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.892 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.892    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 34.806    

Slack (MET) :             34.846ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.878 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.878    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.152    44.700    
                         clock uncertainty           -0.035    44.665    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.724    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.724    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 34.846    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.817    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.196 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.825    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.930 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.625    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.730 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.855    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.960 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.960    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.417 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.417    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.515 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.613 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.873 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.873    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.152    44.700    
                         clock uncertainty           -0.035    44.665    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.724    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.724    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 34.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.256ns (27.522%)  route 0.674ns (72.478%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/Q
                         net (fo=17, routed)          0.674     2.644    CLK_SAFE_MODULE/ContaRef25M_2[4]
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.689 r  CLK_SAFE_MODULE/ContTimeOK_2[4]_i_5/O
                         net (fo=1, routed)           0.000     2.689    CLK_SAFE_MODULE/ContTimeOK_2[4]_i_5_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.759 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.759    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1_n_7
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     2.497    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]/C
                         clock pessimism              0.000     2.497    
                         clock uncertainty            0.035     2.532    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.134     2.666    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.251ns (26.394%)  route 0.700ns (73.606%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/Q
                         net (fo=17, routed)          0.700     2.669    CLK_SAFE_MODULE/ContaRef25M_2[4]
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.714 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_6/O
                         net (fo=1, routed)           0.000     2.714    CLK_SAFE_MODULE/ContTimeOK_2[0]_i_6_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.779 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.779    CLK_SAFE_MODULE/ContTimeOK_2_reg[0]_i_2_n_5
    SLICE_X38Y20         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.818     2.498    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/C
                         clock pessimism              0.000     2.498    
                         clock uncertainty            0.035     2.533    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.134     2.667    CLK_SAFE_MODULE/ContTimeOK_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.250ns (25.989%)  route 0.712ns (74.011%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/Q
                         net (fo=18, routed)          0.712     2.681    CLK_SAFE_MODULE/ContaRef25M_2[3]
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.726 r  CLK_SAFE_MODULE/ContTimeOK_2[4]_i_2/O
                         net (fo=1, routed)           0.000     2.726    CLK_SAFE_MODULE/ContTimeOK_2[4]_i_2_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.790 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.790    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1_n_4
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     2.497    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/C
                         clock pessimism              0.000     2.497    
                         clock uncertainty            0.035     2.532    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.134     2.666    CLK_SAFE_MODULE/ContTimeOK_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.251ns (26.012%)  route 0.714ns (73.988%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/Q
                         net (fo=18, routed)          0.714     2.683    CLK_SAFE_MODULE/ContaRef25M_2[3]
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.728 r  CLK_SAFE_MODULE/ContTimeOK_2[4]_i_3/O
                         net (fo=1, routed)           0.000     2.728    CLK_SAFE_MODULE/ContTimeOK_2[4]_i_3_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.793 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.793    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1_n_5
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     2.497    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                         clock pessimism              0.000     2.497    
                         clock uncertainty            0.035     2.532    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.134     2.666    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.291ns (30.150%)  route 0.674ns (69.850%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/Q
                         net (fo=17, routed)          0.674     2.644    CLK_SAFE_MODULE/ContaRef25M_2[4]
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.689 r  CLK_SAFE_MODULE/ContTimeOK_2[4]_i_5/O
                         net (fo=1, routed)           0.000     2.689    CLK_SAFE_MODULE/ContTimeOK_2[4]_i_5_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.794 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.794    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]_i_1_n_6
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     2.497    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[5]/C
                         clock pessimism              0.000     2.497    
                         clock uncertainty            0.035     2.532    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.134     2.666    CLK_SAFE_MODULE/ContTimeOK_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.252ns (25.915%)  route 0.720ns (74.085%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/Q
                         net (fo=17, routed)          0.720     2.690    CLK_SAFE_MODULE/ContaRef25M_2[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.735 r  CLK_SAFE_MODULE/ContTimeOK_2[8]_i_4/O
                         net (fo=1, routed)           0.000     2.735    CLK_SAFE_MODULE/ContTimeOK_2[8]_i_4_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.801 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.801    CLK_SAFE_MODULE/ContTimeOK_2_reg[8]_i_1_n_6
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.816     2.496    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[9]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty            0.035     2.531    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.134     2.665    CLK_SAFE_MODULE/ContTimeOK_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.250ns (25.553%)  route 0.728ns (74.447%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 f  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/Q
                         net (fo=19, routed)          0.728     2.698    CLK_SAFE_MODULE/ContaRef25M_2[2]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.743 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_5/O
                         net (fo=1, routed)           0.000     2.743    CLK_SAFE_MODULE/ContTimeOK_2[0]_i_5_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.807 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.807    CLK_SAFE_MODULE/ContTimeOK_2_reg[0]_i_2_n_4
    SLICE_X38Y20         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.818     2.498    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/C
                         clock pessimism              0.000     2.498    
                         clock uncertainty            0.035     2.533    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.134     2.667    CLK_SAFE_MODULE/ContTimeOK_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.252ns (36.895%)  route 0.431ns (63.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.909    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.050 r  Pulser_module/Conta_1ms_reg[14]/Q
                         net (fo=2, routed)           0.431     2.481    Pulser_module/Conta_1ms_reg[14]
    SLICE_X77Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.526 r  Pulser_module/Conta_1ms[12]_i_2/O
                         net (fo=1, routed)           0.000     2.526    Pulser_module/Conta_1ms[12]_i_2_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.592 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.592    Pulser_module/Conta_1ms_reg[12]_i_1_n_5
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.524    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
                         clock pessimism             -0.266     2.258    
                         clock uncertainty            0.035     2.293    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.398    Pulser_module/Conta_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.442%)  route 0.434ns (63.558%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.579     1.910    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.141     2.051 r  Pulser_module/Conta_1ms_reg[7]/Q
                         net (fo=2, routed)           0.434     2.486    Pulser_module/Conta_1ms_reg[7]
    SLICE_X77Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.531 r  Pulser_module/Conta_1ms[4]_i_2/O
                         net (fo=1, routed)           0.000     2.531    Pulser_module/Conta_1ms[4]_i_2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.594 r  Pulser_module/Conta_1ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.594    Pulser_module/Conta_1ms_reg[4]_i_1_n_4
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.846     2.526    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
                         clock pessimism             -0.267     2.259    
                         clock uncertainty            0.035     2.294    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.105     2.399    Pulser_module/Conta_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.251ns (24.254%)  route 0.784ns (75.746%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.553     1.828    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/Q
                         net (fo=18, routed)          0.784     2.753    CLK_SAFE_MODULE/ContaRef25M_2[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.798 r  CLK_SAFE_MODULE/ContTimeOK_2[8]_i_3/O
                         net (fo=1, routed)           0.000     2.798    CLK_SAFE_MODULE/ContTimeOK_2[8]_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.863 r  CLK_SAFE_MODULE/ContTimeOK_2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.863    CLK_SAFE_MODULE/ContTimeOK_2_reg[8]_i_1_n_5
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.816     2.496    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X38Y22         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[10]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty            0.035     2.531    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.134     2.665    CLK_SAFE_MODULE/ContTimeOK_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK_P
  To Clock:  Quartz25

Setup :            0  Failing Endpoints,  Worst Slack       34.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.657ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.040 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.040    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 34.657    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.035 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.035    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.722ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.975 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.975    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 34.722    

Slack (MET) :             34.741ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 44.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.775 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.956 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.956    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.545    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.128    44.673    
                         clock uncertainty           -0.035    44.638    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.697    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.697    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 34.741    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.942 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.942    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.761ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.937 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.937    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 34.761    

Slack (MET) :             34.821ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.877 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.877    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 34.821    

Slack (MET) :             34.840ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.677 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.677    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.858 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.858    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.546    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.128    44.674    
                         clock uncertainty           -0.035    44.639    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.698    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 34.840    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.844 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.844    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.152    44.700    
                         clock uncertainty           -0.035    44.665    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.724    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.724    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 34.880    

Slack (MET) :             34.885ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.782    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.161 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.791    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     6.896 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.591    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.696 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     8.821    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     8.926 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     8.926    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.383 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.481 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.579 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.839 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.839    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.152    44.700    
                         clock uncertainty           -0.035    44.665    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.724    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.724    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 34.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.274ns (27.417%)  route 0.725ns (72.583%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.554     1.796    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     1.960 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/Q
                         net (fo=17, routed)          0.725     2.685    CLK_SAFE_MODULE/ContaRef25M_1[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.730 r  CLK_SAFE_MODULE/ContTimeOK_1[4]_i_4/O
                         net (fo=1, routed)           0.000     2.730    CLK_SAFE_MODULE/ContTimeOK_1[4]_i_4_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.795 r  CLK_SAFE_MODULE/ContTimeOK_1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.795    CLK_SAFE_MODULE/ContTimeOK_1_reg[4]_i_1_n_6
    SLICE_X43Y23         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.814     2.494    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_1_reg[5]/C
                         clock pessimism              0.000     2.494    
                         clock uncertainty            0.035     2.529    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     2.634    CLK_SAFE_MODULE/ContTimeOK_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.252ns (36.895%)  route 0.431ns (63.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.876    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.017 r  Pulser_module/Conta_1ms_reg[14]/Q
                         net (fo=2, routed)           0.431     2.448    Pulser_module/Conta_1ms_reg[14]
    SLICE_X77Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.493 r  Pulser_module/Conta_1ms[12]_i_2/O
                         net (fo=1, routed)           0.000     2.493    Pulser_module/Conta_1ms[12]_i_2_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.559 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.559    Pulser_module/Conta_1ms_reg[12]_i_1_n_5
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.524    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
                         clock pessimism             -0.266     2.258    
                         clock uncertainty            0.035     2.293    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.398    Pulser_module/Conta_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.442%)  route 0.434ns (63.558%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.579     1.877    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.141     2.018 r  Pulser_module/Conta_1ms_reg[7]/Q
                         net (fo=2, routed)           0.434     2.452    Pulser_module/Conta_1ms_reg[7]
    SLICE_X77Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.497 r  Pulser_module/Conta_1ms[4]_i_2/O
                         net (fo=1, routed)           0.000     2.497    Pulser_module/Conta_1ms[4]_i_2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.560 r  Pulser_module/Conta_1ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.560    Pulser_module/Conta_1ms_reg[4]_i_1_n_4
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.846     2.526    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
                         clock pessimism             -0.267     2.259    
                         clock uncertainty            0.035     2.294    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.105     2.399    Pulser_module/Conta_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.274ns (27.317%)  route 0.729ns (72.683%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.554     1.796    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     1.960 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/Q
                         net (fo=20, routed)          0.729     2.689    CLK_SAFE_MODULE/ContaRef25M_1[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.734 r  CLK_SAFE_MODULE/ContTimeOK_1[12]_i_2/O
                         net (fo=1, routed)           0.000     2.734    CLK_SAFE_MODULE/ContTimeOK_1[12]_i_2_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.799 r  CLK_SAFE_MODULE/ContTimeOK_1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.799    CLK_SAFE_MODULE/ContTimeOK_1_reg[12]_i_1_n_6
    SLICE_X43Y25         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.813     2.493    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_1_reg[13]/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.035     2.528    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     2.633    CLK_SAFE_MODULE/ContTimeOK_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.251ns (36.397%)  route 0.439ns (63.603%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.576     1.874    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  Pulser_module/Conta_1ms_reg[17]/Q
                         net (fo=2, routed)           0.439     2.453    Pulser_module/Conta_1ms_reg[17]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.563 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.563    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.842     2.522    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism             -0.266     2.256    
                         clock uncertainty            0.035     2.291    
    SLICE_X77Y23         FDCE (Hold_fdce_C_D)         0.105     2.396    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.454%)  route 0.492ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.548     1.846    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.987 f  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.492     2.478    Pulser_module/ContaPulser[0]
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.045     2.523 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000     2.523    Pulser_module/p_0_in[0]
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.813     2.493    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism             -0.265     2.228    
                         clock uncertainty            0.035     2.263    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.092     2.355    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.249ns (36.042%)  route 0.442ns (63.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.876    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.017 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           0.442     2.458    Pulser_module/Conta_1ms_reg[15]
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.566 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.566    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.524    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism             -0.266     2.258    
                         clock uncertainty            0.035     2.293    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.398    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.256ns (36.997%)  route 0.436ns (63.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.876    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.017 r  Pulser_module/Conta_1ms_reg[12]/Q
                         net (fo=2, routed)           0.436     2.453    Pulser_module/Conta_1ms_reg[12]
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.568 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.568    Pulser_module/Conta_1ms_reg[12]_i_1_n_7
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.524    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/C
                         clock pessimism             -0.266     2.258    
                         clock uncertainty            0.035     2.293    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.398    Pulser_module/Conta_1ms_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.440ns (64.644%)  route 0.241ns (35.356%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.548     1.846    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.987 r  Pulser_module/ContaPulser_reg[5]/Q
                         net (fo=2, routed)           0.104     2.091    Pulser_module/ContaPulser[5]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.282 r  Pulser_module/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.137     2.418    Pulser_module/plusOp[7]
    SLICE_X53Y22         LUT3 (Prop_lut3_I2_O)        0.108     2.526 r  Pulser_module/ContaPulser[7]_i_1/O
                         net (fo=1, routed)           0.000     2.526    Pulser_module/p_0_in[7]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.812     2.492    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/C
                         clock pessimism             -0.264     2.228    
                         clock uncertainty            0.035     2.263    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.092     2.355    Pulser_module/ContaPulser_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.358ns (52.591%)  route 0.323ns (47.409%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.546     1.844    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.985 r  Pulser_module/ContaPulser_reg[10]/Q
                         net (fo=2, routed)           0.127     2.112    Pulser_module/ContaPulser[10]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.222 r  Pulser_module/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.196     2.417    Pulser_module/plusOp[10]
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.107     2.524 r  Pulser_module/ContaPulser[10]_i_1/O
                         net (fo=1, routed)           0.000     2.524    Pulser_module/p_0_in[10]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.810     2.490    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
                         clock pessimism             -0.264     2.226    
                         clock uncertainty            0.035     2.261    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.091     2.352    Pulser_module/ContaPulser_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  Quartz25

Setup :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        6.369ns  (logic 2.273ns (35.688%)  route 4.096ns (64.312%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 r  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.799    42.794    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X71Y16         LUT3 (Prop_lut3_I2_O)        0.309    43.103 r  Pulser_module/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000    43.103    Pulser_module/PULSER_OUT_i_1_n_0
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.302    44.551    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
                         clock pessimism              0.000    44.551    
                         clock uncertainty           -0.137    44.414    
    SLICE_X71Y16         FDCE (Setup_fdce_C_D)        0.032    44.446    Pulser_module/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.446    
                         arrival time                         -43.103    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.910ns  (logic 2.273ns (38.458%)  route 3.637ns (61.542%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 44.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.340    42.335    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.309    42.644 r  Pulser_module/ContaPulser[10]_i_1/O
                         net (fo=1, routed)           0.000    42.644    Pulser_module/p_0_in[10]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.229    44.478    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
                         clock pessimism              0.000    44.478    
                         clock uncertainty           -0.137    44.341    
    SLICE_X53Y23         FDCE (Setup_fdce_C_D)        0.030    44.371    Pulser_module/ContaPulser_reg[10]
  -------------------------------------------------------------------
                         required time                         44.371    
                         arrival time                         -42.644    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.856ns  (logic 0.748ns (12.773%)  route 5.108ns (87.227%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.433    37.167 r  RunControl/slv_reg7_reg[4]/Q
                         net (fo=4, routed)           1.893    39.060    RunControl/slv_reg7_reg[12]_0[4]
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.105    39.165 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.152    40.317    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.105    40.422 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          2.063    42.485    Pulser_module/PULSER_OUT_reg_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I1_O)        0.105    42.590 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000    42.590    Pulser_module/p_0_in[0]
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X51Y21         FDCE (Setup_fdce_C_D)        0.032    44.375    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         44.375    
                         arrival time                         -42.590    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.852ns  (logic 0.748ns (12.782%)  route 5.104ns (87.218%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.433    37.167 r  RunControl/slv_reg7_reg[4]/Q
                         net (fo=4, routed)           1.893    39.060    RunControl/slv_reg7_reg[12]_0[4]
    SLICE_X51Y24         LUT6 (Prop_lut6_I2_O)        0.105    39.165 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.152    40.317    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.105    40.422 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          2.059    42.481    Pulser_module/PULSER_OUT_reg_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I1_O)        0.105    42.586 r  Pulser_module/ContaPulser[2]_i_1/O
                         net (fo=1, routed)           0.000    42.586    Pulser_module/p_0_in[2]
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[2]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X51Y21         FDCE (Setup_fdce_C_D)        0.030    44.373    Pulser_module/ContaPulser_reg[2]
  -------------------------------------------------------------------
                         required time                         44.373    
                         arrival time                         -42.586    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.838ns  (logic 2.273ns (38.935%)  route 3.565ns (61.065%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.268    42.263    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.309    42.572 r  Pulser_module/ContaPulser[9]_i_1/O
                         net (fo=1, routed)           0.000    42.572    Pulser_module/p_0_in[9]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[9]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X53Y22         FDCE (Setup_fdce_C_D)        0.033    44.376    Pulser_module/ContaPulser_reg[9]
  -------------------------------------------------------------------
                         required time                         44.376    
                         arrival time                         -42.572    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.834ns  (logic 2.273ns (38.962%)  route 3.561ns (61.038%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.264    42.259    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.309    42.568 r  Pulser_module/ContaPulser[7]_i_1/O
                         net (fo=1, routed)           0.000    42.568    Pulser_module/p_0_in[7]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X53Y22         FDCE (Setup_fdce_C_D)        0.032    44.375    Pulser_module/ContaPulser_reg[7]
  -------------------------------------------------------------------
                         required time                         44.375    
                         arrival time                         -42.568    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.831ns  (logic 2.273ns (38.981%)  route 3.558ns (61.019%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.261    42.256    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.309    42.565 r  Pulser_module/ContaPulser[1]_i_1/O
                         net (fo=1, routed)           0.000    42.565    Pulser_module/p_0_in[1]
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[1]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.030    44.373    Pulser_module/ContaPulser_reg[1]
  -------------------------------------------------------------------
                         required time                         44.373    
                         arrival time                         -42.565    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.828ns  (logic 2.273ns (39.001%)  route 3.555ns (60.999%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.258    42.253    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.309    42.562 r  Pulser_module/ContaPulser[3]_i_1/O
                         net (fo=1, routed)           0.000    42.562    Pulser_module/p_0_in[3]
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[3]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.032    44.375    Pulser_module/ContaPulser_reg[3]
  -------------------------------------------------------------------
                         required time                         44.375    
                         arrival time                         -42.562    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.826ns  (logic 2.273ns (39.017%)  route 3.553ns (60.983%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.255    42.251    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.309    42.560 r  Pulser_module/ContaPulser[8]_i_1/O
                         net (fo=1, routed)           0.000    42.560    Pulser_module/p_0_in[8]
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[8]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.033    44.376    Pulser_module/ContaPulser_reg[8]
  -------------------------------------------------------------------
                         required time                         44.376    
                         arrival time                         -42.560    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 RunControl/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (Quartz25 rise@40.000ns - clk_out1_clk_wiz_0 rise@35.357ns)
  Data Path Delay:        5.822ns  (logic 2.273ns (39.044%)  route 3.549ns (60.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 44.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 36.734 - 35.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     35.357    35.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    35.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    36.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    33.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    35.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    35.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.375    36.734    RunControl/clk_out1
    SLICE_X51Y25         FDRE                                         r  RunControl/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.379    37.113 r  RunControl/slv_reg7_reg[0]/Q
                         net (fo=4, routed)           1.266    38.379    Pulser_module/Q[0]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    38.873 r  Pulser_module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    38.873    Pulser_module/minusOp_carry_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.973 r  Pulser_module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.973    Pulser_module/minusOp_carry__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    39.172 r  Pulser_module/minusOp_carry__1/O[2]
                         net (fo=1, routed)           1.031    40.204    Pulser_module/minusOp[11]
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.244    40.448 r  Pulser_module/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    40.448    Pulser_module/i__carry_i_1__5_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    40.780 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.780    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.996 f  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.251    42.247    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.309    42.556 r  Pulser_module/ContaPulser[4]_i_1/O
                         net (fo=1, routed)           0.000    42.556    Pulser_module/p_0_in[4]
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.231    44.480    Pulser_module/CLK_IN_USB
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[4]/C
                         clock pessimism              0.000    44.480    
                         clock uncertainty           -0.137    44.343    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.032    44.375    Pulser_module/ContaPulser_reg[4]
  -------------------------------------------------------------------
                         required time                         44.375    
                         arrival time                         -42.556    
  -------------------------------------------------------------------
                         slack                                  1.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.783ns  (logic 0.599ns (15.832%)  route 3.184ns (84.168%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.566     5.284    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I1_O)        0.084     5.368 r  Pulser_module/ContaPulser[13]_i_2/O
                         net (fo=1, routed)           0.000     5.368    Pulser_module/p_0_in[13]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.378     4.894    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[13]/C
                         clock pessimism              0.000     4.894    
                         clock uncertainty            0.137     5.031    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.223     5.254    Pulser_module/ContaPulser_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.254    
                         arrival time                           5.368    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.784ns  (logic 0.599ns (15.828%)  route 3.185ns (84.172%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.567     5.285    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I1_O)        0.084     5.369 r  Pulser_module/ContaPulser[12]_i_1/O
                         net (fo=1, routed)           0.000     5.369    Pulser_module/p_0_in[12]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.378     4.894    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[12]/C
                         clock pessimism              0.000     4.894    
                         clock uncertainty            0.137     5.031    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.222     5.253    Pulser_module/ContaPulser_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.253    
                         arrival time                           5.369    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.785ns  (logic 0.599ns (15.826%)  route 3.186ns (84.174%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.567     5.286    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I1_O)        0.084     5.370 r  Pulser_module/ContaPulser[10]_i_1/O
                         net (fo=1, routed)           0.000     5.370    Pulser_module/p_0_in[10]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.378     4.894    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
                         clock pessimism              0.000     4.894    
                         clock uncertainty            0.137     5.031    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.220     5.251    Pulser_module/ContaPulser_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.251    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.787ns  (logic 0.599ns (15.818%)  route 3.188ns (84.182%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.569     5.288    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I1_O)        0.084     5.372 r  Pulser_module/ContaPulser[11]_i_1/O
                         net (fo=1, routed)           0.000     5.372    Pulser_module/p_0_in[11]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.378     4.894    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[11]/C
                         clock pessimism              0.000     4.894    
                         clock uncertainty            0.137     5.031    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.222     5.253    Pulser_module/ContaPulser_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.253    
                         arrival time                           5.372    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.794ns  (logic 0.599ns (15.788%)  route 3.195ns (84.212%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.576     5.295    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I1_O)        0.084     5.379 r  Pulser_module/ContaPulser[5]_i_1/O
                         net (fo=1, routed)           0.000     5.379    Pulser_module/p_0_in[5]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.380     4.896    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[5]/C
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.137     5.033    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.220     5.253    Pulser_module/ContaPulser_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.253    
                         arrival time                           5.379    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.796ns  (logic 0.599ns (15.779%)  route 3.197ns (84.221%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.579     5.297    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I1_O)        0.084     5.381 r  Pulser_module/ContaPulser[6]_i_1/O
                         net (fo=1, routed)           0.000     5.381    Pulser_module/p_0_in[6]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.380     4.896    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[6]/C
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.137     5.033    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.222     5.255    Pulser_module/ContaPulser_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           5.381    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.840ns  (logic 0.599ns (15.597%)  route 3.241ns (84.403%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.623     5.341    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I1_O)        0.084     5.425 r  Pulser_module/ContaPulser[9]_i_1/O
                         net (fo=1, routed)           0.000     5.425    Pulser_module/p_0_in[9]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.380     4.896    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[9]/C
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.137     5.033    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.223     5.256    Pulser_module/ContaPulser_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.256    
                         arrival time                           5.425    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.842ns  (logic 0.599ns (15.589%)  route 3.243ns (84.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.625     5.343    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I1_O)        0.084     5.427 r  Pulser_module/ContaPulser[7]_i_1/O
                         net (fo=1, routed)           0.000     5.427    Pulser_module/p_0_in[7]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.380     4.896    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/C
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.137     5.033    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.222     5.255    Pulser_module/ContaPulser_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           5.427    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.892ns  (logic 0.599ns (15.390%)  route 3.293ns (84.610%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.674     5.393    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y21         LUT3 (Prop_lut3_I1_O)        0.084     5.477 r  Pulser_module/ContaPulser[1]_i_1/O
                         net (fo=1, routed)           0.000     5.477    Pulser_module/p_0_in[1]
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.381     4.897    Pulser_module/CLK_IN_USB
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[1]/C
                         clock pessimism              0.000     4.897    
                         clock uncertainty            0.137     5.034    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.220     5.254    Pulser_module/ContaPulser_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.254    
                         arrival time                           5.477    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 RunControl/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            Pulser_module/ContaPulser_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.357ns  (Quartz25 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        3.894ns  (logic 0.599ns (15.382%)  route 3.295ns (84.618%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    1.228ns = ( 1.585 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.226     1.585    RunControl/clk_out1
    SLICE_X50Y24         FDRE                                         r  RunControl/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.347     1.932 r  RunControl/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.618     2.550    RunControl/slv_reg7_reg[12]_0[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.084     2.634 r  RunControl/ContaPulser[13]_i_10/O
                         net (fo=1, routed)           1.000     3.635    RunControl/ContaPulser[13]_i_10_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.084     3.719 r  RunControl/ContaPulser[13]_i_9/O
                         net (fo=15, routed)          1.676     5.395    Pulser_module/PULSER_OUT_reg_0
    SLICE_X53Y21         LUT3 (Prop_lut3_I1_O)        0.084     5.479 r  Pulser_module/ContaPulser[3]_i_1/O
                         net (fo=1, routed)           0.000     5.479    Pulser_module/p_0_in[3]
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.381     4.897    Pulser_module/CLK_IN_USB
    SLICE_X53Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[3]/C
                         clock pessimism              0.000     4.897    
                         clock uncertainty            0.137     5.034    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.222     5.256    Pulser_module/ContaPulser_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.256    
                         arrival time                           5.479    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  REF_CLK2_P

Setup :            0  Failing Endpoints,  Worst Slack       34.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.322ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.225 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.225    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.128    44.523    
                         clock uncertainty           -0.035    44.488    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.547    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.547    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 34.322    

Slack (MET) :             34.327ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.220 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.220    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.128    44.523    
                         clock uncertainty           -0.035    44.488    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.547    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.547    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 34.327    

Slack (MET) :             34.387ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.160 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.160    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.128    44.523    
                         clock uncertainty           -0.035    44.488    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.547    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.547    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 34.387    

Slack (MET) :             34.406ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.141 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.141    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.395    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.128    44.523    
                         clock uncertainty           -0.035    44.488    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.547    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.547    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 34.406    

Slack (MET) :             34.421ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.127 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.127    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.128    44.524    
                         clock uncertainty           -0.035    44.489    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.548    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 34.421    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.122 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.122    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.128    44.524    
                         clock uncertainty           -0.035    44.489    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.548    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.486ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.062 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.062    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.128    44.524    
                         clock uncertainty           -0.035    44.489    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.548    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 34.486    

Slack (MET) :             34.505ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 44.396 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.043 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.043    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.396    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.128    44.524    
                         clock uncertainty           -0.035    44.489    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.548    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 34.505    

Slack (MET) :             34.545ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 44.398 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.029 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.029    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.398    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.152    44.550    
                         clock uncertainty           -0.035    44.515    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.574    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.574    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 34.545    

Slack (MET) :             34.550ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 44.398 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.024 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.024    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.398    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.152    44.550    
                         clock uncertainty           -0.035    44.515    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.574    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.574    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 34.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Conta_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.801%)  route 0.506ns (78.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  CLK_SAFE_MODULE/EN_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     1.978 r  CLK_SAFE_MODULE/EN_Conta_reg/Q
                         net (fo=2, routed)           0.506     2.484    CLK_SAFE_MODULE/EN_Conta
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X40Y20         FDCE (Hold_fdce_C_D)         0.070     2.303    CLK_SAFE_MODULE/EN_Sync2_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.252ns (36.895%)  route 0.431ns (63.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/Conta_1ms_reg[14]/Q
                         net (fo=2, routed)           0.431     2.433    Pulser_module/Conta_1ms_reg[14]
    SLICE_X77Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.478 r  Pulser_module/Conta_1ms[12]_i_2/O
                         net (fo=1, routed)           0.000     2.478    Pulser_module/Conta_1ms[12]_i_2_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.544 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.544    Pulser_module/Conta_1ms_reg[12]_i_1_n_5
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.285    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
                         clock pessimism             -0.266     2.019    
                         clock uncertainty            0.035     2.054    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.159    Pulser_module/Conta_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.442%)  route 0.434ns (63.558%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.579     1.862    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.141     2.003 r  Pulser_module/Conta_1ms_reg[7]/Q
                         net (fo=2, routed)           0.434     2.438    Pulser_module/Conta_1ms_reg[7]
    SLICE_X77Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.483 r  Pulser_module/Conta_1ms[4]_i_2/O
                         net (fo=1, routed)           0.000     2.483    Pulser_module/Conta_1ms[4]_i_2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.546 r  Pulser_module/Conta_1ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.546    Pulser_module/Conta_1ms_reg[4]_i_1_n_4
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.846     2.287    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
                         clock pessimism             -0.267     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.105     2.160    Pulser_module/Conta_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.251ns (36.397%)  route 0.439ns (63.603%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.576     1.859    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDCE (Prop_fdce_C_Q)         0.141     2.000 r  Pulser_module/Conta_1ms_reg[17]/Q
                         net (fo=2, routed)           0.439     2.439    Pulser_module/Conta_1ms_reg[17]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.549 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.549    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.842     2.283    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism             -0.266     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X77Y23         FDCE (Hold_fdce_C_D)         0.105     2.157    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.454%)  route 0.492ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.548     1.831    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.972 f  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.492     2.464    Pulser_module/ContaPulser[0]
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.045     2.509 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000     2.509    Pulser_module/p_0_in[0]
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.813     2.254    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism             -0.265     1.989    
                         clock uncertainty            0.035     2.024    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.092     2.116    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.249ns (36.042%)  route 0.442ns (63.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           0.442     2.444    Pulser_module/Conta_1ms_reg[15]
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.552 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.552    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.285    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism             -0.266     2.019    
                         clock uncertainty            0.035     2.054    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.159    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.256ns (36.997%)  route 0.436ns (63.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/Conta_1ms_reg[12]/Q
                         net (fo=2, routed)           0.436     2.438    Pulser_module/Conta_1ms_reg[12]
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.553 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.553    Pulser_module/Conta_1ms_reg[12]_i_1_n_7
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.285    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/C
                         clock pessimism             -0.266     2.019    
                         clock uncertainty            0.035     2.054    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.159    Pulser_module/Conta_1ms_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.440ns (64.644%)  route 0.241ns (35.356%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.548     1.831    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  Pulser_module/ContaPulser_reg[5]/Q
                         net (fo=2, routed)           0.104     2.077    Pulser_module/ContaPulser[5]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.268 r  Pulser_module/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.137     2.404    Pulser_module/plusOp[7]
    SLICE_X53Y22         LUT3 (Prop_lut3_I2_O)        0.108     2.512 r  Pulser_module/ContaPulser[7]_i_1/O
                         net (fo=1, routed)           0.000     2.512    Pulser_module/p_0_in[7]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.812     2.253    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/C
                         clock pessimism             -0.264     1.989    
                         clock uncertainty            0.035     2.024    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.092     2.116    Pulser_module/ContaPulser_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.358ns (52.591%)  route 0.323ns (47.409%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.546     1.829    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.970 r  Pulser_module/ContaPulser_reg[10]/Q
                         net (fo=2, routed)           0.127     2.097    Pulser_module/ContaPulser[10]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.207 r  Pulser_module/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.196     2.403    Pulser_module/plusOp[10]
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.107     2.510 r  Pulser_module/ContaPulser[10]_i_1/O
                         net (fo=1, routed)           0.000     2.510    Pulser_module/p_0_in[10]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.810     2.251    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
                         clock pessimism             -0.264     1.987    
                         clock uncertainty            0.035     2.022    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.091     2.113    Pulser_module/ContaPulser_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.252ns (36.170%)  route 0.445ns (63.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.575     1.858    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.141     1.999 r  Pulser_module/Conta_1ms_reg[22]/Q
                         net (fo=2, routed)           0.445     2.444    Pulser_module/Conta_1ms_reg[22]
    SLICE_X77Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.555 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.555    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.841     2.282    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism             -0.266     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)         0.105     2.156    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  REF_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack       34.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.808ns (34.388%)  route 3.450ns (65.612%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.225 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.225    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.128    44.489    
                         clock uncertainty           -0.035    44.454    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.513    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.513    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.293ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.803ns (34.326%)  route 3.450ns (65.674%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.220 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.220    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.128    44.489    
                         clock uncertainty           -0.035    44.454    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.513    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.513    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 34.293    

Slack (MET) :             34.353ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.743ns (33.567%)  route 3.450ns (66.433%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.160 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.160    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.128    44.489    
                         clock uncertainty           -0.035    44.454    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.513    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.513    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 34.353    

Slack (MET) :             34.372ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.724ns (33.323%)  route 3.450ns (66.677%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 44.361 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.960 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.141 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.141    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.296    44.361    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.128    44.489    
                         clock uncertainty           -0.035    44.454    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)        0.059    44.513    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.513    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 34.372    

Slack (MET) :             34.387ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.710ns (33.142%)  route 3.450ns (66.858%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.127 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.127    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.128    44.490    
                         clock uncertainty           -0.035    44.455    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.514    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.514    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 34.387    

Slack (MET) :             34.392ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.705ns (33.077%)  route 3.450ns (66.923%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.122 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.122    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.128    44.490    
                         clock uncertainty           -0.035    44.455    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.514    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.514    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 34.392    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.645ns (32.289%)  route 3.450ns (67.711%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.062 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.062    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.128    44.490    
                         clock uncertainty           -0.035    44.455    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.514    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.514    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 34.452    

Slack (MET) :             34.471ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.626ns (32.036%)  route 3.450ns (67.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 44.362 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.862 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.043 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.043    Pulser_module/Conta_1ms_reg[16]_i_1_n_7
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.297    44.362    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[16]/C
                         clock pessimism              0.128    44.490    
                         clock uncertainty           -0.035    44.455    
    SLICE_X77Y23         FDCE (Setup_fdce_C_D)        0.059    44.514    Pulser_module/Conta_1ms_reg[16]
  -------------------------------------------------------------------
                         required time                         44.514    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 34.471    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.612ns (31.848%)  route 3.450ns (68.152%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 44.364 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.029 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.029    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.364    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.152    44.516    
                         clock uncertainty           -0.035    44.481    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.540    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.540    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.516ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.607ns (31.780%)  route 3.450ns (68.220%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 44.364 - 40.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.451     4.967    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.379     5.346 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           1.630     6.976    Pulser_module/Conta_1ms_reg[15]
    SLICE_X76Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.081 r  Pulser_module/ContaPulser[13]_i_8/O
                         net (fo=1, routed)           0.695     7.776    Pulser_module/ContaPulser[13]_i_8_n_0
    SLICE_X76Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.881 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          1.125     9.006    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X77Y19         LUT2 (Prop_lut2_I1_O)        0.105     9.111 r  Pulser_module/Conta_1ms[0]_i_4/O
                         net (fo=1, routed)           0.000     9.111    Pulser_module/Conta_1ms[0]_i_4_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.568 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.666 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.666    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.764 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.764    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.024 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.024    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.364    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.152    44.516    
                         clock uncertainty           -0.035    44.481    
    SLICE_X77Y22         FDCE (Setup_fdce_C_D)        0.059    44.540    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.540    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 34.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/EN_Conta_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Sync_reg/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.851%)  route 0.649ns (82.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  CLK_SAFE_MODULE/EN_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     1.978 r  CLK_SAFE_MODULE/EN_Conta_reg/Q
                         net (fo=2, routed)           0.649     2.627    CLK_SAFE_MODULE/EN_Conta
    SLICE_X42Y19         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X42Y19         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync_reg/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.090     2.289    CLK_SAFE_MODULE/EN_Sync_reg
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.252ns (36.895%)  route 0.431ns (63.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/Conta_1ms_reg[14]/Q
                         net (fo=2, routed)           0.431     2.433    Pulser_module/Conta_1ms_reg[14]
    SLICE_X77Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.478 r  Pulser_module/Conta_1ms[12]_i_2/O
                         net (fo=1, routed)           0.000     2.478    Pulser_module/Conta_1ms[12]_i_2_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.544 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.544    Pulser_module/Conta_1ms_reg[12]_i_1_n_5
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.251    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[14]/C
                         clock pessimism             -0.266     1.985    
                         clock uncertainty            0.035     2.020    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.125    Pulser_module/Conta_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.442%)  route 0.434ns (63.558%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.579     1.862    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.141     2.003 r  Pulser_module/Conta_1ms_reg[7]/Q
                         net (fo=2, routed)           0.434     2.438    Pulser_module/Conta_1ms_reg[7]
    SLICE_X77Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.483 r  Pulser_module/Conta_1ms[4]_i_2/O
                         net (fo=1, routed)           0.000     2.483    Pulser_module/Conta_1ms[4]_i_2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.546 r  Pulser_module/Conta_1ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.546    Pulser_module/Conta_1ms_reg[4]_i_1_n_4
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.846     2.253    Pulser_module/CLK_IN_USB
    SLICE_X77Y20         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
                         clock pessimism             -0.267     1.986    
                         clock uncertainty            0.035     2.021    
    SLICE_X77Y20         FDCE (Hold_fdce_C_D)         0.105     2.126    Pulser_module/Conta_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.251ns (36.397%)  route 0.439ns (63.603%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.576     1.859    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDCE (Prop_fdce_C_Q)         0.141     2.000 r  Pulser_module/Conta_1ms_reg[17]/Q
                         net (fo=2, routed)           0.439     2.439    Pulser_module/Conta_1ms_reg[17]
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.549 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.549    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.842     2.249    Pulser_module/CLK_IN_USB
    SLICE_X77Y23         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism             -0.266     1.983    
                         clock uncertainty            0.035     2.018    
    SLICE_X77Y23         FDCE (Hold_fdce_C_D)         0.105     2.123    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.454%)  route 0.492ns (72.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.548     1.831    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.972 f  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.492     2.464    Pulser_module/ContaPulser[0]
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.045     2.509 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000     2.509    Pulser_module/p_0_in[0]
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.813     2.220    Pulser_module/CLK_IN_USB
    SLICE_X51Y21         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism             -0.265     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.092     2.082    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.249ns (36.042%)  route 0.442ns (63.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/Conta_1ms_reg[15]/Q
                         net (fo=2, routed)           0.442     2.444    Pulser_module/Conta_1ms_reg[15]
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.552 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.552    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.251    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism             -0.266     1.985    
                         clock uncertainty            0.035     2.020    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.125    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.256ns (36.997%)  route 0.436ns (63.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/Conta_1ms_reg[12]/Q
                         net (fo=2, routed)           0.436     2.438    Pulser_module/Conta_1ms_reg[12]
    SLICE_X77Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.553 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.553    Pulser_module/Conta_1ms_reg[12]_i_1_n_7
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.844     2.251    Pulser_module/CLK_IN_USB
    SLICE_X77Y22         FDCE                                         r  Pulser_module/Conta_1ms_reg[12]/C
                         clock pessimism             -0.266     1.985    
                         clock uncertainty            0.035     2.020    
    SLICE_X77Y22         FDCE (Hold_fdce_C_D)         0.105     2.125    Pulser_module/Conta_1ms_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.440ns (64.644%)  route 0.241ns (35.356%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.548     1.831    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  Pulser_module/ContaPulser_reg[5]/Q
                         net (fo=2, routed)           0.104     2.077    Pulser_module/ContaPulser[5]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.268 r  Pulser_module/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.137     2.404    Pulser_module/plusOp[7]
    SLICE_X53Y22         LUT3 (Prop_lut3_I2_O)        0.108     2.512 r  Pulser_module/ContaPulser[7]_i_1/O
                         net (fo=1, routed)           0.000     2.512    Pulser_module/p_0_in[7]
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.812     2.219    Pulser_module/CLK_IN_USB
    SLICE_X53Y22         FDCE                                         r  Pulser_module/ContaPulser_reg[7]/C
                         clock pessimism             -0.264     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.092     2.082    Pulser_module/ContaPulser_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.358ns (52.591%)  route 0.323ns (47.409%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.546     1.829    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.970 r  Pulser_module/ContaPulser_reg[10]/Q
                         net (fo=2, routed)           0.127     2.097    Pulser_module/ContaPulser[10]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.207 r  Pulser_module/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.196     2.403    Pulser_module/plusOp[10]
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.107     2.510 r  Pulser_module/ContaPulser[10]_i_1/O
                         net (fo=1, routed)           0.000     2.510    Pulser_module/p_0_in[10]
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.810     2.217    Pulser_module/CLK_IN_USB
    SLICE_X53Y23         FDCE                                         r  Pulser_module/ContaPulser_reg[10]/C
                         clock pessimism             -0.264     1.953    
                         clock uncertainty            0.035     1.988    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.091     2.079    Pulser_module/ContaPulser_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.252ns (36.170%)  route 0.445ns (63.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.575     1.858    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.141     1.999 r  Pulser_module/Conta_1ms_reg[22]/Q
                         net (fo=2, routed)           0.445     2.444    Pulser_module/Conta_1ms_reg[22]
    SLICE_X77Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.555 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.555    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.841     2.248    Pulser_module/CLK_IN_USB
    SLICE_X77Y24         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism             -0.266     1.982    
                         clock uncertainty            0.035     2.017    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)         0.105     2.122    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  RING_OSC

Setup :            2  Failing Endpoints,  Worst Slack       -0.206ns,  Total Violation       -0.301ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 RunControl/slv_reg37_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        4.119ns  (logic 2.305ns (55.957%)  route 1.814ns (44.043%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 16.752 - 16.000 ) 
    Source Clock Delay      (SCD):    1.375ns = ( 16.732 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.373    16.732    RunControl/clk_out1
    SLICE_X50Y85         FDRE                                         r  RunControl/slv_reg37_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.433    17.165 r  RunControl/slv_reg37_reg[17]/Q
                         net (fo=4, routed)           0.751    17.916    MULTYCHANNEL/channel[18].single_channel_inst/ADC/massimo[18][5]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    18.478 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.478    MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    18.678 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.520    19.198    MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp[10]
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.253    19.451 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_i_1__17/O
                         net (fo=1, routed)           0.000    19.451    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_i_1__17_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.783 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.783    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.999 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.543    20.542    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.309    20.851 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_i_1__17/O
                         net (fo=1, routed)           0.000    20.851    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring
    SLICE_X55Y101        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y9            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752    20.752    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X55Y101        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.752    
                         clock uncertainty           -0.137    20.615    
    SLICE_X55Y101        FDCE (Setup_fdce_C_D)        0.030    20.645    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.645    
                         arrival time                         -20.851    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 RunControl/slv_reg34_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.923ns  (logic 2.432ns (61.992%)  route 1.491ns (38.008%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 16.752 - 16.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 16.816 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.457    16.816    RunControl/clk_out1
    SLICE_X54Y47         FDSE                                         r  RunControl/slv_reg34_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDSE (Prop_fdse_C_Q)         0.433    17.249 f  RunControl/slv_reg34_reg[13]/Q
                         net (fo=5, routed)           0.478    17.727    MULTYCHANNEL/channel[12].single_channel_inst/ADC/massimo[12][1]
    SLICE_X54Y46         LUT1 (Prop_lut1_I0_O)        0.105    17.832 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry_i_2__11/O
                         net (fo=1, routed)           0.000    17.832    MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry_i_2__11_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    18.276 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.276    MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    18.533 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.637    19.170    MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I1_O)        0.245    19.415 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry_i_3__11/O
                         net (fo=1, routed)           0.000    19.415    MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry_i_3__11_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.859 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    19.859    MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.066 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.376    20.442    MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.297    20.739 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_i_1__11/O
                         net (fo=1, routed)           0.000    20.739    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring
    SLICE_X56Y50         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y7            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752    20.752    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X56Y50         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.752    
                         clock uncertainty           -0.137    20.615    
    SLICE_X56Y50         FDCE (Setup_fdce_C_D)        0.030    20.645    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.645    
                         arrival time                         -20.739    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 RunControl/slv_reg35_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.876ns  (logic 2.353ns (60.702%)  route 1.523ns (39.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 16.800 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.441    16.800    RunControl/clk_out1
    SLICE_X54Y95         FDSE                                         r  RunControl/slv_reg35_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDSE (Prop_fdse_C_Q)         0.433    17.233 r  RunControl/slv_reg35_reg[4]/Q
                         net (fo=4, routed)           0.545    17.778    MULTYCHANNEL/channel[15].single_channel_inst/ADC/massimo[15][4]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    18.323 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.323    MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.588 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.515    19.103    MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp[9]
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.250    19.353 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_i_1__14/O
                         net (fo=1, routed)           0.000    19.353    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_i_1__14_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.685 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.685    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.901 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.464    20.364    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp
    SLICE_X53Y100        LUT2 (Prop_lut2_I0_O)        0.312    20.676 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_i_1__14/O
                         net (fo=1, routed)           0.000    20.676    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y10           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.069    20.724    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -20.676    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 RunControl/slv_reg36_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.925ns  (logic 2.301ns (58.626%)  route 1.624ns (41.374%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.382ns = ( 16.739 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.380    16.739    RunControl/clk_out1
    SLICE_X51Y96         FDSE                                         r  RunControl/slv_reg36_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDSE (Prop_fdse_C_Q)         0.379    17.118 r  RunControl/slv_reg36_reg[12]/Q
                         net (fo=4, routed)           0.588    17.706    MULTYCHANNEL/channel[16].single_channel_inst/ADC/massimo[16][0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    18.251 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.251    MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.511 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.592    19.103    MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp[7]
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.257    19.360 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_2__15/O
                         net (fo=1, routed)           0.000    19.360    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_2__15_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    19.692 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.692    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.908 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.444    20.352    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp
    SLICE_X51Y100        LUT2 (Prop_lut2_I0_O)        0.312    20.664 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_i_1__15/O
                         net (fo=1, routed)           0.000    20.664    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y100        FDCE (Setup_fdce_C_D)        0.069    20.724    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -20.664    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 RunControl/slv_reg36_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.835ns  (logic 2.269ns (59.172%)  route 1.566ns (40.828%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 16.752 - 16.000 ) 
    Source Clock Delay      (SCD):    1.382ns = ( 16.739 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.380    16.739    RunControl/clk_out1
    SLICE_X51Y97         FDRE                                         r  RunControl/slv_reg36_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.379    17.118 r  RunControl/slv_reg36_reg[2]/Q
                         net (fo=4, routed)           0.629    17.747    MULTYCHANNEL/channel[17].single_channel_inst/ADC/massimo[17][2]
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.421    18.168 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.168    MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.268 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.268    MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    18.530 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.481    19.012    MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp[11]
    SLICE_X47Y99         LUT6 (Prop_lut6_I4_O)        0.250    19.262 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_1__16/O
                         net (fo=1, routed)           0.000    19.262    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_1__16_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.594 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    19.595    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.811 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.454    20.265    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.309    20.574 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_i_1__16/O
                         net (fo=1, routed)           0.000    20.574    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752    20.752    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.752    
                         clock uncertainty           -0.137    20.615    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)        0.030    20.645    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.645    
                         arrival time                         -20.574    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 RunControl/slv_reg34_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.743ns  (logic 2.394ns (63.955%)  route 1.349ns (36.045%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 16.752 - 16.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 16.802 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.443    16.802    RunControl/clk_out1
    SLICE_X57Y54         FDSE                                         r  RunControl/slv_reg34_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.379    17.181 r  RunControl/slv_reg34_reg[0]/Q
                         net (fo=4, routed)           0.498    17.679    MULTYCHANNEL/channel[13].single_channel_inst/ADC/massimo[13][0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    18.224 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.224    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.322 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.322    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.587 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.509    19.096    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp[9]
    SLICE_X56Y55         LUT6 (Prop_lut6_I1_O)        0.250    19.346 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry_i_1__12/O
                         net (fo=1, routed)           0.000    19.346    MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry_i_1__12_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.678 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.678    MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.894 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.343    20.236    MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp
    SLICE_X56Y54         LUT2 (Prop_lut2_I0_O)        0.309    20.545 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_i_1__12/O
                         net (fo=1, routed)           0.000    20.545    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring
    SLICE_X56Y54         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y4            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752    20.752    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X56Y54         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.752    
                         clock uncertainty           -0.137    20.615    
    SLICE_X56Y54         FDCE (Setup_fdce_C_D)        0.030    20.645    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.645    
                         arrival time                         -20.545    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 RunControl/slv_reg35_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.693ns  (logic 2.221ns (60.143%)  route 1.472ns (39.857%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.396ns = ( 16.753 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.394    16.753    RunControl/clk_out1
    SLICE_X52Y45         FDSE                                         r  RunControl/slv_reg35_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.379    17.132 r  RunControl/slv_reg35_reg[12]/Q
                         net (fo=4, routed)           0.479    17.611    MULTYCHANNEL/channel[14].single_channel_inst/ADC/massimo[14][0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.610    18.221 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp_carry/O[3]
                         net (fo=1, routed)           0.625    18.847    MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp[3]
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.250    19.097 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry_i_3__13/O
                         net (fo=1, routed)           0.000    19.097    MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry_i_3__13_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.554 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    19.555    MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.771 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.366    20.137    MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.309    20.446 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_i_1__13/O
                         net (fo=1, routed)           0.000    20.446    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y50         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y5            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[14].single_channel_inst/ADC/osc_out
    SLICE_X53Y50         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X53Y50         FDCE (Setup_fdce_C_D)        0.032    20.687    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 RunControl/slv_reg33_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        4.049ns  (logic 2.313ns (57.119%)  route 1.736ns (42.881%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 17.304 - 16.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 16.816 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.457    16.816    RunControl/clk_out1
    SLICE_X55Y45         FDRE                                         r  RunControl/slv_reg33_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.379    17.195 r  RunControl/slv_reg33_reg[17]/Q
                         net (fo=4, routed)           0.546    17.741    MULTYCHANNEL/channel[10].single_channel_inst/ADC/massimo[10][5]
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    18.303 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.303    MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.568 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.630    19.198    MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp[9]
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.250    19.448 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry_i_1__9/O
                         net (fo=1, routed)           0.000    19.448    MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry_i_1__9_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.780 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.780    MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.996 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.560    20.557    MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.309    20.866 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_i_1__9/O
                         net (fo=1, routed)           0.000    20.866    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring
    SLICE_X56Y44         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    20.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.304    21.304    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X56Y44         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    21.304    
                         clock uncertainty           -0.137    21.167    
    SLICE_X56Y44         FDCE (Setup_fdce_C_D)        0.030    21.197    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         21.197    
                         arrival time                         -20.866    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 RunControl/slv_reg31_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        4.092ns  (logic 2.448ns (59.817%)  route 1.644ns (40.183%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 17.240 - 16.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 16.747 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.388    16.747    RunControl/clk_out1
    SLICE_X42Y26         FDSE                                         r  RunControl/slv_reg31_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.433    17.180 r  RunControl/slv_reg31_reg[0]/Q
                         net (fo=4, routed)           0.654    17.834    MULTYCHANNEL/channel[7].single_channel_inst/ADC/massimo[7][0]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    18.379 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    MULTYCHANNEL/channel[7].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.477 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.477    MULTYCHANNEL/channel[7].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.742 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.630    19.372    MULTYCHANNEL/channel[7].single_channel_inst/ADC/plusOp[9]
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.250    19.622 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/eqOp_carry_i_1__6/O
                         net (fo=1, routed)           0.000    19.622    MULTYCHANNEL/channel[7].single_channel_inst/ADC/eqOp_carry_i_1__6_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.954 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.954    MULTYCHANNEL/channel[7].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.170 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.361    20.531    MULTYCHANNEL/channel[7].single_channel_inst/ADC/eqOp
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.309    20.840 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Reset_Ring_i_1__6/O
                         net (fo=1, routed)           0.000    20.840    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Reset_Ring
    SLICE_X46Y20         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000    20.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.240    21.240    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X46Y20         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    21.240    
                         clock uncertainty           -0.137    21.103    
    SLICE_X46Y20         FDCE (Setup_fdce_C_D)        0.072    21.175    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         21.175    
                         arrival time                         -20.840    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 RunControl/slv_reg30_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.839ns  (logic 2.369ns (61.705%)  route 1.470ns (38.295%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 17.250 - 16.000 ) 
    Source Clock Delay      (SCD):    1.404ns = ( 16.761 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.402    16.761    RunControl/clk_out1
    SLICE_X42Y37         FDRE                                         r  RunControl/slv_reg30_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.433    17.194 r  RunControl/slv_reg30_reg[17]/Q
                         net (fo=4, routed)           0.612    17.806    MULTYCHANNEL/channel[4].single_channel_inst/ADC/massimo[4][5]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    18.368 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.368    MULTYCHANNEL/channel[4].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.628 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.620    19.248    MULTYCHANNEL/channel[4].single_channel_inst/ADC/plusOp[11]
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.257    19.505 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/eqOp_carry_i_1__3/O
                         net (fo=1, routed)           0.000    19.505    MULTYCHANNEL/channel[4].single_channel_inst/ADC/eqOp_carry_i_1__3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.837 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.837    MULTYCHANNEL/channel[4].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.053 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.238    20.291    MULTYCHANNEL/channel[4].single_channel_inst/ADC/eqOp
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.309    20.600 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_i_1__3/O
                         net (fo=1, routed)           0.000    20.600    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring
    SLICE_X39Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000    20.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.250    21.250    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X39Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    21.250    
                         clock uncertainty           -0.137    21.113    
    SLICE_X39Y39         FDCE (Setup_fdce_C_D)        0.030    21.143    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                         -20.600    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (arrival time - required time)
  Source:                 RunControl/slv_reg29_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.774ns  (logic 0.429ns (55.453%)  route 0.345ns (44.547%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X44Y42         FDRE                                         r  RunControl/slv_reg29_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     6.059 r  RunControl/slv_reg29_reg[20]/Q
                         net (fo=4, routed)           0.167     6.226    MULTYCHANNEL/channel[2].single_channel_inst/ADC/massimo[2][8]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.048     6.274 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.274    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0_i_2__1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     6.406 f  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.178     6.583    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.108     6.691 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_i_1__1/O
                         net (fo=1, routed)           0.000     6.691    MULTYCHANNEL/channel[2].single_channel_inst/ADC/p_0_in
    SLICE_X42Y43         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.827     4.827    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X42Y43         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.827    
                         clock uncertainty            0.137     4.964    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.131     5.095    MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.095    
                         arrival time                           6.691    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 RunControl/slv_reg28_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.741ns  (logic 0.422ns (56.948%)  route 0.319ns (43.052%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.554ns = ( 0.911 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.552     5.911    RunControl/clk_out1
    SLICE_X41Y30         FDRE                                         r  RunControl/slv_reg28_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     6.052 r  RunControl/slv_reg28_reg[11]/Q
                         net (fo=4, routed)           0.163     6.214    MULTYCHANNEL/channel[1].single_channel_inst/ADC/massimo[1][11]
    SLICE_X41Y28         LUT4 (Prop_lut4_I0_O)        0.049     6.263 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     6.263    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.385 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.156     6.542    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.110     6.652 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_i_1__0/O
                         net (fo=1, routed)           0.000     6.652    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring
    SLICE_X41Y26         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.814     4.814    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X41Y26         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.814    
                         clock uncertainty            0.137     4.951    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.091     5.042    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.042    
                         arrival time                           6.652    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 RunControl/slv_reg30_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.778ns  (logic 0.433ns (55.688%)  route 0.345ns (44.312%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X39Y41         FDRE                                         r  RunControl/slv_reg30_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     6.059 r  RunControl/slv_reg30_reg[20]/Q
                         net (fo=4, routed)           0.166     6.225    MULTYCHANNEL/channel[4].single_channel_inst/ADC/massimo[4][8]
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.048     6.273 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     6.273    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     6.407 f  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.179     6.585    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.110     6.695 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_i_1__3/O
                         net (fo=1, routed)           0.000     6.695    MULTYCHANNEL/channel[4].single_channel_inst/ADC/p_0_in
    SLICE_X38Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.825     4.825    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X38Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.825    
                         clock uncertainty            0.137     4.962    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.120     5.082    MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.082    
                         arrival time                           6.695    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 RunControl/slv_reg30_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.755ns  (logic 0.433ns (57.358%)  route 0.322ns (42.642%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X39Y41         FDRE                                         r  RunControl/slv_reg30_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     6.059 r  RunControl/slv_reg30_reg[20]/Q
                         net (fo=4, routed)           0.166     6.225    MULTYCHANNEL/channel[4].single_channel_inst/ADC/massimo[4][8]
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.048     6.273 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     6.273    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     6.407 f  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.156     6.563    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.110     6.673 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_i_1__3/O
                         net (fo=1, routed)           0.000     6.673    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring
    SLICE_X39Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.825     4.825    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X39Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.825    
                         clock uncertainty            0.137     4.962    
    SLICE_X39Y39         FDCE (Hold_fdce_C_D)         0.091     5.053    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           6.673    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 RunControl/slv_reg28_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.768ns  (logic 0.422ns (54.925%)  route 0.346ns (45.075%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns = ( 0.911 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.552     5.911    RunControl/clk_out1
    SLICE_X41Y30         FDRE                                         r  RunControl/slv_reg28_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     6.052 r  RunControl/slv_reg28_reg[11]/Q
                         net (fo=4, routed)           0.163     6.214    MULTYCHANNEL/channel[1].single_channel_inst/ADC/massimo[1][11]
    SLICE_X41Y28         LUT4 (Prop_lut4_I0_O)        0.049     6.263 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     6.263    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.385 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.184     6.569    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.110     6.679 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_1__0/O
                         net (fo=1, routed)           0.000     6.679    MULTYCHANNEL/channel[1].single_channel_inst/ADC/p_0_in
    SLICE_X40Y28         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.817     4.817    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X40Y28         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.817    
                         clock uncertainty            0.137     4.954    
    SLICE_X40Y28         FDCE (Hold_fdce_C_D)         0.092     5.046    MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.046    
                         arrival time                           6.679    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 RunControl/slv_reg28_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.788ns  (logic 0.480ns (60.881%)  route 0.308ns (39.119%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns = ( 0.919 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.560     5.919    RunControl/clk_out1
    SLICE_X36Y43         FDRE                                         r  RunControl/slv_reg28_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.164     6.083 r  RunControl/slv_reg28_reg[18]/Q
                         net (fo=4, routed)           0.158     6.241    MULTYCHANNEL/channel[0].single_channel_inst/ADC/massimo[0][6]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.049     6.290 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.290    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     6.381 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     6.447 f  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.150     6.597    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.110     6.707 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Reset_Ring_i_1/O
                         net (fo=1, routed)           0.000     6.707    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Reset_Ring
    SLICE_X37Y45         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.829     4.829    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X37Y45         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty            0.137     4.966    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.091     5.057    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.057    
                         arrival time                           6.707    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 RunControl/slv_reg32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.844ns  (logic 0.420ns (49.752%)  route 0.424ns (50.248%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.556ns = ( 0.913 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.554     5.913    RunControl/clk_out1
    SLICE_X53Y55         FDRE                                         r  RunControl/slv_reg32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     6.054 r  RunControl/slv_reg32_reg[10]/Q
                         net (fo=4, routed)           0.145     6.198    MULTYCHANNEL/channel[9].single_channel_inst/ADC/massimo[9][10]
    SLICE_X50Y56         LUT4 (Prop_lut4_I2_O)        0.048     6.246 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry__0_i_1__8/O
                         net (fo=1, routed)           0.000     6.246    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry__0_i_1__8_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.121     6.367 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.280     6.647    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.110     6.757 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_i_1__8/O
                         net (fo=1, routed)           0.000     6.757    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring
    SLICE_X54Y57         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.846     4.846    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X54Y57         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.846    
                         clock uncertainty            0.137     4.983    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120     5.103    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.103    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 RunControl/slv_reg28_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.808ns  (logic 0.478ns (59.126%)  route 0.330ns (40.874%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns = ( 0.919 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.560     5.919    RunControl/clk_out1
    SLICE_X36Y43         FDRE                                         r  RunControl/slv_reg28_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.164     6.083 r  RunControl/slv_reg28_reg[18]/Q
                         net (fo=4, routed)           0.158     6.241    MULTYCHANNEL/channel[0].single_channel_inst/ADC/massimo[0][6]
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.049     6.290 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.000     6.290    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     6.381 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     6.447 f  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.172     6.619    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ltOp
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.108     6.727 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_i_1/O
                         net (fo=1, routed)           0.000     6.727    MULTYCHANNEL/channel[0].single_channel_inst/ADC/p_0_in
    SLICE_X37Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.829     4.829    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X37Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty            0.137     4.966    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.107     5.073    MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.073    
                         arrival time                           6.727    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 RunControl/slv_reg29_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.832ns  (logic 0.429ns (51.573%)  route 0.403ns (48.427%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X44Y42         FDRE                                         r  RunControl/slv_reg29_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     6.059 r  RunControl/slv_reg29_reg[20]/Q
                         net (fo=4, routed)           0.167     6.226    MULTYCHANNEL/channel[2].single_channel_inst/ADC/massimo[2][8]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.048     6.274 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.274    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0_i_2__1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     6.406 f  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.236     6.642    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.108     6.750 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_i_1__1/O
                         net (fo=1, routed)           0.000     6.750    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring
    SLICE_X42Y45         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.827     4.827    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X42Y45         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.827    
                         clock uncertainty            0.137     4.964    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.131     5.095    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.095    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 RunControl/slv_reg32_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.791ns  (logic 0.422ns (53.347%)  route 0.369ns (46.653%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X49Y45         FDRE                                         r  RunControl/slv_reg32_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     6.059 r  RunControl/slv_reg32_reg[23]/Q
                         net (fo=4, routed)           0.149     6.208    MULTYCHANNEL/channel[8].single_channel_inst/ADC/massimo[8][11]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.049     6.257 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000     6.257    MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp_carry__0_i_1__7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.379 f  MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.220     6.599    MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.110     6.709 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Reset_Ring_i_1__7/O
                         net (fo=1, routed)           0.000     6.709    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Reset_Ring
    SLICE_X51Y47         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y13       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[8].single_channel_inst/ADC/osc_out
    SLICE_X51Y47         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.091     5.052    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.052    
                         arrival time                           6.709    
  -------------------------------------------------------------------
                         slack                                  1.657    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out1_clk_wiz_0

Setup :          273  Failing Endpoints,  Worst Slack       -7.146ns,  Total Violation    -1490.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.146ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 2.434ns (68.493%)  route 1.120ns (31.507%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 1.667 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.427 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.427    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.525 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.525    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X77Y40         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.308     1.667    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X77Y40         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.667    
                         clock uncertainty           -0.137     1.530    
    SLICE_X77Y40         FDCE (Setup_fdce_C_D)       -0.151     1.379    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.379    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                 -7.146    

Slack (VIOLATED) :        -7.078ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 2.434ns (69.888%)  route 1.049ns (30.112%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 1.664 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.572 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.572    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.670    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.768    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.866    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.964    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.062    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.160    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.258    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.356 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.356    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.454 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.454    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X69Y41         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.305     1.664    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X69Y41         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty           -0.137     1.527    
    SLICE_X69Y41         FDCE (Setup_fdce_C_D)       -0.151     1.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.376    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 -7.078    

Slack (VIOLATED) :        -7.056ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 2.434ns (70.499%)  route 1.019ns (29.501%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 1.656 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.542    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.640 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.640    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.738 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.738    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.836 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.836    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.934 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.934    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.032 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.032    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.130 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.130    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.228 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.228    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.326 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.326    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.424 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.424    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X69Y19         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.297     1.656    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X69Y19         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.656    
                         clock uncertainty           -0.137     1.519    
    SLICE_X69Y19         FDCE (Setup_fdce_C_D)       -0.151     1.368    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                 -7.056    

Slack (VIOLATED) :        -7.040ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 2.434ns (70.893%)  route 0.999ns (29.107%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 1.653 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.515 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.515    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.613 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.613    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.711 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.711    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.809 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.817    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.915    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.013    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.111    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.209    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.307    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.405    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X63Y30         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.294     1.653    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X63Y30         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.653    
                         clock uncertainty           -0.137     1.516    
    SLICE_X63Y30         FDCE (Setup_fdce_C_D)       -0.151     1.365    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.365    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 -7.040    

Slack (VIOLATED) :        -7.013ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 2.434ns (71.351%)  route 0.977ns (28.649%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 1.658 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.692     6.042    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.105     6.147 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.278     6.425    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.905 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.905    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.003 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.003    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.101 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.109    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.207 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.207    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.305 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.305    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.403 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.403    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.501 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.501    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.599 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.599    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.697 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.697    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.795 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.795    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.893 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.893    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.991 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.991    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.089 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.089    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.187 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.187    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.285 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.285    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.383 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.383    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X59Y37         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.299     1.658    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X59Y37         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.658    
                         clock uncertainty           -0.137     1.521    
    SLICE_X59Y37         FDCE (Setup_fdce_C_D)       -0.151     1.370    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.370    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 -7.013    

Slack (VIOLATED) :        -6.986ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 2.434ns (72.028%)  route 0.945ns (27.972%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 1.653 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.460 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.460    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.558 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.558    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.656 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.656    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.754 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.763    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.861 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.861    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.959 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.959    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.057    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.155    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.351    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X60Y30         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.294     1.653    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X60Y30         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.653    
                         clock uncertainty           -0.137     1.516    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)       -0.151     1.365    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.365    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 -6.986    

Slack (VIOLATED) :        -6.944ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 2.434ns (73.004%)  route 0.900ns (26.997%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 1.650 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.415 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.415    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.513    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.611    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.709    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.807 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.807    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.905 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.905    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.003 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.003    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.101 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.101    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.199 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     8.207    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.305 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.305    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X68Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.291     1.650    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X68Y25         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.650    
                         clock uncertainty           -0.137     1.513    
    SLICE_X68Y25         FDCE (Setup_fdce_C_D)       -0.151     1.362    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.362    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 -6.944    

Slack (VIOLATED) :        -6.942ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 2.434ns (73.035%)  route 0.899ns (26.965%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 1.650 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.414 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.512 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.512    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.610 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.610    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.708 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.708    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.806 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.806    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.904 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.912    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.010 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.010    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.108 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.108    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.206 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.206    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.304 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.304    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X61Y28         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.291     1.650    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X61Y28         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.650    
                         clock uncertainty           -0.137     1.513    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)       -0.151     1.362    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.362    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 -6.942    

Slack (VIOLATED) :        -6.870ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 2.478ns (74.921%)  route 0.829ns (25.079%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 1.653 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.529     5.880    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.985 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.292     6.277    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.771 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.771    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.871 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.871    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.971 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.971    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.071    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.171    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.271    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.371    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.471    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.571    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.671 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.679    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.779 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.779    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.879 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.879    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.979 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.979    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.079 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.179 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.179    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.279 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.279    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X62Y30         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.294     1.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X62Y30         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.653    
                         clock uncertainty           -0.137     1.516    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)       -0.107     1.409    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.409    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 -6.870    

Slack (VIOLATED) :        -6.857ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 2.434ns (74.801%)  route 0.820ns (25.199%))
  Logic Levels:           17  (CARRY4=16 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 1.656 - 0.357 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.533     5.884    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.989 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.279     6.267    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.747 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.747    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.845    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.943 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.943    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.139 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.139    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.237 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.237    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.335 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.335    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.433 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.433    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.531 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.539    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.637 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.637    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.735 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.735    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.833 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.833    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.931 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.931    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.029 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.029    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.127 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.127    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.225 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.225    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CO[0]
    SLICE_X65Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.297     1.656    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/Multiclk[0]
    SLICE_X65Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg/C
                         clock pessimism              0.000     1.656    
                         clock uncertainty           -0.137     1.519    
    SLICE_X65Y31         FDCE (Setup_fdce_C_D)       -0.151     1.368    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 -6.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.059ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.063ns  (logic 0.671ns (63.108%)  route 0.392ns (36.892%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 38.699 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316    42.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076    42.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y22         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.840    38.699    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y22         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.699    
                         clock uncertainty            0.137    38.836    
    SLICE_X73Y22         FDCE (Hold_fdce_C_D)         0.033    38.869    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.869    
                         arrival time                          42.929    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.064ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.066ns  (logic 0.671ns (62.942%)  route 0.395ns (37.058%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 38.697 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255    42.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140    42.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.854 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.854    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.893 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.893    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.932 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.932    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y23         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.838    38.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y23         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.697    
                         clock uncertainty            0.137    38.834    
    SLICE_X72Y23         FDCE (Hold_fdce_C_D)         0.033    38.867    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.867    
                         arrival time                          42.931    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.087ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.086ns  (logic 0.671ns (61.758%)  route 0.415ns (38.242%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 38.695 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273    42.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135    42.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y25         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.836    38.695    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y25         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.695    
                         clock uncertainty            0.137    38.832    
    SLICE_X71Y25         FDCE (Hold_fdce_C_D)         0.033    38.865    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.865    
                         arrival time                          42.952    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.091ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.095ns  (logic 0.671ns (61.295%)  route 0.424ns (38.705%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 38.699 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133    42.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y22         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.840    38.699    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y22         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.699    
                         clock uncertainty            0.137    38.836    
    SLICE_X74Y22         FDCE (Hold_fdce_C_D)         0.033    38.869    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.869    
                         arrival time                          42.960    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.092ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.093ns  (logic 0.671ns (61.390%)  route 0.422ns (38.610%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 38.696 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341    42.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081    42.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y23         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.837    38.696    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y23         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.696    
                         clock uncertainty            0.137    38.833    
    SLICE_X70Y23         FDCE (Hold_fdce_C_D)         0.033    38.866    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.866    
                         arrival time                          42.958    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.125ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.126ns  (logic 0.671ns (59.590%)  route 0.455ns (40.410%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 38.696 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270    42.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177    42.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y25         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.837    38.696    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y25         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.696    
                         clock uncertainty            0.137    38.833    
    SLICE_X75Y25         FDCE (Hold_fdce_C_D)         0.033    38.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.866    
                         arrival time                          42.991    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.127ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.152ns  (logic 0.685ns (59.475%)  route 0.467ns (40.525%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 38.694 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338    42.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128    42.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.017    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y24         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.835    38.694    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y24         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.694    
                         clock uncertainty            0.137    38.831    
    SLICE_X66Y24         FDCE (Hold_fdce_C_D)         0.059    38.890    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.890    
                         arrival time                          43.017    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.130ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.129ns  (logic 0.671ns (59.437%)  route 0.458ns (40.563%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 38.694 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336    42.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122    42.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.994    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y24         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.835    38.694    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y24         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.694    
                         clock uncertainty            0.137    38.831    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.033    38.864    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.864    
                         arrival time                          42.994    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.131ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.134ns  (logic 0.671ns (59.197%)  route 0.463ns (40.803%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 38.698 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197    42.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.839    38.698    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.698    
                         clock uncertainty            0.137    38.835    
    SLICE_X67Y21         FDCE (Hold_fdce_C_D)         0.033    38.868    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.868    
                         arrival time                          42.999    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.141ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.143ns  (clk_out1_clk_wiz_0 fall@37.857ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.166ns  (logic 0.685ns (58.725%)  route 0.481ns (41.275%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 38.695 - 37.857 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.340    42.347    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.141    42.533    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.712 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.712    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y23         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     37.857    37.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    37.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    38.721    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    37.254 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    37.830    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    37.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.836    38.695    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y23         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    38.695    
                         clock uncertainty            0.137    38.832    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.059    38.891    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -38.891    
                         arrival time                          43.032    
  -------------------------------------------------------------------
                         slack                                  4.141    





---------------------------------------------------------------------------------------------------
From Clock:  RING_OSC
  To Clock:  clk_out1_clk_wiz_0

Setup :           19  Failing Endpoints,  Worst Slack       -2.302ns,  Total Violation      -31.367ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.302ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.348ns (12.540%)  route 2.427ns (87.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 1.666 - 0.357 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y10           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.348     1.208 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           2.427     3.635    MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X81Y12         FDRE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     1.666    MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X81Y12         FDRE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.666    
                         clock uncertainty           -0.137     1.529    
    SLICE_X81Y12         FDRE (Setup_fdre_C_D)       -0.196     1.333    MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.333    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 -2.302    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.348ns (13.224%)  route 2.284ns (86.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 1.664 - 0.357 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.348     1.208 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           2.284     3.492    MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X88Y16         FDRE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.305     1.664    MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X88Y16         FDRE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty           -0.137     1.527    
    SLICE_X88Y16         FDRE (Setup_fdre_C_D)       -0.196     1.331    MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.331    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.348ns (13.398%)  route 2.249ns (86.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 1.661 - 0.357 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X52Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.348     1.208 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           2.249     3.457    MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X84Y18         FDRE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.302     1.661    MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X84Y18         FDRE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.661    
                         clock uncertainty           -0.137     1.524    
    SLICE_X84Y18         FDRE (Setup_fdre_C_D)       -0.196     1.328    MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.328    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                 -2.130    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.379ns (14.154%)  route 2.299ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 1.662 - 0.357 ) 
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.820     0.820    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.379     1.199 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           2.299     3.498    MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X80Y17         FDRE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.303     1.662    MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X80Y17         FDRE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.662    
                         clock uncertainty           -0.137     1.525    
    SLICE_X80Y17         FDRE (Setup_fdre_C_D)       -0.059     1.466    MULTYCHANNEL/channel[17].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.466    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -2.032    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.348ns (18.053%)  route 1.580ns (81.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 1.685 - 0.357 ) 
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.409     1.409    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X37Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.348     1.757 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           1.580     3.337    MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X9Y7           FDRE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.326     1.685    MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X9Y7           FDRE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty           -0.137     1.548    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)       -0.181     1.367    MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.367    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.942ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.398ns (20.938%)  route 1.503ns (79.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 1.675 - 0.357 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.405     1.405    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X42Y43         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.398     1.803 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           1.503     3.306    MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X29Y5          FDRE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.316     1.675    MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X29Y5          FDRE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.675    
                         clock uncertainty           -0.137     1.538    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)       -0.174     1.364    MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.364    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                 -1.942    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.379ns (20.887%)  route 1.436ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 1.665 - 0.357 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.444     1.444    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X61Y52         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.379     1.823 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           1.436     3.259    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X72Y8          FDRE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.306     1.665    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X72Y8          FDRE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.665    
                         clock uncertainty           -0.137     1.528    
    SLICE_X72Y8          FDRE (Setup_fdre_C_D)       -0.047     1.481    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.481    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.433ns (25.052%)  route 1.295ns (74.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 1.661 - 0.357 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.441     1.441    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X54Y52         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDCE (Prop_fdce_C_Q)         0.433     1.874 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           1.295     3.169    MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X62Y8          FDRE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.302     1.661    MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X62Y8          FDRE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.661    
                         clock uncertainty           -0.137     1.524    
    SLICE_X62Y8          FDRE (Setup_fdre_C_D)       -0.015     1.509    MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.509    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.379ns (23.276%)  route 1.249ns (76.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 1.664 - 0.357 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.460     1.460    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X57Y43         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.379     1.839 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           1.249     3.088    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X66Y2          FDRE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.305     1.664    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X66Y2          FDRE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty           -0.137     1.527    
    SLICE_X66Y2          FDRE (Setup_fdre_C_D)       -0.015     1.512    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.512    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.348ns (16.686%)  route 1.738ns (83.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 1.667 - 0.357 ) 
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y4            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.819     0.819    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X55Y56         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.348     1.167 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           1.738     2.905    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X78Y8          FDRE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.308     1.667    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X78Y8          FDRE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.667    
                         clock uncertainty           -0.137     1.530    
    SLICE_X78Y8          FDRE (Setup_fdre_C_D)       -0.196     1.334    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.334    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 -1.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.679%)  route 0.371ns (69.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 16.186 - 15.357 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 16.551 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.551    16.551    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X46Y20         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.164    16.715 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.371    17.085    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X43Y3          FDRE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.827    16.186    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X43Y3          FDRE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.186    
                         clock uncertainty            0.137    16.323    
    SLICE_X43Y3          FDRE (Hold_fdre_C_D)         0.066    16.389    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.389    
                         arrival time                          17.085    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.593%)  route 0.389ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 16.185 - 15.357 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 16.547 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.547    16.547    MULTYCHANNEL/channel[5].single_channel_inst/ADC/osc_out
    SLICE_X39Y24         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141    16.688 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.389    17.077    MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X36Y9          FDRE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.826    16.185    MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X36Y9          FDRE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.185    
                         clock uncertainty            0.137    16.322    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.052    16.374    MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.374    
                         arrival time                          17.077    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.836%)  route 0.650ns (82.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 16.211 - 15.357 ) 
    Source Clock Delay      (SCD):    0.323ns = ( 16.323 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y5            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.323    16.323    MULTYCHANNEL/channel[14].single_channel_inst/ADC/osc_out
    SLICE_X59Y50         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141    16.464 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.650    17.114    MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X82Y12         FDRE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.852    16.211    MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X82Y12         FDRE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.211    
                         clock uncertainty            0.137    16.348    
    SLICE_X82Y12         FDRE (Hold_fdre_C_D)         0.059    16.407    MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.407    
                         arrival time                          17.114    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.630ns  (logic 0.164ns (26.020%)  route 0.466ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 16.185 - 15.357 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 16.558 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.558    16.558    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X38Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.164    16.722 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.466    17.188    MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X36Y9          FDRE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.826    16.185    MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X36Y9          FDRE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.185    
                         clock uncertainty            0.137    16.322    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.059    16.381    MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.381    
                         arrival time                          17.188    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.235%)  route 0.513ns (75.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 16.214 - 15.357 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 16.548 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.548    16.548    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X36Y23         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.164    16.712 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.513    17.224    MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X20Y16         FDRE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.855    16.214    MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X20Y16         FDRE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.214    
                         clock uncertainty            0.137    16.351    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.052    16.403    MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.403    
                         arrival time                          17.224    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.900ns  (logic 0.148ns (16.450%)  route 0.752ns (83.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 16.214 - 15.357 ) 
    Source Clock Delay      (SCD):    0.323ns = ( 16.323 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y7            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.323    16.323    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X54Y50         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.148    16.471 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.752    17.223    MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X79Y5          FDRE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.855    16.214    MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X79Y5          FDRE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.214    
                         clock uncertainty            0.137    16.351    
    SLICE_X79Y5          FDRE (Hold_fdre_C_D)         0.012    16.363    MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.363    
                         arrival time                          17.223    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.325%)  route 0.553ns (79.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 16.185 - 15.357 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 16.559 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y11       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.559    16.559    MULTYCHANNEL/channel[6].single_channel_inst/ADC/osc_out
    SLICE_X44Y40         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.141    16.700 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.553    17.252    MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X40Y9          FDRE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.826    16.185    MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X40Y9          FDRE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.185    
                         clock uncertainty            0.137    16.322    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.070    16.392    MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.392    
                         arrival time                          17.252    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.908%)  route 0.567ns (80.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 16.182 - 15.357 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 16.555 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y13       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.555    16.555    MULTYCHANNEL/channel[8].single_channel_inst/ADC/osc_out
    SLICE_X51Y42         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDCE (Prop_fdce_C_Q)         0.141    16.696 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.567    17.263    MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X51Y5          FDRE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.823    16.182    MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X51Y5          FDRE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.182    
                         clock uncertainty            0.137    16.319    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.075    16.394    MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.394    
                         arrival time                          17.263    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.309%)  route 0.553ns (79.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 16.211 - 15.357 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 16.583 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.583    16.583    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X57Y43         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.141    16.724 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.553    17.277    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X66Y2          FDRE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.852    16.211    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X66Y2          FDRE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.211    
                         clock uncertainty            0.137    16.348    
    SLICE_X66Y2          FDRE (Hold_fdre_C_D)         0.059    16.407    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.407    
                         arrival time                          17.277    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.948ns  (logic 0.128ns (13.509%)  route 0.820ns (86.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 16.213 - 15.357 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.322 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y4            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.322    16.322    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X55Y56         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDCE (Prop_fdce_C_Q)         0.128    16.450 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.820    17.270    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X78Y8          FDRE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.854    16.213    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X78Y8          FDRE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.213    
                         clock uncertainty            0.137    16.350    
    SLICE_X78Y8          FDRE (Hold_fdre_C_D)         0.012    16.362    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.362    
                         arrival time                          17.270    
  -------------------------------------------------------------------
                         slack                                  0.907    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out2_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -6.887ns,  Total Violation     -291.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 2.532ns (69.339%)  route 1.120ns (30.661%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.024 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.427 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.427    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.525 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.525    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X77Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.623 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.623    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X77Y41         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.308     2.024    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X77Y41         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty           -0.137     1.887    
    SLICE_X77Y41         FDCE (Setup_fdce_C_D)       -0.151     1.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.736    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.818ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 2.532ns (70.713%)  route 1.049ns (29.288%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.022 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.572 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.572    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.670    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.768    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.866    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.964    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.062    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.160    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.258    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.356 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.356    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.454 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.454    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.552 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.552    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X69Y42         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.306     2.022    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X69Y42         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty           -0.137     1.885    
    SLICE_X69Y42         FDCE (Setup_fdce_C_D)       -0.151     1.734    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.734    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 -6.818    

Slack (VIOLATED) :        -6.798ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 2.532ns (71.313%)  route 1.019ns (28.687%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 2.012 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.542    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.640 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.640    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.738 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.738    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.836 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.836    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.934 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.934    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.032 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.032    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.130 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.130    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.228 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.228    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.326 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.326    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.424 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.424    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.522 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.522    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X69Y20         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.296     2.012    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X69Y20         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty           -0.137     1.875    
    SLICE_X69Y20         FDCE (Setup_fdce_C_D)       -0.151     1.724    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.724    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                 -6.798    

Slack (VIOLATED) :        -6.780ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 2.532ns (71.701%)  route 0.999ns (28.299%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 2.011 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.515 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.515    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.613 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.613    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.711 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.711    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.809 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.817    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.915    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.013    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.111    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.209    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.307    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.405    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.503 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.503    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X63Y31         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.295     2.011    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X63Y31         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty           -0.137     1.874    
    SLICE_X63Y31         FDCE (Setup_fdce_C_D)       -0.151     1.723    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.723    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                 -6.780    

Slack (VIOLATED) :        -6.754ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 2.532ns (72.151%)  route 0.977ns (27.849%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 2.015 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.692     6.042    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.105     6.147 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.278     6.425    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.905 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.905    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.003 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.003    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.101 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.109    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.207 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.207    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.305 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.305    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.403 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.403    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.501 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.501    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.599 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.599    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.697 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.697    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.795 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.795    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.893 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.893    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.991 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.991    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.089 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.089    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.187 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.187    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.285 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.285    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.383 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.383    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.481 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.481    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X59Y38         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.299     2.015    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X59Y38         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty           -0.137     1.878    
    SLICE_X59Y38         FDCE (Setup_fdce_C_D)       -0.151     1.727    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.727    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 -6.754    

Slack (VIOLATED) :        -6.726ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 2.532ns (72.816%)  route 0.945ns (27.184%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 2.011 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.460 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.460    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.558 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.558    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.656 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.656    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.754 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.763    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.861 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.861    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.959 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.959    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.057    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.155    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.351    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.449 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.449    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X60Y31         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.295     2.011    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X60Y31         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty           -0.137     1.874    
    SLICE_X60Y31         FDCE (Setup_fdce_C_D)       -0.151     1.723    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.723    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 -6.726    

Slack (VIOLATED) :        -6.683ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 2.532ns (73.774%)  route 0.900ns (26.226%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 2.008 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.415 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.415    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.513    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.611    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.709    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.807 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.807    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.905 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.905    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.003 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.003    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.101 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.101    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.199 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     8.207    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.305 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.305    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.403 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.403    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X68Y26         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.292     2.008    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X68Y26         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty           -0.137     1.871    
    SLICE_X68Y26         FDCE (Setup_fdce_C_D)       -0.151     1.720    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.720    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                 -6.683    

Slack (VIOLATED) :        -6.681ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 2.532ns (73.806%)  route 0.899ns (26.194%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 2.009 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.414 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.512 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.512    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.610 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.610    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.708 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.708    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.806 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.806    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.904 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.912    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.010 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.010    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.108 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.108    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.206 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.206    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.304 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.304    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.402 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.402    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X61Y29         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.293     2.009    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X61Y29         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty           -0.137     1.872    
    SLICE_X61Y29         FDCE (Setup_fdce_C_D)       -0.151     1.721    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.721    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 -6.681    

Slack (VIOLATED) :        -6.631ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 2.532ns (74.890%)  route 0.849ns (25.110%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 2.009 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.671     6.021    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.105     6.126 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.170     6.296    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.776 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.776    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.874    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.972    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.070    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.168 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.168    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.266 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.266    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.364 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.364    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.462 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.462    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.560 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.560    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.658 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.658    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.756 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.756    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.854 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.854    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.952 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.960    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.058 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.058    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.156    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.254    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.352    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X64Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.293     2.009    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X64Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty           -0.137     1.872    
    SLICE_X64Y28         FDCE (Setup_fdce_C_D)       -0.151     1.721    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.721    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 -6.631    

Slack (VIOLATED) :        -6.612ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 2.578ns (75.657%)  route 0.829ns (24.343%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 2.011 - 0.714 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.529     5.880    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.985 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.292     6.277    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.771 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.771    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.871 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.871    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.971 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.971    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.071    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.171    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.271    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.371    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.471    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.571    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.671 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.679    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.779 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.779    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.879 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.879    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.979 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.979    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.079 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.179 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.179    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.279 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.279    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.379 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.379    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X62Y31         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.295     2.011    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X62Y31         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty           -0.137     1.874    
    SLICE_X62Y31         FDCE (Setup_fdce_C_D)       -0.107     1.767    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.767    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 -6.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.102ns  (logic 0.710ns (64.414%)  route 0.392ns (35.586%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.054 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316    42.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076    42.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.968 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.968    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y23         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.838    39.054    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y23         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.054    
                         clock uncertainty            0.137    39.191    
    SLICE_X73Y23         FDCE (Hold_fdce_C_D)         0.033    39.224    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.224    
                         arrival time                          42.968    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.747ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.105ns  (logic 0.710ns (64.250%)  route 0.395ns (35.750%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.053 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255    42.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140    42.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.854 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.854    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.893 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.893    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.932 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.932    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.971 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.971    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y24         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.837    39.053    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y24         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.053    
                         clock uncertainty            0.137    39.190    
    SLICE_X72Y24         FDCE (Hold_fdce_C_D)         0.033    39.223    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.223    
                         arrival time                          42.970    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.768ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.125ns  (logic 0.710ns (63.083%)  route 0.415ns (36.917%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.053 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273    42.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135    42.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.837    39.053    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y26         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.053    
                         clock uncertainty            0.137    39.190    
    SLICE_X71Y26         FDCE (Hold_fdce_C_D)         0.033    39.223    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.223    
                         arrival time                          42.991    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.775ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.134ns  (logic 0.710ns (62.627%)  route 0.424ns (37.373%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.054 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133    42.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y23         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.838    39.054    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y23         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.054    
                         clock uncertainty            0.137    39.191    
    SLICE_X74Y23         FDCE (Hold_fdce_C_D)         0.033    39.224    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.224    
                         arrival time                          42.999    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.775ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.132ns  (logic 0.710ns (62.720%)  route 0.422ns (37.280%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 39.052 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341    42.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081    42.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.997    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y24         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.836    39.052    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y24         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.052    
                         clock uncertainty            0.137    39.189    
    SLICE_X70Y24         FDCE (Hold_fdce_C_D)         0.033    39.222    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.222    
                         arrival time                          42.997    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.806ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.165ns  (logic 0.710ns (60.943%)  route 0.455ns (39.057%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.054 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270    42.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177    42.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y26         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.838    39.054    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y26         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.054    
                         clock uncertainty            0.137    39.191    
    SLICE_X75Y26         FDCE (Hold_fdce_C_D)         0.033    39.224    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.224    
                         arrival time                          43.030    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.814ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.173ns  (logic 0.710ns (60.554%)  route 0.463ns (39.446%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.054 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197    42.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y22         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.838    39.054    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y22         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.054    
                         clock uncertainty            0.137    39.191    
    SLICE_X67Y22         FDCE (Hold_fdce_C_D)         0.033    39.224    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.224    
                         arrival time                          43.038    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.818ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.200ns  (logic 0.725ns (60.427%)  route 0.475ns (39.573%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 39.051 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338    42.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128    42.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.025    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.065 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.065    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y25         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.835    39.051    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y25         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.051    
                         clock uncertainty            0.137    39.188    
    SLICE_X66Y25         FDCE (Hold_fdce_C_D)         0.059    39.247    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.247    
                         arrival time                          43.065    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.820ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.176ns  (logic 0.710ns (60.376%)  route 0.466ns (39.625%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 39.051 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336    42.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122    42.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.002    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y25         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.835    39.051    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y25         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.051    
                         clock uncertainty            0.137    39.188    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.033    39.221    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.221    
                         arrival time                          43.041    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.825ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.206ns  (logic 0.725ns (60.094%)  route 0.481ns (39.906%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 39.051 - 38.214 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.340    42.347    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.141    42.533    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.712 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.712    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.072    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y24         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.835    39.051    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y24         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.051    
                         clock uncertainty            0.137    39.188    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.059    39.247    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.247    
                         arrival time                          43.072    
  -------------------------------------------------------------------
                         slack                                  3.825    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out3_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -6.627ns,  Total Violation     -276.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.627ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.630ns (70.140%)  route 1.120ns (29.860%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.382 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.427 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.427    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.525 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.525    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X77Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.623 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.623    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.721 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.721    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.309     2.382    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.382    
                         clock uncertainty           -0.137     2.245    
    SLICE_X77Y42         FDCE (Setup_fdce_C_D)       -0.151     2.094    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.094    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                 -6.627    

Slack (VIOLATED) :        -6.559ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 2.630ns (71.493%)  route 1.049ns (28.507%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.379 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.572 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.572    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.670    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.768    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.866    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.964    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.062    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.160    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.258    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.356 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.356    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.454 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.454    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.552 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.552    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.650 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.650    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X69Y43         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.306     2.379    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X69Y43         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.379    
                         clock uncertainty           -0.137     2.242    
    SLICE_X69Y43         FDCE (Setup_fdce_C_D)       -0.151     2.091    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.091    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -6.559    

Slack (VIOLATED) :        -6.541ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 2.630ns (72.084%)  route 1.019ns (27.916%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.367 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.542    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.640 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.640    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.738 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.738    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.836 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.836    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.934 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.934    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.032 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.032    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.130 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.130    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.228 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.228    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.326 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.326    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.424 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.424    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.522 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.522    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.620 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.620    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X69Y21         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     2.367    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X69Y21         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.367    
                         clock uncertainty           -0.137     2.230    
    SLICE_X69Y21         FDCE (Setup_fdce_C_D)       -0.151     2.079    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.079    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 -6.541    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 2.630ns (72.465%)  route 0.999ns (27.535%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 2.369 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.515 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.515    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.613 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.613    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.711 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.711    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.809 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.817    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.915    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.013    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.111    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.209    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.307    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.405    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.503 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.503    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.601 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.601    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X63Y32         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.296     2.369    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X63Y32         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty           -0.137     2.232    
    SLICE_X63Y32         FDCE (Setup_fdce_C_D)       -0.151     2.081    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.493ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.630ns (72.907%)  route 0.977ns (27.093%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 2.373 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.692     6.042    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.105     6.147 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.278     6.425    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.905 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.905    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.003 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.003    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.101 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.109    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.207 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.207    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.305 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.305    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.403 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.403    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.501 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.501    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.599 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.599    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.697 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.697    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.795 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.795    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.893 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.893    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.991 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.991    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.089 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.089    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.187 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.187    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.285 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.285    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.383 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.383    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.481 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.481    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.579 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.579    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X59Y39         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.300     2.373    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X59Y39         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty           -0.137     2.236    
    SLICE_X59Y39         FDCE (Setup_fdce_C_D)       -0.151     2.085    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.085    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 -6.493    

Slack (VIOLATED) :        -6.465ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 2.630ns (73.561%)  route 0.945ns (26.439%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 2.369 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.460 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.460    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.558 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.558    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.656 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.656    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.754 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.763    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.861 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.861    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.959 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.959    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.057    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.155    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.351    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.449 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.449    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.547 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.547    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X60Y32         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.296     2.369    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X60Y32         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty           -0.137     2.232    
    SLICE_X60Y32         FDCE (Setup_fdce_C_D)       -0.151     2.081    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.081    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 -6.465    

Slack (VIOLATED) :        -6.422ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 2.630ns (74.502%)  route 0.900ns (25.498%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.367 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.415 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.415    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.513    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.611    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.709    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.807 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.807    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.905 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.905    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.003 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.003    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.101 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.101    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.199 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     8.207    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.305 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.305    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.403 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.403    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X68Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.501 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.501    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X68Y27         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     2.367    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X68Y27         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.367    
                         clock uncertainty           -0.137     2.230    
    SLICE_X68Y27         FDCE (Setup_fdce_C_D)       -0.151     2.079    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.079    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                 -6.422    

Slack (VIOLATED) :        -6.421ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.630ns (74.533%)  route 0.899ns (25.467%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.367 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.414 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.512 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.512    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.610 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.610    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.708 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.708    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.806 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.806    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.904 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.912    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.010 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.010    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.108 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.108    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.206 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.206    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.304 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.304    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.402 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.402    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.500 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.500    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X61Y30         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     2.367    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X61Y30         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.367    
                         clock uncertainty           -0.137     2.230    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)       -0.151     2.079    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.079    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 -6.421    

Slack (VIOLATED) :        -6.370ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 2.630ns (75.598%)  route 0.849ns (24.402%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 2.368 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.671     6.021    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.105     6.126 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.170     6.296    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.776 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.776    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.874    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.972    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.070    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.168 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.168    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.266 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.266    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.364 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.364    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.462 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.462    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.560 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.560    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.658 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.658    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.756 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.756    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.854 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.854    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.952 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.960    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.058 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.058    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.156    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.254    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.352    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.450    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X64Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.295     2.368    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X64Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.368    
                         clock uncertainty           -0.137     2.231    
    SLICE_X64Y29         FDCE (Setup_fdce_C_D)       -0.151     2.080    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.080    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                 -6.370    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 2.678ns (76.351%)  route 0.829ns (23.649%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 2.369 - 1.071 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.529     5.880    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.985 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.292     6.277    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.771 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.771    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.871 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.871    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.971 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.971    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.071    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.171    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.271    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.371    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.471    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.571    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.671 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.679    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.779 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.779    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.879 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.879    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.979 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.979    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.079 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.179 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.179    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.279 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.279    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.379 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.379    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.479 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.479    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X62Y32         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.296     2.369    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X62Y32         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty           -0.137     2.232    
    SLICE_X62Y32         FDCE (Setup_fdce_C_D)       -0.107     2.125    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.125    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 -6.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.426ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.141ns  (logic 0.749ns (65.630%)  route 0.392ns (34.370%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.410 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316    42.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076    42.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.968 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.968    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.007 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.007    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.837    39.410    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y24         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.410    
                         clock uncertainty            0.137    39.548    
    SLICE_X73Y24         FDCE (Hold_fdce_C_D)         0.033    39.581    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.581    
                         arrival time                          43.007    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.437ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.152ns  (logic 0.749ns (65.012%)  route 0.403ns (34.989%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.410 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255    42.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140    42.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.854 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.854    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.893 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.893    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.932 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.932    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.971 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.979    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.018 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.018    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y25         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.837    39.410    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y25         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.410    
                         clock uncertainty            0.137    39.548    
    SLICE_X72Y25         FDCE (Hold_fdce_C_D)         0.033    39.581    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.581    
                         arrival time                          43.018    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.164ns  (logic 0.749ns (64.320%)  route 0.415ns (35.681%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 39.412 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273    42.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135    42.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y27         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.839    39.412    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y27         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.412    
                         clock uncertainty            0.137    39.550    
    SLICE_X71Y27         FDCE (Hold_fdce_C_D)         0.033    39.583    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.583    
                         arrival time                          43.030    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.458ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.173ns  (logic 0.749ns (63.870%)  route 0.424ns (36.130%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.410 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133    42.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y24         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.837    39.410    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y24         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.410    
                         clock uncertainty            0.137    39.548    
    SLICE_X74Y24         FDCE (Hold_fdce_C_D)         0.033    39.581    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.581    
                         arrival time                          43.038    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.465ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.179ns  (logic 0.749ns (63.525%)  route 0.430ns (36.475%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 39.409 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341    42.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081    42.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.006    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.045 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.045    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.836    39.409    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y25         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.409    
                         clock uncertainty            0.137    39.547    
    SLICE_X70Y25         FDCE (Hold_fdce_C_D)         0.033    39.580    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.580    
                         arrival time                          43.044    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.486ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.204ns  (logic 0.749ns (62.208%)  route 0.455ns (37.792%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 39.413 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270    42.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177    42.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y27         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.840    39.413    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y27         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.413    
                         clock uncertainty            0.137    39.551    
    SLICE_X75Y27         FDCE (Hold_fdce_C_D)         0.033    39.584    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.584    
                         arrival time                          43.069    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.497ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.212ns  (logic 0.749ns (61.824%)  route 0.463ns (38.176%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 39.409 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197    42.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.077 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.077    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y23         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.836    39.409    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y23         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.409    
                         clock uncertainty            0.137    39.547    
    SLICE_X67Y23         FDCE (Hold_fdce_C_D)         0.033    39.580    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.580    
                         arrival time                          43.077    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.500ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.240ns  (logic 0.765ns (61.704%)  route 0.475ns (38.296%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 39.409 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338    42.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128    42.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.025    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.065 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.065    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.105 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.105    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y26         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.836    39.409    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y26         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.409    
                         clock uncertainty            0.137    39.547    
    SLICE_X66Y26         FDCE (Hold_fdce_C_D)         0.059    39.606    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.606    
                         arrival time                          43.105    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.501ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.215ns  (logic 0.749ns (61.647%)  route 0.466ns (38.353%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 39.409 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336    42.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122    42.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.002    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.080 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.080    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y26         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.836    39.409    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y26         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.409    
                         clock uncertainty            0.137    39.547    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.033    39.580    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.580    
                         arrival time                          43.080    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.514ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.230ns  (logic 0.749ns (60.899%)  route 0.481ns (39.101%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.411 - 38.571 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.400    42.406    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.045    42.451 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.081    42.532    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.705 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.705    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.744 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.744    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.783 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.783    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.822 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.822    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.861 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.861    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.900 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.900    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.939 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.939    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.978 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.978    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.017 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.017    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.056 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.056    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.095 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.095    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y22         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.838    39.411    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y22         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.411    
                         clock uncertainty            0.137    39.549    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.033    39.582    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.582    
                         arrival time                          43.095    
  -------------------------------------------------------------------
                         slack                                  3.514    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out4_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -6.368ns,  Total Violation     -262.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.368ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 2.728ns (70.901%)  route 1.120ns (29.099%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.739 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.427 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.427    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.525 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.525    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X77Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.623 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.623    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.721 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.721    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X77Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.819 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.819    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X77Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.309     2.739    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X77Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.739    
                         clock uncertainty           -0.137     2.602    
    SLICE_X77Y43         FDCE (Setup_fdce_C_D)       -0.151     2.451    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 -6.368    

Slack (VIOLATED) :        -6.300ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 2.728ns (72.232%)  route 1.049ns (27.768%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.736 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.572 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.572    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.670    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.768    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.866    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.964    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.062    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.160    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.258    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.356 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.356    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.454 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.454    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.552 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.552    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X69Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.650 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.650    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.748 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.748    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X69Y44         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.306     2.736    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X69Y44         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.736    
                         clock uncertainty           -0.137     2.599    
    SLICE_X69Y44         FDCE (Setup_fdce_C_D)       -0.151     2.448    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.448    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 -6.300    

Slack (VIOLATED) :        -6.282ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.728ns (72.814%)  route 1.019ns (27.186%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.724 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.542    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.640 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.640    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.738 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.738    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.836 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.836    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.934 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.934    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.032 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.032    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.130 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.130    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X69Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.228 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.228    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X69Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.326 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.326    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X69Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.424 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.424    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X69Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.522 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.522    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.620 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.620    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.718 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.718    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X69Y22         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.294     2.724    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X69Y22         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.724    
                         clock uncertainty           -0.137     2.587    
    SLICE_X69Y22         FDCE (Setup_fdce_C_D)       -0.151     2.436    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.436    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 -6.282    

Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 2.728ns (73.189%)  route 0.999ns (26.811%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 2.727 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.515 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.515    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.613 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.613    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.711 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.711    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.809 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.817    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.915    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.013    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.111    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.209    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.307    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.405    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.503 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.503    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.601 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.601    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.699 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.699    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X63Y33         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.297     2.727    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X63Y33         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.727    
                         clock uncertainty           -0.137     2.590    
    SLICE_X63Y33         FDCE (Setup_fdce_C_D)       -0.151     2.439    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.439    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 -6.259    

Slack (VIOLATED) :        -6.233ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 2.728ns (73.624%)  route 0.977ns (26.376%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 2.731 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.692     6.042    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.105     6.147 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.278     6.425    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.905 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.905    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.003 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.003    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.101 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.109    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.207 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.207    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.305 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.305    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.403 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.403    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.501 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.501    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.599 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.599    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.697 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.697    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.795 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.795    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.893 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.893    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.991 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.991    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.089 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.089    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.187 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.187    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.285 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.285    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.383 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.383    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.481 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.481    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.579 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.579    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.677 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.677    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X59Y40         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.301     2.731    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X59Y40         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.731    
                         clock uncertainty           -0.137     2.594    
    SLICE_X59Y40         FDCE (Setup_fdce_C_D)       -0.151     2.443    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.443    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                 -6.233    

Slack (VIOLATED) :        -6.205ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 2.728ns (74.267%)  route 0.945ns (25.733%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 2.727 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.460 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.460    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.558 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.558    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.656 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.656    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.754 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.763    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.861 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.861    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.959 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.959    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.057 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.057    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.155 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.155    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.253 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.351 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.351    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.449 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.449    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.547 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.547    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.645 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.645    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X60Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.297     2.727    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X60Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.727    
                         clock uncertainty           -0.137     2.590    
    SLICE_X60Y33         FDCE (Setup_fdce_C_D)       -0.151     2.439    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.439    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -6.205    

Slack (VIOLATED) :        -6.163ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 2.728ns (75.191%)  route 0.900ns (24.809%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.724 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.415 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.415    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.513    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.611    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.709    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.807 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.807    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.905 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.905    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.003 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.003    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.101 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.101    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.199 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     8.207    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X68Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.305 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.305    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.403 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.403    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X68Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.501 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.501    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.599    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X68Y28         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.294     2.724    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X68Y28         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.724    
                         clock uncertainty           -0.137     2.587    
    SLICE_X68Y28         FDCE (Setup_fdce_C_D)       -0.151     2.436    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.436    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 -6.163    

Slack (VIOLATED) :        -6.161ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 2.728ns (75.221%)  route 0.899ns (24.779%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 2.725 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.414 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.512 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.512    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.610 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.610    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.708 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.708    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.806 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.806    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.904 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.912    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.010 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.010    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.108 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.108    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.206 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.206    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.304 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.304    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.402 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.402    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.500 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.500    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.598 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.598    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X61Y31         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.295     2.725    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X61Y31         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.725    
                         clock uncertainty           -0.137     2.588    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)       -0.151     2.437    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 -6.161    

Slack (VIOLATED) :        -6.110ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 2.728ns (76.266%)  route 0.849ns (23.734%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 2.726 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.671     6.021    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.105     6.126 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.170     6.296    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.776 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.776    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.874    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.972    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.070    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.168 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.168    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.266 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.266    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.364 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.364    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.462 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.462    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.560 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.560    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.658 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.658    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.756 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.756    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.854 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.854    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.952 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.960    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.058 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.058    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.156    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.254    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.352    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.450    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.548    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X64Y30         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.296     2.726    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X64Y30         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.726    
                         clock uncertainty           -0.137     2.589    
    SLICE_X64Y30         FDCE (Setup_fdce_C_D)       -0.151     2.438    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 -6.110    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.778ns (77.006%)  route 0.829ns (22.994%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 2.727 - 1.429 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.529     5.880    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.985 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.292     6.277    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.771 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.771    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.871 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.871    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.971 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.971    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.071    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.171    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.271    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.371    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.471    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.571    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.671 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.679    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.779 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.779    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.879 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.879    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.979 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.979    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.079 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.179 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.179    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.279 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.279    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.379 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.379    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.479 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.479    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.579 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.579    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X62Y33         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.297     2.727    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X62Y33         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.727    
                         clock uncertainty           -0.137     2.590    
    SLICE_X62Y33         FDCE (Setup_fdce_C_D)       -0.107     2.483    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 -6.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.116ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.188ns  (logic 0.788ns (66.313%)  route 0.400ns (33.687%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.768 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316    42.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076    42.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.968 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.968    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.007 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.015    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.054 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.054    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y25         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.837    39.768    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y25         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.768    
                         clock uncertainty            0.137    39.905    
    SLICE_X73Y25         FDCE (Hold_fdce_C_D)         0.033    39.938    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.938    
                         arrival time                          43.054    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.118ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.191ns  (logic 0.788ns (66.157%)  route 0.403ns (33.843%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.769 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255    42.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140    42.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.854 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.854    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.893 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.893    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.932 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.932    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.971 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.979    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.018 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.018    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.057 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.057    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y26         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.838    39.769    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y26         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.769    
                         clock uncertainty            0.137    39.906    
    SLICE_X72Y26         FDCE (Hold_fdce_C_D)         0.033    39.939    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.939    
                         arrival time                          43.057    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.128ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.203ns  (logic 0.788ns (65.476%)  route 0.415ns (34.524%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 39.771 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273    42.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135    42.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y28         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.840    39.771    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y28         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.771    
                         clock uncertainty            0.137    39.908    
    SLICE_X71Y28         FDCE (Hold_fdce_C_D)         0.033    39.941    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.941    
                         arrival time                          43.069    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.146ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.218ns  (logic 0.788ns (64.693%)  route 0.430ns (35.307%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.768 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341    42.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081    42.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.006    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.045 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.045    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.084 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.084    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y26         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.837    39.768    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y26         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.768    
                         clock uncertainty            0.137    39.905    
    SLICE_X70Y26         FDCE (Hold_fdce_C_D)         0.033    39.938    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.938    
                         arrival time                          43.083    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.220ns  (logic 0.788ns (64.603%)  route 0.432ns (35.397%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 39.768 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133    42.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.046    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.085 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.085    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y25         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.837    39.768    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y25         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.768    
                         clock uncertainty            0.137    39.905    
    SLICE_X74Y25         FDCE (Hold_fdce_C_D)         0.033    39.938    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.938    
                         arrival time                          43.085    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.167ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.243ns  (logic 0.788ns (63.393%)  route 0.455ns (36.607%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 39.772 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270    42.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177    42.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.108 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.108    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y28         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.841    39.772    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y28         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.772    
                         clock uncertainty            0.137    39.909    
    SLICE_X75Y28         FDCE (Hold_fdce_C_D)         0.033    39.942    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.942    
                         arrival time                          43.108    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.180ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.251ns  (logic 0.788ns (63.014%)  route 0.463ns (36.986%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 39.766 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197    42.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.077 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.077    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.116 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.116    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y24         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.835    39.766    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y24         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.766    
                         clock uncertainty            0.137    39.903    
    SLICE_X67Y24         FDCE (Hold_fdce_C_D)         0.033    39.936    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.936    
                         arrival time                          43.116    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.181ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.280ns  (logic 0.805ns (62.901%)  route 0.475ns (37.099%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.769 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338    42.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128    42.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.025    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.065 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.065    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.105 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.105    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.145 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.145    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y27         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.838    39.769    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y27         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.769    
                         clock uncertainty            0.137    39.906    
    SLICE_X66Y27         FDCE (Hold_fdce_C_D)         0.059    39.965    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.965    
                         arrival time                          43.145    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.181ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.254ns  (logic 0.788ns (62.840%)  route 0.466ns (37.160%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 39.769 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336    42.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122    42.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.002    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.080 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.080    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.119 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.119    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y27         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.838    39.769    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y27         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.769    
                         clock uncertainty            0.137    39.906    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.033    39.939    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.939    
                         arrival time                          43.119    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.197ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.294ns  (logic 0.805ns (62.186%)  route 0.489ns (37.814%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 39.767 - 38.929 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.340    42.347    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.141    42.533    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.712 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.712    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.080    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.120 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.120    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.160 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.160    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y26         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.836    39.767    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y26         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.767    
                         clock uncertainty            0.137    39.904    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.059    39.963    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.963    
                         arrival time                          43.160    
  -------------------------------------------------------------------
                         slack                                  3.197    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out5_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack       -4.745ns,  Total Violation     -136.158ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.454ns (56.496%)  route 1.120ns (43.504%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.088 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X77Y30         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.300     3.088    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X77Y30         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.088    
                         clock uncertainty           -0.137     2.950    
    SLICE_X77Y30         FDCE (Setup_fdce_C_D)       -0.151     2.799    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (VIOLATED) :        -4.677ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.454ns (58.097%)  route 1.049ns (41.903%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.086 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X69Y31         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.298     3.086    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y31         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.086    
                         clock uncertainty           -0.137     2.948    
    SLICE_X69Y31         FDCE (Setup_fdce_C_D)       -0.151     2.797    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 -4.677    

Slack (VIOLATED) :        -4.639ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.454ns (58.806%)  route 1.019ns (41.194%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.093 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X69Y9          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.305     3.093    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y9          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.093    
                         clock uncertainty           -0.137     2.955    
    SLICE_X69Y9          FDCE (Setup_fdce_C_D)       -0.151     2.804    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.804    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 -4.639    

Slack (VIOLATED) :        -4.624ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.454ns (59.461%)  route 0.991ns (40.539%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.081 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X63Y20         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     3.081    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y20         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.081    
                         clock uncertainty           -0.137     2.943    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)       -0.151     2.792    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -4.624    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.454ns (59.803%)  route 0.977ns (40.197%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 3.078 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.692     6.042    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.105     6.147 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.278     6.425    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.905 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.905    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.003 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.003    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.101 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.109    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.207 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.207    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.305 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.305    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.403 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.403    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.290     3.078    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X59Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.078    
                         clock uncertainty           -0.137     2.940    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)       -0.151     2.789    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.570ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 1.454ns (60.806%)  route 0.937ns (39.194%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.081 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X60Y20         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     3.081    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X60Y20         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.081    
                         clock uncertainty           -0.137     2.943    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)       -0.151     2.792    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 -4.570    

Slack (VIOLATED) :        -4.521ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.454ns (62.015%)  route 0.891ns (37.985%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 3.083 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X61Y18         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.295     3.083    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y18         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.083    
                         clock uncertainty           -0.137     2.945    
    SLICE_X61Y18         FDCE (Setup_fdce_C_D)       -0.151     2.794    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                 -4.521    

Slack (VIOLATED) :        -4.518ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.454ns (61.977%)  route 0.892ns (38.023%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.088 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X68Y15         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.300     3.088    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y15         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.088    
                         clock uncertainty           -0.137     2.950    
    SLICE_X68Y15         FDCE (Setup_fdce_C_D)       -0.151     2.799    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 -4.518    

Slack (VIOLATED) :        -4.469ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.454ns (63.358%)  route 0.841ns (36.642%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.086 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.671     6.021    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.105     6.126 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.170     6.296    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.776 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.776    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.874    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.972    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.070    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.168 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.168    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.266 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.266    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X64Y17         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.298     3.086    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y17         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.086    
                         clock uncertainty           -0.137     2.948    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)       -0.151     2.797    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.797    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                 -4.469    

Slack (VIOLATED) :        -4.445ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.454ns (64.168%)  route 0.812ns (35.832%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.081 - 1.786 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.533     5.884    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.989 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.279     6.267    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.747 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.747    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.845    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.943 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.943    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.139 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.139    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.237 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.237    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X65Y21         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     3.081    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y21         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.081    
                         clock uncertainty           -0.137     2.943    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)       -0.151     2.792    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 -4.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.797ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.227ns  (logic 0.827ns (67.384%)  route 0.400ns (32.616%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 40.126 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316    42.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076    42.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.968 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.968    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.007 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.015    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.054 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.054    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.093 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.093    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y26         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.838    40.126    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y26         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.126    
                         clock uncertainty            0.137    40.263    
    SLICE_X73Y26         FDCE (Hold_fdce_C_D)         0.033    40.296    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.296    
                         arrival time                          43.093    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.798ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.230ns  (logic 0.827ns (67.230%)  route 0.403ns (32.770%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 40.128 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255    42.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140    42.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.854 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.854    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.893 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.893    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.932 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.932    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.971 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.979    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.018 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.018    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.057 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.057    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.096 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.096    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y27         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.840    40.128    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y27         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.128    
                         clock uncertainty            0.137    40.265    
    SLICE_X72Y27         FDCE (Hold_fdce_C_D)         0.033    40.298    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.298    
                         arrival time                          43.096    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.809ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.242ns  (logic 0.827ns (66.559%)  route 0.415ns (33.441%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 40.129 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273    42.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135    42.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.108 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.108    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y29         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.841    40.129    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y29         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.129    
                         clock uncertainty            0.137    40.266    
    SLICE_X71Y29         FDCE (Hold_fdce_C_D)         0.033    40.299    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.299    
                         arrival time                          43.108    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.826ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.257ns  (logic 0.827ns (65.788%)  route 0.430ns (34.212%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 40.127 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341    42.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081    42.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.006    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.045 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.045    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.084 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.084    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.123 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.123    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y27         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839    40.127    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y27         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.127    
                         clock uncertainty            0.137    40.264    
    SLICE_X70Y27         FDCE (Hold_fdce_C_D)         0.033    40.297    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.297    
                         arrival time                          43.122    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.828ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.259ns  (logic 0.827ns (65.700%)  route 0.432ns (34.300%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 40.126 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133    42.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.046    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.085 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.085    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.124 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.124    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y26         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.838    40.126    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y26         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.126    
                         clock uncertainty            0.137    40.263    
    SLICE_X74Y26         FDCE (Hold_fdce_C_D)         0.033    40.296    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.296    
                         arrival time                          43.124    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.282ns  (logic 0.827ns (64.507%)  route 0.455ns (35.493%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 40.130 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270    42.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177    42.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.108 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.108    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.147 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.147    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y29         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.842    40.130    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y29         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.130    
                         clock uncertainty            0.137    40.267    
    SLICE_X75Y29         FDCE (Hold_fdce_C_D)         0.033    40.300    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.300    
                         arrival time                          43.147    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.862ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.293ns  (logic 0.827ns (63.961%)  route 0.466ns (36.039%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 40.127 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336    42.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122    42.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.002    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.080 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.080    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.119 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.119    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.158 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.158    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y28         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839    40.127    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y28         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.127    
                         clock uncertainty            0.137    40.264    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.033    40.297    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.297    
                         arrival time                          43.158    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.862ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.320ns  (logic 0.845ns (64.026%)  route 0.475ns (35.974%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 40.127 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338    42.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128    42.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.025    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.065 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.065    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.105 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.105    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.145 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.145    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.185 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.185    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y28         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839    40.127    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y28         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.127    
                         clock uncertainty            0.137    40.264    
    SLICE_X66Y28         FDCE (Hold_fdce_C_D)         0.059    40.323    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.323    
                         arrival time                          43.185    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.870ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.298ns  (logic 0.827ns (63.735%)  route 0.471ns (36.265%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 40.123 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197    42.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.077 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.077    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.116 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.124    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.163 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.163    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y25         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.835    40.123    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y25         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.123    
                         clock uncertainty            0.137    40.260    
    SLICE_X67Y25         FDCE (Hold_fdce_C_D)         0.033    40.293    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.293    
                         arrival time                          43.163    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.334ns  (logic 0.845ns (63.320%)  route 0.489ns (36.680%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 40.126 - 39.286 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.340    42.347    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.141    42.533    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.712 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.712    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.080    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.120 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.120    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.160 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.160    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.200 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.200    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y27         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.838    40.126    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y27         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.126    
                         clock uncertainty            0.137    40.263    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.059    40.322    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.322    
                         arrival time                          43.200    
  -------------------------------------------------------------------
                         slack                                  2.878    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out6_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack       -4.485ns,  Total Violation     -126.062ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 1.552ns (58.092%)  route 1.120ns (41.908%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.446 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X77Y31         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.301     3.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X77Y31         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty           -0.137     3.309    
    SLICE_X77Y31         FDCE (Setup_fdce_C_D)       -0.151     3.158    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.158    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.416ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 1.552ns (59.676%)  route 1.049ns (40.324%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 3.444 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.572 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.572    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X69Y32         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.299     3.444    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y32         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.444    
                         clock uncertainty           -0.137     3.307    
    SLICE_X69Y32         FDCE (Setup_fdce_C_D)       -0.151     3.156    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 -4.416    

Slack (VIOLATED) :        -4.381ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.552ns (60.376%)  route 1.019ns (39.624%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 3.449 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.542    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X69Y10         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.304     3.449    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y10         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.449    
                         clock uncertainty           -0.137     3.312    
    SLICE_X69Y10         FDCE (Setup_fdce_C_D)       -0.151     3.161    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 -4.381    

Slack (VIOLATED) :        -4.367ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.552ns (61.023%)  route 0.991ns (38.977%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.436 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.515 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.515    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X63Y21         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.291     3.436    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y21         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.436    
                         clock uncertainty           -0.137     3.299    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)       -0.151     3.148    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.148    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 -4.367    

Slack (VIOLATED) :        -4.313ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.552ns (62.349%)  route 0.937ns (37.651%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.436 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.460 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.460    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X60Y21         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.291     3.436    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X60Y21         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.436    
                         clock uncertainty           -0.137     3.299    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)       -0.151     3.148    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.148    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 -4.313    

Slack (VIOLATED) :        -4.263ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.552ns (63.539%)  route 0.891ns (36.461%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.439 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.414 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X61Y19         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.294     3.439    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y19         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty           -0.137     3.302    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)       -0.151     3.151    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 -4.263    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 1.552ns (63.501%)  route 0.892ns (36.499%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.445 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.415 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.415    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X68Y16         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.300     3.445    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y16         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.445    
                         clock uncertainty           -0.137     3.308    
    SLICE_X68Y16         FDCE (Setup_fdce_C_D)       -0.151     3.157    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.211ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.552ns (64.859%)  route 0.841ns (35.141%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 3.442 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.671     6.021    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.105     6.126 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.170     6.296    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.776 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.776    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.874    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.972    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.070    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.168 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.168    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.266 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.266    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.364 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.364    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X64Y18         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     3.442    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y18         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.442    
                         clock uncertainty           -0.137     3.305    
    SLICE_X64Y18         FDCE (Setup_fdce_C_D)       -0.151     3.154    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 -4.211    

Slack (VIOLATED) :        -4.186ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.552ns (65.654%)  route 0.812ns (34.347%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.438 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.533     5.884    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.989 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.279     6.267    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.747 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.747    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.845    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.943 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.943    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.139 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.139    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.237 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.237    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.335 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.335    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X65Y22         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.293     3.438    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y22         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty           -0.137     3.301    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)       -0.151     3.150    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 -4.186    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.578ns (65.765%)  route 0.821ns (34.235%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.436 - 2.143 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.529     5.880    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.985 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.292     6.277    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.771 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.771    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.871 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.871    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.971 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.971    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.071    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.171    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.271    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.371    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X62Y21         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.291     3.436    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y21         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.436    
                         clock uncertainty           -0.137     3.299    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)       -0.107     3.192    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                 -4.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.266ns  (logic 0.866ns (68.388%)  route 0.400ns (31.612%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 40.485 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316    42.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076    42.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.968 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.968    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.007 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.015    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.054 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.054    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.093 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.093    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.132 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.132    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y27         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840    40.485    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y27         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.485    
                         clock uncertainty            0.137    40.622    
    SLICE_X73Y27         FDCE (Hold_fdce_C_D)         0.033    40.655    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.655    
                         arrival time                          43.132    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.269ns  (logic 0.866ns (68.237%)  route 0.403ns (31.763%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 40.486 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255    42.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140    42.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.854 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.854    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.893 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.893    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.932 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.932    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.971 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.979    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.018 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.018    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.057 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.057    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.096 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.096    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.135 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.135    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y28         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.841    40.486    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y28         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.486    
                         clock uncertainty            0.137    40.623    
    SLICE_X72Y28         FDCE (Hold_fdce_C_D)         0.033    40.656    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.656    
                         arrival time                          43.135    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.281ns  (logic 0.866ns (67.577%)  route 0.415ns (32.423%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 40.487 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273    42.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135    42.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.108 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.108    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.147 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.147    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y30         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.842    40.487    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y30         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.487    
                         clock uncertainty            0.137    40.624    
    SLICE_X71Y30         FDCE (Hold_fdce_C_D)         0.033    40.657    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.657    
                         arrival time                          43.147    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.507ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.296ns  (logic 0.866ns (66.818%)  route 0.430ns (33.182%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 40.485 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341    42.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081    42.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.006    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.045 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.045    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.084 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.084    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.123 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.123    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.162 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.162    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y28         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840    40.485    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y28         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.485    
                         clock uncertainty            0.137    40.622    
    SLICE_X70Y28         FDCE (Hold_fdce_C_D)         0.033    40.655    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.655    
                         arrival time                          43.161    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.298ns  (logic 0.866ns (66.731%)  route 0.432ns (33.269%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 40.485 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133    42.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.046    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.085 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.085    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.124 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.124    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.163 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.163    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y27         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840    40.485    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y27         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.485    
                         clock uncertainty            0.137    40.622    
    SLICE_X74Y27         FDCE (Hold_fdce_C_D)         0.033    40.655    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.655    
                         arrival time                          43.163    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.529ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.321ns  (logic 0.866ns (65.555%)  route 0.455ns (34.445%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 40.488 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270    42.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045    42.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177    42.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    42.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.030 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.030    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.069 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.069    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.108 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.108    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.147 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.147    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.186 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.186    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y30         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.843    40.488    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y30         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.488    
                         clock uncertainty            0.137    40.625    
    SLICE_X75Y30         FDCE (Hold_fdce_C_D)         0.033    40.658    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.658    
                         arrival time                          43.186    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.542ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.332ns  (logic 0.866ns (65.016%)  route 0.466ns (34.984%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 40.485 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336    42.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122    42.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.002    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.080 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.080    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.119 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.119    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.158 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.158    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.197 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.197    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y29         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840    40.485    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y29         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.485    
                         clock uncertainty            0.137    40.622    
    SLICE_X65Y29         FDCE (Hold_fdce_C_D)         0.033    40.655    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.655    
                         arrival time                          43.197    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.544ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.360ns  (logic 0.885ns (65.084%)  route 0.475ns (34.916%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 40.485 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338    42.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128    42.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.025    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.065 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.065    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.105 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.105    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.145 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.145    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.185 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.185    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.225 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.225    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y29         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.840    40.485    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y29         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.485    
                         clock uncertainty            0.137    40.622    
    SLICE_X66Y29         FDCE (Hold_fdce_C_D)         0.059    40.681    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.681    
                         arrival time                          43.225    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.337ns  (logic 0.866ns (64.793%)  route 0.471ns (35.207%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 40.481 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045    42.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197    42.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.077 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.077    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.116 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.124    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.163 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.163    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.202 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.202    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.836    40.481    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.481    
                         clock uncertainty            0.137    40.618    
    SLICE_X67Y26         FDCE (Hold_fdce_C_D)         0.033    40.651    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.651    
                         arrival time                          43.202    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.560ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.374ns  (logic 0.885ns (64.387%)  route 0.489ns (35.613%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 40.484 - 39.643 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 41.865 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582    41.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141    42.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.340    42.347    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045    42.392 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.141    42.533    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.712 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.712    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008    43.080    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.120 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.120    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.160 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.160    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.200 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.200    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.240 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.240    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y28         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.839    40.484    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y28         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.484    
                         clock uncertainty            0.137    40.621    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.059    40.680    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.680    
                         arrival time                          43.240    
  -------------------------------------------------------------------
                         slack                                  2.560    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out7_clk_wiz_0

Setup :           39  Failing Endpoints,  Worst Slack       -4.156ns,  Total Violation     -117.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.650ns (61.141%)  route 1.049ns (38.859%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.802 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.634     5.985    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105     6.090 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.414     6.504    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.984 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.984    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.082 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.082    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.180 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.180    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.278 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.278    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.376 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.376    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.474 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.572 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.572    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.670    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X69Y33         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.300     3.802    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y33         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.802    
                         clock uncertainty           -0.137     3.665    
    SLICE_X69Y33         FDCE (Setup_fdce_C_D)       -0.151     3.514    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.514    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.123ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.650ns (61.832%)  route 1.019ns (38.169%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.550     5.900    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X71Y9          LUT2 (Prop_lut2_I1_O)        0.105     6.005 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.469     6.474    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X69Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.954 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.954    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.052 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.052    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.150 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.150    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.248 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.248    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.346 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.346    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.444 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.444    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.542    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X69Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.640 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.640    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X69Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.303     3.805    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X69Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.805    
                         clock uncertainty           -0.137     3.668    
    SLICE_X69Y11         FDCE (Setup_fdce_C_D)       -0.151     3.517    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -4.123    

Slack (VIOLATED) :        -4.108ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.650ns (62.469%)  route 0.991ns (37.531%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.793 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.716     6.067    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.172 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.275     6.447    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.927 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.927    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.025 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.025    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.123 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.123    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.221 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.221    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.319 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.319    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.417 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.417    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.515 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.515    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.613 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.613    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X63Y22         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.291     3.793    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y22         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.793    
                         clock uncertainty           -0.137     3.656    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)       -0.151     3.505    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 -4.108    

Slack (VIOLATED) :        -4.054ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.650ns (63.775%)  route 0.937ns (36.225%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.793 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.655     6.005    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     6.110 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.282     6.392    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.872 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.872    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.970 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.970    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.068 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.068    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.166 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.166    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.264 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.264    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.362 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.362    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.460 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.460    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.558 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.558    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X60Y22         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.291     3.793    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X60Y22         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.793    
                         clock uncertainty           -0.137     3.656    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)       -0.151     3.505    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -4.054    

Slack (VIOLATED) :        -4.005ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.650ns (64.946%)  route 0.891ns (35.054%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.795 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.727     6.078    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.105     6.183 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.163     6.346    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.826 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.826    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.924 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.924    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.022 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.022    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.120 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.120    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.218 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.218    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.316 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.316    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.414 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.512 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.512    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X61Y20         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.293     3.795    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y20         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.795    
                         clock uncertainty           -0.137     3.658    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)       -0.151     3.507    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 -4.005    

Slack (VIOLATED) :        -4.001ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.650ns (64.909%)  route 0.892ns (35.092%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 3.801 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.592     5.942    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X67Y10         LUT2 (Prop_lut2_I1_O)        0.105     6.047 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.300     6.347    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.827 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.827    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.925    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.023 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.023    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.121 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.121    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.219 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.219    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.317 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.317    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.415 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.415    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.513    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X68Y17         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.299     3.801    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y17         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.801    
                         clock uncertainty           -0.137     3.664    
    SLICE_X68Y17         FDCE (Setup_fdce_C_D)       -0.151     3.513    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 -4.001    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.650ns (59.575%)  route 1.120ns (40.425%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 3.804 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.689     6.039    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X76Y23         LUT2 (Prop_lut2_I1_O)        0.105     6.144 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.431     6.575    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X77Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.055 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.055    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X77Y32         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.302     3.804    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X77Y32         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.804    
                         clock uncertainty           -0.137     3.667    
    SLICE_X77Y32         FDCE (Setup_fdce_C_D)        0.120     3.787    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.787    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.952ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.650ns (66.241%)  route 0.841ns (33.759%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 3.798 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.671     6.021    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.105     6.126 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.170     6.296    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.776 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.776    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.874    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.972    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.070    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.168 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.168    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.266 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.266    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.364 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.364    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.462 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.462    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X64Y19         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.296     3.798    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y19         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.798    
                         clock uncertainty           -0.137     3.661    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)       -0.151     3.510    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.510    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                 -3.952    

Slack (VIOLATED) :        -3.928ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.650ns (67.021%)  route 0.812ns (32.979%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.793 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.533     5.884    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.989 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.279     6.267    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.747 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.747    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.845    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.943 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.943    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.139 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.139    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.237 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.237    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.335 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.335    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.433 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.433    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X65Y23         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.291     3.793    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y23         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.793    
                         clock uncertainty           -0.137     3.656    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)       -0.151     3.505    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 -3.928    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.678ns (67.135%)  route 0.821ns (32.865%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.793 - 2.500 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.455     4.971    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.379     5.350 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.529     5.880    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.105     5.985 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.292     6.277    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.771 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.771    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.871 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.871    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.971 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.971    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.071    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.171    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.271    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.371    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.471    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X62Y22         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.291     3.793    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y22         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.793    
                         clock uncertainty           -0.137     3.656    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.107     3.549    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 -3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.158ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.905ns (69.333%)  route 0.400ns (30.667%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 0.843 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.316     2.323    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X72Y14         LUT2 (Prop_lut2_I1_O)        0.045     2.368 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.076     2.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.617 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.656 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.656    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.695 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.695    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.734 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.734    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.773 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.773    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.812    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.851 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.851    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.890 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.890    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.929 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.929    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.968 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.968    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.007 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.015    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.054 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.054    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.093 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.093    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.132 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.132    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.171 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.171    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X73Y28         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.841     0.843    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y28         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.137     0.980    
    SLICE_X73Y28         FDCE (Hold_fdce_C_D)         0.033     1.013    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.159ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.905ns (69.184%)  route 0.403ns (30.816%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 0.844 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.255     2.261    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.306 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.140     2.446    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X72Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.619 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.619    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.658 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.658    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.697 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.697    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.736 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.736    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.775 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.775    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.814 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.814    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X72Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.853 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.853    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X72Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.892 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.892    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.931 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.931    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.970 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     2.979    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.018 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.018    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.057 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.057    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.096 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.096    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X72Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.135 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.135    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X72Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.174 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.174    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X72Y29         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.842     0.844    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X72Y29         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.137     0.981    
    SLICE_X72Y29         FDCE (Hold_fdce_C_D)         0.033     1.014    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.905ns (68.535%)  route 0.415ns (31.465%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 0.845 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.273     2.279    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.324 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.135     2.459    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.632 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.632    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.671 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.671    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.710 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.710    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.749 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.749    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.788 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.788    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.827 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.827    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.866 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.866    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.905 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     2.913    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.952 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.952    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.991 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.991    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.030 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.030    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.069 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.069    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.108 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.108    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.147 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.147    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.186 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.186    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X71Y31         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.843     0.845    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y31         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.137     0.982    
    SLICE_X71Y31         FDCE (Hold_fdce_C_D)         0.033     1.015    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.187ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.905ns (67.787%)  route 0.430ns (32.213%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 0.843 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.341     2.347    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X71Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.392 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.081     2.473    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.646 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.646    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.685 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.685    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.724 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.724    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.763 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.802 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.802    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.841 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.841    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.880 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.880    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.919 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.919    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.958 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.958    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.997 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.006    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.045 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.045    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.084 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.084    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.123 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.123    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.162 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.162    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.201 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.201    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X70Y29         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.841     0.843    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y29         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.137     0.980    
    SLICE_X70Y29         FDCE (Hold_fdce_C_D)         0.033     1.013    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.905ns (67.702%)  route 0.432ns (32.299%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 0.843 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290     2.297    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X75Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.342 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.133     2.475    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.648 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.648    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.687 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.687    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.726 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.726    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.765 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.765    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.804 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.843 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.882 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.882    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.921 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.921    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.960 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.960    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.999 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.999    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.038 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.046    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.085 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.085    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.124 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.124    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.163 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.163    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.202 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.202    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X74Y28         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.841     0.843    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y28         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.137     0.980    
    SLICE_X74Y28         FDCE (Hold_fdce_C_D)         0.033     1.013    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.209ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.905ns (66.543%)  route 0.455ns (33.457%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 0.846 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.270     2.276    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X75Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.321 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.177     2.498    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.671 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.671    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.710 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.710    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.749 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.749    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.788 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.788    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.827 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.827    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.866 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.866    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.905 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.905    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.944 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     2.952    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.991 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.991    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.030 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.030    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.069 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.069    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.108 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.108    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.147 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.147    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.186 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.186    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.225 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.225    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.844     0.846    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.137     0.983    
    SLICE_X75Y31         FDCE (Hold_fdce_C_D)         0.033     1.016    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.223ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.905ns (66.012%)  route 0.466ns (33.989%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 0.843 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.336     2.343    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.388 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.122     2.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.682 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.682    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.721 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.721    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.760 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.760    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.799 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.799    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.838 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.838    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.877 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.877    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.916 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.916    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.955 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.955    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.994 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.002    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.041 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.041    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.080 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.080    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.119 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.119    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.158 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.158    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.197 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.197    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.236 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.236    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X65Y30         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.841     0.843    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y30         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.137     0.980    
    SLICE_X65Y30         FDCE (Hold_fdce_C_D)         0.033     1.013    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.226ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.925ns (66.082%)  route 0.475ns (33.918%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 0.843 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.338     2.345    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.390 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.128     2.518    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     2.697 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.697    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.737 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.737    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.777 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.777    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.817 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.817    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.857 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.857    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.897 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.897    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.937 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.937    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.977 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.977    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.017 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.025    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.065 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.065    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.105 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.105    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.145 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.145    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.185 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.185    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.225 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.225    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.265 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.265    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X66Y30         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.841     0.843    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y30         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.137     0.980    
    SLICE_X66Y30         FDCE (Hold_fdce_C_D)         0.059     1.039    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.231ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.905ns (65.791%)  route 0.471ns (34.209%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 0.840 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265     2.272    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X71Y14         LUT2 (Prop_lut2_I1_O)        0.045     2.317 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.197     2.514    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.687 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.687    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.726 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.765 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.765    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.804 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.804    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.843 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.843    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.882 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.882    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.921 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.921    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.960 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.960    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.999 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.999    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.038 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.038    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.077 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.077    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.116 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.124    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.163 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.163    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.202 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.202    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.241 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.241    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X67Y27         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.838     0.840    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y27         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.137     0.977    
    SLICE_X67Y27         FDCE (Hold_fdce_C_D)         0.033     1.010    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.925ns (65.394%)  route 0.489ns (34.606%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 0.842 - 0.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.582     1.865    Pulser_module/CLK_IN_USB
    SLICE_X71Y16         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDCE (Prop_fdce_C_Q)         0.141     2.006 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.340     2.347    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X66Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.392 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.141     2.533    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     2.712 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.712    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.752 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.752    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.792 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.792    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.832 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.832    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.872 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.872    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.912 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.912    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.952 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.952    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.992 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.992    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.032 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.032    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.072 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     3.080    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.120 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.120    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.160 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.160    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.200 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.200    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.240 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.240    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.280 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.280    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X62Y29         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.840     0.842    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y29         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.137     0.979    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.059     1.038    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  2.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Quartz25
  To Clock:  REF_CLK2_P

Setup :            0  Failing Endpoints,  Worst Slack       37.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.403ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Sync2_reg/CLR
                            (recovery check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.379ns (25.778%)  route 1.091ns (74.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 44.153 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          1.091     6.384    CLK_SAFE_MODULE/Res_Conta
    SLICE_X40Y20         FDCE                                         f  CLK_SAFE_MODULE/EN_Sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           1.243    44.153    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
                         clock pessimism              0.000    44.153    
                         clock uncertainty           -0.035    44.118    
    SLICE_X40Y20         FDCE (Recov_fdce_C_CLR)     -0.331    43.787    CLK_SAFE_MODULE/EN_Sync2_reg
  -------------------------------------------------------------------
                         required time                         43.787    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                 37.403    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/CLR
                            (recovery check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.800%)  route 0.813ns (68.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 44.154 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.813     6.105    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           1.244    44.154    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
                         clock pessimism              0.000    44.154    
                         clock uncertainty           -0.035    44.119    
    SLICE_X39Y20         FDCE (Recov_fdce_C_CLR)     -0.331    43.788    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         43.788    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/CLR
                            (recovery check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.800%)  route 0.813ns (68.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 44.154 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.813     6.105    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           1.244    44.154    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
                         clock pessimism              0.000    44.154    
                         clock uncertainty           -0.035    44.119    
    SLICE_X39Y20         FDCE (Recov_fdce_C_CLR)     -0.331    43.788    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         43.788    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/CLR
                            (recovery check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.800%)  route 0.813ns (68.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 44.154 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.813     6.105    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           1.244    44.154    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                         clock pessimism              0.000    44.154    
                         clock uncertainty           -0.035    44.119    
    SLICE_X39Y20         FDCE (Recov_fdce_C_CLR)     -0.331    43.788    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         43.788    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/CLR
                            (recovery check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.800%)  route 0.813ns (68.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 44.154 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.813     6.105    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           1.244    44.154    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                         clock pessimism              0.000    44.154    
                         clock uncertainty           -0.035    44.119    
    SLICE_X39Y20         FDCE (Recov_fdce_C_CLR)     -0.331    43.788    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         43.788    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.706ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/CLR
                            (recovery check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.379ns (32.433%)  route 0.790ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 44.154 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.790     6.082    CLK_SAFE_MODULE/Res_Conta
    SLICE_X37Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    42.910 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           1.244    44.154    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                         clock pessimism              0.000    44.154    
                         clock uncertainty           -0.035    44.119    
    SLICE_X37Y20         FDCE (Recov_fdce_C_CLR)     -0.331    43.788    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         43.788    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 37.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/CLR
                            (removal check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.781%)  route 0.367ns (72.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.367     2.345    CLK_SAFE_MODULE/Res_Conta
    SLICE_X37Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X37Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.141    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/CLR
                            (removal check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.072%)  route 0.400ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.400     2.378    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X39Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.141    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/CLR
                            (removal check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.072%)  route 0.400ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.400     2.378    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X39Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.141    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/CLR
                            (removal check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.072%)  route 0.400ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.400     2.378    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X39Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.141    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/CLR
                            (removal check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.072%)  route 0.400ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.400     2.378    CLK_SAFE_MODULE/Res_Conta
    SLICE_X39Y20         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X39Y20         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X39Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.141    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Sync2_reg/CLR
                            (removal check against rising-edge clock REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.132%)  route 0.526ns (78.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.526     2.505    CLK_SAFE_MODULE/Res_Conta
    SLICE_X40Y20         FDCE                                         f  CLK_SAFE_MODULE/EN_Sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.818     2.197    CLK_SAFE_MODULE/CLK
    SLICE_X40Y20         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync2_reg/C
                         clock pessimism              0.000     2.197    
                         clock uncertainty            0.035     2.233    
    SLICE_X40Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.141    CLK_SAFE_MODULE/EN_Sync2_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Quartz25
  To Clock:  REF_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack       37.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.367ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/CLR
                            (recovery check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.379ns (25.732%)  route 1.094ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 44.119 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          1.094     6.386    CLK_SAFE_MODULE/Res_Conta
    SLICE_X48Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           1.243    44.119    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                         clock pessimism              0.000    44.119    
                         clock uncertainty           -0.035    44.084    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.331    43.753    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]
  -------------------------------------------------------------------
                         required time                         43.753    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 37.367    

Slack (MET) :             37.371ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Sync_reg/CLR
                            (recovery check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.379ns (24.564%)  route 1.164ns (75.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 44.120 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          1.164     6.456    CLK_SAFE_MODULE/Res_Conta
    SLICE_X42Y19         FDCE                                         f  CLK_SAFE_MODULE/EN_Sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           1.244    44.120    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X42Y19         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync_reg/C
                         clock pessimism              0.000    44.120    
                         clock uncertainty           -0.035    44.085    
    SLICE_X42Y19         FDCE (Recov_fdce_C_CLR)     -0.258    43.827    CLK_SAFE_MODULE/EN_Sync_reg
  -------------------------------------------------------------------
                         required time                         43.827    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                 37.371    

Slack (MET) :             37.691ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/CLR
                            (recovery check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.379ns (31.033%)  route 0.842ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 44.119 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.842     6.135    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           1.243    44.119    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                         clock pessimism              0.000    44.119    
                         clock uncertainty           -0.035    44.084    
    SLICE_X46Y19         FDCE (Recov_fdce_C_CLR)     -0.258    43.826    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]
  -------------------------------------------------------------------
                         required time                         43.826    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 37.691    

Slack (MET) :             37.691ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/CLR
                            (recovery check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.379ns (31.033%)  route 0.842ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 44.119 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.842     6.135    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           1.243    44.119    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
                         clock pessimism              0.000    44.119    
                         clock uncertainty           -0.035    44.084    
    SLICE_X46Y19         FDCE (Recov_fdce_C_CLR)     -0.258    43.826    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]
  -------------------------------------------------------------------
                         required time                         43.826    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 37.691    

Slack (MET) :             37.691ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/CLR
                            (recovery check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.379ns (31.033%)  route 0.842ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 44.119 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.842     6.135    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           1.243    44.119    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
                         clock pessimism              0.000    44.119    
                         clock uncertainty           -0.035    44.084    
    SLICE_X46Y19         FDCE (Recov_fdce_C_CLR)     -0.258    43.826    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]
  -------------------------------------------------------------------
                         required time                         43.826    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 37.691    

Slack (MET) :             37.691ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/CLR
                            (recovery check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.379ns (31.033%)  route 0.842ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 44.119 - 40.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.397     4.913    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.379     5.292 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.842     6.135    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    42.876 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           1.243    44.119    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                         clock pessimism              0.000    44.119    
                         clock uncertainty           -0.035    44.084    
    SLICE_X46Y19         FDCE (Recov_fdce_C_CLR)     -0.258    43.826    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]
  -------------------------------------------------------------------
                         required time                         43.826    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 37.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/CLR
                            (removal check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.392%)  route 0.414ns (74.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.414     2.393    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.132    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/CLR
                            (removal check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.392%)  route 0.414ns (74.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.414     2.393    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.132    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/CLR
                            (removal check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.392%)  route 0.414ns (74.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.414     2.393    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.132    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/CLR
                            (removal check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.392%)  route 0.414ns (74.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.414     2.393    CLK_SAFE_MODULE/Res_Conta
    SLICE_X46Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X46Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.132    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/CLR
                            (removal check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.955%)  route 0.532ns (79.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.532     2.510    CLK_SAFE_MODULE/Res_Conta
    SLICE_X48Y19         FDCE                                         f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X48Y19         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X48Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.107    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Res_Conta_reg/C
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Sync_reg/CLR
                            (removal check against rising-edge clock REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.089%)  route 0.561ns (79.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.837    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X39Y19         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.978 f  CLK_SAFE_MODULE/Res_Conta_reg/Q
                         net (fo=12, routed)          0.561     2.539    CLK_SAFE_MODULE/Res_Conta
    SLICE_X42Y19         FDCE                                         f  CLK_SAFE_MODULE/EN_Sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.819     2.164    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X42Y19         FDCE                                         r  CLK_SAFE_MODULE/EN_Sync_reg/C
                         clock pessimism              0.000     2.164    
                         clock uncertainty            0.035     2.199    
    SLICE_X42Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.132    CLK_SAFE_MODULE/EN_Sync_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  RING_OSC

Setup :           89  Failing Endpoints,  Worst Slack       -1.975ns,  Total Violation      -51.668ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[12]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.621ns  (logic 0.589ns (10.479%)  route 5.032ns (89.521%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.733    22.372    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y103        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y103        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[12]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y103        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.372    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[10]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.613ns  (logic 0.589ns (10.494%)  route 5.024ns (89.506%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.725    22.364    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y102        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y102        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[10]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[11]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.613ns  (logic 0.589ns (10.494%)  route 5.024ns (89.506%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.725    22.364    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y102        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y102        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[11]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[8]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.613ns  (logic 0.589ns (10.494%)  route 5.024ns (89.506%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.725    22.364    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y102        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y102        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[8]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[9]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.613ns  (logic 0.589ns (10.494%)  route 5.024ns (89.506%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.725    22.364    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y102        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y102        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[9]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.364    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.599ns  (logic 0.589ns (10.520%)  route 5.010ns (89.480%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.710    22.350    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y100        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y100        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.350    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.599ns  (logic 0.589ns (10.520%)  route 5.010ns (89.480%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.710    22.350    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y100        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y100        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.350    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.599ns  (logic 0.589ns (10.520%)  route 5.010ns (89.480%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.710    22.350    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y100        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y100        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.350    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[3]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.599ns  (logic 0.589ns (10.520%)  route 5.010ns (89.480%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.710    22.350    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y100        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y100        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y100        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.350    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[4]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        5.501ns  (logic 0.589ns (10.707%)  route 4.912ns (89.293%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455    17.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105    17.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        3.844    21.534    MULTYCHANNEL/channel[17].single_channel_inst/ADC/RESET
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.105    21.639 f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/enable_SPI_i_2__16/O
                         net (fo=15, routed)          0.613    22.252    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter0
    SLICE_X50Y101        FDCE                                         f  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y101        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[4]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X50Y101        FDCE (Recov_fdce_C_CLR)     -0.258    20.397    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.397    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                 -1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.276ns  (logic 0.231ns (18.102%)  route 1.045ns (81.898%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.248     7.190    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X54Y52         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.848     4.848    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X54Y52         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.848    
                         clock uncertainty            0.137     4.985    
    SLICE_X54Y52         FDCE (Remov_fdce_C_CLR)     -0.067     4.918    MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -4.918    
                         arrival time                           7.190    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.350ns  (logic 0.231ns (17.113%)  route 1.119ns (82.887%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.322     7.264    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X54Y57         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.846     4.846    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X54Y57         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.846    
                         clock uncertainty            0.137     4.983    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067     4.916    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -4.916    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.382ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[4]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.295%)  route 1.105ns (82.705%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.308     7.249    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y55         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y55         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[4]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y55         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.249    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[5]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.295%)  route 1.105ns (82.705%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.308     7.249    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y55         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y55         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[5]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y55         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.249    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[6]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.295%)  route 1.105ns (82.705%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.308     7.249    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y55         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y55         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[6]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y55         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.249    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[7]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.295%)  route 1.105ns (82.705%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.308     7.249    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y55         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y55         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y55         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.249    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.398ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.382ns  (logic 0.231ns (16.718%)  route 1.151ns (83.282%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.741     7.062    MULTYCHANNEL/channel[10].single_channel_inst/ADC/RESET
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.045     7.107 f  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_i_2__9/O
                         net (fo=15, routed)          0.188     7.296    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter0
    SLICE_X56Y44         FDCE                                         f  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.852     4.852    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X56Y44         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.852    
                         clock uncertainty            0.137     4.989    
    SLICE_X56Y44         FDCE (Remov_fdce_C_CLR)     -0.092     4.897    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           7.296    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[0]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.389ns  (logic 0.231ns (16.630%)  route 1.158ns (83.370%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.361     7.303    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y54         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y54         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[0]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.303    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[1]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.389ns  (logic 0.231ns (16.630%)  route 1.158ns (83.370%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.361     7.303    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y54         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y54         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[1]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.303    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[2]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.389ns  (logic 0.231ns (16.630%)  route 1.158ns (83.370%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.914 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.555     5.914    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     6.055 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.221     6.276    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     6.321 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.576     6.897    MULTYCHANNEL/channel[9].single_channel_inst/ADC/RESET
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.942 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_2__8/O
                         net (fo=15, routed)          0.361     7.303    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y54         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.822     4.822    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X51Y54         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[2]/C
                         clock pessimism              0.000     4.822    
                         clock uncertainty            0.137     4.959    
    SLICE_X51Y54         FDCE (Remov_fdce_C_CLR)     -0.092     4.867    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           7.303    
  -------------------------------------------------------------------
                         slack                                  2.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          587  Failing Endpoints,  Worst Slack       -2.948ns,  Total Violation     -786.513ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.572ns  (logic 0.484ns (6.392%)  route 7.088ns (93.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 6.668 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.633     9.324    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X81Y8          FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.309     6.668    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X81Y8          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[0]/C
                         clock pessimism              0.096     6.764    
                         clock uncertainty           -0.057     6.707    
    SLICE_X81Y8          FDCE (Recov_fdce_C_CLR)     -0.331     6.376    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.572ns  (logic 0.484ns (6.392%)  route 7.088ns (93.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 6.668 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.633     9.324    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X81Y8          FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.309     6.668    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X81Y8          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[0]/C
                         clock pessimism              0.096     6.764    
                         clock uncertainty           -0.057     6.707    
    SLICE_X81Y8          FDCE (Recov_fdce_C_CLR)     -0.331     6.376    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[0]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.572ns  (logic 0.484ns (6.392%)  route 7.088ns (93.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 6.668 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.633     9.324    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X81Y8          FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.309     6.668    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X81Y8          FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[0]/C
                         clock pessimism              0.096     6.764    
                         clock uncertainty           -0.057     6.707    
    SLICE_X81Y8          FDCE (Recov_fdce_C_CLR)     -0.331     6.376    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[0]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.489ns  (logic 0.484ns (6.463%)  route 7.005ns (93.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.666 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.549     9.240    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X80Y11         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     6.666    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X80Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[7]/C
                         clock pessimism              0.096     6.762    
                         clock uncertainty           -0.057     6.705    
    SLICE_X80Y11         FDCE (Recov_fdce_C_CLR)     -0.331     6.374    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.489ns  (logic 0.484ns (6.463%)  route 7.005ns (93.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.666 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.549     9.240    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X80Y11         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     6.666    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X80Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[7]/C
                         clock pessimism              0.096     6.762    
                         clock uncertainty           -0.057     6.705    
    SLICE_X80Y11         FDCE (Recov_fdce_C_CLR)     -0.331     6.374    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[7]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.489ns  (logic 0.484ns (6.463%)  route 7.005ns (93.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.666 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.549     9.240    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X80Y11         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     6.666    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X80Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[5]/C
                         clock pessimism              0.096     6.762    
                         clock uncertainty           -0.057     6.705    
    SLICE_X80Y11         FDCE (Recov_fdce_C_CLR)     -0.331     6.374    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.489ns  (logic 0.484ns (6.463%)  route 7.005ns (93.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.666 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.549     9.240    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X80Y11         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     6.666    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X80Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[6]/C
                         clock pessimism              0.096     6.762    
                         clock uncertainty           -0.057     6.705    
    SLICE_X80Y11         FDCE (Recov_fdce_C_CLR)     -0.331     6.374    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[6]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.489ns  (logic 0.484ns (6.463%)  route 7.005ns (93.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.666 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.549     9.240    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X80Y11         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     6.666    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X80Y11         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[7]/C
                         clock pessimism              0.096     6.762    
                         clock uncertainty           -0.057     6.705    
    SLICE_X80Y11         FDCE (Recov_fdce_C_CLR)     -0.331     6.374    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.863ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.975ns  (logic 0.484ns (9.729%)  route 4.491ns (90.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 4.152 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        4.036     6.726    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X67Y21         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.293     4.152    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y21         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.096     4.248    
                         clock uncertainty           -0.057     4.191    
    SLICE_X67Y21         FDCE (Recov_fdce_C_CLR)     -0.327     3.864    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.864    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                 -2.863    

Slack (VIOLATED) :        -2.854ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        7.476ns  (logic 0.484ns (6.474%)  route 6.992ns (93.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 6.666 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X51Y41         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.455     2.585    RunControl/Rst_multichannel
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.105     2.690 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        6.537     9.227    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X72Y5          FDCE                                         f  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       1.307     6.666    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X72Y5          FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[1]/C
                         clock pessimism              0.096     6.762    
                         clock uncertainty           -0.057     6.705    
    SLICE_X72Y5          FDCE (Recov_fdce_C_CLR)     -0.331     6.374    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[1]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                 -2.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.457%)  route 0.160ns (55.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 1.181 - 0.357 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 0.917 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.558     0.917    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X48Y9          FDPE                                         r  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDPE (Prop_fdpe_C_Q)         0.128     1.045 f  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.160     1.205    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X50Y9          FDPE                                         f  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.822     1.181    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X50Y9          FDPE                                         r  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.005     1.176    
    SLICE_X50Y9          FDPE (Remov_fdpe_C_PRE)     -0.125     1.051    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.786%)  route 0.119ns (48.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 1.177 - 0.357 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 0.913 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.554     0.913    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X35Y19         FDPE                                         r  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.041 f  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.160    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X34Y19         FDPE                                         f  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.818     1.177    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X34Y19         FDPE                                         r  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.251     0.926    
    SLICE_X34Y19         FDPE (Remov_fdpe_C_PRE)     -0.124     0.802    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.094%)  route 0.116ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 1.216 - 0.357 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 0.948 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.589     0.948    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X20Y13         FDPE                                         r  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.148     1.096 f  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.212    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X20Y14         FDPE                                         f  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.857     1.216    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X20Y14         FDPE                                         r  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.253     0.963    
    SLICE_X20Y14         FDPE (Remov_fdpe_C_PRE)     -0.124     0.839    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns = ( 1.227 - 0.357 ) 
    Source Clock Delay      (SCD):    0.602ns = ( 0.959 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.600     0.959    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X101Y26        FDPE                                         r  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDPE (Prop_fdpe_C_Q)         0.128     1.087 f  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.203    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X101Y27        FDPE                                         f  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.868     1.227    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X101Y27        FDPE                                         r  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.253     0.974    
    SLICE_X101Y27        FDPE (Remov_fdpe_C_PRE)     -0.149     0.825    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 1.204 - 0.357 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 0.937 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.578     0.937    MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X87Y28         FDPE                                         r  MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y28         FDPE (Prop_fdpe_C_Q)         0.128     1.065 f  MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.181    MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X87Y29         FDPE                                         f  MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.845     1.204    MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X87Y29         FDPE                                         r  MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.252     0.952    
    SLICE_X87Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     0.803    MULTYCHANNEL/channel[18].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 1.182 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.559     0.918    MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X35Y12         FDPE                                         r  MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDPE (Prop_fdpe_C_Q)         0.128     1.046 f  MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.162    MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y13         FDPE                                         f  MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.823     1.182    MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X35Y13         FDPE                                         r  MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.250     0.932    
    SLICE_X35Y13         FDPE (Remov_fdpe_C_PRE)     -0.149     0.783    MULTYCHANNEL/channel[4].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns = ( 1.227 - 0.357 ) 
    Source Clock Delay      (SCD):    0.603ns = ( 0.960 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.601     0.960    MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X93Y20         FDPE                                         r  MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.204    MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X93Y21         FDPE                                         f  MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.868     1.227    MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X93Y21         FDPE                                         r  MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.254     0.973    
    SLICE_X93Y21         FDPE (Remov_fdpe_C_PRE)     -0.149     0.824    MULTYCHANNEL/channel[15].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 1.182 - 0.357 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 0.916 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.557     0.916    MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X49Y11         FDPE                                         r  MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.120     1.164    MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X48Y12         FDPE                                         f  MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.823     1.182    MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X48Y12         FDPE                                         r  MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.252     0.930    
    SLICE_X48Y12         FDPE (Remov_fdpe_C_PRE)     -0.149     0.781    MULTYCHANNEL/channel[6].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.964%)  route 0.177ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 1.215 - 0.357 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 0.946 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.587     0.946    MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X80Y4          FDPE                                         r  MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4          FDPE (Prop_fdpe_C_Q)         0.128     1.074 f  MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.177     1.251    MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X82Y4          FDPE                                         f  MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.856     1.215    MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X82Y4          FDPE                                         r  MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.233     0.982    
    SLICE_X82Y4          FDPE (Remov_fdpe_C_PRE)     -0.125     0.857    MULTYCHANNEL/channel[10].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.541%)  route 0.159ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 1.241 - 0.357 ) 
    Source Clock Delay      (SCD):    0.614ns = ( 0.971 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.612     0.971    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X95Y2          FDPE                                         r  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.099 f  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.159     1.258    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X96Y2          FDPE                                         f  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12854, routed)       0.882     1.241    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X96Y2          FDPE                                         r  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.254     0.987    
    SLICE_X96Y2          FDPE (Remov_fdpe_C_PRE)     -0.125     0.862    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.396    





