
*** Running vivado
    with args -log logic_ex.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source logic_ex.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jan 15 21:00:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source logic_ex.tcl -notrace
create_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1401.152 ; gain = 0.023 ; free physical = 1074 ; free virtual = 3743
Command: link_design -top logic_ex -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1460.684 ; gain = 0.000 ; free physical = 980 ; free virtual = 3649
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/Workspace/Exercise1/CH2/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/student/Workspace/Exercise1/CH2/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.258 ; gain = 0.000 ; free physical = 881 ; free virtual = 3550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1655.195 ; gain = 254.043 ; free physical = 873 ; free virtual = 3543
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.070 ; gain = 12.875 ; free physical = 863 ; free virtual = 3533

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2285b99de

Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 2148.867 ; gain = 480.797 ; free physical = 440 ; free virtual = 3112

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2285b99de

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2781

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2285b99de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2781
Phase 1 Initialization | Checksum: 2285b99de

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2781

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2285b99de

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2781

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2285b99de

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
Phase 2 Timer Update And Timing Data Collection | Checksum: 2285b99de

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2285b99de

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
Retarget | Checksum: 2285b99de
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2285b99de

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
Constant propagation | Checksum: 2285b99de
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
Phase 5 Sweep | Checksum: 2285b99de

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2491.758 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
Sweep | Checksum: 2285b99de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2285b99de

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2780
BUFG optimization | Checksum: 2285b99de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2285b99de

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2780
Shift Register Optimization | Checksum: 2285b99de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2285b99de

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:01 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2780
Post Processing Netlist | Checksum: 2285b99de
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2285b99de

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2781

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2781
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2285b99de

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2781
Phase 9 Finalization | Checksum: 2285b99de

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2781
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2285b99de

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:01 . Memory (MB): peak = 2523.773 ; gain = 32.016 ; free physical = 109 ; free virtual = 2781

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2285b99de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2285b99de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
Ending Netlist Obfuscation Task | Checksum: 2285b99de

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2780
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:34 . Memory (MB): peak = 2523.773 ; gain = 868.578 ; free physical = 109 ; free virtual = 2780
INFO: [Vivado 12-24828] Executing command : report_drc -file logic_ex_drc_opted.rpt -pb logic_ex_drc_opted.pb -rpx logic_ex_drc_opted.rpx
Command: report_drc -file logic_ex_drc_opted.rpt -pb logic_ex_drc_opted.pb -rpx logic_ex_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 2772
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 2772
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 2772
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 2773
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 2773
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 121 ; free virtual = 2771
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 121 ; free virtual = 2771
Wrote Device Cache: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 121 ; free virtual = 2771
Write Physdb Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 121 ; free virtual = 2771
INFO: [Common 17-1381] The checkpoint '/home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2759
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22170311e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2759
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2759

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 22170311e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 115 ; free virtual = 2761

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2309871ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 107 ; free virtual = 2754

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2309871ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 107 ; free virtual = 2755
Phase 1 Placer Initialization | Checksum: 2309871ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 106 ; free virtual = 2754

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2309871ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 105 ; free virtual = 2753

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2309871ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 105 ; free virtual = 2753

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2309871ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 105 ; free virtual = 2753

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2a00326b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 106 ; free virtual = 2743

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 2b039e900

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2735
Phase 2 Global Placement | Checksum: 2b039e900

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2735

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b039e900

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2735

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 303f37fd1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2735

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 32016a2ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2735

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 32016a2ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 109 ; free virtual = 2735

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741
Phase 3 Detail Placement | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741
Phase 4.3 Placer Reporting | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 120 ; free virtual = 2741

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d6fcc9cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741
Ending Placer Task | Checksum: 243f9b3c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2524.777 ; gain = 1.004 ; free physical = 120 ; free virtual = 2741
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file logic_ex_utilization_placed.rpt -pb logic_ex_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file logic_ex_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:01 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 115 ; free virtual = 2726
INFO: [Vivado 12-24828] Executing command : report_io -file logic_ex_io_placed.rpt
report_io: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 121 ; free virtual = 2731
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.777 ; gain = 0.000 ; free physical = 121 ; free virtual = 2731
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2527.746 ; gain = 2.969 ; free physical = 121 ; free virtual = 2731
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.746 ; gain = 0.000 ; free physical = 121 ; free virtual = 2731
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2527.746 ; gain = 0.000 ; free physical = 120 ; free virtual = 2731
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.746 ; gain = 0.000 ; free physical = 120 ; free virtual = 2731
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2527.746 ; gain = 0.000 ; free physical = 120 ; free virtual = 2731
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2527.746 ; gain = 2.969 ; free physical = 120 ; free virtual = 2731
INFO: [Common 17-1381] The checkpoint '/home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2527.746 ; gain = 0.000 ; free physical = 114 ; free virtual = 2721
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2539.621 ; gain = 2.969 ; free physical = 114 ; free virtual = 2721
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2542.590 ; gain = 2.969 ; free physical = 114 ; free virtual = 2721
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.590 ; gain = 0.000 ; free physical = 114 ; free virtual = 2721
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2542.590 ; gain = 0.000 ; free physical = 114 ; free virtual = 2721
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.590 ; gain = 0.000 ; free physical = 114 ; free virtual = 2721
Wrote Device Cache: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2542.590 ; gain = 0.000 ; free physical = 113 ; free virtual = 2721
Write Physdb Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2542.590 ; gain = 2.969 ; free physical = 113 ; free virtual = 2721
INFO: [Common 17-1381] The checkpoint '/home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cff8e827 ConstDB: 0 ShapeSum: c22e6c05 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: a0f1ebc2 | NumContArr: 2d98a932 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 253dc8a2e

Time (s): cpu = 00:07:30 ; elapsed = 00:07:13 . Memory (MB): peak = 2670.230 ; gain = 124.672 ; free physical = 115 ; free virtual = 2573

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 253dc8a2e

Time (s): cpu = 00:07:31 ; elapsed = 00:07:14 . Memory (MB): peak = 2686.230 ; gain = 140.672 ; free physical = 113 ; free virtual = 2563

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 253dc8a2e

Time (s): cpu = 00:07:31 ; elapsed = 00:07:14 . Memory (MB): peak = 2686.230 ; gain = 140.672 ; free physical = 119 ; free virtual = 2562
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b519e5e5

Time (s): cpu = 00:07:40 ; elapsed = 00:07:18 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b519e5e5

Time (s): cpu = 00:07:40 ; elapsed = 00:07:18 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2476a3137

Time (s): cpu = 00:07:43 ; elapsed = 00:07:19 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541
Phase 4 Initial Routing | Checksum: 2476a3137

Time (s): cpu = 00:07:43 ; elapsed = 00:07:19 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2238864a5

Time (s): cpu = 00:07:43 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541
Phase 5 Rip-up And Reroute | Checksum: 2238864a5

Time (s): cpu = 00:07:43 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2238864a5

Time (s): cpu = 00:07:43 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2238864a5

Time (s): cpu = 00:07:43 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541
Phase 7 Post Hold Fix | Checksum: 2238864a5

Time (s): cpu = 00:07:43 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00230665 %
  Global Horizontal Routing Utilization  = 0.00113669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2238864a5

Time (s): cpu = 00:07:44 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 113 ; free virtual = 2541

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2238864a5

Time (s): cpu = 00:07:44 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 112 ; free virtual = 2540

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2401c3c57

Time (s): cpu = 00:07:44 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 112 ; free virtual = 2540

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2401c3c57

Time (s): cpu = 00:07:44 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 112 ; free virtual = 2540
Total Elapsed time in route_design: 440.22 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 24d8ead5f

Time (s): cpu = 00:07:44 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 112 ; free virtual = 2540
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 24d8ead5f

Time (s): cpu = 00:07:44 ; elapsed = 00:07:20 . Memory (MB): peak = 2708.809 ; gain = 163.250 ; free physical = 112 ; free virtual = 2540

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:44 ; elapsed = 00:07:21 . Memory (MB): peak = 2708.809 ; gain = 166.219 ; free physical = 112 ; free virtual = 2540
INFO: [Vivado 12-24828] Executing command : report_drc -file logic_ex_drc_routed.rpt -pb logic_ex_drc_routed.pb -rpx logic_ex_drc_routed.rpx
Command: report_drc -file logic_ex_drc_routed.rpt -pb logic_ex_drc_routed.pb -rpx logic_ex_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2732.590 ; gain = 23.781 ; free physical = 105 ; free virtual = 2522
INFO: [Vivado 12-24828] Executing command : report_methodology -file logic_ex_methodology_drc_routed.rpt -pb logic_ex_methodology_drc_routed.pb -rpx logic_ex_methodology_drc_routed.rpx
Command: report_methodology -file logic_ex_methodology_drc_routed.rpt -pb logic_ex_methodology_drc_routed.pb -rpx logic_ex_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.590 ; gain = 0.000 ; free physical = 107 ; free virtual = 2517
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file logic_ex_timing_summary_routed.rpt -pb logic_ex_timing_summary_routed.pb -rpx logic_ex_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file logic_ex_route_status.rpt -pb logic_ex_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file logic_ex_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file logic_ex_bus_skew_routed.rpt -pb logic_ex_bus_skew_routed.pb -rpx logic_ex_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file logic_ex_power_routed.rpt -pb logic_ex_power_summary_routed.pb -rpx logic_ex_power_routed.rpx
Command: report_power -file logic_ex_power_routed.rpt -pb logic_ex_power_summary_routed.pb -rpx logic_ex_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2748.598 ; gain = 16.008 ; free physical = 115 ; free virtual = 2518
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file logic_ex_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2748.598 ; gain = 39.789 ; free physical = 104 ; free virtual = 2508
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2508
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2508
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2508
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2509
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2509
Wrote Device Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2509
Write Physdb Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2748.598 ; gain = 0.000 ; free physical = 104 ; free virtual = 2509
INFO: [Common 17-1381] The checkpoint '/home/student/Workspace/Exercise1/CH2/SystemVerilog/build/logic_ex.runs/impl_1/logic_ex_routed.dcp' has been generated.
Command: write_bitstream -force logic_ex.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./logic_ex.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:47 ; elapsed = 00:01:43 . Memory (MB): peak = 3074.707 ; gain = 326.109 ; free physical = 136 ; free virtual = 2179
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 21:15:34 2025...
