Loading plugins phase: Elapsed time ==> 0s.202ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0055: warning: One or more rows of flash have been configured to be read protected; however, debugging has been enabled in the System DWR Editor. This means that the read protected flash rows can still be read via SWD or JTAG. To protect these rows of flash, disable debugging in the System DWR Editor.
 * C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.544ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.171ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BBB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -dcpsoc3 BBB.v -verilog
======================================================================

======================================================================
Compiling:  BBB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -dcpsoc3 BBB.v -verilog
======================================================================

======================================================================
Compiling:  BBB.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -dcpsoc3 -verilog BBB.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 06 11:17:50 2017


======================================================================
Compiling:  BBB.v
Program  :   vpp
Options  :    -yv2 -q10 BBB.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 06 11:17:50 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BBB.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BBB.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -dcpsoc3 -verilog BBB.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 06 11:17:51 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\codegentemp\BBB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\codegentemp\BBB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  BBB.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -dcpsoc3 -verilog BBB.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 06 11:17:52 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\codegentemp\BBB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\codegentemp\BBB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Surtidor:BUART:reset_sr\
	Net_1335
	\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1332
	\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Surtidor:BUART:sRX:MODULE_5:lt\
	\Surtidor:BUART:sRX:MODULE_5:eq\
	\Surtidor:BUART:sRX:MODULE_5:gt\
	\Surtidor:BUART:sRX:MODULE_5:gte\
	\Surtidor:BUART:sRX:MODULE_5:lte\
	\LCD_1:BUART:reset_sr\
	Net_1298
	\LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1294
	\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\LCD_1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\LCD_1:BUART:sRX:MODULE_10:lt\
	\LCD_1:BUART:sRX:MODULE_10:eq\
	\LCD_1:BUART:sRX:MODULE_10:gt\
	\LCD_1:BUART:sRX:MODULE_10:gte\
	\LCD_1:BUART:sRX:MODULE_10:lte\
	\PC:BUART:reset_sr\
	Net_1311
	\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_1307
	\PC:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:xeq\
	\PC:BUART:sRX:MODULE_15:g1:a0:xlt\
	\PC:BUART:sRX:MODULE_15:g1:a0:xlte\
	\PC:BUART:sRX:MODULE_15:g1:a0:xgt\
	\PC:BUART:sRX:MODULE_15:g1:a0:xgte\
	\PC:BUART:sRX:MODULE_15:lt\
	\PC:BUART:sRX:MODULE_15:eq\
	\PC:BUART:sRX:MODULE_15:gt\
	\PC:BUART:sRX:MODULE_15:gte\
	\PC:BUART:sRX:MODULE_15:lte\
	\I2C_1:udb_clk\
	Net_1266
	\I2C_1:Net_973\
	Net_1267
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_1272
	\I2C_1:Net_975\
	Net_1271
	Net_1270
	Net_1431
	\LCD_2:BUART:reset_sr\
	Net_1287
	\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_1283
	\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:xeq\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:xlt\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:xlte\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:xgt\
	\LCD_2:BUART:sRX:MODULE_20:g1:a0:xgte\
	\LCD_2:BUART:sRX:MODULE_20:lt\
	\LCD_2:BUART:sRX:MODULE_20:eq\
	\LCD_2:BUART:sRX:MODULE_20:gt\
	\LCD_2:BUART:sRX:MODULE_20:gte\
	\LCD_2:BUART:sRX:MODULE_20:lte\
	Net_1369
	Net_1247
	Net_1374


Deleted 118 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Surtidor:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalParityType_0\ to one
Aliasing \Surtidor:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing zero to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_TW_net_0 to one
Aliasing tmpOE__Tx_TW_net_0 to one
Aliasing \LCD_1:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \PC:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_PC_net_0 to one
Aliasing tmpOE__Tx_PC_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing tmpOE__IB2_net_0 to one
Aliasing Net_12 to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_RxSurtidor:Net_260\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_RxSurtidor:Net_102\ to one
Aliasing tmpOE__Rx_LCD_1_net_0 to one
Aliasing tmpOE__Tx_LCD_1_net_0 to one
Aliasing \LCD_2:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN14_1\ to \LCD_2:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN14_0\ to \LCD_2:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN15_1\ to \LCD_2:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN15_0\ to \LCD_2:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_LCD_2_net_0 to one
Aliasing tmpOE__Rx_LCD_2_net_0 to one
Aliasing tmpOE__IB1_net_0 to one
Aliasing tmpOE__Pin_WP_net_0 to one
Aliasing \Timer_Animacion:Net_260\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1060 to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_Animacion:Net_102\ to one
Aliasing \Timer_Modo:Net_260\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1137 to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_Modo:Net_102\ to one
Aliasing Net_1110 to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_Animacion2:Net_260\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_Animacion2:Net_102\ to one
Aliasing \Surtidor:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1333D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1295D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1308D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1284D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Removing Rhs of wire Net_1336[1] = \Surtidor:BUART:rx_interrupt_out\[22]
Removing Lhs of wire \Surtidor:Net_61\[2] = Net_1526[3]
Removing Lhs of wire \Surtidor:BUART:HalfDuplexSend\[9] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_1\[10] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_0\[11] = one[5]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_2\[12] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_1\[13] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_0\[14] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark\[15] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Rhs of wire \Surtidor:BUART:tx_bitclk_enable_pre\[26] = \Surtidor:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:tx_counter_tc\[73] = \Surtidor:BUART:tx_counter_dp\[64]
Removing Lhs of wire \Surtidor:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_status_1\[78] = \Surtidor:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \Surtidor:BUART:tx_status_3\[80] = \Surtidor:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \Surtidor:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[148] = \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[150] = \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[151] = \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[152] = \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \Surtidor:BUART:pollcount_1\[146]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \Surtidor:BUART:pollcount_0\[149]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \Surtidor:BUART:rx_status_2\[195] = \Surtidor:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \Surtidor:BUART:rx_status_3\[197] = \Surtidor:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[208] = \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[212] = \Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \Surtidor:BUART:rx_count_6\[135]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \Surtidor:BUART:rx_count_5\[136]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \Surtidor:BUART:rx_count_4\[137]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \Surtidor:BUART:rx_count_3\[138]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \Surtidor:BUART:rx_postpoll\[94]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \Surtidor:BUART:rx_parity_bit\[211]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \Surtidor:BUART:rx_postpoll\[94]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \Surtidor:BUART:rx_parity_bit\[211]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \Surtidor:BUART:rx_postpoll\[94]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \Surtidor:BUART:rx_parity_bit\[211]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_TW_net_0[290] = one[5]
Removing Lhs of wire tmpOE__Tx_TW_net_0[295] = one[5]
Removing Rhs of wire Net_1299[303] = \LCD_1:BUART:rx_interrupt_out\[322]
Removing Lhs of wire \LCD_1:Net_61\[304] = \LCD_1:Net_9\[301]
Removing Lhs of wire \LCD_1:BUART:tx_hd_send_break\[308] = zero[27]
Removing Lhs of wire \LCD_1:BUART:HalfDuplexSend\[309] = zero[27]
Removing Lhs of wire \LCD_1:BUART:FinalParityType_1\[310] = zero[27]
Removing Lhs of wire \LCD_1:BUART:FinalParityType_0\[311] = zero[27]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_2\[312] = zero[27]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_1\[313] = zero[27]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_0\[314] = zero[27]
Removing Lhs of wire \LCD_1:BUART:tx_ctrl_mark\[315] = zero[27]
Removing Rhs of wire \LCD_1:BUART:tx_bitclk_enable_pre\[326] = \LCD_1:BUART:tx_bitclk_dp\[362]
Removing Lhs of wire \LCD_1:BUART:tx_counter_tc\[372] = \LCD_1:BUART:tx_counter_dp\[363]
Removing Lhs of wire \LCD_1:BUART:tx_status_6\[373] = zero[27]
Removing Lhs of wire \LCD_1:BUART:tx_status_5\[374] = zero[27]
Removing Lhs of wire \LCD_1:BUART:tx_status_4\[375] = zero[27]
Removing Lhs of wire \LCD_1:BUART:tx_status_1\[377] = \LCD_1:BUART:tx_fifo_empty\[340]
Removing Lhs of wire \LCD_1:BUART:tx_status_3\[379] = \LCD_1:BUART:tx_fifo_notfull\[339]
Removing Lhs of wire \LCD_1:BUART:rx_count7_bit8_wire\[439] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[447] = \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[458]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[449] = \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[459]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[450] = \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[475]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[451] = \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[489]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[452] = MODIN5_1[453]
Removing Rhs of wire MODIN5_1[453] = \LCD_1:BUART:pollcount_1\[445]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[454] = MODIN5_0[455]
Removing Rhs of wire MODIN5_0[455] = \LCD_1:BUART:pollcount_0\[448]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[461] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[462] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[463] = MODIN5_1[453]
Removing Lhs of wire MODIN6_1[464] = MODIN5_1[453]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[465] = MODIN5_0[455]
Removing Lhs of wire MODIN6_0[466] = MODIN5_0[455]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[467] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[468] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[469] = MODIN5_1[453]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[470] = MODIN5_0[455]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[471] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[472] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[477] = MODIN5_1[453]
Removing Lhs of wire MODIN7_1[478] = MODIN5_1[453]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[479] = MODIN5_0[455]
Removing Lhs of wire MODIN7_0[480] = MODIN5_0[455]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[481] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[482] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[483] = MODIN5_1[453]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[484] = MODIN5_0[455]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[485] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[486] = zero[27]
Removing Lhs of wire \LCD_1:BUART:rx_status_1\[493] = zero[27]
Removing Rhs of wire \LCD_1:BUART:rx_status_2\[494] = \LCD_1:BUART:rx_parity_error_status\[495]
Removing Rhs of wire \LCD_1:BUART:rx_status_3\[496] = \LCD_1:BUART:rx_stop_bit_error\[497]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[507] = \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_0\[556]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[511] = \LCD_1:BUART:sRX:MODULE_10:g1:a0:xneq\[578]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_6\[512] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_5\[513] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_4\[514] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_3\[515] = MODIN8_6[516]
Removing Rhs of wire MODIN8_6[516] = \LCD_1:BUART:rx_count_6\[434]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_2\[517] = MODIN8_5[518]
Removing Rhs of wire MODIN8_5[518] = \LCD_1:BUART:rx_count_5\[435]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_1\[519] = MODIN8_4[520]
Removing Rhs of wire MODIN8_4[520] = \LCD_1:BUART:rx_count_4\[436]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_0\[521] = MODIN8_3[522]
Removing Rhs of wire MODIN8_3[522] = \LCD_1:BUART:rx_count_3\[437]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_6\[523] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_5\[524] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_4\[525] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_3\[526] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_2\[527] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_1\[528] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_0\[529] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[530] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[531] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[532] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[533] = MODIN8_6[516]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[534] = MODIN8_5[518]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[535] = MODIN8_4[520]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[536] = MODIN8_3[522]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_6\[537] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_5\[538] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_4\[539] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_3\[540] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_2\[541] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_1\[542] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_0\[543] = zero[27]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:newa_0\[558] = \LCD_1:BUART:rx_postpoll\[393]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:newb_0\[559] = \LCD_1:BUART:rx_parity_bit\[510]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[560] = \LCD_1:BUART:rx_postpoll\[393]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:datab_0\[561] = \LCD_1:BUART:rx_parity_bit\[510]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[562] = \LCD_1:BUART:rx_postpoll\[393]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[563] = \LCD_1:BUART:rx_parity_bit\[510]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[565] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[566] = \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[564]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[567] = \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[564]
Removing Rhs of wire Net_1312[591] = \PC:BUART:rx_interrupt_out\[610]
Removing Lhs of wire \PC:Net_61\[592] = \PC:Net_9\[589]
Removing Lhs of wire \PC:BUART:tx_hd_send_break\[596] = zero[27]
Removing Lhs of wire \PC:BUART:HalfDuplexSend\[597] = zero[27]
Removing Lhs of wire \PC:BUART:FinalParityType_1\[598] = zero[27]
Removing Lhs of wire \PC:BUART:FinalParityType_0\[599] = zero[27]
Removing Lhs of wire \PC:BUART:FinalAddrMode_2\[600] = zero[27]
Removing Lhs of wire \PC:BUART:FinalAddrMode_1\[601] = zero[27]
Removing Lhs of wire \PC:BUART:FinalAddrMode_0\[602] = zero[27]
Removing Lhs of wire \PC:BUART:tx_ctrl_mark\[603] = zero[27]
Removing Rhs of wire \PC:BUART:tx_bitclk_enable_pre\[614] = \PC:BUART:tx_bitclk_dp\[650]
Removing Lhs of wire \PC:BUART:tx_counter_tc\[660] = \PC:BUART:tx_counter_dp\[651]
Removing Lhs of wire \PC:BUART:tx_status_6\[661] = zero[27]
Removing Lhs of wire \PC:BUART:tx_status_5\[662] = zero[27]
Removing Lhs of wire \PC:BUART:tx_status_4\[663] = zero[27]
Removing Lhs of wire \PC:BUART:tx_status_1\[665] = \PC:BUART:tx_fifo_empty\[628]
Removing Lhs of wire \PC:BUART:tx_status_3\[667] = \PC:BUART:tx_fifo_notfull\[627]
Removing Lhs of wire \PC:BUART:rx_count7_bit8_wire\[727] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[735] = \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[746]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[737] = \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[747]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[738] = \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[763]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[739] = \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[777]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[740] = MODIN9_1[741]
Removing Rhs of wire MODIN9_1[741] = \PC:BUART:pollcount_1\[733]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[742] = MODIN9_0[743]
Removing Rhs of wire MODIN9_0[743] = \PC:BUART:pollcount_0\[736]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[749] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[750] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[751] = MODIN9_1[741]
Removing Lhs of wire MODIN10_1[752] = MODIN9_1[741]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[753] = MODIN9_0[743]
Removing Lhs of wire MODIN10_0[754] = MODIN9_0[743]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[755] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[756] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[757] = MODIN9_1[741]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[758] = MODIN9_0[743]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[759] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[760] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[765] = MODIN9_1[741]
Removing Lhs of wire MODIN11_1[766] = MODIN9_1[741]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[767] = MODIN9_0[743]
Removing Lhs of wire MODIN11_0[768] = MODIN9_0[743]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[769] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[770] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[771] = MODIN9_1[741]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[772] = MODIN9_0[743]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[773] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[774] = zero[27]
Removing Lhs of wire \PC:BUART:rx_status_1\[781] = zero[27]
Removing Rhs of wire \PC:BUART:rx_status_2\[782] = \PC:BUART:rx_parity_error_status\[783]
Removing Rhs of wire \PC:BUART:rx_status_3\[784] = \PC:BUART:rx_stop_bit_error\[785]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[795] = \PC:BUART:sRX:MODULE_14:g2:a0:lta_0\[844]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[799] = \PC:BUART:sRX:MODULE_15:g1:a0:xneq\[866]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_6\[800] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_5\[801] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_4\[802] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_3\[803] = MODIN12_6[804]
Removing Rhs of wire MODIN12_6[804] = \PC:BUART:rx_count_6\[722]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_2\[805] = MODIN12_5[806]
Removing Rhs of wire MODIN12_5[806] = \PC:BUART:rx_count_5\[723]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_1\[807] = MODIN12_4[808]
Removing Rhs of wire MODIN12_4[808] = \PC:BUART:rx_count_4\[724]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_0\[809] = MODIN12_3[810]
Removing Rhs of wire MODIN12_3[810] = \PC:BUART:rx_count_3\[725]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_6\[811] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_5\[812] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_4\[813] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_3\[814] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_2\[815] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_1\[816] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_0\[817] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_6\[818] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_5\[819] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_4\[820] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_3\[821] = MODIN12_6[804]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_2\[822] = MODIN12_5[806]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_1\[823] = MODIN12_4[808]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_0\[824] = MODIN12_3[810]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_6\[825] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_5\[826] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_4\[827] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_3\[828] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_2\[829] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_1\[830] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_0\[831] = zero[27]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:newa_0\[846] = \PC:BUART:rx_postpoll\[681]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:newb_0\[847] = \PC:BUART:rx_parity_bit\[798]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:dataa_0\[848] = \PC:BUART:rx_postpoll\[681]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:datab_0\[849] = \PC:BUART:rx_parity_bit\[798]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[850] = \PC:BUART:rx_postpoll\[681]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[851] = \PC:BUART:rx_parity_bit\[798]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[853] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[854] = \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[852]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[855] = \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[852]
Removing Lhs of wire tmpOE__Rx_PC_net_0[877] = one[5]
Removing Lhs of wire tmpOE__Tx_PC_net_0[882] = one[5]
Removing Lhs of wire tmpOE__SCL_1_net_0[888] = one[5]
Removing Lhs of wire tmpOE__SDA_1_net_0[894] = one[5]
Removing Rhs of wire \I2C_1:sda_x_wire\[899] = \I2C_1:Net_643_1\[900]
Removing Rhs of wire \I2C_1:Net_697\[902] = \I2C_1:Net_643_2\[908]
Removing Rhs of wire \I2C_1:Net_1109_0\[905] = \I2C_1:scl_yfb\[918]
Removing Rhs of wire \I2C_1:Net_1109_1\[906] = \I2C_1:sda_yfb\[919]
Removing Lhs of wire \I2C_1:scl_x_wire\[909] = \I2C_1:Net_643_0\[907]
Removing Lhs of wire \I2C_1:Net_969\[910] = one[5]
Removing Lhs of wire \I2C_1:Net_968\[911] = one[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[921] = one[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[923] = one[5]
Removing Lhs of wire tmpOE__IB2_net_0[930] = one[5]
Removing Lhs of wire Net_12[935] = zero[27]
Removing Rhs of wire Net_1411[937] = \Timer_RxSurtidor:Net_57\[944]
Removing Lhs of wire \Timer_RxSurtidor:Net_260\[940] = zero[27]
Removing Lhs of wire \Timer_RxSurtidor:Net_266\[941] = one[5]
Removing Lhs of wire \Timer_RxSurtidor:Net_102\[946] = one[5]
Removing Lhs of wire tmpOE__Rx_LCD_1_net_0[948] = one[5]
Removing Lhs of wire tmpOE__Tx_LCD_1_net_0[953] = one[5]
Removing Rhs of wire Net_1288[961] = \LCD_2:BUART:rx_interrupt_out\[980]
Removing Lhs of wire \LCD_2:Net_61\[962] = \LCD_2:Net_9\[959]
Removing Lhs of wire \LCD_2:BUART:tx_hd_send_break\[966] = zero[27]
Removing Lhs of wire \LCD_2:BUART:HalfDuplexSend\[967] = zero[27]
Removing Lhs of wire \LCD_2:BUART:FinalParityType_1\[968] = zero[27]
Removing Lhs of wire \LCD_2:BUART:FinalParityType_0\[969] = zero[27]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_2\[970] = zero[27]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_1\[971] = zero[27]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_0\[972] = zero[27]
Removing Lhs of wire \LCD_2:BUART:tx_ctrl_mark\[973] = zero[27]
Removing Rhs of wire \LCD_2:BUART:tx_bitclk_enable_pre\[984] = \LCD_2:BUART:tx_bitclk_dp\[1020]
Removing Lhs of wire \LCD_2:BUART:tx_counter_tc\[1030] = \LCD_2:BUART:tx_counter_dp\[1021]
Removing Lhs of wire \LCD_2:BUART:tx_status_6\[1031] = zero[27]
Removing Lhs of wire \LCD_2:BUART:tx_status_5\[1032] = zero[27]
Removing Lhs of wire \LCD_2:BUART:tx_status_4\[1033] = zero[27]
Removing Lhs of wire \LCD_2:BUART:tx_status_1\[1035] = \LCD_2:BUART:tx_fifo_empty\[998]
Removing Lhs of wire \LCD_2:BUART:tx_status_3\[1037] = \LCD_2:BUART:tx_fifo_notfull\[997]
Removing Lhs of wire \LCD_2:BUART:rx_count7_bit8_wire\[1097] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\[1105] = \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1116]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\[1107] = \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1117]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[1108] = \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1133]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\[1109] = \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1147]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1110] = \LCD_2:BUART:sRX:s23Poll:MODIN13_1\[1111]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN13_1\[1111] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1112] = \LCD_2:BUART:sRX:s23Poll:MODIN13_0\[1113]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN13_0\[1113] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1119] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1120] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1121] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN14_1\[1122] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1123] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN14_0\[1124] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1125] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1126] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1127] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1128] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1129] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1130] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1135] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN15_1\[1136] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1137] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN15_0\[1138] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1139] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1140] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1141] = \LCD_2:BUART:pollcount_1\[1103]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1142] = \LCD_2:BUART:pollcount_0\[1106]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1143] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1144] = zero[27]
Removing Lhs of wire \LCD_2:BUART:rx_status_1\[1151] = zero[27]
Removing Rhs of wire \LCD_2:BUART:rx_status_2\[1152] = \LCD_2:BUART:rx_parity_error_status\[1153]
Removing Rhs of wire \LCD_2:BUART:rx_status_3\[1154] = \LCD_2:BUART:rx_stop_bit_error\[1155]
Removing Lhs of wire \LCD_2:BUART:sRX:cmp_vv_vv_MODGEN_19\[1165] = \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_0\[1214]
Removing Lhs of wire \LCD_2:BUART:sRX:cmp_vv_vv_MODGEN_20\[1169] = \LCD_2:BUART:sRX:MODULE_20:g1:a0:xneq\[1236]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_6\[1170] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_5\[1171] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_4\[1172] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_3\[1173] = \LCD_2:BUART:sRX:MODIN16_6\[1174]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN16_6\[1174] = \LCD_2:BUART:rx_count_6\[1092]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_2\[1175] = \LCD_2:BUART:sRX:MODIN16_5\[1176]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN16_5\[1176] = \LCD_2:BUART:rx_count_5\[1093]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_1\[1177] = \LCD_2:BUART:sRX:MODIN16_4\[1178]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN16_4\[1178] = \LCD_2:BUART:rx_count_4\[1094]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_0\[1179] = \LCD_2:BUART:sRX:MODIN16_3\[1180]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN16_3\[1180] = \LCD_2:BUART:rx_count_3\[1095]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_6\[1181] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_5\[1182] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_4\[1183] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_3\[1184] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_2\[1185] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_1\[1186] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_0\[1187] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1188] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1189] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1190] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1191] = \LCD_2:BUART:rx_count_6\[1092]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1192] = \LCD_2:BUART:rx_count_5\[1093]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1193] = \LCD_2:BUART:rx_count_4\[1094]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1194] = \LCD_2:BUART:rx_count_3\[1095]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_6\[1195] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_5\[1196] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_4\[1197] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_3\[1198] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_2\[1199] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_1\[1200] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_0\[1201] = zero[27]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:newa_0\[1216] = \LCD_2:BUART:rx_postpoll\[1051]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:newb_0\[1217] = \LCD_2:BUART:rx_parity_bit\[1168]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1218] = \LCD_2:BUART:rx_postpoll\[1051]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:datab_0\[1219] = \LCD_2:BUART:rx_parity_bit\[1168]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1220] = \LCD_2:BUART:rx_postpoll\[1051]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1221] = \LCD_2:BUART:rx_parity_bit\[1168]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1223] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1224] = \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1222]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1225] = \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1222]
Removing Lhs of wire tmpOE__Tx_LCD_2_net_0[1248] = one[5]
Removing Lhs of wire tmpOE__Rx_LCD_2_net_0[1254] = one[5]
Removing Lhs of wire tmpOE__IB1_net_0[1259] = one[5]
Removing Lhs of wire tmpOE__Pin_WP_net_0[1265] = one[5]
Removing Lhs of wire \Timer_Animacion:Net_260\[1272] = zero[27]
Removing Lhs of wire \Timer_Animacion:Net_266\[1273] = one[5]
Removing Lhs of wire Net_1060[1274] = zero[27]
Removing Rhs of wire Net_1230[1278] = \Timer_Animacion:Net_57\[1277]
Removing Lhs of wire \Timer_Animacion:Net_102\[1280] = one[5]
Removing Rhs of wire Net_1242[1282] = \Timer_Modo:Net_57\[1289]
Removing Lhs of wire \Timer_Modo:Net_260\[1284] = zero[27]
Removing Lhs of wire \Timer_Modo:Net_266\[1285] = one[5]
Removing Lhs of wire Net_1137[1286] = zero[27]
Removing Lhs of wire \Timer_Modo:Net_102\[1291] = one[5]
Removing Rhs of wire Net_1236[1293] = \Timer_Animacion2:Net_57\[1301]
Removing Lhs of wire Net_1110[1294] = zero[27]
Removing Lhs of wire \Timer_Animacion2:Net_260\[1297] = zero[27]
Removing Lhs of wire \Timer_Animacion2:Net_266\[1298] = one[5]
Removing Lhs of wire \Timer_Animacion2:Net_102\[1303] = one[5]
Removing Lhs of wire \Surtidor:BUART:reset_reg\\D\[1304] = zero[27]
Removing Lhs of wire Net_1333D[1309] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_bitclk\\D\[1319] = \Surtidor:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \Surtidor:BUART:rx_break_status\\D\[1329] = zero[27]
Removing Lhs of wire \LCD_1:BUART:reset_reg\\D\[1333] = zero[27]
Removing Lhs of wire Net_1295D[1338] = zero[27]
Removing Lhs of wire \LCD_1:BUART:rx_bitclk\\D\[1348] = \LCD_1:BUART:rx_bitclk_pre\[428]
Removing Lhs of wire \LCD_1:BUART:rx_parity_error_pre\\D\[1357] = \LCD_1:BUART:rx_parity_error_pre\[505]
Removing Lhs of wire \LCD_1:BUART:rx_break_status\\D\[1358] = zero[27]
Removing Lhs of wire \PC:BUART:reset_reg\\D\[1362] = zero[27]
Removing Lhs of wire Net_1308D[1367] = zero[27]
Removing Lhs of wire \PC:BUART:rx_bitclk\\D\[1377] = \PC:BUART:rx_bitclk_pre\[716]
Removing Lhs of wire \PC:BUART:rx_parity_error_pre\\D\[1386] = \PC:BUART:rx_parity_error_pre\[793]
Removing Lhs of wire \PC:BUART:rx_break_status\\D\[1387] = zero[27]
Removing Lhs of wire \LCD_2:BUART:reset_reg\\D\[1391] = zero[27]
Removing Lhs of wire Net_1284D[1396] = zero[27]
Removing Lhs of wire \LCD_2:BUART:rx_bitclk\\D\[1406] = \LCD_2:BUART:rx_bitclk_pre\[1086]
Removing Lhs of wire \LCD_2:BUART:rx_parity_error_pre\\D\[1415] = \LCD_2:BUART:rx_parity_error_pre\[1163]
Removing Lhs of wire \LCD_2:BUART:rx_break_status\\D\[1416] = zero[27]

------------------------------------------------------
Aliased 0 equations, 437 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_addressmatch\' (cost = 0):
\Surtidor:BUART:rx_addressmatch\ <= (\Surtidor:BUART:rx_addressmatch2\
	OR \Surtidor:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre\' (cost = 1):
\Surtidor:BUART:rx_bitclk_pre\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre16x\' (cost = 0):
\Surtidor:BUART:rx_bitclk_pre16x\ <= ((not \Surtidor:BUART:rx_count_2\ and \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit1\' (cost = 1):
\Surtidor:BUART:rx_poll_bit1\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit2\' (cost = 1):
\Surtidor:BUART:rx_poll_bit2\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:pollingrange\' (cost = 4):
\Surtidor:BUART:pollingrange\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_addressmatch\' (cost = 0):
\LCD_1:BUART:rx_addressmatch\ <= (\LCD_1:BUART:rx_addressmatch2\
	OR \LCD_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_bitclk_pre\' (cost = 1):
\LCD_1:BUART:rx_bitclk_pre\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD_1:BUART:rx_bitclk_pre16x\ <= ((not \LCD_1:BUART:rx_count_2\ and \LCD_1:BUART:rx_count_1\ and \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_poll_bit1\' (cost = 1):
\LCD_1:BUART:rx_poll_bit1\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_poll_bit2\' (cost = 1):
\LCD_1:BUART:rx_poll_bit2\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:pollingrange\' (cost = 4):
\LCD_1:BUART:pollingrange\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\PC:BUART:rx_addressmatch\' (cost = 0):
\PC:BUART:rx_addressmatch\ <= (\PC:BUART:rx_addressmatch2\
	OR \PC:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\PC:BUART:rx_bitclk_pre\' (cost = 1):
\PC:BUART:rx_bitclk_pre\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:rx_bitclk_pre16x\' (cost = 0):
\PC:BUART:rx_bitclk_pre16x\ <= ((not \PC:BUART:rx_count_2\ and \PC:BUART:rx_count_1\ and \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:rx_poll_bit1\' (cost = 1):
\PC:BUART:rx_poll_bit1\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:rx_poll_bit2\' (cost = 1):
\PC:BUART:rx_poll_bit2\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:pollingrange\' (cost = 4):
\PC:BUART:pollingrange\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_addressmatch\' (cost = 0):
\LCD_2:BUART:rx_addressmatch\ <= (\LCD_2:BUART:rx_addressmatch2\
	OR \LCD_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_bitclk_pre\' (cost = 1):
\LCD_2:BUART:rx_bitclk_pre\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD_2:BUART:rx_bitclk_pre16x\ <= ((not \LCD_2:BUART:rx_count_2\ and \LCD_2:BUART:rx_count_1\ and \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_poll_bit1\' (cost = 1):
\LCD_2:BUART:rx_poll_bit1\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_poll_bit2\' (cost = 1):
\LCD_2:BUART:rx_poll_bit2\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:pollingrange\' (cost = 4):
\LCD_2:BUART:pollingrange\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LCD_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ <= (not \LCD_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (\LCD_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not \LCD_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (\LCD_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (\LCD_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\)
	OR (not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (\LCD_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\)
	OR (not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not \LCD_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\' (cost = 2):
\LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ <= ((not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:pollcount_1\)
	OR (not \LCD_2:BUART:pollcount_1\ and \LCD_2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \Surtidor:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Surtidor:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_1500 and MODIN1_0));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Surtidor:BUART:rx_parity_bit\ and \Surtidor:BUART:rx_postpoll\)
	OR (not \Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_postpoll\' (cost = 72):
\LCD_1:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_697 and MODIN5_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_697 and not MODIN5_1 and not \LCD_1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD_1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (Net_697 and MODIN5_0 and \LCD_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_697 and not MODIN5_1 and not \LCD_1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD_1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (Net_697 and MODIN5_0 and \LCD_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PC:BUART:rx_postpoll\' (cost = 72):
\PC:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_1305 and MODIN9_0));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1305 and not MODIN9_1 and not \PC:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \PC:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \PC:BUART:rx_parity_bit\)
	OR (Net_1305 and MODIN9_0 and \PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1305 and not MODIN9_1 and not \PC:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \PC:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \PC:BUART:rx_parity_bit\)
	OR (Net_1305 and MODIN9_0 and \PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_postpoll\' (cost = 72):
\LCD_2:BUART:rx_postpoll\ <= (\LCD_2:BUART:pollcount_1\
	OR (Net_1281 and \LCD_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not \LCD_2:BUART:pollcount_1\ and not Net_1281 and not \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and not \LCD_2:BUART:rx_parity_bit\)
	OR (\LCD_2:BUART:pollcount_1\ and \LCD_2:BUART:rx_parity_bit\)
	OR (Net_1281 and \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not \LCD_2:BUART:pollcount_1\ and not Net_1281 and not \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and not \LCD_2:BUART:rx_parity_bit\)
	OR (\LCD_2:BUART:pollcount_1\ and \LCD_2:BUART:rx_parity_bit\)
	OR (Net_1281 and \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 126 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Surtidor:BUART:rx_status_0\ to zero
Aliasing \Surtidor:BUART:rx_status_6\ to zero
Aliasing \LCD_1:BUART:rx_status_0\ to zero
Aliasing \LCD_1:BUART:rx_status_6\ to zero
Aliasing \PC:BUART:rx_status_0\ to zero
Aliasing \PC:BUART:rx_status_6\ to zero
Aliasing \LCD_2:BUART:rx_status_0\ to zero
Aliasing \LCD_2:BUART:rx_status_6\ to zero
Aliasing \Surtidor:BUART:rx_markspace_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PC:BUART:rx_markspace_status\\D\ to zero
Aliasing \PC:BUART:rx_parity_error_status\\D\ to zero
Aliasing \PC:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Surtidor:BUART:rx_bitclk_enable\[93] = \Surtidor:BUART:rx_bitclk\[141]
Removing Lhs of wire \Surtidor:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_status_6\[201] = zero[27]
Removing Rhs of wire \LCD_1:BUART:rx_bitclk_enable\[392] = \LCD_1:BUART:rx_bitclk\[440]
Removing Lhs of wire \LCD_1:BUART:rx_status_0\[491] = zero[27]
Removing Lhs of wire \LCD_1:BUART:rx_status_6\[500] = zero[27]
Removing Rhs of wire \PC:BUART:rx_bitclk_enable\[680] = \PC:BUART:rx_bitclk\[728]
Removing Lhs of wire \PC:BUART:rx_status_0\[779] = zero[27]
Removing Lhs of wire \PC:BUART:rx_status_6\[788] = zero[27]
Removing Rhs of wire \LCD_2:BUART:rx_bitclk_enable\[1050] = \LCD_2:BUART:rx_bitclk\[1098]
Removing Lhs of wire \LCD_2:BUART:rx_status_0\[1149] = zero[27]
Removing Lhs of wire \LCD_2:BUART:rx_status_6\[1158] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark_last\\D\[1311] = \Surtidor:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_status\\D\[1323] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_addr_match_status\\D\[1326] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_pre\\D\[1327] = \Surtidor:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \LCD_1:BUART:tx_ctrl_mark_last\\D\[1340] = \LCD_1:BUART:tx_ctrl_mark_last\[383]
Removing Lhs of wire \LCD_1:BUART:rx_markspace_status\\D\[1352] = zero[27]
Removing Lhs of wire \LCD_1:BUART:rx_parity_error_status\\D\[1353] = zero[27]
Removing Lhs of wire \LCD_1:BUART:rx_addr_match_status\\D\[1355] = zero[27]
Removing Lhs of wire \LCD_1:BUART:rx_markspace_pre\\D\[1356] = \LCD_1:BUART:rx_markspace_pre\[504]
Removing Lhs of wire \LCD_1:BUART:rx_parity_bit\\D\[1361] = \LCD_1:BUART:rx_parity_bit\[510]
Removing Lhs of wire \PC:BUART:tx_ctrl_mark_last\\D\[1369] = \PC:BUART:tx_ctrl_mark_last\[671]
Removing Lhs of wire \PC:BUART:rx_markspace_status\\D\[1381] = zero[27]
Removing Lhs of wire \PC:BUART:rx_parity_error_status\\D\[1382] = zero[27]
Removing Lhs of wire \PC:BUART:rx_addr_match_status\\D\[1384] = zero[27]
Removing Lhs of wire \PC:BUART:rx_markspace_pre\\D\[1385] = \PC:BUART:rx_markspace_pre\[792]
Removing Lhs of wire \PC:BUART:rx_parity_bit\\D\[1390] = \PC:BUART:rx_parity_bit\[798]
Removing Lhs of wire \LCD_2:BUART:tx_ctrl_mark_last\\D\[1398] = \LCD_2:BUART:tx_ctrl_mark_last\[1041]
Removing Lhs of wire \LCD_2:BUART:rx_markspace_status\\D\[1410] = zero[27]
Removing Lhs of wire \LCD_2:BUART:rx_parity_error_status\\D\[1411] = zero[27]
Removing Lhs of wire \LCD_2:BUART:rx_addr_match_status\\D\[1413] = zero[27]
Removing Lhs of wire \LCD_2:BUART:rx_markspace_pre\\D\[1414] = \LCD_2:BUART:rx_markspace_pre\[1162]
Removing Lhs of wire \LCD_2:BUART:rx_parity_bit\\D\[1419] = \LCD_2:BUART:rx_parity_bit\[1168]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LCD_1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \LCD_1:BUART:rx_parity_bit\ and Net_697 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \LCD_1:BUART:rx_parity_bit\)
	OR (not Net_697 and not MODIN5_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (not \LCD_1:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\PC:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \PC:BUART:rx_parity_bit\ and Net_1305 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \PC:BUART:rx_parity_bit\)
	OR (not Net_1305 and not MODIN9_1 and \PC:BUART:rx_parity_bit\)
	OR (not \PC:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\LCD_2:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \LCD_2:BUART:rx_parity_bit\ and Net_1281 and \LCD_2:BUART:pollcount_0\)
	OR (not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:pollcount_1\ and not Net_1281 and \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:rx_parity_bit\ and \LCD_2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -dcpsoc3 BBB.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.588ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 06 January 2017 11:17:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prueba_GRPFleet\BBB.cydsn\BBB.cyprj -d CY8C5868AXI-LP035 BBB.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Surtidor:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1333 from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1295 from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1308 from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1284 from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LCD_1_IntClock'. Fanout=1, Signal=\LCD_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'LCD_2_IntClock'. Fanout=1, Signal=\LCD_2:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'PC_IntClock'. Fanout=1, Signal=\PC:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1526
    Digital Clock 4: Automatic-assigning  clock 'timer_clock_1'. Fanout=4, Signal=Net_1067
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Surtidor:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \LCD_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PC:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LCD_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: SCL_1(0), SDA_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LCD_2:BUART:rx_parity_bit\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD_2:BUART:rx_address_detected\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD_2:BUART:rx_parity_error_pre\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD_2:BUART:rx_markspace_pre\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD_2:BUART:rx_state_1\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_state_1\ (fanout=8)

    Removing \LCD_2:BUART:tx_parity_bit\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD_2:BUART:tx_mark\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_mark\ (fanout=0)

    Removing \PC:BUART:rx_parity_bit\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_parity_bit\ (fanout=0)

    Removing \PC:BUART:rx_address_detected\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_address_detected\ (fanout=0)

    Removing \PC:BUART:rx_parity_error_pre\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PC:BUART:rx_markspace_pre\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_markspace_pre\ (fanout=0)

    Removing \PC:BUART:rx_state_1\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_state_1\ (fanout=8)

    Removing \PC:BUART:tx_parity_bit\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_parity_bit\ (fanout=0)

    Removing \PC:BUART:tx_mark\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_mark\ (fanout=0)

    Removing \LCD_1:BUART:rx_parity_bit\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD_1:BUART:rx_address_detected\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD_1:BUART:rx_parity_error_pre\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD_1:BUART:rx_markspace_pre\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD_1:BUART:rx_state_1\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_state_1\ (fanout=8)

    Removing \LCD_1:BUART:tx_parity_bit\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD_1:BUART:tx_mark\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_mark\ (fanout=0)

    Removing \Surtidor:BUART:rx_address_detected\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_address_detected\ (fanout=0)

    Removing \Surtidor:BUART:rx_markspace_pre\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Surtidor:BUART:rx_state_1\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_state_1\ (fanout=11)

    Removing \Surtidor:BUART:tx_mark\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_TW(0)__PA ,
            fb => Net_1500 ,
            pad => Rx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_TW(0)__PA ,
            input => Net_1501 ,
            pad => Tx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PC(0)__PA ,
            fb => Net_1305 ,
            pad => Rx_PC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PC(0)__PA ,
            input => Net_1304 ,
            pad => Tx_PC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );

    Pin : Name = IB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB2(0)__PA ,
            pad => IB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD_1(0)__PA ,
            fb => Net_697 ,
            pad => Rx_LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD_1(0)__PA ,
            input => Net_692 ,
            pad => Tx_LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD_2(0)__PA ,
            input => Net_729 ,
            pad => Tx_LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD_2(0)__PA ,
            fb => Net_1281 ,
            pad => Rx_LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB1(0)__PA ,
            pad => IB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WP(0)__PA ,
            pad => Pin_WP(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1501, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_1501 (fanout=1)

    MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_1500_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_692, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:txn\
        );
        Output = Net_692 (fanout=1)

    MacroCell: Name=\LCD_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\
        );
        Output = \LCD_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\
        );
        Output = \LCD_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_fifo_notfull\
        );
        Output = \LCD_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_697_SYNCOUT
        );
        Output = \LCD_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_load_fifo\ * \LCD_1:BUART:rx_fifofull\
        );
        Output = \LCD_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_fifonotempty\ * 
              \LCD_1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1304, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:txn\
        );
        Output = Net_1304 (fanout=1)

    MacroCell: Name=\PC:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\
        );
        Output = \PC:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PC:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_fifo_empty\ * 
              \PC:BUART:tx_state_2\
        );
        Output = \PC:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PC:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_fifo_notfull\
        );
        Output = \PC:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_1305_SYNCOUT
        );
        Output = \PC:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_load_fifo\ * \PC:BUART:rx_fifofull\
        );
        Output = \PC:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_fifonotempty\ * \PC:BUART:rx_state_stop1_reg\
        );
        Output = \PC:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_729, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:txn\
        );
        Output = Net_729 (fanout=1)

    MacroCell: Name=\LCD_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\
        );
        Output = \LCD_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\
        );
        Output = \LCD_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_fifo_notfull\
        );
        Output = \LCD_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_2:BUART:pollcount_1\
            + \LCD_2:BUART:pollcount_0\ * Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_load_fifo\ * \LCD_2:BUART:rx_fifofull\
        );
        Output = \LCD_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_fifonotempty\ * 
              \LCD_2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * \Surtidor:BUART:tx_counter_dp\ * 
              !\Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              !\Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:txn\ (fanout=3)

    MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              !\Surtidor:BUART:tx_fifo_empty\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_bitclk_enable_pre\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_last\ * 
              !Net_1500_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_1500_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_1500_SYNCOUT
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_1500_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_1500_SYNCOUT
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\Surtidor:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
        );
        Output = \Surtidor:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              !\Surtidor:BUART:rx_parity_bit\
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1500_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_1\ * 
              !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\ * 
              !\LCD_1:BUART:tx_counter_dp\ * \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_counter_dp\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * 
              !\LCD_1:BUART:tx_fifo_empty\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * !\LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_counter_dp\ * \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LCD_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !Net_697_SYNCOUT
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              \LCD_1:BUART:rx_last\ * !Net_697_SYNCOUT
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !\LCD_1:BUART:rx_count_0\
        );
        Output = \LCD_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0 * Net_697_SYNCOUT
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN5_1 * !Net_697_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN5_0 * Net_697_SYNCOUT
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN5_0 * !Net_697_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\LCD_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !Net_697_SYNCOUT
        );
        Output = \LCD_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697_SYNCOUT
        );
        Output = \LCD_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PC:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PC:BUART:txn\ * \PC:BUART:tx_state_1\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:txn\ * \PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\ * 
              !\PC:BUART:tx_counter_dp\ * \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:txn\ (fanout=2)

    MacroCell: Name=\PC:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_counter_dp\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\PC:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * !\PC:BUART:tx_fifo_empty\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_fifo_empty\ * !\PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_fifo_empty\ * 
              \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\PC:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_counter_dp\ * \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\PC:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_state_2\
            + !\PC:BUART:tx_bitclk_enable_pre\
        );
        Output = \PC:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\PC:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !Net_1305_SYNCOUT
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PC:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              !\PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PC:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PC:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * 
              \PC:BUART:rx_last\ * !Net_1305_SYNCOUT
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PC:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * 
              !\PC:BUART:rx_count_0\
        );
        Output = \PC:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PC:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_state_3\ * \PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !MODIN9_1 * 
              MODIN9_0 * Net_1305_SYNCOUT
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_1 * 
              !Net_1305_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !MODIN9_0 * 
              Net_1305_SYNCOUT
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_0 * 
              !Net_1305_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\PC:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !Net_1305_SYNCOUT
        );
        Output = \PC:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1305_SYNCOUT
        );
        Output = \PC:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_1\ * 
              !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\ * 
              !\LCD_2:BUART:tx_counter_dp\ * \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_counter_dp\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * 
              !\LCD_2:BUART:tx_fifo_empty\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * !\LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_counter_dp\ * \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LCD_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !Net_1281_SYNCOUT
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              !\LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              \LCD_2:BUART:rx_last\ * !Net_1281_SYNCOUT
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:rx_count_0\
        );
        Output = \LCD_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_state_3\ * \LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:pollcount_1\ * \LCD_2:BUART:pollcount_0\ * 
              Net_1281_SYNCOUT
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\LCD_2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:pollcount_0\ * Net_1281_SYNCOUT
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_0\ * !Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\LCD_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1526 ,
            cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
            cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Surtidor:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1526 ,
            cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
            ce0_reg => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Surtidor:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1526 ,
            cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
            route_si => \Surtidor:BUART:rx_postpoll\ ,
            f0_load => \Surtidor:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_2 => \LCD_1:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD_1:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_0 => \LCD_1:BUART:counter_load_not\ ,
            ce0_reg => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \LCD_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD_1:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\ ,
            route_si => \LCD_1:BUART:rx_postpoll\ ,
            f0_load => \LCD_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PC:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PC:Net_9\ ,
            cs_addr_2 => \PC:BUART:tx_state_1\ ,
            cs_addr_1 => \PC:BUART:tx_state_0\ ,
            cs_addr_0 => \PC:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PC:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PC:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PC:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PC:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PC:Net_9\ ,
            cs_addr_0 => \PC:BUART:counter_load_not\ ,
            ce0_reg => \PC:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \PC:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PC:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PC:Net_9\ ,
            cs_addr_2 => \PC:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \PC:BUART:rx_state_0\ ,
            cs_addr_0 => \PC:BUART:rx_bitclk_enable\ ,
            route_si => \PC:BUART:rx_postpoll\ ,
            f0_load => \PC:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PC:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PC:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_2 => \LCD_2:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD_2:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_0 => \LCD_2:BUART:counter_load_not\ ,
            ce0_reg => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \LCD_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD_2:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\ ,
            route_si => \LCD_2:BUART:rx_postpoll\ ,
            f0_load => \LCD_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Surtidor:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1526 ,
            status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
            status_2 => \Surtidor:BUART:tx_status_2\ ,
            status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
            status_0 => \Surtidor:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Surtidor:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1526 ,
            status_5 => \Surtidor:BUART:rx_status_5\ ,
            status_4 => \Surtidor:BUART:rx_status_4\ ,
            status_3 => \Surtidor:BUART:rx_status_3\ ,
            status_2 => \Surtidor:BUART:rx_status_2\ ,
            interrupt => Net_1336 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            status_3 => \LCD_1:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD_1:BUART:tx_status_2\ ,
            status_1 => \LCD_1:BUART:tx_fifo_empty\ ,
            status_0 => \LCD_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            status_5 => \LCD_1:BUART:rx_status_5\ ,
            status_4 => \LCD_1:BUART:rx_status_4\ ,
            status_3 => \LCD_1:BUART:rx_status_3\ ,
            interrupt => Net_1299 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PC:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PC:Net_9\ ,
            status_3 => \PC:BUART:tx_fifo_notfull\ ,
            status_2 => \PC:BUART:tx_status_2\ ,
            status_1 => \PC:BUART:tx_fifo_empty\ ,
            status_0 => \PC:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PC:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PC:Net_9\ ,
            status_5 => \PC:BUART:rx_status_5\ ,
            status_4 => \PC:BUART:rx_status_4\ ,
            status_3 => \PC:BUART:rx_status_3\ ,
            interrupt => Net_1312 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            status_3 => \LCD_2:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD_2:BUART:tx_status_2\ ,
            status_1 => \LCD_2:BUART:tx_fifo_empty\ ,
            status_0 => \LCD_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            status_5 => \LCD_2:BUART:rx_status_5\ ,
            status_4 => \LCD_2:BUART:rx_status_4\ ,
            status_3 => \LCD_2:BUART:rx_status_3\ ,
            interrupt => Net_1288 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_LCD_2(0)_SYNC
        PORT MAP (
            in => Net_1281 ,
            out => Net_1281_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_LCD_1(0)_SYNC
        PORT MAP (
            in => Net_697 ,
            out => Net_697_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_1\ ,
            out => \I2C_1:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_0\ ,
            out => \I2C_1:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_PC(0)_SYNC
        PORT MAP (
            in => Net_1305 ,
            out => Net_1305_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_TW(0)_SYNC
        PORT MAP (
            in => Net_1500 ,
            out => Net_1500_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1526 ,
            load => \Surtidor:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Surtidor:BUART:rx_count_2\ ,
            count_1 => \Surtidor:BUART:rx_count_1\ ,
            count_0 => \Surtidor:BUART:rx_count_0\ ,
            tc => \Surtidor:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            load => \LCD_1:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \LCD_1:BUART:rx_count_2\ ,
            count_1 => \LCD_1:BUART:rx_count_1\ ,
            count_0 => \LCD_1:BUART:rx_count_0\ ,
            tc => \LCD_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PC:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PC:Net_9\ ,
            load => \PC:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \PC:BUART:rx_count_2\ ,
            count_1 => \PC:BUART:rx_count_1\ ,
            count_0 => \PC:BUART:rx_count_0\ ,
            tc => \PC:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            load => \LCD_2:BUART:rx_counter_load\ ,
            count_6 => \LCD_2:BUART:rx_count_6\ ,
            count_5 => \LCD_2:BUART:rx_count_5\ ,
            count_4 => \LCD_2:BUART:rx_count_4\ ,
            count_3 => \LCD_2:BUART:rx_count_3\ ,
            count_2 => \LCD_2:BUART:rx_count_2\ ,
            count_1 => \LCD_2:BUART:rx_count_1\ ,
            count_0 => \LCD_2:BUART:rx_count_0\ ,
            tc => \LCD_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Surtidor:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1336 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1299 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\PC:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1312 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1411 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1288 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_1242 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_1236 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1230 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   16 :   56 :   72 : 22.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  101 :   91 :  192 : 52.60 %
  Unique P-terms              :  184 :  200 :  384 : 47.92 %
  Total P-terms               :  215 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x6)           :    2 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Count7 Cells              :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.561ms
Tech mapping phase: Elapsed time ==> 0s.826ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(5)][IoId=(7)] : IB1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IB2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Pin_WP(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Rx_LCD_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Rx_LCD_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rx_PC(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_TW(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Tx_LCD_1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Tx_LCD_2(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Tx_PC(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_TW(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.94
                   Pterms :            5.91
               Macrocells :            3.06
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 761, final cost is 761 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :      10.06 :       5.94
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * \Surtidor:BUART:tx_counter_dp\ * 
              !\Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              !\Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1501, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_1501 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_bitclk_enable_pre\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1526 ,
        cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
        cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Surtidor:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Surtidor:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1526 ,
        status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
        status_2 => \Surtidor:BUART:tx_status_2\ ,
        status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
        status_0 => \Surtidor:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN5_0 * Net_697_SYNCOUT
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN5_0 * !Net_697_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_697_SYNCOUT
        );
        Output = \LCD_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0 * Net_697_SYNCOUT
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN5_1 * !Net_697_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697_SYNCOUT
        );
        Output = \LCD_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Rx_LCD_1(0)_SYNC
    PORT MAP (
        in => Net_697 ,
        out => Net_697_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_0\ ,
        out => \I2C_1:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_1\ ,
        out => \I2C_1:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !MODIN9_1 * 
              MODIN9_0 * Net_1305_SYNCOUT
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_1 * 
              !Net_1305_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !MODIN9_0 * 
              Net_1305_SYNCOUT
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_0 * 
              !Net_1305_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_1305_SYNCOUT
        );
        Output = \PC:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * 
              !\PC:BUART:rx_count_0\
        );
        Output = \PC:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_fifo_notfull\
        );
        Output = \LCD_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_2 => \LCD_2:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD_2:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        status_3 => \LCD_2:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD_2:BUART:tx_status_2\ ,
        status_1 => \LCD_2:BUART:tx_fifo_empty\ ,
        status_0 => \LCD_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * 
              !\LCD_2:BUART:tx_fifo_empty\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * !\LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\
        );
        Output = \LCD_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_last\ * 
              !Net_1500_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1500_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Surtidor:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1526 ,
        status_5 => \Surtidor:BUART:rx_status_5\ ,
        status_4 => \Surtidor:BUART:rx_status_4\ ,
        status_3 => \Surtidor:BUART:rx_status_3\ ,
        status_2 => \Surtidor:BUART:rx_status_2\ ,
        interrupt => Net_1336 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_counter_dp\ * \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\ * \LCD_2:BUART:tx_state_2\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_counter_dp\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_1\ * 
              !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\ * 
              !\LCD_2:BUART:tx_counter_dp\ * \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk_enable_pre\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\
        );
        Output = \LCD_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_729, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:txn\
        );
        Output = Net_729 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_0 => \LCD_2:BUART:counter_load_not\ ,
        ce0_reg => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \LCD_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_TW(0)_SYNC
    PORT MAP (
        in => Net_1500 ,
        out => Net_1500_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              !\Surtidor:BUART:rx_parity_bit\
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
        );
        Output = \Surtidor:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1526 ,
        cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
        route_si => \Surtidor:BUART:rx_postpoll\ ,
        f0_load => \Surtidor:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1526 ,
        load => \Surtidor:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Surtidor:BUART:rx_count_2\ ,
        count_1 => \Surtidor:BUART:rx_count_1\ ,
        count_0 => \Surtidor:BUART:rx_count_0\ ,
        tc => \Surtidor:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              !\Surtidor:BUART:tx_fifo_empty\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:pollcount_1\ * \LCD_2:BUART:pollcount_0\ * 
              Net_1281_SYNCOUT
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_fifonotempty\ * \PC:BUART:rx_state_stop1_reg\
        );
        Output = \PC:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:pollcount_0\ * Net_1281_SYNCOUT
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_0\ * !Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1526 ,
        cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
        ce0_reg => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Surtidor:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PC:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PC:Net_9\ ,
        status_5 => \PC:BUART:rx_status_5\ ,
        status_4 => \PC:BUART:rx_status_4\ ,
        status_3 => \PC:BUART:rx_status_3\ ,
        interrupt => Net_1312 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !Net_697_SYNCOUT
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN5_1 * !Net_697_SYNCOUT
        );
        Output = \LCD_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              \LCD_1:BUART:rx_last\ * !Net_697_SYNCOUT
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD_1:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\ ,
        route_si => \LCD_1:BUART:rx_postpoll\ ,
        f0_load => \LCD_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LCD_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        load => \LCD_1:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \LCD_1:BUART:rx_count_2\ ,
        count_1 => \LCD_1:BUART:rx_count_1\ ,
        count_0 => \LCD_1:BUART:rx_count_0\ ,
        tc => \LCD_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !Net_1305_SYNCOUT
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !Net_1305_SYNCOUT
        );
        Output = \PC:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              !\PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_state_3\ * \PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * 
              \PC:BUART:rx_last\ * !Net_1305_SYNCOUT
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1305_SYNCOUT
        );
        Output = \PC:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PC:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PC:Net_9\ ,
        cs_addr_2 => \PC:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \PC:BUART:rx_state_0\ ,
        cs_addr_0 => \PC:BUART:rx_bitclk_enable\ ,
        route_si => \PC:BUART:rx_postpoll\ ,
        f0_load => \PC:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PC:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PC:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_LCD_2(0)_SYNC
    PORT MAP (
        in => Net_1281 ,
        out => Net_1281_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_PC(0)_SYNC
    PORT MAP (
        in => Net_1305 ,
        out => Net_1305_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_1500_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_1500_SYNCOUT
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_1500_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_1500_SYNCOUT
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_load_fifo\ * \PC:BUART:rx_fifofull\
        );
        Output = \PC:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_2:BUART:pollcount_1\
            + \LCD_2:BUART:pollcount_0\ * Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !\LCD_1:BUART:rx_count_0\
        );
        Output = \LCD_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD_2:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\ ,
        route_si => \LCD_2:BUART:rx_postpoll\ ,
        f0_load => \LCD_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\PC:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PC:Net_9\ ,
        load => \PC:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \PC:BUART:rx_count_2\ ,
        count_1 => \PC:BUART:rx_count_1\ ,
        count_0 => \PC:BUART:rx_count_0\ ,
        tc => \PC:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !Net_1281_SYNCOUT
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              \LCD_2:BUART:rx_last\ * !Net_1281_SYNCOUT
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !Net_1281_SYNCOUT
        );
        Output = \LCD_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_state_3\ * \LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              !\LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\LCD_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        load => \LCD_2:BUART:rx_counter_load\ ,
        count_6 => \LCD_2:BUART:rx_count_6\ ,
        count_5 => \LCD_2:BUART:rx_count_5\ ,
        count_4 => \LCD_2:BUART:rx_count_4\ ,
        count_3 => \LCD_2:BUART:rx_count_3\ ,
        count_2 => \LCD_2:BUART:rx_count_2\ ,
        count_1 => \LCD_2:BUART:rx_count_1\ ,
        count_0 => \LCD_2:BUART:rx_count_0\ ,
        tc => \LCD_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_1500_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_fifonotempty\ * 
              \LCD_2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_load_fifo\ * \LCD_2:BUART:rx_fifofull\
        );
        Output = \LCD_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:rx_count_0\
        );
        Output = \LCD_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\LCD_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        status_5 => \LCD_2:BUART:rx_status_5\ ,
        status_4 => \LCD_2:BUART:rx_status_4\ ,
        status_3 => \LCD_2:BUART:rx_status_3\ ,
        interrupt => Net_1288 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_counter_dp\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\
        );
        Output = \PC:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_counter_dp\ * \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_fifonotempty\ * 
              \LCD_1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_load_fifo\ * \LCD_1:BUART:rx_fifofull\
        );
        Output = \LCD_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PC:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PC:Net_9\ ,
        cs_addr_0 => \PC:BUART:counter_load_not\ ,
        ce0_reg => \PC:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \PC:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        status_5 => \LCD_1:BUART:rx_status_5\ ,
        status_4 => \LCD_1:BUART:rx_status_4\ ,
        status_3 => \LCD_1:BUART:rx_status_3\ ,
        interrupt => Net_1299 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1526) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_692, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:txn\
        );
        Output = Net_692 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * 
              !\LCD_1:BUART:tx_fifo_empty\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * !\LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\
        );
        Output = \LCD_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_counter_dp\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_0 => \LCD_1:BUART:counter_load_not\ ,
        ce0_reg => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \LCD_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * !\PC:BUART:tx_fifo_empty\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_fifo_empty\ * !\PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_fifo_empty\ * 
              \PC:BUART:tx_state_2\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_state_2\
            + !\PC:BUART:tx_bitclk_enable_pre\
        );
        Output = \PC:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk_enable_pre\ * \PC:BUART:tx_fifo_empty\ * 
              \PC:BUART:tx_state_2\
        );
        Output = \PC:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_fifo_notfull\
        );
        Output = \PC:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PC:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PC:BUART:txn\ * \PC:BUART:tx_state_1\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:txn\ * \PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\ * 
              !\PC:BUART:tx_counter_dp\ * \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PC:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PC:Net_9\ ,
        cs_addr_2 => \PC:BUART:tx_state_1\ ,
        cs_addr_1 => \PC:BUART:tx_state_0\ ,
        cs_addr_0 => \PC:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PC:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PC:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PC:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PC:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PC:Net_9\ ,
        status_3 => \PC:BUART:tx_fifo_notfull\ ,
        status_2 => \PC:BUART:tx_status_2\ ,
        status_1 => \PC:BUART:tx_fifo_empty\ ,
        status_0 => \PC:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\
        );
        Output = \LCD_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_fifo_notfull\
        );
        Output = \LCD_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_1\ * 
              !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\ * 
              !\LCD_1:BUART:tx_counter_dp\ * \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk_enable_pre\ * \LCD_1:BUART:tx_state_2\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_counter_dp\ * \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \LCD_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1304, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:txn\
        );
        Output = Net_1304 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_2 => \LCD_1:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD_1:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        status_3 => \LCD_1:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD_1:BUART:tx_status_2\ ,
        status_1 => \LCD_1:BUART:tx_fifo_empty\ ,
        status_0 => \LCD_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\LCD_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1299 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\LCD_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1288 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\PC:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1312 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\Surtidor:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1336 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_1236 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1230 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_1242 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1411 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB2(0)__PA ,
        pad => IB2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_TW(0)__PA ,
        input => Net_1501 ,
        pad => Tx_TW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_TW(0)__PA ,
        fb => Net_1500 ,
        pad => Rx_TW(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_PC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_PC(0)__PA ,
        fb => Net_1305 ,
        pad => Rx_PC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_PC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_PC(0)__PA ,
        input => Net_1304 ,
        pad => Tx_PC(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=5]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB1(0)__PA ,
        pad => IB1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = Rx_LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD_2(0)__PA ,
        fb => Net_1281 ,
        pad => Rx_LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD_2(0)__PA ,
        input => Net_729 ,
        pad => Tx_LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_WP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WP(0)__PA ,
        pad => Pin_WP(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD_1(0)__PA ,
        input => Net_692 ,
        pad => Tx_LCD_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD_1(0)__PA ,
        fb => Net_697 ,
        pad => Rx_LCD_1(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LCD_1:Net_9\ ,
            dclk_0 => \LCD_1:Net_9_local\ ,
            dclk_glb_1 => \LCD_2:Net_9\ ,
            dclk_1 => \LCD_2:Net_9_local\ ,
            dclk_glb_2 => \PC:Net_9\ ,
            dclk_2 => \PC:Net_9_local\ ,
            dclk_glb_3 => Net_1526 ,
            dclk_3 => Net_1526_local ,
            dclk_glb_4 => Net_1067 ,
            dclk_4 => Net_1067_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_Animacion2:TimerHW\
        PORT MAP (
            clock => Net_1067 ,
            enable => __ONE__ ,
            tc => \Timer_Animacion2:Net_51\ ,
            cmp => \Timer_Animacion2:Net_261\ ,
            irq => Net_1236 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_Animacion:TimerHW\
        PORT MAP (
            clock => Net_1067 ,
            enable => __ONE__ ,
            tc => \Timer_Animacion:Net_51\ ,
            cmp => \Timer_Animacion:Net_261\ ,
            irq => Net_1230 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_Modo:TimerHW\
        PORT MAP (
            clock => Net_1067 ,
            enable => __ONE__ ,
            tc => \Timer_Modo:Net_51\ ,
            cmp => \Timer_Modo:Net_261\ ,
            irq => Net_1242 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\Timer_RxSurtidor:TimerHW\
        PORT MAP (
            clock => Net_1067 ,
            enable => __ONE__ ,
            tc => \Timer_RxSurtidor:Net_51\ ,
            cmp => \Timer_RxSurtidor:Net_261\ ,
            irq => Net_1411 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   1 |   4 |       |      NONE |    OPEN_DRAIN_LO |    SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   6 |     * |      NONE |      RES_PULL_UP |      IB2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |    Tx_TW(0) | In(Net_1501)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Rx_TW(0) | FB(Net_1500)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Rx_PC(0) | FB(Net_1305)
     |   1 |     * |      NONE |         CMOS_OUT |    Tx_PC(0) | In(Net_1304)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   5 |   5 |       |      NONE |    OPEN_DRAIN_LO |    SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   7 |     * |      NONE |      RES_PULL_UP |      IB1(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   6 |   1 |     * |      NONE |     HI_Z_DIGITAL | Rx_LCD_2(0) | FB(Net_1281)
     |   2 |     * |      NONE |         CMOS_OUT | Tx_LCD_2(0) | In(Net_729)
     |   4 |     * |      NONE |         CMOS_OUT |   Pin_WP(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT | Tx_LCD_1(0) | In(Net_692)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Rx_LCD_1(0) | FB(Net_697)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 4s.914ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.978ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BBB_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.904ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.996ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.604ms
API generation phase: Elapsed time ==> 2s.730ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.015ms
