[07/25 13:54:41      0s] 
[07/25 13:54:41      0s] Cadence Innovus(TM) Implementation System.
[07/25 13:54:41      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/25 13:54:41      0s] 
[07/25 13:54:41      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[07/25 13:54:41      0s] Options:	
[07/25 13:54:41      0s] Date:		Fri Jul 25 13:54:41 2025
[07/25 13:54:41      0s] Host:		vlsidaug8.jiit.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
[07/25 13:54:41      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[07/25 13:54:41      0s] 
[07/25 13:54:41      0s] License:
[07/25 13:54:43      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/25 13:54:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/25 13:54:53      9s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/25 13:54:53      9s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[07/25 13:54:53      9s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/25 13:54:53      9s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[07/25 13:54:53      9s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[07/25 13:54:53      9s] @(#)CDS: CPE v20.14-s080
[07/25 13:54:53      9s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/25 13:54:53      9s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[07/25 13:54:53      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/25 13:54:53      9s] @(#)CDS: RCDB 11.15.0
[07/25 13:54:53      9s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[07/25 13:54:53      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_15918_vlsidaug8.jiit.ac.in_user_xcDVGU.

[07/25 13:54:53      9s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[07/25 13:54:54     10s] 
[07/25 13:54:54     10s] **INFO:  MMMC transition support version v31-84 
[07/25 13:54:54     10s] 
[07/25 13:54:54     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/25 13:54:54     10s] <CMD> suppressMessage ENCEXT-2799
[07/25 13:54:54     10s] <CMD> getVersion
[07/25 13:54:54     10s] [INFO] Loading PVS 20.11 fill procedures
[07/25 13:54:54     10s] <CMD> win
[07/25 13:55:03     11s] <CMD> encMessage warning 0
[07/25 13:55:03     11s] Suppress "**WARN ..." messages.
[07/25 13:55:03     11s] <CMD> encMessage debug 0
[07/25 13:55:03     11s] <CMD> encMessage info 0
[07/25 13:55:03     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[07/25 13:55:03     11s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:55:03     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 13:55:03     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[07/25 13:55:03     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[07/25 13:55:03     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[07/25 13:55:03     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[07/25 13:55:03     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[07/25 13:55:03     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[07/25 13:55:03     11s] Loading view definition file from /home/user/Desktop/Priyanshu_Project/digital_safe_WEEK3.enc.dat/viewDefinition.tcl
[07/25 13:55:03     11s] *** End library_loading (cpu=0.01min, real=0.00min, mem=20.0M, fe_cpu=0.20min, fe_real=0.37min, fe_mem=795.2M) ***
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXL' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXL' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4' is defined in LEF but not in the timing library.
[07/25 13:55:03     11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/25 13:55:03     11s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:55:03     11s] *** Netlist is unique.
[07/25 13:55:03     11s] **ERROR: (IMPREPO-102):	Instance alert_reg of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \attempts_reg[1]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \current_code_reg[31]  of the cell SDFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[1]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[2]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[3]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[4]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[5]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[9]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[10]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[11]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[12]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[13]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[16]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[17]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[18]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5111 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5113 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5114 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5118 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**WARN: (EMS-27):	Message (IMPREPO-102) has exceeded the current message display limit of 20.
[07/25 13:55:03     11s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:55:03     11s] **ERROR: (IMPREPO-103):	There are 43 instances (9 cells) with no dimension defined.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 13:55:03     11s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 13:55:03     11s] Loading preference file /home/user/Desktop/Priyanshu_Project/digital_safe_WEEK3.enc.dat/gui.pref.tcl ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Deleting Cell Server End ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/25 13:55:04     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 13:55:04     12s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 13:55:04     12s] Loading place ...
[07/25 13:55:04     12s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[07/25 13:55:04     12s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Deleting Cell Server End ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:55:04     12s] 
[07/25 13:55:04     12s] TimeStamp Deleting Cell Server End ...
[07/25 13:55:04     12s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.14-s095_1. They will be removed in the next release. 
[07/25 13:55:04     12s] timing_enable_default_delay_arc
[07/25 13:55:14     13s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[07/25 13:55:14     13s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[07/25 13:55:14     13s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:55:14     13s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:55:14     13s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[07/25 13:55:14     13s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:55:14     13s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:55:14     13s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[07/25 13:55:14     13s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[07/25 13:55:14     13s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[07/25 13:55:14     13s] OPERPROF: Starting DPlace-Init at level 1, MEM:1300.1M
[07/25 13:55:14     13s] z: 2, totalTracks: 1
[07/25 13:55:14     13s] z: 4, totalTracks: 1
[07/25 13:55:14     13s] z: 6, totalTracks: 1
[07/25 13:55:14     13s] #spOpts: VtWidth 
[07/25 13:55:14     13s] # Building digital_safe llgBox search-tree.
[07/25 13:55:14     13s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1301.1M
[07/25 13:55:14     13s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1301.1M
[07/25 13:55:14     13s] Core basic site is tsm3site
[07/25 13:55:14     13s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1301.1M
[07/25 13:55:14     13s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1334.1M
[07/25 13:55:14     13s] Use non-trimmed site array because memory saving is not enough.
[07/25 13:55:14     13s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 13:55:14     13s] SiteArray: use 28,672 bytes
[07/25 13:55:14     13s] SiteArray: current memory after site array memory allocation 1334.2M
[07/25 13:55:14     13s] SiteArray: FP blocked sites are writable
[07/25 13:55:14     13s] Estimated cell power/ground rail width = 0.945 um
[07/25 13:55:14     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:55:14     13s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1334.2M
[07/25 13:55:14     13s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1334.2MB).
[07/25 13:55:14     13s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1334.2M
[07/25 13:55:14     13s] Minimum row-size in sites for endcap insertion = 5.
[07/25 13:55:14     13s] Minimum number of sites for row blockage       = 1.
[07/25 13:55:14     13s] Inserted 25 pre-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:55:14     13s] Inserted 25 post-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:55:14     13s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1334.2M
[07/25 13:55:14     13s] For 50 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:55:14     13s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1334.2M
[07/25 13:55:14     13s] All LLGs are deleted
[07/25 13:55:14     13s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1334.2M
[07/25 13:55:14     13s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1334.2M
[07/25 13:55:24     13s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[07/25 13:55:24     13s] OPERPROF: Starting DPlace-Init at level 1, MEM:1336.2M
[07/25 13:55:24     13s] z: 2, totalTracks: 1
[07/25 13:55:24     13s] z: 4, totalTracks: 1
[07/25 13:55:24     13s] z: 6, totalTracks: 1
[07/25 13:55:24     13s] #spOpts: VtWidth mergeVia=F 
[07/25 13:55:24     13s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1336.2M
[07/25 13:55:24     13s] Core basic site is tsm3site
[07/25 13:55:24     13s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1336.2M
[07/25 13:55:24     13s] Fast DP-INIT is on for default
[07/25 13:55:24     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:55:24     13s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1336.2M
[07/25 13:55:24     13s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1336.2MB).
[07/25 13:55:24     13s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:1336.2M
[07/25 13:55:24     13s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
[07/25 13:55:24     13s] Type 'man IMPSP-5134' for more detail.
[07/25 13:55:24     13s] For 100 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:55:24     13s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1336.2M
[07/25 13:55:24     13s] All LLGs are deleted
[07/25 13:55:24     13s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1336.2M
[07/25 13:55:24     13s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1336.2M
[07/25 13:55:24     13s] Inserted 100 well-taps <FILL2> cells (prefix WELLTAP).
[07/25 13:55:34     14s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/25 13:55:34     14s] <CMD> setEndCapMode -reset
[07/25 13:55:34     14s] <CMD> setEndCapMode -boundary_tap false
[07/25 13:55:34     14s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/25 13:55:34     14s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/25 13:55:34     14s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY3X1 DLY2X1 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 CLKBUFX8 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[07/25 13:55:34     14s] <CMD> setPlaceMode -reset
[07/25 13:55:34     14s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/25 13:55:35     14s] <CMD> setPlaceMode -fp false
[07/25 13:55:35     14s] <CMD> place_design
[07/25 13:55:35     14s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 34, number of sequential = 40, percentage of missing scan cell = 5.00% (2 / 40)
[07/25 13:55:35     14s] ### Time Record (colorize_geometry) is installed.
[07/25 13:55:35     14s] #Start colorize_geometry on Fri Jul 25 13:55:35 2025
[07/25 13:55:35     14s] #
[07/25 13:55:35     14s] ### Time Record (Pre Callback) is installed.
[07/25 13:55:35     14s] ### Time Record (Pre Callback) is uninstalled.
[07/25 13:55:35     14s] ### Time Record (DB Import) is installed.
[07/25 13:55:35     14s] #create default rule from bind_ndr_rule rule=0x7f03c35f0480 0x7f03c5d4e018
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO21X2,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO22X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN B1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW OA21X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN Y in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW SDFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN CK in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN D in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN Q in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN RN in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN SE in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN SI in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW XNOR3XL,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-733) PIN A in CELL_VIEW XNOR3XL does not have physical port.
[07/25 13:55:36     14s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[07/25 13:55:36     14s] #To increase the message display limit, refer to the product command reference manual.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW DFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW NAND2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW NOR2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-166) Boundary for CELL_VIEW XOR3X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:55:36     14s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[07/25 13:55:36     14s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[07/25 13:55:36     14s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1995764287 placement=564929633 pin_access=1 inst_pattern=1 halo=0
[07/25 13:55:36     14s] ### Time Record (DB Import) is uninstalled.
[07/25 13:55:36     14s] ### Time Record (DB Export) is installed.
[07/25 13:55:36     14s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1995764287 placement=564929633 pin_access=1 inst_pattern=1 halo=0
[07/25 13:55:36     14s] ### Time Record (DB Export) is uninstalled.
[07/25 13:55:36     14s] ### Time Record (Post Callback) is installed.
[07/25 13:55:36     14s] ### Time Record (Post Callback) is uninstalled.
[07/25 13:55:36     14s] #
[07/25 13:55:36     14s] #colorize_geometry statistics:
[07/25 13:55:36     14s] #Cpu time = 00:00:00
[07/25 13:55:36     14s] #Elapsed time = 00:00:00
[07/25 13:55:36     14s] #Increased memory = 22.99 (MB)
[07/25 13:55:36     14s] #Total memory = 1053.75 (MB)
[07/25 13:55:36     14s] #Peak memory = 1054.66 (MB)
[07/25 13:55:36     14s] #Number of warnings = 32
[07/25 13:55:36     14s] #Total number of warnings = 32
[07/25 13:55:36     14s] #Number of fails = 0
[07/25 13:55:36     14s] #Total number of fails = 0
[07/25 13:55:36     14s] #Complete colorize_geometry on Fri Jul 25 13:55:36 2025
[07/25 13:55:36     14s] #
[07/25 13:55:36     14s] ### Time Record (colorize_geometry) is uninstalled.
[07/25 13:55:36     14s] ### 
[07/25 13:55:36     14s] ###   Scalability Statistics
[07/25 13:55:36     14s] ### 
[07/25 13:55:36     14s] ### ------------------------+----------------+----------------+----------------+
[07/25 13:55:36     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/25 13:55:36     14s] ### ------------------------+----------------+----------------+----------------+
[07/25 13:55:36     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/25 13:55:36     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/25 13:55:36     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/25 13:55:36     14s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/25 13:55:36     14s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[07/25 13:55:36     14s] ### ------------------------+----------------+----------------+----------------+
[07/25 13:55:36     14s] ### 
[07/25 13:55:36     14s] *** Starting placeDesign default flow ***
[07/25 13:55:36     14s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:55:36     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.9 mem=1368.3M
[07/25 13:55:36     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.9 mem=1368.3M
[07/25 13:55:36     14s] *** Start deleteBufferTree ***
[07/25 13:55:36     14s] Info: Detect buffers to remove automatically.
[07/25 13:55:36     14s] Analyzing netlist ...
[07/25 13:55:36     14s] Updating netlist
[07/25 13:55:36     14s] 
[07/25 13:55:36     14s] *summary: 0 instances (buffers/inverters) removed
[07/25 13:55:36     14s] *** Finish deleteBufferTree (0:00:00.0) ***
[07/25 13:55:36     14s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 13:55:36     14s] Set Using Default Delay Limit as 101.
[07/25 13:55:36     14s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 13:55:36     14s] Set Default Net Delay as 0 ps.
[07/25 13:55:36     14s] Set Default Net Load as 0 pF. 
[07/25 13:55:36     14s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 13:55:36     14s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 13:55:36     14s] Set Using Default Delay Limit as 1000.
[07/25 13:55:36     14s] Set Default Net Delay as 1000 ps.
[07/25 13:55:36     14s] Set Default Net Load as 0.5 pF. 
[07/25 13:55:36     14s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/25 13:55:36     14s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1394.7M
[07/25 13:55:36     14s] Deleted 0 physical inst  (cell - / prefix -).
[07/25 13:55:36     14s] Did not delete 150 physical insts as they were marked preplaced.
[07/25 13:55:36     14s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1394.7M
[07/25 13:55:36     14s] INFO: #ExclusiveGroups=0
[07/25 13:55:36     14s] INFO: There are no Exclusive Groups.
[07/25 13:55:36     14s] *** Starting "NanoPlace(TM) placement v#9 (mem=1394.7M)" ...
[07/25 13:55:36     14s] Wait...
[07/25 13:55:36     15s] *** Build Buffered Sizing Timing Model
[07/25 13:55:36     15s] (cpu=0:00:00.3 mem=1394.7M) ***
[07/25 13:55:36     15s] *** Build Virtual Sizing Timing Model
[07/25 13:55:36     15s] (cpu=0:00:00.4 mem=1394.7M) ***
[07/25 13:55:36     15s] No user-set net weight.
[07/25 13:55:36     15s] Net fanout histogram:
[07/25 13:55:36     15s] 2		: 466 (83.1%) nets
[07/25 13:55:36     15s] 3		: 35 (6.2%) nets
[07/25 13:55:36     15s] 4     -	14	: 56 (10.0%) nets
[07/25 13:55:36     15s] 15    -	39	: 2 (0.4%) nets
[07/25 13:55:36     15s] 40    -	79	: 2 (0.4%) nets
[07/25 13:55:36     15s] 80    -	159	: 0 (0.0%) nets
[07/25 13:55:36     15s] 160   -	319	: 0 (0.0%) nets
[07/25 13:55:36     15s] 320   -	639	: 0 (0.0%) nets
[07/25 13:55:36     15s] 640   -	1279	: 0 (0.0%) nets
[07/25 13:55:36     15s] 1280  -	2559	: 0 (0.0%) nets
[07/25 13:55:36     15s] 2560  -	5119	: 0 (0.0%) nets
[07/25 13:55:36     15s] 5120+		: 0 (0.0%) nets
[07/25 13:55:36     15s] no activity file in design. spp won't run.
[07/25 13:55:36     15s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/25 13:55:36     15s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/25 13:55:36     15s] Define the scan chains before using this option.
[07/25 13:55:36     15s] Type 'man IMPSP-9042' for more detail.
[07/25 13:55:36     15s] z: 2, totalTracks: 1
[07/25 13:55:36     15s] z: 4, totalTracks: 1
[07/25 13:55:36     15s] z: 6, totalTracks: 1
[07/25 13:55:36     15s] **ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
[07/25 13:55:36     15s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:55:36     15s] #std cell=479 (150 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
[07/25 13:55:36     15s] #ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
[07/25 13:55:36     15s] stdCell: 436 single + 0 double + 43 multi
[07/25 13:55:36     15s] Total standard cell length = 2.8519 (mm), area = 0.0144 (mm^2)
[07/25 13:55:36     15s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1394.7M
[07/25 13:55:36     15s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1394.7M
[07/25 13:55:36     15s] Core basic site is tsm3site
[07/25 13:55:36     15s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1394.7M
[07/25 13:55:36     15s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1426.7M
[07/25 13:55:36     15s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 13:55:36     15s] SiteArray: use 28,672 bytes
[07/25 13:55:36     15s] SiteArray: current memory after site array memory allocation 1426.7M
[07/25 13:55:36     15s] SiteArray: FP blocked sites are writable
[07/25 13:55:36     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:55:36     15s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF: Starting pre-place ADS at level 1, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] ADSU 0.847 -> 0.881. GS 40.320
[07/25 13:55:36     15s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1426.7M
[07/25 13:55:36     15s] Average module density = 0.881.
[07/25 13:55:36     15s] Density for the design = 0.881.
[07/25 13:55:36     15s]        = stdcell_area 4021 sites (13375 um^2) / alloc_area 4562 sites (15175 um^2).
[07/25 13:55:36     15s] Pin Density = 0.2853.
[07/25 13:55:36     15s]             = total # of pins 1441 / total area 5050.
[07/25 13:55:36     15s] OPERPROF: Starting spMPad at level 1, MEM:1354.7M
[07/25 13:55:36     15s] OPERPROF:   Starting spContextMPad at level 2, MEM:1354.7M
[07/25 13:55:36     15s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1354.7M
[07/25 13:55:36     15s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1354.7M
[07/25 13:55:36     15s] Initial padding reaches pin density 1.000 for top
[07/25 13:55:36     15s] InitPadU 0.881 -> 0.931 for top
[07/25 13:55:36     15s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1354.7M
[07/25 13:55:36     15s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1354.7M
[07/25 13:55:36     15s] === lastAutoLevel = 6 
[07/25 13:55:36     15s] OPERPROF: Starting spInitNetWt at level 1, MEM:1354.7M
[07/25 13:55:36     15s] no activity file in design. spp won't run.
[07/25 13:55:36     15s] [spp] 0
[07/25 13:55:36     15s] [adp] 0:1:1:3
[07/25 13:55:36     15s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.170, REAL:0.168, MEM:1414.4M
[07/25 13:55:36     15s] Clock gating cells determined by native netlist tracing.
[07/25 13:55:36     15s] no activity file in design. spp won't run.
[07/25 13:55:36     15s] no activity file in design. spp won't run.
[07/25 13:55:36     15s] Effort level <high> specified for reg2reg path_group
[07/25 13:55:36     15s] OPERPROF: Starting npMain at level 1, MEM:1418.4M
[07/25 13:55:37     15s] OPERPROF:   Starting npPlace at level 2, MEM:1419.4M
[07/25 13:55:37     15s] Iteration  1: Total net bbox = 1.365e-11 (5.53e-12 8.12e-12)
[07/25 13:55:37     15s]               Est.  stn bbox = 1.435e-11 (5.71e-12 8.64e-12)
[07/25 13:55:37     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.4M
[07/25 13:55:37     15s] Iteration  2: Total net bbox = 1.365e-11 (5.53e-12 8.12e-12)
[07/25 13:55:37     15s]               Est.  stn bbox = 1.435e-11 (5.71e-12 8.64e-12)
[07/25 13:55:37     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.4M
[07/25 13:55:37     15s] exp_mt_sequential is set from setPlaceMode option to 1
[07/25 13:55:37     15s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/25 13:55:37     15s] place_exp_mt_interval set to default 32
[07/25 13:55:37     15s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/25 13:55:37     15s] Iteration  3: Total net bbox = 9.590e+00 (3.21e+00 6.38e+00)
[07/25 13:55:37     15s]               Est.  stn bbox = 1.128e+01 (3.58e+00 7.70e+00)
[07/25 13:55:37     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.8M
[07/25 13:55:37     15s] Total number of setup views is 1.
[07/25 13:55:37     15s] Total number of active setup views is 1.
[07/25 13:55:37     15s] Active setup views:
[07/25 13:55:37     15s]     WORST
[07/25 13:55:37     15s] Iteration  4: Total net bbox = 4.701e+03 (2.73e+03 1.97e+03)
[07/25 13:55:37     15s]               Est.  stn bbox = 5.390e+03 (3.08e+03 2.31e+03)
[07/25 13:55:37     15s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1422.8M
[07/25 13:55:37     15s] Iteration  5: Total net bbox = 5.822e+03 (2.91e+03 2.91e+03)
[07/25 13:55:37     15s]               Est.  stn bbox = 6.721e+03 (3.35e+03 3.37e+03)
[07/25 13:55:37     15s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1422.8M
[07/25 13:55:37     15s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.135, MEM:1422.8M
[07/25 13:55:37     15s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:1.137, MEM:1422.8M
[07/25 13:55:37     15s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1422.8M
[07/25 13:55:37     15s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 13:55:37     15s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1422.8M
[07/25 13:55:37     15s] OPERPROF: Starting npMain at level 1, MEM:1422.8M
[07/25 13:55:37     15s] OPERPROF:   Starting npPlace at level 2, MEM:1422.8M
[07/25 13:55:37     15s] Iteration  6: Total net bbox = 6.476e+03 (3.27e+03 3.20e+03)
[07/25 13:55:37     15s]               Est.  stn bbox = 7.434e+03 (3.73e+03 3.70e+03)
[07/25 13:55:37     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1423.8M
[07/25 13:55:38     15s] Iteration  7: Total net bbox = 7.306e+03 (3.72e+03 3.59e+03)
[07/25 13:55:38     15s]               Est.  stn bbox = 8.281e+03 (4.18e+03 4.10e+03)
[07/25 13:55:38     15s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1424.8M
[07/25 13:55:38     15s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1425.8M
[07/25 13:55:38     15s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1425.8M
[07/25 13:55:38     15s] Iteration  8: Total net bbox = 7.632e+03 (3.79e+03 3.84e+03)
[07/25 13:55:38     15s]               Est.  stn bbox = 8.590e+03 (4.24e+03 4.35e+03)
[07/25 13:55:38     15s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1425.8M
[07/25 13:55:38     15s] OPERPROF:   Finished npPlace at level 2, CPU:0.280, REAL:0.273, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.274, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1425.8M
[07/25 13:55:38     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 13:55:38     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1425.8M
[07/25 13:55:38     16s] Starting Early Global Route rough congestion estimation: mem = 1425.8M
[07/25 13:55:38     16s] (I)       Started Import and model ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Create place DB ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Import place data ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read instances and placement ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read nets ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Create route DB ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       == Non-default Options ==
[07/25 13:55:38     16s] (I)       Print mode                                         : 2
[07/25 13:55:38     16s] (I)       Stop if highly congested                           : false
[07/25 13:55:38     16s] (I)       Maximum routing layer                              : 6
[07/25 13:55:38     16s] (I)       Assign partition pins                              : false
[07/25 13:55:38     16s] (I)       Support large GCell                                : true
[07/25 13:55:38     16s] (I)       Number of threads                                  : 1
[07/25 13:55:38     16s] (I)       Number of rows per GCell                           : 2
[07/25 13:55:38     16s] (I)       Max num rows per GCell                             : 32
[07/25 13:55:38     16s] (I)       Method to set GCell size                           : row
[07/25 13:55:38     16s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:55:38     16s] (I)       Started Import route data (1T) ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Use row-based GCell size
[07/25 13:55:38     16s] (I)       Use row-based GCell align
[07/25 13:55:38     16s] (I)       GCell unit size   : 10080
[07/25 13:55:38     16s] (I)       GCell multiplier  : 2
[07/25 13:55:38     16s] (I)       GCell row height  : 10080
[07/25 13:55:38     16s] (I)       Actual row height : 10080
[07/25 13:55:38     16s] (I)       GCell align ref   : 17160 16800
[07/25 13:55:38     16s] [NR-eGR] Track table information for default rule: 
[07/25 13:55:38     16s] [NR-eGR] Metal1 has no routable track
[07/25 13:55:38     16s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:55:38     16s] (I)       ================ Default via ================
[07/25 13:55:38     16s] (I)       +---+------------------+--------------------+
[07/25 13:55:38     16s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:55:38     16s] (I)       +---+------------------+--------------------+
[07/25 13:55:38     16s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:55:38     16s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:55:38     16s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:55:38     16s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:55:38     16s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:55:38     16s] (I)       +---+------------------+--------------------+
[07/25 13:55:38     16s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read routing blockages ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read instance blockages ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read PG blockages ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] [NR-eGR] Read 572 PG shapes
[07/25 13:55:38     16s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read boundary cut boxes ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:55:38     16s] [NR-eGR] #Instance Blockages : 0
[07/25 13:55:38     16s] [NR-eGR] #PG Blockages       : 572
[07/25 13:55:38     16s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:55:38     16s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:55:38     16s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read blackboxes ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:55:38     16s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read prerouted ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:55:38     16s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read unlegalized nets ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read nets ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] [NR-eGR] Read numTotalNets=463  numIgnoredNets=0
[07/25 13:55:38     16s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Set up via pillars ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       early_global_route_priority property id does not exist.
[07/25 13:55:38     16s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Model blockages into capacity
[07/25 13:55:38     16s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:55:38     16s] (I)       Started Initialize 3D capacity ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       -- layer congestion ratio --
[07/25 13:55:38     16s] (I)       Layer 1 : 0.100000
[07/25 13:55:38     16s] (I)       Layer 2 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 3 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 4 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 5 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 6 : 0.700000
[07/25 13:55:38     16s] (I)       ----------------------------
[07/25 13:55:38     16s] (I)       Number of ignored nets                =      0
[07/25 13:55:38     16s] (I)       Number of connected nets              =      0
[07/25 13:55:38     16s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:55:38     16s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:55:38     16s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Read aux data ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Others data preparation ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Create route kernel ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Ndr track 0 does not exist
[07/25 13:55:38     16s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:55:38     16s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:55:38     16s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:55:38     16s] (I)       Site width          :  1320  (dbu)
[07/25 13:55:38     16s] (I)       Row height          : 10080  (dbu)
[07/25 13:55:38     16s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:55:38     16s] (I)       GCell width         : 20160  (dbu)
[07/25 13:55:38     16s] (I)       GCell height        : 20160  (dbu)
[07/25 13:55:38     16s] (I)       Grid                :    15    14     6
[07/25 13:55:38     16s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:55:38     16s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[07/25 13:55:38     16s] (I)       Horizontal capacity :     0     0 20160     0 20160     0
[07/25 13:55:38     16s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:55:38     16s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:55:38     16s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:55:38     16s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:55:38     16s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:55:38     16s] (I)       Num tracks per GCell: 21.91 15.27 18.00 15.27 18.00 10.18
[07/25 13:55:38     16s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:55:38     16s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:55:38     16s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:55:38     16s] (I)       --------------------------------------------------------
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] [NR-eGR] ============ Routing rule table ============
[07/25 13:55:38     16s] [NR-eGR] Rule id: 0  Nets: 463 
[07/25 13:55:38     16s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:55:38     16s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:55:38     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:55:38     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:55:38     16s] [NR-eGR] ========================================
[07/25 13:55:38     16s] [NR-eGR] 
[07/25 13:55:38     16s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer2 : = 190 / 3192 (5.95%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer3 : = 130 / 3825 (3.40%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer4 : = 190 / 3192 (5.95%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer5 : = 790 / 3825 (20.65%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer6 : = 406 / 2114 (19.21%)
[07/25 13:55:38     16s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Reset routing kernel
[07/25 13:55:38     16s] (I)       Started Initialization ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       numLocalWires=362  numGlobalNetBranches=89  numLocalNetBranches=93
[07/25 13:55:38     16s] (I)       totalPins=1209  totalGlobalPin=951 (78.66%)
[07/25 13:55:38     16s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Generate topology ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       total 2D Cap : 14846 = (6883 H, 7963 V)
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1a Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1a ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Pattern routing (1T) ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 13:55:38     16s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Usage: 1017 = (553 H, 464 V) = (8.03% H, 5.83% V) = (5.574e+03um H, 4.677e+03um V)
[07/25 13:55:38     16s] (I)       Started Add via demand to 2D ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1b Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1b ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Usage: 1017 = (553 H, 464 V) = (8.03% H, 5.83% V) = (5.574e+03um H, 4.677e+03um V)
[07/25 13:55:38     16s] (I)       eGR overflow: 0.00% H + 0.00% V
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] (I)       Started Export 2D cong map ( Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/25 13:55:38     16s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.83 MB )
[07/25 13:55:38     16s] Finished Early Global Route rough congestion estimation: mem = 1425.8M
[07/25 13:55:38     16s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.000, REAL:0.006, MEM:1425.8M
[07/25 13:55:38     16s] earlyGlobalRoute rough estimation gcell size 2 row height
[07/25 13:55:38     16s] OPERPROF: Starting CDPad at level 1, MEM:1425.8M
[07/25 13:55:38     16s] CDPadU 0.944 -> 0.944. R=0.943, N=286, GS=10.080
[07/25 13:55:38     16s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF: Starting npMain at level 1, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:   Starting npPlace at level 2, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.001, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.002, MEM:1425.8M
[07/25 13:55:38     16s] Global placement CDP skipped at cutLevel 7.
[07/25 13:55:38     16s] Iteration  9: Total net bbox = 1.326e+04 (7.02e+03 6.25e+03)
[07/25 13:55:38     16s]               Est.  stn bbox = 1.437e+04 (7.56e+03 6.81e+03)
[07/25 13:55:38     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.8M
[07/25 13:55:38     16s] [adp] clock
[07/25 13:55:38     16s] [adp] weight, nr nets, wire length
[07/25 13:55:38     16s] [adp]      0        0  0.000000
[07/25 13:55:38     16s] [adp] data
[07/25 13:55:38     16s] [adp] weight, nr nets, wire length
[07/25 13:55:38     16s] [adp]      0      561  13464.231000
[07/25 13:55:38     16s] [adp] 0.000000|0.000000|0.000000
[07/25 13:55:38     16s] Iteration 10: Total net bbox = 1.326e+04 (7.02e+03 6.25e+03)
[07/25 13:55:38     16s]               Est.  stn bbox = 1.437e+04 (7.56e+03 6.81e+03)
[07/25 13:55:38     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.8M
[07/25 13:55:38     16s] *** cost = 1.326e+04 (7.02e+03 6.25e+03) (cpu for global=0:00:00.5) real=0:00:02.0***
[07/25 13:55:38     16s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[07/25 13:55:38     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1425.8M
[07/25 13:55:38     16s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[07/25 13:55:38     16s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:02.0
[07/25 13:55:38     16s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/25 13:55:38     16s] Type 'man IMPSP-9025' for more detail.
[07/25 13:55:38     16s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1425.8M
[07/25 13:55:38     16s] z: 2, totalTracks: 1
[07/25 13:55:38     16s] z: 4, totalTracks: 1
[07/25 13:55:38     16s] z: 6, totalTracks: 1
[07/25 13:55:38     16s] #spOpts: mergeVia=F 
[07/25 13:55:38     16s] All LLGs are deleted
[07/25 13:55:38     16s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1425.8M
[07/25 13:55:38     16s] Core basic site is tsm3site
[07/25 13:55:38     16s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1425.8M
[07/25 13:55:38     16s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.002, MEM:1441.8M
[07/25 13:55:38     16s] Fast DP-INIT is on for default
[07/25 13:55:38     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:55:38     16s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1441.8M
[07/25 13:55:38     16s] OPERPROF:       Starting CMU at level 4, MEM:1441.8M
[07/25 13:55:38     16s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1445.9M
[07/25 13:55:38     16s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1445.9M
[07/25 13:55:38     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1445.9MB).
[07/25 13:55:38     16s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1445.9M
[07/25 13:55:38     16s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1445.9M
[07/25 13:55:38     16s] TDRefine: refinePlace mode is spiral
[07/25 13:55:38     16s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15918.1
[07/25 13:55:38     16s] OPERPROF: Starting RefinePlace at level 1, MEM:1445.9M
[07/25 13:55:38     16s] *** Starting refinePlace (0:00:16.0 mem=1445.9M) ***
[07/25 13:55:38     16s] Total net bbox length = 1.346e+04 (6.999e+03 6.465e+03) (ext = 4.603e+03)
[07/25 13:55:38     16s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:55:38     16s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1445.9M
[07/25 13:55:38     16s] Starting refinePlace ...
[07/25 13:55:38     16s] ** Cut row section cpu time 0:00:00.0.
[07/25 13:55:38     16s]    Spread Effort: high, standalone mode, useDDP on.
[07/25 13:55:38     16s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1446.9MB) @(0:00:16.0 - 0:00:16.0).
[07/25 13:55:38     16s] Move report: preRPlace moves 286 insts, mean move: 6.62 um, max move: 39.88 um 
[07/25 13:55:38     16s] 	Max move on inst (g5497): (115.08, 78.92) --> (75.24, 78.96)
[07/25 13:55:38     16s] 	Length: 19 sites, height: 1 rows, site name: tsm3site, cell type: NAND4BBX4
[07/25 13:55:38     16s] wireLenOptFixPriorityInst 0 inst fixed
[07/25 13:55:38     16s] Placement tweakage begins.
[07/25 13:55:38     16s] wire length = 1.670e+04
[07/25 13:55:38     16s] wire length = 1.486e+04
[07/25 13:55:38     16s] Placement tweakage ends.
[07/25 13:55:38     16s] Move report: tweak moves 107 insts, mean move: 10.50 um, max move: 37.32 um 
[07/25 13:55:38     16s] 	Max move on inst (csa_tree_ADD_TC_OP16_groupi_g2179): (93.72, 33.60) --> (110.88, 13.44)
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 13:55:38     16s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 13:55:38     16s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1446.9MB) @(0:00:16.0 - 0:00:16.0).
[07/25 13:55:38     16s] Move report: Detail placement moves 286 insts, mean move: 7.85 um, max move: 41.69 um 
[07/25 13:55:38     16s] 	Max move on inst (g5359): (88.52, 63.93) --> (71.94, 89.04)
[07/25 13:55:38     16s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1446.9MB
[07/25 13:55:38     16s] Statistics of distance of Instance movement in refine placement:
[07/25 13:55:38     16s]   maximum (X+Y) =        41.69 um
[07/25 13:55:38     16s]   inst (g5359) with max move: (88.5235, 63.9315) -> (71.94, 89.04)
[07/25 13:55:38     16s]   mean    (X+Y) =         7.85 um
[07/25 13:55:38     16s] Summary Report:
[07/25 13:55:38     16s] Instances move: 286 (out of 286 movable)
[07/25 13:55:38     16s] Instances flipped: 0
[07/25 13:55:38     16s] Mean displacement: 7.85 um
[07/25 13:55:38     16s] Max displacement: 41.69 um (Instance: g5359) (88.5235, 63.9315) -> (71.94, 89.04)
[07/25 13:55:38     16s] 	Length: 17 sites, height: 1 rows, site name: tsm3site, cell type: XNOR2X4
[07/25 13:55:38     16s] 	Violation at original loc: Placement Blockage Violation
[07/25 13:55:38     16s] Total instances moved : 286
[07/25 13:55:38     16s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:1446.9M
[07/25 13:55:38     16s] Total net bbox length = 1.343e+04 (6.442e+03 6.992e+03) (ext = 4.735e+03)
[07/25 13:55:38     16s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1446.9MB
[07/25 13:55:38     16s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1446.9MB) @(0:00:16.0 - 0:00:16.0).
[07/25 13:55:38     16s] *** Finished refinePlace (0:00:16.0 mem=1446.9M) ***
[07/25 13:55:38     16s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15918.1
[07/25 13:55:38     16s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1446.9M
[07/25 13:55:38     16s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1446.9M
[07/25 13:55:38     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1446.9M
[07/25 13:55:38     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1446.9M
[07/25 13:55:38     16s] All LLGs are deleted
[07/25 13:55:38     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1446.9M
[07/25 13:55:38     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1446.9M
[07/25 13:55:38     16s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1441.9M
[07/25 13:55:38     16s] *** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=1441.9M) ***
[07/25 13:55:38     16s] z: 2, totalTracks: 1
[07/25 13:55:38     16s] z: 4, totalTracks: 1
[07/25 13:55:38     16s] z: 6, totalTracks: 1
[07/25 13:55:38     16s] #spOpts: mergeVia=F 
[07/25 13:55:38     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1441.9M
[07/25 13:55:38     16s] Core basic site is tsm3site
[07/25 13:55:38     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1441.9M
[07/25 13:55:38     16s] Fast DP-INIT is on for default
[07/25 13:55:38     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:55:38     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1441.9M
[07/25 13:55:38     16s] default core: bins with density > 0.750 = 55.56 % ( 5 / 9 )
[07/25 13:55:38     16s] Density distribution unevenness ratio = 3.121%
[07/25 13:55:38     16s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1441.9M
[07/25 13:55:38     16s] All LLGs are deleted
[07/25 13:55:38     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1441.9M
[07/25 13:55:38     16s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1441.9M
[07/25 13:55:38     16s] *** Free Virtual Timing Model ...(mem=1441.9M)
[07/25 13:55:38     16s] Starting IO pin assignment...
[07/25 13:55:38     16s] The design is not routed. Using placement based method for pin assignment.
[07/25 13:55:38     16s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/25 13:55:38     16s] Completed IO pin assignment.
[07/25 13:55:38     16s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 13:55:38     16s] Set Using Default Delay Limit as 101.
[07/25 13:55:38     16s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 13:55:38     16s] Set Default Net Delay as 0 ps.
[07/25 13:55:38     16s] Set Default Net Load as 0 pF. 
[07/25 13:55:38     16s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 13:55:38     16s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 13:55:38     16s] Set Using Default Delay Limit as 1000.
[07/25 13:55:38     16s] Set Default Net Delay as 1000 ps.
[07/25 13:55:38     16s] Set Default Net Load as 0.5 pF. 
[07/25 13:55:38     16s] Info: Disable timing driven in postCTS congRepair.
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] Starting congRepair ...
[07/25 13:55:38     16s] User Input Parameters:
[07/25 13:55:38     16s] - Congestion Driven    : On
[07/25 13:55:38     16s] - Timing Driven        : Off
[07/25 13:55:38     16s] - Area-Violation Based : On
[07/25 13:55:38     16s] - Start Rollback Level : -5
[07/25 13:55:38     16s] - Legalized            : On
[07/25 13:55:38     16s] - Window Based         : Off
[07/25 13:55:38     16s] - eDen incr mode       : Off
[07/25 13:55:38     16s] - Small incr mode      : Off
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1430.4M
[07/25 13:55:38     16s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1430.4M
[07/25 13:55:38     16s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1430.4M
[07/25 13:55:38     16s] Starting Early Global Route congestion estimation: mem = 1430.4M
[07/25 13:55:38     16s] (I)       Started Import and model ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Create place DB ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Import place data ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read instances and placement ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read nets ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Create route DB ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       == Non-default Options ==
[07/25 13:55:38     16s] (I)       Maximum routing layer                              : 6
[07/25 13:55:38     16s] (I)       Number of threads                                  : 1
[07/25 13:55:38     16s] (I)       Use non-blocking free Dbs wires                    : false
[07/25 13:55:38     16s] (I)       Method to set GCell size                           : row
[07/25 13:55:38     16s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:55:38     16s] (I)       Started Import route data (1T) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Use row-based GCell size
[07/25 13:55:38     16s] (I)       Use row-based GCell align
[07/25 13:55:38     16s] (I)       GCell unit size   : 10080
[07/25 13:55:38     16s] (I)       GCell multiplier  : 1
[07/25 13:55:38     16s] (I)       GCell row height  : 10080
[07/25 13:55:38     16s] (I)       Actual row height : 10080
[07/25 13:55:38     16s] (I)       GCell align ref   : 17160 16800
[07/25 13:55:38     16s] [NR-eGR] Track table information for default rule: 
[07/25 13:55:38     16s] [NR-eGR] Metal1 has no routable track
[07/25 13:55:38     16s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:55:38     16s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:55:38     16s] (I)       ================ Default via ================
[07/25 13:55:38     16s] (I)       +---+------------------+--------------------+
[07/25 13:55:38     16s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:55:38     16s] (I)       +---+------------------+--------------------+
[07/25 13:55:38     16s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:55:38     16s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:55:38     16s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:55:38     16s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:55:38     16s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:55:38     16s] (I)       +---+------------------+--------------------+
[07/25 13:55:38     16s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read routing blockages ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read instance blockages ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read PG blockages ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Read 572 PG shapes
[07/25 13:55:38     16s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read boundary cut boxes ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:55:38     16s] [NR-eGR] #Instance Blockages : 0
[07/25 13:55:38     16s] [NR-eGR] #PG Blockages       : 572
[07/25 13:55:38     16s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:55:38     16s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:55:38     16s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read blackboxes ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:55:38     16s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read prerouted ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:55:38     16s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read unlegalized nets ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read nets ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 13:55:38     16s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Set up via pillars ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       early_global_route_priority property id does not exist.
[07/25 13:55:38     16s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Model blockages into capacity
[07/25 13:55:38     16s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:55:38     16s] (I)       Started Initialize 3D capacity ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:55:38     16s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:55:38     16s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       -- layer congestion ratio --
[07/25 13:55:38     16s] (I)       Layer 1 : 0.100000
[07/25 13:55:38     16s] (I)       Layer 2 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 3 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 4 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 5 : 0.700000
[07/25 13:55:38     16s] (I)       Layer 6 : 0.700000
[07/25 13:55:38     16s] (I)       ----------------------------
[07/25 13:55:38     16s] (I)       Number of ignored nets                =      0
[07/25 13:55:38     16s] (I)       Number of connected nets              =      0
[07/25 13:55:38     16s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:55:38     16s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:55:38     16s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:55:38     16s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Read aux data ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Others data preparation ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] **WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 18.66 109.20. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[07/25 13:55:38     16s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Create route kernel ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Ndr track 0 does not exist
[07/25 13:55:38     16s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:55:38     16s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:55:38     16s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:55:38     16s] (I)       Site width          :  1320  (dbu)
[07/25 13:55:38     16s] (I)       Row height          : 10080  (dbu)
[07/25 13:55:38     16s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:55:38     16s] (I)       GCell width         : 10080  (dbu)
[07/25 13:55:38     16s] (I)       GCell height        : 10080  (dbu)
[07/25 13:55:38     16s] (I)       Grid                :    30    28     6
[07/25 13:55:38     16s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:55:38     16s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 13:55:38     16s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[07/25 13:55:38     16s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:55:38     16s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:55:38     16s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:55:38     16s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:55:38     16s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:55:38     16s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[07/25 13:55:38     16s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:55:38     16s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:55:38     16s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:55:38     16s] (I)       --------------------------------------------------------
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] [NR-eGR] ============ Routing rule table ============
[07/25 13:55:38     16s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 13:55:38     16s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:55:38     16s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:55:38     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:55:38     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:55:38     16s] [NR-eGR] ========================================
[07/25 13:55:38     16s] [NR-eGR] 
[07/25 13:55:38     16s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 13:55:38     16s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 13:55:38     16s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Reset routing kernel
[07/25 13:55:38     16s] (I)       Started Global Routing ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Initialization ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       totalPins=1441  totalGlobalPin=1326 (92.02%)
[07/25 13:55:38     16s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Net group 1 ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Generate topology ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       total 2D Cap : 29668 = (13779 H, 15889 V)
[07/25 13:55:38     16s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1a Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1a ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Pattern routing (1T) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 13:55:38     16s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Usage: 2695 = (1305 H, 1390 V) = (9.47% H, 8.75% V) = (6.577e+03um H, 7.006e+03um V)
[07/25 13:55:38     16s] (I)       Started Add via demand to 2D ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1b Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1b ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Usage: 2695 = (1305 H, 1390 V) = (9.47% H, 8.75% V) = (6.577e+03um H, 7.006e+03um V)
[07/25 13:55:38     16s] (I)       Overflow of layer group 1: 0.00% H + 0.55% V. EstWL: 1.358280e+04um
[07/25 13:55:38     16s] (I)       Congestion metric : 0.00%H 0.55%V, 0.55%HV
[07/25 13:55:38     16s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 13:55:38     16s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1c Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1c ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Two level routing ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Level2 Grid: 6 x 6
[07/25 13:55:38     16s] (I)       Started Two Level Routing ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Usage: 2695 = (1305 H, 1390 V) = (9.47% H, 8.75% V) = (6.577e+03um H, 7.006e+03um V)
[07/25 13:55:38     16s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1d Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1d ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Detoured routing ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Usage: 2696 = (1305 H, 1391 V) = (9.47% H, 8.75% V) = (6.577e+03um H, 7.011e+03um V)
[07/25 13:55:38     16s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1e Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1e ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Route legalization ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Usage: 2696 = (1305 H, 1391 V) = (9.47% H, 8.75% V) = (6.577e+03um H, 7.011e+03um V)
[07/25 13:55:38     16s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.55% V. EstWL: 1.358784e+04um
[07/25 13:55:38     16s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] (I)       ============  Phase 1l Route ============
[07/25 13:55:38     16s] (I)       Started Phase 1l ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Layer assignment (1T) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Clean cong LA ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 13:55:38     16s] (I)       Layer  2:       6022      1605        56           0        6185    ( 0.00%) 
[07/25 13:55:38     16s] (I)       Layer  3:       7296      1257         0           0        7308    ( 0.00%) 
[07/25 13:55:38     16s] (I)       Layer  4:       6022       346         1           0        6185    ( 0.00%) 
[07/25 13:55:38     16s] (I)       Layer  5:       6009       115         0         252        7056    ( 3.45%) 
[07/25 13:55:38     16s] (I)       Layer  6:       3294        22         0         412        3711    ( 9.99%) 
[07/25 13:55:38     16s] (I)       Total:         28643      3345        57         664       30445    ( 2.13%) 
[07/25 13:55:38     16s] (I)       
[07/25 13:55:38     16s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 13:55:38     16s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/25 13:55:38     16s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/25 13:55:38     16s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[07/25 13:55:38     16s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:55:38     16s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:55:38     16s] [NR-eGR]  Metal2  (2)         8( 0.99%)         2( 0.25%)         0( 0.00%)         1( 0.12%)   ( 1.36%) 
[07/25 13:55:38     16s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:55:38     16s] [NR-eGR]  Metal4  (4)         1( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[07/25 13:55:38     16s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:55:38     16s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:55:38     16s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:55:38     16s] [NR-eGR] Total                9( 0.23%)         2( 0.05%)         0( 0.00%)         1( 0.03%)   ( 0.30%) 
[07/25 13:55:38     16s] [NR-eGR] 
[07/25 13:55:38     16s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Export 3D cong map ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       total 2D Cap : 29747 = (13807 H, 15940 V)
[07/25 13:55:38     16s] (I)       Started Export 2D cong map ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[07/25 13:55:38     16s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.34% V
[07/25 13:55:38     16s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1430.4M
[07/25 13:55:38     16s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1430.4M
[07/25 13:55:38     16s] OPERPROF: Starting HotSpotCal at level 1, MEM:1430.4M
[07/25 13:55:38     16s] [hotspot] +------------+---------------+---------------+
[07/25 13:55:38     16s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 13:55:38     16s] [hotspot] +------------+---------------+---------------+
[07/25 13:55:38     16s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 13:55:38     16s] [hotspot] +------------+---------------+---------------+
[07/25 13:55:38     16s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 13:55:38     16s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 13:55:38     16s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1430.4M
[07/25 13:55:38     16s] Skipped repairing congestion.
[07/25 13:55:38     16s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1430.4M
[07/25 13:55:38     16s] Starting Early Global Route wiring: mem = 1430.4M
[07/25 13:55:38     16s] (I)       Started Free existing wires ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       ============= Track Assignment ============
[07/25 13:55:38     16s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Track Assignment (1T) ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/25 13:55:38     16s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Run Multi-thread track assignment
[07/25 13:55:38     16s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Export ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Started Export DB wires ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Started Export all nets ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Started Set wire vias ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:55:38     16s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[07/25 13:55:38     16s] [NR-eGR] Metal2  (2V) length: 5.684635e+03um, number of vias: 1648
[07/25 13:55:38     16s] [NR-eGR] Metal3  (3H) length: 6.240630e+03um, number of vias: 210
[07/25 13:55:38     16s] [NR-eGR] Metal4  (4V) length: 1.873305e+03um, number of vias: 45
[07/25 13:55:38     16s] [NR-eGR] Metal5  (5H) length: 5.524800e+02um, number of vias: 9
[07/25 13:55:38     16s] [NR-eGR] Metal6  (6V) length: 1.439200e+02um, number of vias: 0
[07/25 13:55:38     16s] [NR-eGR] Total length: 1.449497e+04um, number of vias: 3218
[07/25 13:55:38     16s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:55:38     16s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/25 13:55:38     16s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:55:38     16s] (I)       Started Update net boxes ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Update timing ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Started Postprocess design ( Curr Mem: 1430.38 MB )
[07/25 13:55:38     16s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1410.38 MB )
[07/25 13:55:38     16s] Early Global Route wiring runtime: 0.00 seconds, mem = 1410.4M
[07/25 13:55:38     16s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.004, MEM:1410.4M
[07/25 13:55:38     16s] Tdgp not successfully inited but do clear! skip clearing
[07/25 13:55:38     16s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/25 13:55:38     16s] *** Finishing placeDesign default flow ***
[07/25 13:55:38     16s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1410.4M **
[07/25 13:55:38     16s] Tdgp not successfully inited but do clear! skip clearing
[07/25 13:55:38     16s] 
[07/25 13:55:38     16s] *** Summary of all messages that are not suppressed in this session:
[07/25 13:55:38     16s] Severity  ID               Count  Summary                                  
[07/25 13:55:38     16s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/25 13:55:38     16s] ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
[07/25 13:55:38     16s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/25 13:55:38     16s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/25 13:55:38     16s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[07/25 13:55:38     16s] *** Message Summary: 5 warning(s), 43 error(s)
[07/25 13:55:38     16s] 
[07/25 13:55:42     16s] <CMD> setDrawView place
[07/25 13:55:43     16s] <CMD> fit
[07/25 13:56:04     17s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/25 13:56:04     17s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix digital_safe_preCTS -outDir timingReports
[07/25 13:56:04     17s] AAE DB initialization (MEM=1417.74 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/25 13:56:04     17s] #optDebug: fT-S <1 1 0 0 0>
[07/25 13:56:04     17s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:17.7/0:01:20.1 (0.2), mem = 1417.7M
[07/25 13:56:04     17s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/25 13:56:04     17s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/25 13:56:04     17s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:56:04     17s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1415.7M
[07/25 13:56:04     17s] All LLGs are deleted
[07/25 13:56:04     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1415.7M
[07/25 13:56:04     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1415.7M
[07/25 13:56:04     17s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1415.7M
[07/25 13:56:04     17s] Start to check current routing status for nets...
[07/25 13:56:04     17s] All nets are already routed correctly.
[07/25 13:56:04     17s] End to check current routing status for nets (mem=1415.7M)
[07/25 13:56:04     17s] Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
[07/25 13:56:04     17s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/25 13:56:04     17s] Type 'man IMPEXT-3530' for more detail.
[07/25 13:56:04     17s] PreRoute RC Extraction called for design digital_safe.
[07/25 13:56:04     17s] RC Extraction called in multi-corner(1) mode.
[07/25 13:56:04     17s] RCMode: PreRoute
[07/25 13:56:04     17s]       RC Corner Indexes            0   
[07/25 13:56:04     17s] Capacitance Scaling Factor   : 1.00000 
[07/25 13:56:04     17s] Resistance Scaling Factor    : 1.00000 
[07/25 13:56:04     17s] Clock Cap. Scaling Factor    : 1.00000 
[07/25 13:56:04     17s] Clock Res. Scaling Factor    : 1.00000 
[07/25 13:56:04     17s] Shrink Factor                : 1.00000
[07/25 13:56:04     17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/25 13:56:04     17s] Using capacitance table file ...
[07/25 13:56:04     17s] LayerId::1 widthSet size::4
[07/25 13:56:04     17s] LayerId::2 widthSet size::4
[07/25 13:56:04     17s] LayerId::3 widthSet size::4
[07/25 13:56:04     17s] LayerId::4 widthSet size::4
[07/25 13:56:04     17s] LayerId::5 widthSet size::4
[07/25 13:56:04     17s] LayerId::6 widthSet size::3
[07/25 13:56:04     17s] Updating RC grid for preRoute extraction ...
[07/25 13:56:04     17s] eee: pegSigSF::1.070000
[07/25 13:56:04     17s] Initializing multi-corner capacitance tables ... 
[07/25 13:56:04     17s] Initializing multi-corner resistance tables ...
[07/25 13:56:04     17s] eee: l::1 avDens::0.093412 usedTrk::75.664056 availTrk::810.000000 sigTrk::75.664056
[07/25 13:56:04     17s] eee: l::2 avDens::0.168536 usedTrk::115.830138 availTrk::687.272727 sigTrk::115.830138
[07/25 13:56:04     17s] eee: l::3 avDens::0.156490 usedTrk::126.757045 availTrk::810.000000 sigTrk::126.757045
[07/25 13:56:04     17s] eee: l::4 avDens::0.057491 usedTrk::39.512083 availTrk::687.272727 sigTrk::39.512083
[07/25 13:56:04     17s] eee: l::5 avDens::0.049894 usedTrk::40.413740 availTrk::810.000000 sigTrk::40.413740
[07/25 13:56:04     17s] eee: l::6 avDens::0.066378 usedTrk::30.413363 availTrk::458.181818 sigTrk::30.413363
[07/25 13:56:04     17s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:56:04     17s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:56:04     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.177283 ; aWlH: 0.000000 ; Pmax: 0.825800 ; wcR: 0.566400 ; newSi: 0.078400 ; pMod: 82 ; 
[07/25 13:56:04     17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1415.742M)
[07/25 13:56:04     17s] Effort level <high> specified for reg2reg path_group
[07/25 13:56:04     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1428.1M
[07/25 13:56:04     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1428.1M
[07/25 13:56:04     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1428.1M
[07/25 13:56:04     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1444.1M
[07/25 13:56:04     17s] Fast DP-INIT is on for default
[07/25 13:56:04     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1444.1M
[07/25 13:56:04     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1444.1M
[07/25 13:56:04     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1444.1M
[07/25 13:56:04     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1444.1M
[07/25 13:56:04     17s] Starting delay calculation for Setup views
[07/25 13:56:04     17s] #################################################################################
[07/25 13:56:04     17s] # Design Stage: PreRoute
[07/25 13:56:04     17s] # Design Name: digital_safe
[07/25 13:56:04     17s] # Design Mode: 90nm
[07/25 13:56:04     17s] # Analysis Mode: MMMC Non-OCV 
[07/25 13:56:04     17s] # Parasitics Mode: No SPEF/RCDB 
[07/25 13:56:04     17s] # Signoff Settings: SI Off 
[07/25 13:56:04     17s] #################################################################################
[07/25 13:56:04     17s] Calculate delays in BcWc mode...
[07/25 13:56:04     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1442.1M, InitMEM = 1442.1M)
[07/25 13:56:04     17s] Start delay calculation (fullDC) (1 T). (MEM=1442.05)
[07/25 13:56:04     17s] Start AAE Lib Loading. (MEM=1453.57)
[07/25 13:56:04     17s] End AAE Lib Loading. (MEM=1472.65 CPU=0:00:00.0 Real=0:00:00.0)
[07/25 13:56:04     17s] End AAE Lib Interpolated Model. (MEM=1472.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:56:04     17s] First Iteration Infinite Tw... 
[07/25 13:56:04     17s] Total number of fetched objects 561
[07/25 13:56:04     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:56:04     17s] End delay calculation. (MEM=1524.95 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:56:04     17s] End delay calculation (fullDC). (MEM=1497.88 CPU=0:00:00.1 REAL=0:00:00.0)
[07/25 13:56:04     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1497.9M) ***
[07/25 13:56:04     17s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:17.8 mem=1497.9M)
[07/25 13:56:04     17s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.149   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/25 13:56:04     17s] Density: 84.653%
Routing Overflow: 0.00% H and 0.34% V
------------------------------------------------------------------
Reported timing to dir timingReports
[07/25 13:56:04     17s] Total CPU time: 0.16 sec
[07/25 13:56:04     17s] Total Real time: 0.0 sec
[07/25 13:56:04     17s] Total Memory Usage: 1469.136719 Mbytes
[07/25 13:56:04     17s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.6 (0.3), totSession cpu/real = 0:00:17.8/0:01:20.6 (0.2), mem = 1469.1M
[07/25 13:56:04     17s] 
[07/25 13:56:04     17s] =============================================================================================
[07/25 13:56:04     17s]  Final TAT Report for timeDesign #1                                             20.14-s095_1
[07/25 13:56:04     17s] =============================================================================================
[07/25 13:56:04     17s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:56:04     17s] ---------------------------------------------------------------------------------------------
[07/25 13:56:04     17s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:56:04     17s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:56:04     17s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/25 13:56:04     17s] [ FullDelayCalc          ]      1   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/25 13:56:04     17s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.0 % )     0:00:00.5 /  0:00:00.1    0.2
[07/25 13:56:04     17s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:56:04     17s] [ DrvReport              ]      1   0:00:00.4  (  76.1 % )     0:00:00.4 /  0:00:00.0    0.0
[07/25 13:56:04     17s] [ GenerateReports        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:56:04     17s] [ MISC                   ]          0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.1    1.1
[07/25 13:56:04     17s] ---------------------------------------------------------------------------------------------
[07/25 13:56:04     17s]  timeDesign #1 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.1    0.3
[07/25 13:56:04     17s] ---------------------------------------------------------------------------------------------
[07/25 13:56:04     17s] 
[07/25 13:56:04     17s] Info: pop threads available for lower-level modules during optimization.
[07/25 13:56:14     18s] <CMD> report_power
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Power Net Detected:
[07/25 13:56:14     18s]         Voltage	    Name
[07/25 13:56:14     18s]              0V	    VSS
[07/25 13:56:14     18s]            0.9V	    VDD
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Power Analysis
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s]              0V	    VSS
[07/25 13:56:14     18s]            0.9V	    VDD
[07/25 13:56:14     18s] Begin Processing Timing Library for Power Calculation
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Processing Timing Library for Power Calculation
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Processing Power Net/Grid for Power Calculation
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1083.79MB/2621.09MB/1083.82MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Processing Timing Window Data for Power Calculation
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1083.91MB/2621.09MB/1083.91MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Processing User Attributes
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1083.97MB/2621.09MB/1083.97MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Processing Signal Activity
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.23MB/2621.09MB/1084.23MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Power Computation
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s]       ----------------------------------------------------------
[07/25 13:56:14     18s]       # of cell(s) missing both power/leakage table: 0
[07/25 13:56:14     18s]       # of cell(s) missing power table: 0
[07/25 13:56:14     18s]       # of cell(s) missing leakage table: 0
[07/25 13:56:14     18s]       # of MSMV cell(s) missing power_level: 0
[07/25 13:56:14     18s]       ----------------------------------------------------------
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.67MB/2621.09MB/1084.68MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Begin Processing User Attributes
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.68MB/2621.09MB/1084.75MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.75MB/2621.09MB/1084.75MB)
[07/25 13:56:14     18s] 
[07/25 13:56:14     18s] *



[07/25 13:56:14     18s] Total Power
[07/25 13:56:14     18s] -----------------------------------------------------------------------------------------
[07/25 13:56:14     18s] Total Internal Power:        0.03519662 	   70.5921%
[07/25 13:56:14     18s] Total Switching Power:       0.01457984 	   29.2421%
[07/25 13:56:14     18s] Total Leakage Power:         0.00008270 	    0.1659%
[07/25 13:56:14     18s] Total Power:                 0.04985916
[07/25 13:56:14     18s] -----------------------------------------------------------------------------------------
[07/25 13:56:19     18s] <CMD> report_area
[07/25 13:59:05     27s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/25 13:59:05     27s] <CMD> optDesign -preCTS
[07/25 13:59:05     27s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1082.6M, totSessionCpu=0:00:28 **
[07/25 13:59:05     27s] Executing: place_opt_design -opt
[07/25 13:59:05     27s] **INFO: User settings:
[07/25 13:59:05     27s] setExtractRCMode -engine                            preRoute
[07/25 13:59:05     27s] setUsefulSkewMode -maxAllowedDelay                  1
[07/25 13:59:05     27s] setUsefulSkewMode -maxSkew                          false
[07/25 13:59:05     27s] setUsefulSkewMode -noBoundary                       false
[07/25 13:59:05     27s] setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX8 BUFX8 CLKBUFX3 DLY1X1 DLY4X1 DLY2X1 DLY3X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 INVX1 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX16 INVX8 INVXL}
[07/25 13:59:05     27s] setDelayCalMode -enable_high_fanout                 true
[07/25 13:59:05     27s] setDelayCalMode -eng_copyNetPropToNewNet            true
[07/25 13:59:05     27s] setDelayCalMode -engine                             aae
[07/25 13:59:05     27s] setDelayCalMode -ignoreNetLoad                      false
[07/25 13:59:05     27s] setDelayCalMode -socv_accuracy_mode                 low
[07/25 13:59:05     27s] setOptMode -fixCap                                  true
[07/25 13:59:05     27s] setOptMode -fixFanoutLoad                           false
[07/25 13:59:05     27s] setOptMode -fixTran                                 true
[07/25 13:59:05     27s] setPlaceMode -place_design_floorplan_mode           false
[07/25 13:59:05     27s] setPlaceMode -place_detail_check_route              false
[07/25 13:59:05     27s] setPlaceMode -place_detail_preserve_routing         true
[07/25 13:59:05     27s] setPlaceMode -place_detail_remove_affected_routing  false
[07/25 13:59:05     27s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/25 13:59:05     27s] setPlaceMode -place_global_clock_gate_aware         true
[07/25 13:59:05     27s] setPlaceMode -place_global_cong_effort              auto
[07/25 13:59:05     27s] setPlaceMode -place_global_ignore_scan              true
[07/25 13:59:05     27s] setPlaceMode -place_global_ignore_spare             false
[07/25 13:59:05     27s] setPlaceMode -place_global_module_aware_spare       false
[07/25 13:59:05     27s] setPlaceMode -place_global_place_io_pins            true
[07/25 13:59:05     27s] setPlaceMode -place_global_reorder_scan             true
[07/25 13:59:05     27s] setPlaceMode -powerDriven                           false
[07/25 13:59:05     27s] setPlaceMode -timingDriven                          true
[07/25 13:59:05     27s] setAnalysisMode -analysisType                       bcwc
[07/25 13:59:05     27s] setAnalysisMode -checkType                          setup
[07/25 13:59:05     27s] setAnalysisMode -clkSrcPath                         true
[07/25 13:59:05     27s] setAnalysisMode -clockPropagation                   forcedIdeal
[07/25 13:59:05     27s] setAnalysisMode -virtualIPO                         false
[07/25 13:59:05     27s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/25 13:59:05     27s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1472.0M
[07/25 13:59:05     27s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/25 13:59:05     27s] *** Starting GigaPlace ***
[07/25 13:59:05     27s] #optDebug: fT-E <X 2 3 1 0>
[07/25 13:59:05     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1472.0M
[07/25 13:59:05     27s] z: 2, totalTracks: 1
[07/25 13:59:05     27s] z: 4, totalTracks: 1
[07/25 13:59:05     27s] z: 6, totalTracks: 1
[07/25 13:59:05     27s] #spOpts: mergeVia=F 
[07/25 13:59:05     27s] All LLGs are deleted
[07/25 13:59:05     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1472.0M
[07/25 13:59:05     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1472.0M
[07/25 13:59:05     27s] # Building digital_safe llgBox search-tree.
[07/25 13:59:05     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1472.0M
[07/25 13:59:05     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1472.0M
[07/25 13:59:05     27s] Core basic site is tsm3site
[07/25 13:59:05     27s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1472.0M
[07/25 13:59:05     27s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1488.7M
[07/25 13:59:05     27s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 13:59:05     27s] SiteArray: use 28,672 bytes
[07/25 13:59:05     27s] SiteArray: current memory after site array memory allocation 1488.8M
[07/25 13:59:05     27s] SiteArray: FP blocked sites are writable
[07/25 13:59:05     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:59:05     27s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:     Starting CMU at level 3, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1488.8M
[07/25 13:59:05     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1488.8MB).
[07/25 13:59:05     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1488.8M
[07/25 13:59:05     27s] All LLGs are deleted
[07/25 13:59:05     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1488.8M
[07/25 13:59:05     27s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1488.8M
[07/25 13:59:05     27s] VSMManager cleared!
[07/25 13:59:05     27s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1488.8M
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] =============================================================================================
[07/25 13:59:05     27s]  Step TAT Report for GlobalPlace #1                                             20.14-s095_1
[07/25 13:59:05     27s] =============================================================================================
[07/25 13:59:05     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:05     27s] ---------------------------------------------------------------------------------------------
[07/25 13:59:05     27s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:05     27s] ---------------------------------------------------------------------------------------------
[07/25 13:59:05     27s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:05     27s] ---------------------------------------------------------------------------------------------
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1084.3M, totSessionCpu=0:00:28 **
[07/25 13:59:05     27s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/25 13:59:05     27s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:05     27s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1488.8M
[07/25 13:59:05     27s] GigaOpt running with 1 threads.
[07/25 13:59:05     27s] Info: 1 threads available for lower-level modules during optimization.
[07/25 13:59:05     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1488.8M
[07/25 13:59:05     27s] z: 2, totalTracks: 1
[07/25 13:59:05     27s] z: 4, totalTracks: 1
[07/25 13:59:05     27s] z: 6, totalTracks: 1
[07/25 13:59:05     27s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:05     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1488.8M
[07/25 13:59:05     27s] Core basic site is tsm3site
[07/25 13:59:05     27s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1488.8M
[07/25 13:59:05     27s] Fast DP-INIT is on for default
[07/25 13:59:05     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:59:05     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:     Starting CMU at level 3, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1488.8M
[07/25 13:59:05     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1488.8MB).
[07/25 13:59:05     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1488.8M
[07/25 13:59:05     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1488.8M
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 13:59:05     27s] Summary for sequential cells identification: 
[07/25 13:59:05     27s]   Identified SBFF number: 78
[07/25 13:59:05     27s]   Identified MBFF number: 0
[07/25 13:59:05     27s]   Identified SB Latch number: 0
[07/25 13:59:05     27s]   Identified MB Latch number: 0
[07/25 13:59:05     27s]   Not identified SBFF number: 11
[07/25 13:59:05     27s]   Not identified MBFF number: 0
[07/25 13:59:05     27s]   Not identified SB Latch number: 0
[07/25 13:59:05     27s]   Not identified MB Latch number: 0
[07/25 13:59:05     27s]   Number of sequential cells which are not FFs: 16
[07/25 13:59:05     27s]  Visiting view : WORST
[07/25 13:59:05     27s]    : PowerDomain = none : Weighted F : unweighted  = 24.20 (1.000) with rcCorner = 0
[07/25 13:59:05     27s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[07/25 13:59:05     27s]  Visiting view : BEST
[07/25 13:59:05     27s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[07/25 13:59:05     27s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[07/25 13:59:05     27s] TLC MultiMap info (StdDelay):
[07/25 13:59:05     27s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 13:59:05     27s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 13:59:05     27s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 13:59:05     27s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.2ps
[07/25 13:59:05     27s]  Setting StdDelay to: 24.2ps
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 13:59:05     27s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:05     27s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] Creating Lib Analyzer ...
[07/25 13:59:05     27s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:05     27s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:05     27s] Total number of usable inverters from Lib Analyzer: 17 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[07/25 13:59:05     27s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:05     27s] 
[07/25 13:59:05     27s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:06     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.4 mem=1496.8M
[07/25 13:59:06     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.4 mem=1496.8M
[07/25 13:59:06     28s] Creating Lib Analyzer, finished. 
[07/25 13:59:06     28s] #optDebug: fT-S <1 2 3 1 0>
[07/25 13:59:06     28s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1090.5M, totSessionCpu=0:00:28 **
[07/25 13:59:06     28s] *** optDesign -preCTS ***
[07/25 13:59:06     28s] DRC Margin: user margin 0.0; extra margin 0.2
[07/25 13:59:06     28s] Setup Target Slack: user slack 0; extra slack 0.0
[07/25 13:59:06     28s] Hold Target Slack: user slack 0
[07/25 13:59:06     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1494.8M
[07/25 13:59:06     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1494.8M
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:59:06     28s] Deleting Lib Analyzer.
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Deleting Cell Server End ...
[07/25 13:59:06     28s] Multi-VT timing optimization disabled based on library information.
[07/25 13:59:06     28s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 13:59:06     28s] Summary for sequential cells identification: 
[07/25 13:59:06     28s]   Identified SBFF number: 78
[07/25 13:59:06     28s]   Identified MBFF number: 0
[07/25 13:59:06     28s]   Identified SB Latch number: 0
[07/25 13:59:06     28s]   Identified MB Latch number: 0
[07/25 13:59:06     28s]   Not identified SBFF number: 11
[07/25 13:59:06     28s]   Not identified MBFF number: 0
[07/25 13:59:06     28s]   Not identified SB Latch number: 0
[07/25 13:59:06     28s]   Not identified MB Latch number: 0
[07/25 13:59:06     28s]   Number of sequential cells which are not FFs: 16
[07/25 13:59:06     28s]  Visiting view : WORST
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 24.20 (1.000) with rcCorner = 0
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[07/25 13:59:06     28s]  Visiting view : BEST
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[07/25 13:59:06     28s] TLC MultiMap info (StdDelay):
[07/25 13:59:06     28s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 13:59:06     28s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 13:59:06     28s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 13:59:06     28s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.2ps
[07/25 13:59:06     28s]  Setting StdDelay to: 24.2ps
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Deleting Cell Server End ...
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] Creating Lib Analyzer ...
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 13:59:06     28s] Summary for sequential cells identification: 
[07/25 13:59:06     28s]   Identified SBFF number: 78
[07/25 13:59:06     28s]   Identified MBFF number: 0
[07/25 13:59:06     28s]   Identified SB Latch number: 0
[07/25 13:59:06     28s]   Identified MB Latch number: 0
[07/25 13:59:06     28s]   Not identified SBFF number: 11
[07/25 13:59:06     28s]   Not identified MBFF number: 0
[07/25 13:59:06     28s]   Not identified SB Latch number: 0
[07/25 13:59:06     28s]   Not identified MB Latch number: 0
[07/25 13:59:06     28s]   Number of sequential cells which are not FFs: 16
[07/25 13:59:06     28s]  Visiting view : WORST
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000) with rcCorner = 0
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[07/25 13:59:06     28s]  Visiting view : BEST
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[07/25 13:59:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[07/25 13:59:06     28s] TLC MultiMap info (StdDelay):
[07/25 13:59:06     28s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 13:59:06     28s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 13:59:06     28s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 13:59:06     28s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.3ps
[07/25 13:59:06     28s]  Setting StdDelay to: 24.3ps
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 13:59:06     28s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:06     28s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:06     28s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:06     28s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:06     28s] 
[07/25 13:59:06     28s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:07     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.1 mem=1494.8M
[07/25 13:59:07     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.1 mem=1494.8M
[07/25 13:59:07     29s] Creating Lib Analyzer, finished. 
[07/25 13:59:07     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1494.8M
[07/25 13:59:07     29s] All LLGs are deleted
[07/25 13:59:07     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1494.8M
[07/25 13:59:07     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1494.8M
[07/25 13:59:07     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1494.8M
[07/25 13:59:07     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.1 mem=1494.8M
[07/25 13:59:07     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.1 mem=1494.8M
[07/25 13:59:07     29s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Import and model ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Create place DB ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Import place data ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read instances and placement ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Number of ignored instance 0
[07/25 13:59:07     29s] (I)       Number of inbound cells 0
[07/25 13:59:07     29s] (I)       Number of opened ILM blockages 0
[07/25 13:59:07     29s] (I)       Number of instances temporarily fixed by detailed placement 150
[07/25 13:59:07     29s] (I)       numMoveCells=286, numMacros=0  numPads=177  numMultiRowHeightInsts=0
[07/25 13:59:07     29s] (I)       cell height: 10080, count: 286
[07/25 13:59:07     29s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read nets ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Number of nets = 561 ( 0 ignored )
[07/25 13:59:07     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Read rows... (mem=1494.8M)
[07/25 13:59:07     29s] (I)       Done Read rows (cpu=0.000s, mem=1494.8M)
[07/25 13:59:07     29s] (I)       Identified Clock instances: Flop 56, Clock buffer/inverter 0, Gate 0, Logic 0
[07/25 13:59:07     29s] (I)       Read module constraints... (mem=1494.8M)
[07/25 13:59:07     29s] (I)       Done Read module constraints (cpu=0.000s, mem=1494.8M)
[07/25 13:59:07     29s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Create route DB ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       == Non-default Options ==
[07/25 13:59:07     29s] (I)       Maximum routing layer                              : 6
[07/25 13:59:07     29s] (I)       Buffering-aware routing                            : true
[07/25 13:59:07     29s] (I)       Spread congestion away from blockages              : true
[07/25 13:59:07     29s] (I)       Number of threads                                  : 1
[07/25 13:59:07     29s] (I)       Overflow penalty cost                              : 10
[07/25 13:59:07     29s] (I)       Punch through distance                             : 2761.990000
[07/25 13:59:07     29s] (I)       Source-to-sink ratio                               : 0.300000
[07/25 13:59:07     29s] (I)       Method to set GCell size                           : row
[07/25 13:59:07     29s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:59:07     29s] (I)       Started Import route data (1T) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Use row-based GCell size
[07/25 13:59:07     29s] (I)       Use row-based GCell align
[07/25 13:59:07     29s] (I)       GCell unit size   : 10080
[07/25 13:59:07     29s] (I)       GCell multiplier  : 1
[07/25 13:59:07     29s] (I)       GCell row height  : 10080
[07/25 13:59:07     29s] (I)       Actual row height : 10080
[07/25 13:59:07     29s] (I)       GCell align ref   : 17160 16800
[07/25 13:59:07     29s] [NR-eGR] Track table information for default rule: 
[07/25 13:59:07     29s] [NR-eGR] Metal1 has no routable track
[07/25 13:59:07     29s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:59:07     29s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:59:07     29s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:59:07     29s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:59:07     29s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:59:07     29s] (I)       ================ Default via ================
[07/25 13:59:07     29s] (I)       +---+------------------+--------------------+
[07/25 13:59:07     29s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:59:07     29s] (I)       +---+------------------+--------------------+
[07/25 13:59:07     29s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:59:07     29s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:59:07     29s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:59:07     29s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:59:07     29s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:59:07     29s] (I)       +---+------------------+--------------------+
[07/25 13:59:07     29s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read routing blockages ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read instance blockages ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read PG blockages ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Read 572 PG shapes
[07/25 13:59:07     29s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read boundary cut boxes ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:59:07     29s] [NR-eGR] #Instance Blockages : 0
[07/25 13:59:07     29s] [NR-eGR] #PG Blockages       : 572
[07/25 13:59:07     29s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:59:07     29s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:59:07     29s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read blackboxes ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:59:07     29s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read prerouted ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:59:07     29s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read unlegalized nets ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read nets ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 13:59:07     29s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Set up via pillars ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       early_global_route_priority property id does not exist.
[07/25 13:59:07     29s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Model blockages into capacity
[07/25 13:59:07     29s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:59:07     29s] (I)       Started Initialize 3D capacity ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:07     29s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:59:07     29s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:07     29s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:59:07     29s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:07     29s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       -- layer congestion ratio --
[07/25 13:59:07     29s] (I)       Layer 1 : 0.100000
[07/25 13:59:07     29s] (I)       Layer 2 : 0.700000
[07/25 13:59:07     29s] (I)       Layer 3 : 0.700000
[07/25 13:59:07     29s] (I)       Layer 4 : 0.700000
[07/25 13:59:07     29s] (I)       Layer 5 : 0.700000
[07/25 13:59:07     29s] (I)       Layer 6 : 0.700000
[07/25 13:59:07     29s] (I)       ----------------------------
[07/25 13:59:07     29s] (I)       Number of ignored nets                =      0
[07/25 13:59:07     29s] (I)       Number of connected nets              =      0
[07/25 13:59:07     29s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:59:07     29s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:59:07     29s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:59:07     29s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Read aux data ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Constructing bin map
[07/25 13:59:07     29s] (I)       Initialize bin information with width=20160 height=20160
[07/25 13:59:07     29s] (I)       Done constructing bin map
[07/25 13:59:07     29s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Others data preparation ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] **WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 18.66 109.20. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[07/25 13:59:07     29s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Create route kernel ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Ndr track 0 does not exist
[07/25 13:59:07     29s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:59:07     29s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:59:07     29s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:59:07     29s] (I)       Site width          :  1320  (dbu)
[07/25 13:59:07     29s] (I)       Row height          : 10080  (dbu)
[07/25 13:59:07     29s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:59:07     29s] (I)       GCell width         : 10080  (dbu)
[07/25 13:59:07     29s] (I)       GCell height        : 10080  (dbu)
[07/25 13:59:07     29s] (I)       Grid                :    30    28     6
[07/25 13:59:07     29s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:59:07     29s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 13:59:07     29s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[07/25 13:59:07     29s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:59:07     29s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:59:07     29s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:59:07     29s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:59:07     29s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:59:07     29s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[07/25 13:59:07     29s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:59:07     29s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:59:07     29s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:59:07     29s] (I)       --------------------------------------------------------
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] [NR-eGR] ============ Routing rule table ============
[07/25 13:59:07     29s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 13:59:07     29s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:59:07     29s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:59:07     29s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:07     29s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:07     29s] [NR-eGR] ========================================
[07/25 13:59:07     29s] [NR-eGR] 
[07/25 13:59:07     29s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:59:07     29s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 13:59:07     29s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 13:59:07     29s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 13:59:07     29s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 13:59:07     29s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 13:59:07     29s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Reset routing kernel
[07/25 13:59:07     29s] (I)       Started Global Routing ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Initialization ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       totalPins=1441  totalGlobalPin=1326 (92.02%)
[07/25 13:59:07     29s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Net group 1 ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Generate topology ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       total 2D Cap : 29668 = (13779 H, 15889 V)
[07/25 13:59:07     29s] (I)       #blocked areas for congestion spreading : 0
[07/25 13:59:07     29s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] (I)       ============  Phase 1a Route ============
[07/25 13:59:07     29s] (I)       Started Phase 1a ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Pattern routing (1T) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 13:59:07     29s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Usage: 2715 = (1305 H, 1410 V) = (9.47% H, 8.87% V) = (6.577e+03um H, 7.106e+03um V)
[07/25 13:59:07     29s] (I)       Started Add via demand to 2D ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] (I)       ============  Phase 1b Route ============
[07/25 13:59:07     29s] (I)       Started Phase 1b ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Usage: 2715 = (1305 H, 1410 V) = (9.47% H, 8.87% V) = (6.577e+03um H, 7.106e+03um V)
[07/25 13:59:07     29s] (I)       Overflow of layer group 1: 0.17% H + 0.55% V. EstWL: 1.368360e+04um
[07/25 13:59:07     29s] (I)       Congestion metric : 0.17%H 0.55%V, 0.72%HV
[07/25 13:59:07     29s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 13:59:07     29s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] (I)       ============  Phase 1c Route ============
[07/25 13:59:07     29s] (I)       Started Phase 1c ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Two level routing ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Level2 Grid: 6 x 6
[07/25 13:59:07     29s] (I)       Started Two Level Routing ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Usage: 2715 = (1305 H, 1410 V) = (9.47% H, 8.87% V) = (6.577e+03um H, 7.106e+03um V)
[07/25 13:59:07     29s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] (I)       ============  Phase 1d Route ============
[07/25 13:59:07     29s] (I)       Started Phase 1d ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Detoured routing ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Usage: 2722 = (1309 H, 1413 V) = (9.50% H, 8.89% V) = (6.597e+03um H, 7.122e+03um V)
[07/25 13:59:07     29s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] (I)       ============  Phase 1e Route ============
[07/25 13:59:07     29s] (I)       Started Phase 1e ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Route legalization ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Usage: 2722 = (1309 H, 1413 V) = (9.50% H, 8.89% V) = (6.597e+03um H, 7.122e+03um V)
[07/25 13:59:07     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.55% V. EstWL: 1.371888e+04um
[07/25 13:59:07     29s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] (I)       ============  Phase 1l Route ============
[07/25 13:59:07     29s] (I)       Started Phase 1l ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Layer assignment (1T) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Clean cong LA ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 13:59:07     29s] (I)       Layer  2:       6022      1604        52           0        6185    ( 0.00%) 
[07/25 13:59:07     29s] (I)       Layer  3:       7296      1265         0           0        7308    ( 0.00%) 
[07/25 13:59:07     29s] (I)       Layer  4:       6022       362         1           0        6185    ( 0.00%) 
[07/25 13:59:07     29s] (I)       Layer  5:       6009       107         0         252        7056    ( 3.45%) 
[07/25 13:59:07     29s] (I)       Layer  6:       3294        22         0         412        3711    ( 9.99%) 
[07/25 13:59:07     29s] (I)       Total:         28643      3360        53         664       30445    ( 2.13%) 
[07/25 13:59:07     29s] (I)       
[07/25 13:59:07     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 13:59:07     29s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/25 13:59:07     29s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/25 13:59:07     29s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-17)    OverCon 
[07/25 13:59:07     29s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:59:07     29s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:07     29s] [NR-eGR]  Metal2  (2)         7( 0.86%)         2( 0.25%)         0( 0.00%)         1( 0.12%)   ( 1.23%) 
[07/25 13:59:07     29s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:07     29s] [NR-eGR]  Metal4  (4)         1( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[07/25 13:59:07     29s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:07     29s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:07     29s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:59:07     29s] [NR-eGR] Total                8( 0.20%)         2( 0.05%)         0( 0.00%)         1( 0.03%)   ( 0.28%) 
[07/25 13:59:07     29s] [NR-eGR] 
[07/25 13:59:07     29s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Export 3D cong map ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       total 2D Cap : 29747 = (13807 H, 15940 V)
[07/25 13:59:07     29s] (I)       Started Export 2D cong map ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[07/25 13:59:07     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.29% V
[07/25 13:59:07     29s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Free existing wires ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       ============= Track Assignment ============
[07/25 13:59:07     29s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Track Assignment (1T) ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/25 13:59:07     29s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Run Multi-thread track assignment
[07/25 13:59:07     29s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Export ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Started Export DB wires ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Started Export all nets ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Started Set wire vias ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:59:07     29s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[07/25 13:59:07     29s] [NR-eGR] Metal2  (2V) length: 5.691540e+03um, number of vias: 1645
[07/25 13:59:07     29s] [NR-eGR] Metal3  (3H) length: 6.299040e+03um, number of vias: 199
[07/25 13:59:07     29s] [NR-eGR] Metal4  (4V) length: 1.952925e+03um, number of vias: 41
[07/25 13:59:07     29s] [NR-eGR] Metal5  (5H) length: 4.973700e+02um, number of vias: 9
[07/25 13:59:07     29s] [NR-eGR] Metal6  (6V) length: 1.439200e+02um, number of vias: 0
[07/25 13:59:07     29s] [NR-eGR] Total length: 1.458480e+04um, number of vias: 3200
[07/25 13:59:07     29s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:59:07     29s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/25 13:59:07     29s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:59:07     29s] (I)       Started Update net boxes ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Started Update timing ( Curr Mem: 1494.79 MB )
[07/25 13:59:07     29s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1485.27 MB )
[07/25 13:59:07     29s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1485.27 MB )
[07/25 13:59:07     29s] (I)       Started Postprocess design ( Curr Mem: 1485.27 MB )
[07/25 13:59:07     29s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1473.27 MB )
[07/25 13:59:07     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1473.27 MB )
[07/25 13:59:07     29s] Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
[07/25 13:59:07     29s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/25 13:59:07     29s] Type 'man IMPEXT-3530' for more detail.
[07/25 13:59:07     29s] PreRoute RC Extraction called for design digital_safe.
[07/25 13:59:07     29s] RC Extraction called in multi-corner(1) mode.
[07/25 13:59:07     29s] RCMode: PreRoute
[07/25 13:59:07     29s]       RC Corner Indexes            0   
[07/25 13:59:07     29s] Capacitance Scaling Factor   : 1.00000 
[07/25 13:59:07     29s] Resistance Scaling Factor    : 1.00000 
[07/25 13:59:07     29s] Clock Cap. Scaling Factor    : 1.00000 
[07/25 13:59:07     29s] Clock Res. Scaling Factor    : 1.00000 
[07/25 13:59:07     29s] Shrink Factor                : 1.00000
[07/25 13:59:07     29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/25 13:59:07     29s] Using capacitance table file ...
[07/25 13:59:07     29s] LayerId::1 widthSet size::4
[07/25 13:59:07     29s] LayerId::2 widthSet size::4
[07/25 13:59:07     29s] LayerId::3 widthSet size::4
[07/25 13:59:07     29s] LayerId::4 widthSet size::4
[07/25 13:59:07     29s] LayerId::5 widthSet size::4
[07/25 13:59:07     29s] LayerId::6 widthSet size::3
[07/25 13:59:07     29s] Updating RC grid for preRoute extraction ...
[07/25 13:59:07     29s] eee: pegSigSF::1.070000
[07/25 13:59:07     29s] Initializing multi-corner capacitance tables ... 
[07/25 13:59:07     29s] Initializing multi-corner resistance tables ...
[07/25 13:59:07     29s] eee: l::1 avDens::0.093412 usedTrk::75.664056 availTrk::810.000000 sigTrk::75.664056
[07/25 13:59:07     29s] eee: l::2 avDens::0.168788 usedTrk::116.003472 availTrk::687.272727 sigTrk::116.003472
[07/25 13:59:07     29s] eee: l::3 avDens::0.158200 usedTrk::128.142212 availTrk::810.000000 sigTrk::128.142212
[07/25 13:59:07     29s] eee: l::4 avDens::0.059718 usedTrk::41.042570 availTrk::687.272727 sigTrk::41.042570
[07/25 13:59:07     29s] eee: l::5 avDens::0.048770 usedTrk::39.503620 availTrk::810.000000 sigTrk::39.503620
[07/25 13:59:07     29s] eee: l::6 avDens::0.066378 usedTrk::30.413363 availTrk::458.181818 sigTrk::30.413363
[07/25 13:59:07     29s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:07     29s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.177871 ; aWlH: 0.000000 ; Pmax: 0.825900 ; wcR: 0.566400 ; newSi: 0.078400 ; pMod: 82 ; 
[07/25 13:59:07     29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1473.270M)
[07/25 13:59:07     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1473.3M
[07/25 13:59:07     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1473.3M
[07/25 13:59:07     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1473.3M
[07/25 13:59:07     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1473.3M
[07/25 13:59:07     29s] Fast DP-INIT is on for default
[07/25 13:59:07     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1473.3M
[07/25 13:59:07     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1473.3M
[07/25 13:59:07     29s] Starting delay calculation for Setup views
[07/25 13:59:07     29s] #################################################################################
[07/25 13:59:07     29s] # Design Stage: PreRoute
[07/25 13:59:07     29s] # Design Name: digital_safe
[07/25 13:59:07     29s] # Design Mode: 90nm
[07/25 13:59:07     29s] # Analysis Mode: MMMC Non-OCV 
[07/25 13:59:07     29s] # Parasitics Mode: No SPEF/RCDB 
[07/25 13:59:07     29s] # Signoff Settings: SI Off 
[07/25 13:59:07     29s] #################################################################################
[07/25 13:59:07     29s] Calculate delays in BcWc mode...
[07/25 13:59:07     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1479.1M, InitMEM = 1479.1M)
[07/25 13:59:07     29s] Start delay calculation (fullDC) (1 T). (MEM=1479.05)
[07/25 13:59:07     29s] End AAE Lib Interpolated Model. (MEM=1490.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:59:07     29s] Total number of fetched objects 561
[07/25 13:59:07     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:59:07     29s] End delay calculation. (MEM=1506.25 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:59:07     29s] End delay calculation (fullDC). (MEM=1506.25 CPU=0:00:00.1 REAL=0:00:00.0)
[07/25 13:59:07     29s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1506.3M) ***
[07/25 13:59:07     29s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:29.3 mem=1506.3M)
[07/25 13:59:07     29s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.151   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.653%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1096.9M, totSessionCpu=0:00:29 **
[07/25 13:59:07     29s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:29.3/0:04:22.9 (0.1), mem = 1478.5M
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] =============================================================================================
[07/25 13:59:07     29s]  Step TAT Report for InitOpt #1                                                 20.14-s095_1
[07/25 13:59:07     29s] =============================================================================================
[07/25 13:59:07     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:07     29s] ---------------------------------------------------------------------------------------------
[07/25 13:59:07     29s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:07     29s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/25 13:59:07     29s] [ ExtractRC              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:07     29s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/25 13:59:07     29s] [ FullDelayCalc          ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/25 13:59:07     29s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/25 13:59:07     29s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:07     29s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:07     29s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/25 13:59:07     29s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  82.5 % )     0:00:01.2 /  0:00:01.2    1.0
[07/25 13:59:07     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:07     29s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:07     29s] [ MISC                   ]          0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/25 13:59:07     29s] ---------------------------------------------------------------------------------------------
[07/25 13:59:07     29s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[07/25 13:59:07     29s] ---------------------------------------------------------------------------------------------
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/25 13:59:07     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:07     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.3 mem=1478.5M
[07/25 13:59:07     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1478.5M
[07/25 13:59:07     29s] z: 2, totalTracks: 1
[07/25 13:59:07     29s] z: 4, totalTracks: 1
[07/25 13:59:07     29s] z: 6, totalTracks: 1
[07/25 13:59:07     29s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:07     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:     Starting CMU at level 3, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1478.5M
[07/25 13:59:07     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1478.5MB).
[07/25 13:59:07     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1478.5M
[07/25 13:59:07     29s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:07     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.3 mem=1478.5M
[07/25 13:59:07     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1478.5M
[07/25 13:59:07     29s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:07     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:07     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.3 mem=1478.5M
[07/25 13:59:07     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1478.5M
[07/25 13:59:07     29s] z: 2, totalTracks: 1
[07/25 13:59:07     29s] z: 4, totalTracks: 1
[07/25 13:59:07     29s] z: 6, totalTracks: 1
[07/25 13:59:07     29s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:07     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:     Starting CMU at level 3, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1478.5M
[07/25 13:59:07     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1478.5MB).
[07/25 13:59:07     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1478.5M
[07/25 13:59:07     29s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:07     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.3 mem=1478.5M
[07/25 13:59:07     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1478.5M
[07/25 13:59:07     29s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:07     29s] *** Starting optimizing excluded clock nets MEM= 1478.5M) ***
[07/25 13:59:07     29s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1478.5M) ***
[07/25 13:59:07     29s] The useful skew maximum allowed delay set by user is: 1
[07/25 13:59:07     29s] Deleting Lib Analyzer.
[07/25 13:59:07     29s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:29.4/0:04:23.0 (0.1), mem = 1478.5M
[07/25 13:59:07     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.4 mem=1478.5M
[07/25 13:59:07     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.4 mem=1478.5M
[07/25 13:59:07     29s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/25 13:59:07     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.1
[07/25 13:59:07     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:07     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.4 mem=1478.5M
[07/25 13:59:07     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1478.5M
[07/25 13:59:07     29s] z: 2, totalTracks: 1
[07/25 13:59:07     29s] z: 4, totalTracks: 1
[07/25 13:59:07     29s] z: 6, totalTracks: 1
[07/25 13:59:07     29s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:07     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:     Starting CMU at level 3, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1478.5M
[07/25 13:59:07     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1478.5M
[07/25 13:59:07     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1478.5MB).
[07/25 13:59:07     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1478.5M
[07/25 13:59:07     29s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:07     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.4 mem=1478.5M
[07/25 13:59:07     29s] ### Creating TopoMgr, started
[07/25 13:59:07     29s] ### Creating TopoMgr, finished
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] Footprint cell information for calculating maxBufDist
[07/25 13:59:07     29s] *info: There are 14 candidate Buffer cells
[07/25 13:59:07     29s] *info: There are 13 candidate Inverter cells
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] #optDebug: Start CG creation (mem=1478.5M)
[07/25 13:59:07     29s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s]  maxDriveDist -0.000500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[07/25 13:59:07     29s] (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgPrt (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgEgp (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgPbk (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgNrb(cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgObs (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgCon (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s]  ...processing cgPdm (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1534.0M)
[07/25 13:59:07     29s] ### Creating RouteCongInterface, started
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] Creating Lib Analyzer ...
[07/25 13:59:07     29s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:07     29s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:07     29s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:07     29s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:07     29s] 
[07/25 13:59:07     29s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:08     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.3 mem=1550.0M
[07/25 13:59:08     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.3 mem=1550.0M
[07/25 13:59:08     30s] Creating Lib Analyzer, finished. 
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] #optDebug: {0, 1.000}
[07/25 13:59:08     30s] ### Creating RouteCongInterface, finished
[07/25 13:59:08     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1569.0M
[07/25 13:59:08     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1569.0M
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] Netlist preparation processing... 
[07/25 13:59:08     30s] Removed 0 instance
[07/25 13:59:08     30s] *info: Marking 0 isolation instances dont touch
[07/25 13:59:08     30s] *info: Marking 0 level shifter instances dont touch
[07/25 13:59:08     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1550.0M
[07/25 13:59:08     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1544.0M
[07/25 13:59:08     30s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:08     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.1
[07/25 13:59:08     30s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:30.6/0:04:24.3 (0.1), mem = 1544.0M
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] =============================================================================================
[07/25 13:59:08     30s]  Step TAT Report for SimplifyNetlist #1                                         20.14-s095_1
[07/25 13:59:08     30s] =============================================================================================
[07/25 13:59:08     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:08     30s] ---------------------------------------------------------------------------------------------
[07/25 13:59:08     30s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  48.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:08     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:08     30s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:08     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:08     30s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  22.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:08     30s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:08     30s] [ MISC                   ]          0:00:00.4  (  28.2 % )     0:00:00.4 /  0:00:00.3    1.0
[07/25 13:59:08     30s] ---------------------------------------------------------------------------------------------
[07/25 13:59:08     30s]  SimplifyNetlist #1 TOTAL           0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[07/25 13:59:08     30s] ---------------------------------------------------------------------------------------------
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] Deleting Lib Analyzer.
[07/25 13:59:08     30s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[07/25 13:59:08     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.6 mem=1544.0M
[07/25 13:59:08     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.6 mem=1544.0M
[07/25 13:59:08     30s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/25 13:59:08     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:08     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.6 mem=1563.0M
[07/25 13:59:08     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1563.0M
[07/25 13:59:08     30s] z: 2, totalTracks: 1
[07/25 13:59:08     30s] z: 4, totalTracks: 1
[07/25 13:59:08     30s] z: 6, totalTracks: 1
[07/25 13:59:08     30s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:08     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.0M
[07/25 13:59:08     30s] OPERPROF:     Starting CMU at level 3, MEM:1563.0M
[07/25 13:59:08     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1563.0M
[07/25 13:59:08     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1563.0M
[07/25 13:59:08     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.0MB).
[07/25 13:59:08     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1563.0M
[07/25 13:59:08     30s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:08     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.6 mem=1563.0M
[07/25 13:59:08     30s] Begin: Area Reclaim Optimization
[07/25 13:59:08     30s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:00:30.6/0:04:24.3 (0.1), mem = 1563.0M
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] Creating Lib Analyzer ...
[07/25 13:59:08     30s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:08     30s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:08     30s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:08     30s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:08     30s] 
[07/25 13:59:08     30s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:09     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.3 mem=1563.0M
[07/25 13:59:09     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.3 mem=1563.0M
[07/25 13:59:09     31s] Creating Lib Analyzer, finished. 
[07/25 13:59:09     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.2
[07/25 13:59:09     31s] ### Creating RouteCongInterface, started
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] #optDebug: {0, 1.000}
[07/25 13:59:09     31s] ### Creating RouteCongInterface, finished
[07/25 13:59:09     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1563.0M
[07/25 13:59:09     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1563.0M
[07/25 13:59:09     31s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 84.65
[07/25 13:59:09     31s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:09     31s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/25 13:59:09     31s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:09     31s] |   84.65%|        -|   0.000|   0.000|   0:00:00.0| 1563.0M|
[07/25 13:59:09     31s] |   84.65%|        0|   0.000|   0.000|   0:00:00.0| 1584.1M|
[07/25 13:59:09     31s] #optDebug: <stH: 5.0400 MiSeL: 182.7065>
[07/25 13:59:09     31s] |   84.65%|        0|   0.000|   0.000|   0:00:00.0| 1584.1M|
[07/25 13:59:09     31s] |   66.06%|      158|   0.000|   0.000|   0:00:00.0| 1620.7M|
[07/25 13:59:09     31s] |   66.06%|        0|   0.000|   0.000|   0:00:00.0| 1620.7M|
[07/25 13:59:09     31s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:09     31s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.06
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 158 **
[07/25 13:59:09     31s] --------------------------------------------------------------
[07/25 13:59:09     31s] |                                   | Total     | Sequential |
[07/25 13:59:09     31s] --------------------------------------------------------------
[07/25 13:59:09     31s] | Num insts resized                 |     158  |      40    |
[07/25 13:59:09     31s] | Num insts undone                  |       0  |       0    |
[07/25 13:59:09     31s] | Num insts Downsized               |     158  |      40    |
[07/25 13:59:09     31s] | Num insts Samesized               |       0  |       0    |
[07/25 13:59:09     31s] | Num insts Upsized                 |       0  |       0    |
[07/25 13:59:09     31s] | Num multiple commits+uncommits    |       0  |       -    |
[07/25 13:59:09     31s] --------------------------------------------------------------
[07/25 13:59:09     31s] Bottom Preferred Layer:
[07/25 13:59:09     31s]     None
[07/25 13:59:09     31s] Via Pillar Rule:
[07/25 13:59:09     31s]     None
[07/25 13:59:09     31s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[07/25 13:59:09     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.2
[07/25 13:59:09     31s] *** AreaOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:31.8/0:04:25.4 (0.1), mem = 1620.7M
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] =============================================================================================
[07/25 13:59:09     31s]  Step TAT Report for AreaOpt #1                                                 20.14-s095_1
[07/25 13:59:09     31s] =============================================================================================
[07/25 13:59:09     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:09     31s] ---------------------------------------------------------------------------------------------
[07/25 13:59:09     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:09     31s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  53.8 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:09     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:09     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:09     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:09     31s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/25 13:59:09     31s] [ OptGetWeight           ]    172   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:09     31s] [ OptEval                ]    172   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.0    0.7
[07/25 13:59:09     31s] [ OptCommit              ]    172   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:09     31s] [ IncrTimingUpdate       ]     21   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.0
[07/25 13:59:09     31s] [ PostCommitDelayUpdate  ]    172   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/25 13:59:09     31s] [ IncrDelayCalc          ]    137   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/25 13:59:09     31s] [ MISC                   ]          0:00:00.3  (  30.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:09     31s] ---------------------------------------------------------------------------------------------
[07/25 13:59:09     31s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[07/25 13:59:09     31s] ---------------------------------------------------------------------------------------------
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] Executing incremental physical updates
[07/25 13:59:09     31s] Executing incremental physical updates
[07/25 13:59:09     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1601.7M
[07/25 13:59:09     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1559.7M
[07/25 13:59:09     31s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:09     31s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1559.66M, totSessionCpu=0:00:32).
[07/25 13:59:09     31s] Deleting Lib Analyzer.
[07/25 13:59:09     31s] Begin: GigaOpt high fanout net optimization
[07/25 13:59:09     31s] GigaOpt HFN: use maxLocalDensity 1.2
[07/25 13:59:09     31s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/25 13:59:09     31s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:00:31.8/0:04:25.5 (0.1), mem = 1559.7M
[07/25 13:59:09     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.3
[07/25 13:59:09     31s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:09     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.8 mem=1559.7M
[07/25 13:59:09     31s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/25 13:59:09     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1559.7M
[07/25 13:59:09     31s] z: 2, totalTracks: 1
[07/25 13:59:09     31s] z: 4, totalTracks: 1
[07/25 13:59:09     31s] z: 6, totalTracks: 1
[07/25 13:59:09     31s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:09     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1559.7M
[07/25 13:59:09     31s] OPERPROF:     Starting CMU at level 3, MEM:1559.7M
[07/25 13:59:09     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1559.7M
[07/25 13:59:09     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1559.7M
[07/25 13:59:09     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1559.7MB).
[07/25 13:59:09     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1559.7M
[07/25 13:59:09     31s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:09     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.8 mem=1559.7M
[07/25 13:59:09     31s] ### Creating RouteCongInterface, started
[07/25 13:59:09     31s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] Creating Lib Analyzer ...
[07/25 13:59:09     31s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:09     31s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:09     31s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:09     31s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:09     31s] 
[07/25 13:59:09     31s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:10     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.5 mem=1559.7M
[07/25 13:59:10     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.5 mem=1559.7M
[07/25 13:59:10     32s] Creating Lib Analyzer, finished. 
[07/25 13:59:10     32s] 
[07/25 13:59:10     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[07/25 13:59:10     32s] 
[07/25 13:59:10     32s] #optDebug: {0, 1.000}
[07/25 13:59:10     32s] ### Creating RouteCongInterface, finished
[07/25 13:59:10     32s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:10     32s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/25 13:59:10     32s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:10     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1559.7M
[07/25 13:59:10     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1559.7M
[07/25 13:59:10     32s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:10     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.3
[07/25 13:59:10     32s] *** DrvOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:32.9/0:04:26.5 (0.1), mem = 1559.7M
[07/25 13:59:10     32s] 
[07/25 13:59:10     32s] =============================================================================================
[07/25 13:59:10     32s]  Step TAT Report for DrvOpt #1                                                  20.14-s095_1
[07/25 13:59:10     32s] =============================================================================================
[07/25 13:59:10     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:10     32s] ---------------------------------------------------------------------------------------------
[07/25 13:59:10     32s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  57.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:10     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:10     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:10     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:10     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:10     32s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:10     32s] [ MISC                   ]          0:00:00.4  (  41.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/25 13:59:10     32s] ---------------------------------------------------------------------------------------------
[07/25 13:59:10     32s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/25 13:59:10     32s] ---------------------------------------------------------------------------------------------
[07/25 13:59:10     32s] 
[07/25 13:59:10     32s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/25 13:59:10     32s] End: GigaOpt high fanout net optimization
[07/25 13:59:10     32s] Begin: GigaOpt DRV Optimization
[07/25 13:59:10     32s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/25 13:59:10     32s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:00:32.9/0:04:26.5 (0.1), mem = 1559.7M
[07/25 13:59:10     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.4
[07/25 13:59:10     32s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:10     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.9 mem=1559.7M
[07/25 13:59:10     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1559.7M
[07/25 13:59:10     32s] z: 2, totalTracks: 1
[07/25 13:59:10     32s] z: 4, totalTracks: 1
[07/25 13:59:10     32s] z: 6, totalTracks: 1
[07/25 13:59:10     32s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:10     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1559.7M
[07/25 13:59:10     32s] OPERPROF:     Starting CMU at level 3, MEM:1559.7M
[07/25 13:59:10     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1559.7M
[07/25 13:59:10     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1559.7M
[07/25 13:59:10     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1559.7MB).
[07/25 13:59:10     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1559.7M
[07/25 13:59:10     32s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:10     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.9 mem=1559.7M
[07/25 13:59:10     32s] ### Creating RouteCongInterface, started
[07/25 13:59:10     32s] 
[07/25 13:59:10     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[07/25 13:59:10     32s] 
[07/25 13:59:10     32s] #optDebug: {0, 1.000}
[07/25 13:59:10     32s] ### Creating RouteCongInterface, finished
[07/25 13:59:10     32s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:11     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1578.7M
[07/25 13:59:11     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1578.7M
[07/25 13:59:11     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:11     33s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/25 13:59:11     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:11     33s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/25 13:59:11     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:11     33s] Info: violation cost 2.630835 (cap = 2.630835, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/25 13:59:11     33s] |     0|     0|     0.00|     1|     1|    -0.14|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.06%|          |         |
[07/25 13:59:11     33s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/25 13:59:11     33s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       1| 66.08%| 0:00:00.0|  1628.5M|
[07/25 13:59:11     33s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/25 13:59:11     33s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.08%| 0:00:00.0|  1628.5M|
[07/25 13:59:11     33s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:11     33s] Bottom Preferred Layer:
[07/25 13:59:11     33s]     None
[07/25 13:59:11     33s] Via Pillar Rule:
[07/25 13:59:11     33s]     None
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1628.5M) ***
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:11     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1609.4M
[07/25 13:59:11     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1564.4M
[07/25 13:59:11     33s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:11     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.4
[07/25 13:59:11     33s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:33.4/0:04:27.1 (0.1), mem = 1564.4M
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] =============================================================================================
[07/25 13:59:11     33s]  Step TAT Report for DrvOpt #2                                                  20.14-s095_1
[07/25 13:59:11     33s] =============================================================================================
[07/25 13:59:11     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:11     33s] ---------------------------------------------------------------------------------------------
[07/25 13:59:11     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:11     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:11     33s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ OptEval                ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:11     33s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:11     33s] [ MISC                   ]          0:00:00.5  (  93.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/25 13:59:11     33s] ---------------------------------------------------------------------------------------------
[07/25 13:59:11     33s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/25 13:59:11     33s] ---------------------------------------------------------------------------------------------
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] End: GigaOpt DRV Optimization
[07/25 13:59:11     33s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/25 13:59:11     33s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1164.7M, totSessionCpu=0:00:33 **
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] Active setup views:
[07/25 13:59:11     33s]  WORST
[07/25 13:59:11     33s]   Dominating endpoints: 0
[07/25 13:59:11     33s]   Dominating TNS: -0.000
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] Deleting Lib Analyzer.
[07/25 13:59:11     33s] Begin: GigaOpt Global Optimization
[07/25 13:59:11     33s] *info: use new DP (enabled)
[07/25 13:59:11     33s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/25 13:59:11     33s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:33.4/0:04:27.1 (0.1), mem = 1564.4M
[07/25 13:59:11     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.5
[07/25 13:59:11     33s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:11     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.4 mem=1564.4M
[07/25 13:59:11     33s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/25 13:59:11     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1564.4M
[07/25 13:59:11     33s] z: 2, totalTracks: 1
[07/25 13:59:11     33s] z: 4, totalTracks: 1
[07/25 13:59:11     33s] z: 6, totalTracks: 1
[07/25 13:59:11     33s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:11     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1564.4M
[07/25 13:59:11     33s] OPERPROF:     Starting CMU at level 3, MEM:1564.4M
[07/25 13:59:11     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1564.4M
[07/25 13:59:11     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1564.4M
[07/25 13:59:11     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1564.4MB).
[07/25 13:59:11     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1564.4M
[07/25 13:59:11     33s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:11     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.5 mem=1564.4M
[07/25 13:59:11     33s] ### Creating RouteCongInterface, started
[07/25 13:59:11     33s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] Creating Lib Analyzer ...
[07/25 13:59:11     33s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:11     33s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:11     33s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:11     33s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:11     33s] 
[07/25 13:59:11     33s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:12     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.1 mem=1564.4M
[07/25 13:59:12     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.1 mem=1564.4M
[07/25 13:59:12     34s] Creating Lib Analyzer, finished. 
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] #optDebug: {0, 1.000}
[07/25 13:59:12     34s] ### Creating RouteCongInterface, finished
[07/25 13:59:12     34s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:12     34s] *info: 2 special nets excluded.
[07/25 13:59:12     34s] *info: 3 no-driver nets excluded.
[07/25 13:59:12     34s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1587.5M
[07/25 13:59:12     34s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1587.5M
[07/25 13:59:12     34s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/25 13:59:12     34s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[07/25 13:59:12     34s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[07/25 13:59:12     34s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[07/25 13:59:12     34s] |   0.000|   0.000|   66.08%|   0:00:00.0| 1588.5M|     WORST|       NA| NA          |
[07/25 13:59:12     34s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1588.5M) ***
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1588.5M) ***
[07/25 13:59:12     34s] Bottom Preferred Layer:
[07/25 13:59:12     34s]     None
[07/25 13:59:12     34s] Via Pillar Rule:
[07/25 13:59:12     34s]     None
[07/25 13:59:12     34s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/25 13:59:12     34s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:12     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1569.4M
[07/25 13:59:12     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1567.4M
[07/25 13:59:12     34s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:12     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.5
[07/25 13:59:12     34s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:34.6/0:04:28.3 (0.1), mem = 1567.4M
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] =============================================================================================
[07/25 13:59:12     34s]  Step TAT Report for GlobalOpt #1                                               20.14-s095_1
[07/25 13:59:12     34s] =============================================================================================
[07/25 13:59:12     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:12     34s] ---------------------------------------------------------------------------------------------
[07/25 13:59:12     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:12     34s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  52.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:12     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:12     34s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:12     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:12     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:12     34s] [ TransformInit          ]      1   0:00:00.5  (  44.3 % )     0:00:00.5 /  0:00:00.5    1.0
[07/25 13:59:12     34s] [ MISC                   ]          0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:12     34s] ---------------------------------------------------------------------------------------------
[07/25 13:59:12     34s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[07/25 13:59:12     34s] ---------------------------------------------------------------------------------------------
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] End: GigaOpt Global Optimization
[07/25 13:59:12     34s] *** Check timing (0:00:00.0)
[07/25 13:59:12     34s] Deleting Lib Analyzer.
[07/25 13:59:12     34s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/25 13:59:12     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.6 mem=1567.4M
[07/25 13:59:12     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.6 mem=1567.4M
[07/25 13:59:12     34s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/25 13:59:12     34s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:12     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.6 mem=1586.5M
[07/25 13:59:12     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1586.5M
[07/25 13:59:12     34s] z: 2, totalTracks: 1
[07/25 13:59:12     34s] z: 4, totalTracks: 1
[07/25 13:59:12     34s] z: 6, totalTracks: 1
[07/25 13:59:12     34s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:12     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1586.5M
[07/25 13:59:12     34s] OPERPROF:     Starting CMU at level 3, MEM:1586.5M
[07/25 13:59:12     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1586.5M
[07/25 13:59:12     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1586.5M
[07/25 13:59:12     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1586.5MB).
[07/25 13:59:12     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1586.5M
[07/25 13:59:12     34s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:12     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.6 mem=1586.5M
[07/25 13:59:12     34s] Begin: Area Reclaim Optimization
[07/25 13:59:12     34s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:00:34.6/0:04:28.3 (0.1), mem = 1586.5M
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] Creating Lib Analyzer ...
[07/25 13:59:12     34s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:12     34s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:12     34s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:12     34s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:12     34s] 
[07/25 13:59:12     34s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:13     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.3 mem=1588.5M
[07/25 13:59:13     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.3 mem=1588.5M
[07/25 13:59:13     35s] Creating Lib Analyzer, finished. 
[07/25 13:59:13     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.6
[07/25 13:59:13     35s] ### Creating RouteCongInterface, started
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] #optDebug: {0, 1.000}
[07/25 13:59:13     35s] ### Creating RouteCongInterface, finished
[07/25 13:59:13     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1588.5M
[07/25 13:59:13     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1588.5M
[07/25 13:59:13     35s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.08
[07/25 13:59:13     35s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:13     35s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/25 13:59:13     35s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:13     35s] |   66.08%|        -|   0.000|   0.000|   0:00:00.0| 1588.5M|
[07/25 13:59:13     35s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
[07/25 13:59:13     35s] #optDebug: <stH: 5.0400 MiSeL: 182.7065>
[07/25 13:59:13     35s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
[07/25 13:59:13     35s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
[07/25 13:59:13     35s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
[07/25 13:59:13     35s] #optDebug: <stH: 5.0400 MiSeL: 182.7065>
[07/25 13:59:13     35s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
[07/25 13:59:13     35s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:13     35s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.08
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/25 13:59:13     35s] --------------------------------------------------------------
[07/25 13:59:13     35s] |                                   | Total     | Sequential |
[07/25 13:59:13     35s] --------------------------------------------------------------
[07/25 13:59:13     35s] | Num insts resized                 |       0  |       0    |
[07/25 13:59:13     35s] | Num insts undone                  |       0  |       0    |
[07/25 13:59:13     35s] | Num insts Downsized               |       0  |       0    |
[07/25 13:59:13     35s] | Num insts Samesized               |       0  |       0    |
[07/25 13:59:13     35s] | Num insts Upsized                 |       0  |       0    |
[07/25 13:59:13     35s] | Num multiple commits+uncommits    |       0  |       -    |
[07/25 13:59:13     35s] --------------------------------------------------------------
[07/25 13:59:13     35s] Bottom Preferred Layer:
[07/25 13:59:13     35s]     None
[07/25 13:59:13     35s] Via Pillar Rule:
[07/25 13:59:13     35s]     None
[07/25 13:59:13     35s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[07/25 13:59:13     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.6
[07/25 13:59:13     35s] *** AreaOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:35.7/0:04:29.3 (0.1), mem = 1607.6M
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] =============================================================================================
[07/25 13:59:13     35s]  Step TAT Report for AreaOpt #2                                                 20.14-s095_1
[07/25 13:59:13     35s] =============================================================================================
[07/25 13:59:13     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:13     35s] ---------------------------------------------------------------------------------------------
[07/25 13:59:13     35s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  61.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:13     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/25 13:59:13     35s] [ OptGetWeight           ]    129   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ OptEval                ]    129   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.4
[07/25 13:59:13     35s] [ OptCommit              ]    129   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ PostCommitDelayUpdate  ]    129   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:13     35s] [ MISC                   ]          0:00:00.3  (  33.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:13     35s] ---------------------------------------------------------------------------------------------
[07/25 13:59:13     35s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/25 13:59:13     35s] ---------------------------------------------------------------------------------------------
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] Executing incremental physical updates
[07/25 13:59:13     35s] Executing incremental physical updates
[07/25 13:59:13     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1588.5M
[07/25 13:59:13     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1569.5M
[07/25 13:59:13     35s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:13     35s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1569.48M, totSessionCpu=0:00:36).
[07/25 13:59:13     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1569.5M
[07/25 13:59:13     35s] **INFO: Flow update: Design is easy to close.
[07/25 13:59:13     35s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:00:35.7/0:04:29.3 (0.1), mem = 1569.5M
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] *** Start incrementalPlace ***
[07/25 13:59:13     35s] User Input Parameters:
[07/25 13:59:13     35s] - Congestion Driven    : On
[07/25 13:59:13     35s] - Timing Driven        : On
[07/25 13:59:13     35s] - Area-Violation Based : On
[07/25 13:59:13     35s] - Start Rollback Level : -5
[07/25 13:59:13     35s] - Legalized            : On
[07/25 13:59:13     35s] - Window Based         : Off
[07/25 13:59:13     35s] - eDen incr mode       : Off
[07/25 13:59:13     35s] - Small incr mode      : Off
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:59:13     35s] Deleting Lib Analyzer.
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] TimeStamp Deleting Cell Server End ...
[07/25 13:59:13     35s] Effort level <high> specified for reg2reg path_group
[07/25 13:59:13     35s] No Views given, use default active views for adaptive view pruning
[07/25 13:59:13     35s] SKP will enable view:
[07/25 13:59:13     35s]   WORST
[07/25 13:59:13     35s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1569.5M
[07/25 13:59:13     35s] Starting Early Global Route congestion estimation: mem = 1569.5M
[07/25 13:59:13     35s] (I)       Started Import and model ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Create place DB ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Import place data ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read instances and placement ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read nets ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Create route DB ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       == Non-default Options ==
[07/25 13:59:13     35s] (I)       Maximum routing layer                              : 6
[07/25 13:59:13     35s] (I)       Number of threads                                  : 1
[07/25 13:59:13     35s] (I)       Use non-blocking free Dbs wires                    : false
[07/25 13:59:13     35s] (I)       Method to set GCell size                           : row
[07/25 13:59:13     35s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:59:13     35s] (I)       Started Import route data (1T) ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Use row-based GCell size
[07/25 13:59:13     35s] (I)       Use row-based GCell align
[07/25 13:59:13     35s] (I)       GCell unit size   : 10080
[07/25 13:59:13     35s] (I)       GCell multiplier  : 1
[07/25 13:59:13     35s] (I)       GCell row height  : 10080
[07/25 13:59:13     35s] (I)       Actual row height : 10080
[07/25 13:59:13     35s] (I)       GCell align ref   : 17160 16800
[07/25 13:59:13     35s] [NR-eGR] Track table information for default rule: 
[07/25 13:59:13     35s] [NR-eGR] Metal1 has no routable track
[07/25 13:59:13     35s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:59:13     35s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:59:13     35s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:59:13     35s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:59:13     35s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:59:13     35s] (I)       ================ Default via ================
[07/25 13:59:13     35s] (I)       +---+------------------+--------------------+
[07/25 13:59:13     35s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:59:13     35s] (I)       +---+------------------+--------------------+
[07/25 13:59:13     35s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:59:13     35s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:59:13     35s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:59:13     35s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:59:13     35s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:59:13     35s] (I)       +---+------------------+--------------------+
[07/25 13:59:13     35s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read routing blockages ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read instance blockages ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read PG blockages ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] [NR-eGR] Read 572 PG shapes
[07/25 13:59:13     35s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read boundary cut boxes ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:59:13     35s] [NR-eGR] #Instance Blockages : 0
[07/25 13:59:13     35s] [NR-eGR] #PG Blockages       : 572
[07/25 13:59:13     35s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:59:13     35s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:59:13     35s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read blackboxes ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:59:13     35s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read prerouted ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:59:13     35s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read unlegalized nets ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read nets ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 13:59:13     35s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Set up via pillars ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       early_global_route_priority property id does not exist.
[07/25 13:59:13     35s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Model blockages into capacity
[07/25 13:59:13     35s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:59:13     35s] (I)       Started Initialize 3D capacity ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:13     35s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:59:13     35s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:13     35s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:59:13     35s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:13     35s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       -- layer congestion ratio --
[07/25 13:59:13     35s] (I)       Layer 1 : 0.100000
[07/25 13:59:13     35s] (I)       Layer 2 : 0.700000
[07/25 13:59:13     35s] (I)       Layer 3 : 0.700000
[07/25 13:59:13     35s] (I)       Layer 4 : 0.700000
[07/25 13:59:13     35s] (I)       Layer 5 : 0.700000
[07/25 13:59:13     35s] (I)       Layer 6 : 0.700000
[07/25 13:59:13     35s] (I)       ----------------------------
[07/25 13:59:13     35s] (I)       Number of ignored nets                =      0
[07/25 13:59:13     35s] (I)       Number of connected nets              =      0
[07/25 13:59:13     35s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:59:13     35s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:59:13     35s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:59:13     35s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Read aux data ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Others data preparation ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Create route kernel ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Ndr track 0 does not exist
[07/25 13:59:13     35s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:59:13     35s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:59:13     35s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:59:13     35s] (I)       Site width          :  1320  (dbu)
[07/25 13:59:13     35s] (I)       Row height          : 10080  (dbu)
[07/25 13:59:13     35s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:59:13     35s] (I)       GCell width         : 10080  (dbu)
[07/25 13:59:13     35s] (I)       GCell height        : 10080  (dbu)
[07/25 13:59:13     35s] (I)       Grid                :    30    28     6
[07/25 13:59:13     35s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:59:13     35s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 13:59:13     35s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[07/25 13:59:13     35s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:59:13     35s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:59:13     35s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:59:13     35s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:59:13     35s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:59:13     35s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[07/25 13:59:13     35s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:59:13     35s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:59:13     35s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:59:13     35s] (I)       --------------------------------------------------------
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] [NR-eGR] ============ Routing rule table ============
[07/25 13:59:13     35s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 13:59:13     35s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:59:13     35s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:59:13     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:13     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:13     35s] [NR-eGR] ========================================
[07/25 13:59:13     35s] [NR-eGR] 
[07/25 13:59:13     35s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:59:13     35s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 13:59:13     35s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 13:59:13     35s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 13:59:13     35s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 13:59:13     35s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 13:59:13     35s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Reset routing kernel
[07/25 13:59:13     35s] (I)       Started Global Routing ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Initialization ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       totalPins=1441  totalGlobalPin=1335 (92.64%)
[07/25 13:59:13     35s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Net group 1 ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Generate topology ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       total 2D Cap : 29668 = (13779 H, 15889 V)
[07/25 13:59:13     35s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] (I)       ============  Phase 1a Route ============
[07/25 13:59:13     35s] (I)       Started Phase 1a ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Pattern routing (1T) ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Usage: 2733 = (1347 H, 1386 V) = (9.78% H, 8.72% V) = (6.789e+03um H, 6.985e+03um V)
[07/25 13:59:13     35s] (I)       Started Add via demand to 2D ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] (I)       ============  Phase 1b Route ============
[07/25 13:59:13     35s] (I)       Started Phase 1b ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Usage: 2733 = (1347 H, 1386 V) = (9.78% H, 8.72% V) = (6.789e+03um H, 6.985e+03um V)
[07/25 13:59:13     35s] (I)       Overflow of layer group 1: 0.00% H + 0.47% V. EstWL: 1.377432e+04um
[07/25 13:59:13     35s] (I)       Congestion metric : 0.00%H 0.47%V, 0.47%HV
[07/25 13:59:13     35s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 13:59:13     35s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] (I)       ============  Phase 1c Route ============
[07/25 13:59:13     35s] (I)       Started Phase 1c ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Usage: 2733 = (1347 H, 1386 V) = (9.78% H, 8.72% V) = (6.789e+03um H, 6.985e+03um V)
[07/25 13:59:13     35s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] (I)       ============  Phase 1d Route ============
[07/25 13:59:13     35s] (I)       Started Phase 1d ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Usage: 2733 = (1347 H, 1386 V) = (9.78% H, 8.72% V) = (6.789e+03um H, 6.985e+03um V)
[07/25 13:59:13     35s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] (I)       ============  Phase 1e Route ============
[07/25 13:59:13     35s] (I)       Started Phase 1e ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Route legalization ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Usage: 2733 = (1347 H, 1386 V) = (9.78% H, 8.72% V) = (6.789e+03um H, 6.985e+03um V)
[07/25 13:59:13     35s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.47% V. EstWL: 1.377432e+04um
[07/25 13:59:13     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] (I)       ============  Phase 1l Route ============
[07/25 13:59:13     35s] (I)       Started Phase 1l ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Layer assignment (1T) ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Clean cong LA ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 13:59:13     35s] (I)       Layer  2:       6022      1596        56           0        6185    ( 0.00%) 
[07/25 13:59:13     35s] (I)       Layer  3:       7296      1296         0           0        7308    ( 0.00%) 
[07/25 13:59:13     35s] (I)       Layer  4:       6022       381         1           0        6185    ( 0.00%) 
[07/25 13:59:13     35s] (I)       Layer  5:       6009       110         0         252        7056    ( 3.45%) 
[07/25 13:59:13     35s] (I)       Layer  6:       3294        15         0         412        3711    ( 9.99%) 
[07/25 13:59:13     35s] (I)       Total:         28643      3398        57         664       30445    ( 2.13%) 
[07/25 13:59:13     35s] (I)       
[07/25 13:59:13     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 13:59:13     35s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/25 13:59:13     35s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/25 13:59:13     35s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[07/25 13:59:13     35s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:59:13     35s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:13     35s] [NR-eGR]  Metal2  (2)         9( 1.11%)         3( 0.37%)         0( 0.00%)         1( 0.12%)   ( 1.60%) 
[07/25 13:59:13     35s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:13     35s] [NR-eGR]  Metal4  (4)         1( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[07/25 13:59:13     35s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:13     35s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:13     35s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:59:13     35s] [NR-eGR] Total               10( 0.25%)         3( 0.08%)         0( 0.00%)         1( 0.03%)   ( 0.35%) 
[07/25 13:59:13     35s] [NR-eGR] 
[07/25 13:59:13     35s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Started Export 3D cong map ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       total 2D Cap : 29747 = (13807 H, 15940 V)
[07/25 13:59:13     35s] (I)       Started Export 2D cong map ( Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[07/25 13:59:13     35s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.24% V
[07/25 13:59:13     35s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.48 MB )
[07/25 13:59:13     35s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1569.5M
[07/25 13:59:13     35s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.013, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:1569.5M
[07/25 13:59:13     35s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:13     35s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 13:59:13     35s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:13     35s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 13:59:13     35s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:13     35s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 13:59:13     35s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 13:59:13     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1569.5M
[07/25 13:59:13     35s] 
[07/25 13:59:13     35s] === incrementalPlace Internal Loop 1 ===
[07/25 13:59:13     35s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/25 13:59:13     35s] OPERPROF: Starting IPInitSPData at level 1, MEM:1569.5M
[07/25 13:59:13     35s] z: 2, totalTracks: 1
[07/25 13:59:13     35s] z: 4, totalTracks: 1
[07/25 13:59:13     35s] z: 6, totalTracks: 1
[07/25 13:59:13     35s] #spOpts: minPadR=1.1 
[07/25 13:59:13     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF:   Starting post-place ADS at level 2, MEM:1569.5M
[07/25 13:59:13     35s] ADSU 0.711 -> 0.711. GS 40.320
[07/25 13:59:13     35s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1569.5M
[07/25 13:59:13     35s] OPERPROF:   Starting spMPad at level 2, MEM:1565.5M
[07/25 13:59:13     35s] OPERPROF:     Starting spContextMPad at level 3, MEM:1565.5M
[07/25 13:59:13     35s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1565.5M
[07/25 13:59:13     35s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1565.5M
[07/25 13:59:13     35s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1565.5M
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] [spp] 0
[07/25 13:59:13     35s] [adp] 0:1:1:3
[07/25 13:59:13     35s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1565.5M
[07/25 13:59:13     35s] SP #FI/SF FL/PI 0/0 286/0
[07/25 13:59:13     35s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.010, MEM:1565.5M
[07/25 13:59:13     35s] PP off. flexM 0
[07/25 13:59:13     35s] OPERPROF: Starting CDPad at level 1, MEM:1565.5M
[07/25 13:59:13     35s] 3DP is on.
[07/25 13:59:13     35s] 3DP OF M2 0.067, M4 0.001. Diff 1
[07/25 13:59:13     35s] pin dist: (1, 1.000), (2, 0.000), (3, 0.000), (4, 0.000), 
[07/25 13:59:13     35s] M4 smooth 0
[07/25 13:59:13     35s] design sh 0.140.
[07/25 13:59:13     35s] design sh 0.140.
[07/25 13:59:13     35s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/25 13:59:13     35s] design sh 0.139.
[07/25 13:59:13     35s] CDPadU 0.986 -> 0.869. R=0.763, N=286, GS=5.040
[07/25 13:59:13     35s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.002, MEM:1565.5M
[07/25 13:59:13     35s] OPERPROF: Starting InitSKP at level 1, MEM:1565.5M
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[07/25 13:59:13     35s] SKP cleared!
[07/25 13:59:13     35s] OPERPROF: Finished InitSKP at level 1, CPU:0.020, REAL:0.018, MEM:1549.5M
[07/25 13:59:13     35s] NP #FI/FS/SF FL/PI: 150/0/0 329/0
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] OPERPROF: Starting npPlace at level 1, MEM:1549.5M
[07/25 13:59:13     35s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[07/25 13:59:13     35s] No instances found in the vector
[07/25 13:59:13     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1549.5M, DRC: 0)
[07/25 13:59:13     35s] 0 (out of 0) MH cells were successfully legalized.
[07/25 13:59:13     35s] Iteration  4: Total net bbox = 1.060e+04 (5.10e+03 5.50e+03)
[07/25 13:59:13     35s]               Est.  stn bbox = 1.158e+04 (5.56e+03 6.03e+03)
[07/25 13:59:13     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1550.9M
[07/25 13:59:13     35s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.029, MEM:1550.9M
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] NP #FI/FS/SF FL/PI: 150/0/0 329/0
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] OPERPROF: Starting npPlace at level 1, MEM:1550.9M
[07/25 13:59:13     35s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[07/25 13:59:13     35s] No instances found in the vector
[07/25 13:59:13     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1550.9M, DRC: 0)
[07/25 13:59:13     35s] 0 (out of 0) MH cells were successfully legalized.
[07/25 13:59:13     35s] Iteration  5: Total net bbox = 1.085e+04 (5.21e+03 5.64e+03)
[07/25 13:59:13     35s]               Est.  stn bbox = 1.189e+04 (5.71e+03 6.18e+03)
[07/25 13:59:13     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
[07/25 13:59:13     35s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.056, MEM:1550.9M
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] NP #FI/FS/SF FL/PI: 150/0/0 329/0
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] OPERPROF: Starting npPlace at level 1, MEM:1550.9M
[07/25 13:59:13     35s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[07/25 13:59:13     35s] No instances found in the vector
[07/25 13:59:13     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1550.9M, DRC: 0)
[07/25 13:59:13     35s] 0 (out of 0) MH cells were successfully legalized.
[07/25 13:59:13     35s] Iteration  6: Total net bbox = 1.129e+04 (5.42e+03 5.87e+03)
[07/25 13:59:13     35s]               Est.  stn bbox = 1.236e+04 (5.91e+03 6.44e+03)
[07/25 13:59:13     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
[07/25 13:59:13     35s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.043, MEM:1550.9M
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] NP #FI/FS/SF FL/PI: 150/0/0 329/0
[07/25 13:59:13     35s] no activity file in design. spp won't run.
[07/25 13:59:13     35s] OPERPROF: Starting npPlace at level 1, MEM:1550.9M
[07/25 13:59:13     35s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[07/25 13:59:13     35s] No instances found in the vector
[07/25 13:59:13     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1550.9M, DRC: 0)
[07/25 13:59:13     35s] 0 (out of 0) MH cells were successfully legalized.
[07/25 13:59:13     36s] Iteration  7: Total net bbox = 1.183e+04 (5.70e+03 6.13e+03)
[07/25 13:59:13     36s]               Est.  stn bbox = 1.287e+04 (6.17e+03 6.71e+03)
[07/25 13:59:13     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
[07/25 13:59:13     36s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.115, MEM:1550.9M
[07/25 13:59:13     36s] no activity file in design. spp won't run.
[07/25 13:59:13     36s] NP #FI/FS/SF FL/PI: 150/0/0 329/0
[07/25 13:59:13     36s] no activity file in design. spp won't run.
[07/25 13:59:14     36s] OPERPROF: Starting npPlace at level 1, MEM:1550.9M
[07/25 13:59:14     36s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[07/25 13:59:14     36s] No instances found in the vector
[07/25 13:59:14     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1550.9M, DRC: 0)
[07/25 13:59:14     36s] 0 (out of 0) MH cells were successfully legalized.
[07/25 13:59:14     36s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1550.9M
[07/25 13:59:14     36s] Iteration  8: Total net bbox = 1.227e+04 (6.02e+03 6.25e+03)
[07/25 13:59:14     36s]               Est.  stn bbox = 1.331e+04 (6.48e+03 6.83e+03)
[07/25 13:59:14     36s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1550.9M
[07/25 13:59:14     36s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.109, MEM:1550.9M
[07/25 13:59:14     36s] Move report: Timing Driven Placement moves 286 insts, mean move: 15.27 um, max move: 50.18 um 
[07/25 13:59:14     36s] 	Max move on inst (g5347): (49.50, 58.80) --> (74.20, 33.32)
[07/25 13:59:14     36s] no activity file in design. spp won't run.
[07/25 13:59:14     36s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1550.9M
[07/25 13:59:14     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 13:59:14     36s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:1550.9M
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=1550.9M)
[07/25 13:59:14     36s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/25 13:59:14     36s] Type 'man IMPSP-9025' for more detail.
[07/25 13:59:14     36s] CongRepair sets shifter mode to gplace
[07/25 13:59:14     36s] TDRefine: refinePlace mode is spiral
[07/25 13:59:14     36s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1550.9M
[07/25 13:59:14     36s] z: 2, totalTracks: 1
[07/25 13:59:14     36s] z: 4, totalTracks: 1
[07/25 13:59:14     36s] z: 6, totalTracks: 1
[07/25 13:59:14     36s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:14     36s] All LLGs are deleted
[07/25 13:59:14     36s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1550.9M
[07/25 13:59:14     36s] Core basic site is tsm3site
[07/25 13:59:14     36s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1550.9M
[07/25 13:59:14     36s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:1551.6M
[07/25 13:59:14     36s] Fast DP-INIT is on for default
[07/25 13:59:14     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:59:14     36s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF:         Starting CMU at level 5, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1551.6M
[07/25 13:59:14     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1551.6MB).
[07/25 13:59:14     36s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:1551.6M
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15918.2
[07/25 13:59:14     36s] OPERPROF:   Starting RefinePlace at level 2, MEM:1551.6M
[07/25 13:59:14     36s] *** Starting refinePlace (0:00:36.2 mem=1551.6M) ***
[07/25 13:59:14     36s] Total net bbox length = 1.341e+04 (7.086e+03 6.328e+03) (ext = 4.077e+03)
[07/25 13:59:14     36s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:59:14     36s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1551.6M
[07/25 13:59:14     36s] Starting refinePlace ...
[07/25 13:59:14     36s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/25 13:59:14     36s] ** Cut row section cpu time 0:00:00.0.
[07/25 13:59:14     36s]    Spread Effort: high, pre-route mode, useDDP on.
[07/25 13:59:14     36s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1551.6MB) @(0:00:36.2 - 0:00:36.2).
[07/25 13:59:14     36s] Move report: preRPlace moves 286 insts, mean move: 1.85 um, max move: 12.04 um 
[07/25 13:59:14     36s] 	Max move on inst (current_code_reg[21]): (80.27, 128.03) --> (71.94, 124.32)
[07/25 13:59:14     36s] 	Length: 24 sites, height: 1 rows, site name: tsm3site, cell type: SDFFSX1
[07/25 13:59:14     36s] 	Violation at original loc: Placement Blockage Violation
[07/25 13:59:14     36s] wireLenOptFixPriorityInst 0 inst fixed
[07/25 13:59:14     36s] Placement tweakage begins.
[07/25 13:59:14     36s] wire length = 1.512e+04
[07/25 13:59:14     36s] wire length = 1.402e+04
[07/25 13:59:14     36s] Placement tweakage ends.
[07/25 13:59:14     36s] Move report: tweak moves 46 insts, mean move: 8.02 um, max move: 31.68 um 
[07/25 13:59:14     36s] 	Max move on inst (g5342): (92.40, 33.60) --> (124.08, 33.60)
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 13:59:14     36s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 13:59:14     36s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1551.6MB) @(0:00:36.2 - 0:00:36.2).
[07/25 13:59:14     36s] Move report: Detail placement moves 286 insts, mean move: 3.08 um, max move: 34.42 um 
[07/25 13:59:14     36s] 	Max move on inst (g5342): (92.38, 30.88) --> (124.08, 33.60)
[07/25 13:59:14     36s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1551.6MB
[07/25 13:59:14     36s] Statistics of distance of Instance movement in refine placement:
[07/25 13:59:14     36s]   maximum (X+Y) =        34.42 um
[07/25 13:59:14     36s]   inst (g5342) with max move: (92.382, 30.8775) -> (124.08, 33.6)
[07/25 13:59:14     36s]   mean    (X+Y) =         3.08 um
[07/25 13:59:14     36s] Summary Report:
[07/25 13:59:14     36s] Instances move: 286 (out of 286 movable)
[07/25 13:59:14     36s] Instances flipped: 0
[07/25 13:59:14     36s] Mean displacement: 3.08 um
[07/25 13:59:14     36s] Max displacement: 34.42 um (Instance: g5342) (92.382, 30.8775) -> (124.08, 33.6)
[07/25 13:59:14     36s] 	Length: 5 sites, height: 1 rows, site name: tsm3site, cell type: NAND4X1
[07/25 13:59:14     36s] Total instances moved : 286
[07/25 13:59:14     36s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.014, MEM:1551.6M
[07/25 13:59:14     36s] Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
[07/25 13:59:14     36s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1551.6MB
[07/25 13:59:14     36s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1551.6MB) @(0:00:36.2 - 0:00:36.2).
[07/25 13:59:14     36s] *** Finished refinePlace (0:00:36.2 mem=1551.6M) ***
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15918.2
[07/25 13:59:14     36s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.016, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1551.6M
[07/25 13:59:14     36s] Starting Early Global Route congestion estimation: mem = 1551.6M
[07/25 13:59:14     36s] (I)       Started Import and model ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Create place DB ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Import place data ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read instances and placement ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read nets ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Create route DB ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       == Non-default Options ==
[07/25 13:59:14     36s] (I)       Maximum routing layer                              : 6
[07/25 13:59:14     36s] (I)       Number of threads                                  : 1
[07/25 13:59:14     36s] (I)       Use non-blocking free Dbs wires                    : false
[07/25 13:59:14     36s] (I)       Method to set GCell size                           : row
[07/25 13:59:14     36s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:59:14     36s] (I)       Started Import route data (1T) ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Use row-based GCell size
[07/25 13:59:14     36s] (I)       Use row-based GCell align
[07/25 13:59:14     36s] (I)       GCell unit size   : 10080
[07/25 13:59:14     36s] (I)       GCell multiplier  : 1
[07/25 13:59:14     36s] (I)       GCell row height  : 10080
[07/25 13:59:14     36s] (I)       Actual row height : 10080
[07/25 13:59:14     36s] (I)       GCell align ref   : 17160 16800
[07/25 13:59:14     36s] [NR-eGR] Track table information for default rule: 
[07/25 13:59:14     36s] [NR-eGR] Metal1 has no routable track
[07/25 13:59:14     36s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:59:14     36s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:59:14     36s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:59:14     36s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:59:14     36s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:59:14     36s] (I)       ================ Default via ================
[07/25 13:59:14     36s] (I)       +---+------------------+--------------------+
[07/25 13:59:14     36s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:59:14     36s] (I)       +---+------------------+--------------------+
[07/25 13:59:14     36s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:59:14     36s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:59:14     36s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:59:14     36s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:59:14     36s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:59:14     36s] (I)       +---+------------------+--------------------+
[07/25 13:59:14     36s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read routing blockages ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read instance blockages ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read PG blockages ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Read 572 PG shapes
[07/25 13:59:14     36s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read boundary cut boxes ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:59:14     36s] [NR-eGR] #Instance Blockages : 0
[07/25 13:59:14     36s] [NR-eGR] #PG Blockages       : 572
[07/25 13:59:14     36s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:59:14     36s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:59:14     36s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read blackboxes ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:59:14     36s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read prerouted ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:59:14     36s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read unlegalized nets ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read nets ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 13:59:14     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Set up via pillars ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       early_global_route_priority property id does not exist.
[07/25 13:59:14     36s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Model blockages into capacity
[07/25 13:59:14     36s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:59:14     36s] (I)       Started Initialize 3D capacity ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:14     36s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:59:14     36s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:14     36s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:59:14     36s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:14     36s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       -- layer congestion ratio --
[07/25 13:59:14     36s] (I)       Layer 1 : 0.100000
[07/25 13:59:14     36s] (I)       Layer 2 : 0.700000
[07/25 13:59:14     36s] (I)       Layer 3 : 0.700000
[07/25 13:59:14     36s] (I)       Layer 4 : 0.700000
[07/25 13:59:14     36s] (I)       Layer 5 : 0.700000
[07/25 13:59:14     36s] (I)       Layer 6 : 0.700000
[07/25 13:59:14     36s] (I)       ----------------------------
[07/25 13:59:14     36s] (I)       Number of ignored nets                =      0
[07/25 13:59:14     36s] (I)       Number of connected nets              =      0
[07/25 13:59:14     36s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:59:14     36s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:59:14     36s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:59:14     36s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Read aux data ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Others data preparation ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Create route kernel ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Ndr track 0 does not exist
[07/25 13:59:14     36s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:59:14     36s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:59:14     36s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:59:14     36s] (I)       Site width          :  1320  (dbu)
[07/25 13:59:14     36s] (I)       Row height          : 10080  (dbu)
[07/25 13:59:14     36s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:59:14     36s] (I)       GCell width         : 10080  (dbu)
[07/25 13:59:14     36s] (I)       GCell height        : 10080  (dbu)
[07/25 13:59:14     36s] (I)       Grid                :    30    28     6
[07/25 13:59:14     36s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:59:14     36s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 13:59:14     36s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[07/25 13:59:14     36s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:59:14     36s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:59:14     36s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:59:14     36s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:59:14     36s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:59:14     36s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[07/25 13:59:14     36s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:59:14     36s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:59:14     36s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:59:14     36s] (I)       --------------------------------------------------------
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] [NR-eGR] ============ Routing rule table ============
[07/25 13:59:14     36s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 13:59:14     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:59:14     36s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:59:14     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:14     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:14     36s] [NR-eGR] ========================================
[07/25 13:59:14     36s] [NR-eGR] 
[07/25 13:59:14     36s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:59:14     36s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 13:59:14     36s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 13:59:14     36s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 13:59:14     36s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 13:59:14     36s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 13:59:14     36s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Reset routing kernel
[07/25 13:59:14     36s] (I)       Started Global Routing ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Initialization ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       totalPins=1441  totalGlobalPin=1339 (92.92%)
[07/25 13:59:14     36s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Net group 1 ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Generate topology ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       total 2D Cap : 29668 = (13779 H, 15889 V)
[07/25 13:59:14     36s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] (I)       ============  Phase 1a Route ============
[07/25 13:59:14     36s] (I)       Started Phase 1a ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Pattern routing (1T) ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:14     36s] (I)       Started Add via demand to 2D ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] (I)       ============  Phase 1b Route ============
[07/25 13:59:14     36s] (I)       Started Phase 1b ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:14     36s] (I)       Overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 1.314936e+04um
[07/25 13:59:14     36s] (I)       Congestion metric : 0.00%H 0.33%V, 0.33%HV
[07/25 13:59:14     36s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 13:59:14     36s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] (I)       ============  Phase 1c Route ============
[07/25 13:59:14     36s] (I)       Started Phase 1c ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:14     36s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] (I)       ============  Phase 1d Route ============
[07/25 13:59:14     36s] (I)       Started Phase 1d ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:14     36s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] (I)       ============  Phase 1e Route ============
[07/25 13:59:14     36s] (I)       Started Phase 1e ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Route legalization ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:14     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 1.314936e+04um
[07/25 13:59:14     36s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] (I)       ============  Phase 1l Route ============
[07/25 13:59:14     36s] (I)       Started Phase 1l ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Layer assignment (1T) ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Clean cong LA ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 13:59:14     36s] (I)       Layer  2:       6022      1638        49           0        6185    ( 0.00%) 
[07/25 13:59:14     36s] (I)       Layer  3:       7296      1236         0           0        7308    ( 0.00%) 
[07/25 13:59:14     36s] (I)       Layer  4:       6022       264         0           0        6185    ( 0.00%) 
[07/25 13:59:14     36s] (I)       Layer  5:       6009        84         1         252        7056    ( 3.45%) 
[07/25 13:59:14     36s] (I)       Layer  6:       3294         3         0         412        3711    ( 9.99%) 
[07/25 13:59:14     36s] (I)       Total:         28643      3225        50         664       30445    ( 2.13%) 
[07/25 13:59:14     36s] (I)       
[07/25 13:59:14     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 13:59:14     36s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/25 13:59:14     36s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/25 13:59:14     36s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[07/25 13:59:14     36s] [NR-eGR] --------------------------------------------------------------------------------
[07/25 13:59:14     36s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:14     36s] [NR-eGR]  Metal2  (2)         8( 0.99%)         3( 0.37%)         1( 0.12%)   ( 1.48%) 
[07/25 13:59:14     36s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:14     36s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:14     36s] [NR-eGR]  Metal5  (5)         1( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[07/25 13:59:14     36s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:14     36s] [NR-eGR] --------------------------------------------------------------------------------
[07/25 13:59:14     36s] [NR-eGR] Total                9( 0.23%)         3( 0.08%)         1( 0.03%)   ( 0.33%) 
[07/25 13:59:14     36s] [NR-eGR] 
[07/25 13:59:14     36s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Export 3D cong map ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       total 2D Cap : 29747 = (13807 H, 15940 V)
[07/25 13:59:14     36s] (I)       Started Export 2D cong map ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[07/25 13:59:14     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.17% V
[07/25 13:59:14     36s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1551.6M
[07/25 13:59:14     36s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.012, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF: Starting HotSpotCal at level 1, MEM:1551.6M
[07/25 13:59:14     36s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:14     36s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 13:59:14     36s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:14     36s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 13:59:14     36s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:14     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 13:59:14     36s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 13:59:14     36s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1551.6M
[07/25 13:59:14     36s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1551.6M
[07/25 13:59:14     36s] Starting Early Global Route wiring: mem = 1551.6M
[07/25 13:59:14     36s] (I)       Started Free existing wires ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       ============= Track Assignment ============
[07/25 13:59:14     36s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Track Assignment (1T) ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/25 13:59:14     36s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Run Multi-thread track assignment
[07/25 13:59:14     36s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Export ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Started Export DB wires ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Started Export all nets ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Started Set wire vias ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:59:14     36s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[07/25 13:59:14     36s] [NR-eGR] Metal2  (2V) length: 5.800670e+03um, number of vias: 1706
[07/25 13:59:14     36s] [NR-eGR] Metal3  (3H) length: 6.275280e+03um, number of vias: 165
[07/25 13:59:14     36s] [NR-eGR] Metal4  (4V) length: 1.493325e+03um, number of vias: 31
[07/25 13:59:14     36s] [NR-eGR] Metal5  (5H) length: 3.845100e+02um, number of vias: 17
[07/25 13:59:14     36s] [NR-eGR] Metal6  (6V) length: 3.948000e+01um, number of vias: 0
[07/25 13:59:14     36s] [NR-eGR] Total length: 1.399327e+04um, number of vias: 3225
[07/25 13:59:14     36s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:59:14     36s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/25 13:59:14     36s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:59:14     36s] (I)       Started Update net boxes ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Started Update timing ( Curr Mem: 1551.62 MB )
[07/25 13:59:14     36s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1542.11 MB )
[07/25 13:59:14     36s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1542.11 MB )
[07/25 13:59:14     36s] (I)       Started Postprocess design ( Curr Mem: 1542.11 MB )
[07/25 13:59:14     36s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.11 MB )
[07/25 13:59:14     36s] Early Global Route wiring runtime: 0.02 seconds, mem = 1536.1M
[07/25 13:59:14     36s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.017, MEM:1536.1M
[07/25 13:59:14     36s] Tdgp not successfully inited but do clear! skip clearing
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] *** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:01.0)***
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1536.1M
[07/25 13:59:14     36s] All LLGs are deleted
[07/25 13:59:14     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1536.1M
[07/25 13:59:14     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1536.1M
[07/25 13:59:14     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1536.1M
[07/25 13:59:14     36s] Start to check current routing status for nets...
[07/25 13:59:14     36s] All nets are already routed correctly.
[07/25 13:59:14     36s] End to check current routing status for nets (mem=1536.1M)
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
[07/25 13:59:14     36s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/25 13:59:14     36s] Type 'man IMPEXT-3530' for more detail.
[07/25 13:59:14     36s] PreRoute RC Extraction called for design digital_safe.
[07/25 13:59:14     36s] RC Extraction called in multi-corner(1) mode.
[07/25 13:59:14     36s] RCMode: PreRoute
[07/25 13:59:14     36s]       RC Corner Indexes            0   
[07/25 13:59:14     36s] Capacitance Scaling Factor   : 1.00000 
[07/25 13:59:14     36s] Resistance Scaling Factor    : 1.00000 
[07/25 13:59:14     36s] Clock Cap. Scaling Factor    : 1.00000 
[07/25 13:59:14     36s] Clock Res. Scaling Factor    : 1.00000 
[07/25 13:59:14     36s] Shrink Factor                : 1.00000
[07/25 13:59:14     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/25 13:59:14     36s] Using capacitance table file ...
[07/25 13:59:14     36s] LayerId::1 widthSet size::4
[07/25 13:59:14     36s] LayerId::2 widthSet size::4
[07/25 13:59:14     36s] LayerId::3 widthSet size::4
[07/25 13:59:14     36s] LayerId::4 widthSet size::4
[07/25 13:59:14     36s] LayerId::5 widthSet size::4
[07/25 13:59:14     36s] LayerId::6 widthSet size::3
[07/25 13:59:14     36s] Updating RC grid for preRoute extraction ...
[07/25 13:59:14     36s] eee: pegSigSF::1.070000
[07/25 13:59:14     36s] Initializing multi-corner capacitance tables ... 
[07/25 13:59:14     36s] Initializing multi-corner resistance tables ...
[07/25 13:59:14     36s] eee: l::1 avDens::0.093412 usedTrk::75.664056 availTrk::810.000000 sigTrk::75.664056
[07/25 13:59:14     36s] eee: l::2 avDens::0.172189 usedTrk::118.340891 availTrk::687.272727 sigTrk::118.340891
[07/25 13:59:14     36s] eee: l::3 avDens::0.157344 usedTrk::127.448956 availTrk::810.000000 sigTrk::127.448956
[07/25 13:59:14     36s] eee: l::4 avDens::0.045302 usedTrk::31.134990 availTrk::687.272727 sigTrk::31.134990
[07/25 13:59:14     36s] eee: l::5 avDens::0.045778 usedTrk::37.080079 availTrk::810.000000 sigTrk::37.080079
[07/25 13:59:14     36s] eee: l::6 avDens::0.061495 usedTrk::28.175913 availTrk::458.181818 sigTrk::28.175913
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:14     36s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.137017 ; aWlH: 0.000000 ; Pmax: 0.820300 ; wcR: 0.566400 ; newSi: 0.078400 ; pMod: 82 ; 
[07/25 13:59:14     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1536.109M)
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] Compute RC Scale Done ...
[07/25 13:59:14     36s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1131.7M, totSessionCpu=0:00:36 **
[07/25 13:59:14     36s] #################################################################################
[07/25 13:59:14     36s] # Design Stage: PreRoute
[07/25 13:59:14     36s] # Design Name: digital_safe
[07/25 13:59:14     36s] # Design Mode: 90nm
[07/25 13:59:14     36s] # Analysis Mode: MMMC Non-OCV 
[07/25 13:59:14     36s] # Parasitics Mode: No SPEF/RCDB 
[07/25 13:59:14     36s] # Signoff Settings: SI Off 
[07/25 13:59:14     36s] #################################################################################
[07/25 13:59:14     36s] Calculate delays in BcWc mode...
[07/25 13:59:14     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1532.1M, InitMEM = 1532.1M)
[07/25 13:59:14     36s] Start delay calculation (fullDC) (1 T). (MEM=1532.13)
[07/25 13:59:14     36s] End AAE Lib Interpolated Model. (MEM=1543.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:59:14     36s] Total number of fetched objects 561
[07/25 13:59:14     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:59:14     36s] End delay calculation. (MEM=1559.34 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:59:14     36s] End delay calculation (fullDC). (MEM=1559.34 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:59:14     36s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1559.3M) ***
[07/25 13:59:14     36s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:36.3/0:04:29.9 (0.1), mem = 1559.3M
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] =============================================================================================
[07/25 13:59:14     36s]  Step TAT Report for IncrReplace #1                                             20.14-s095_1
[07/25 13:59:14     36s] =============================================================================================
[07/25 13:59:14     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:14     36s] ---------------------------------------------------------------------------------------------
[07/25 13:59:14     36s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/25 13:59:14     36s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ MISC                   ]          0:00:00.5  (  94.0 % )     0:00:00.5 /  0:00:00.6    1.0
[07/25 13:59:14     36s] ---------------------------------------------------------------------------------------------
[07/25 13:59:14     36s]  IncrReplace #1 TOTAL               0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:14     36s] ---------------------------------------------------------------------------------------------
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] *** Check timing (0:00:00.0)
[07/25 13:59:14     36s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/25 13:59:14     36s] Begin: GigaOpt Optimization in WNS mode
[07/25 13:59:14     36s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/25 13:59:14     36s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:00:36.3/0:04:29.9 (0.1), mem = 1575.3M
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.7
[07/25 13:59:14     36s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:14     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:36.3 mem=1575.3M
[07/25 13:59:14     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1575.3M
[07/25 13:59:14     36s] z: 2, totalTracks: 1
[07/25 13:59:14     36s] z: 4, totalTracks: 1
[07/25 13:59:14     36s] z: 6, totalTracks: 1
[07/25 13:59:14     36s] #spOpts: minPadR=1.1 
[07/25 13:59:14     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1575.3M
[07/25 13:59:14     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1575.3M
[07/25 13:59:14     36s] Core basic site is tsm3site
[07/25 13:59:14     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1575.3M
[07/25 13:59:14     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1591.3M
[07/25 13:59:14     36s] Fast DP-INIT is on for default
[07/25 13:59:14     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:59:14     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1591.3M
[07/25 13:59:14     36s] OPERPROF:     Starting CMU at level 3, MEM:1591.3M
[07/25 13:59:14     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1591.3M
[07/25 13:59:14     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1591.3M
[07/25 13:59:14     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1591.3MB).
[07/25 13:59:14     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1591.3M
[07/25 13:59:14     36s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:14     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:36.3 mem=1591.3M
[07/25 13:59:14     36s] ### Creating RouteCongInterface, started
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] Creating Lib Analyzer ...
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 13:59:14     36s] Summary for sequential cells identification: 
[07/25 13:59:14     36s]   Identified SBFF number: 78
[07/25 13:59:14     36s]   Identified MBFF number: 0
[07/25 13:59:14     36s]   Identified SB Latch number: 0
[07/25 13:59:14     36s]   Identified MB Latch number: 0
[07/25 13:59:14     36s]   Not identified SBFF number: 11
[07/25 13:59:14     36s]   Not identified MBFF number: 0
[07/25 13:59:14     36s]   Not identified SB Latch number: 0
[07/25 13:59:14     36s]   Not identified MB Latch number: 0
[07/25 13:59:14     36s]   Number of sequential cells which are not FFs: 16
[07/25 13:59:14     36s]  Visiting view : WORST
[07/25 13:59:14     36s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000) with rcCorner = 0
[07/25 13:59:14     36s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[07/25 13:59:14     36s]  Visiting view : BEST
[07/25 13:59:14     36s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[07/25 13:59:14     36s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[07/25 13:59:14     36s] TLC MultiMap info (StdDelay):
[07/25 13:59:14     36s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 13:59:14     36s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 13:59:14     36s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 13:59:14     36s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.3ps
[07/25 13:59:14     36s]  Setting StdDelay to: 24.3ps
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:14     36s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:14     36s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:14     36s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:36.6 mem=1591.3M
[07/25 13:59:14     36s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:36.6 mem=1591.3M
[07/25 13:59:14     36s] Creating Lib Analyzer, finished. 
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] #optDebug: {0, 1.000}
[07/25 13:59:14     36s] ### Creating RouteCongInterface, finished
[07/25 13:59:14     36s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:14     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.6 mem=1591.3M
[07/25 13:59:14     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.6 mem=1591.3M
[07/25 13:59:14     36s] *info: 2 special nets excluded.
[07/25 13:59:14     36s] *info: 3 no-driver nets excluded.
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.15918.1
[07/25 13:59:14     36s] PathGroup :  reg2reg  TargetSlack : 0.0243 
[07/25 13:59:14     36s] ** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 66.08
[07/25 13:59:14     36s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:14     36s] Bottom Preferred Layer:
[07/25 13:59:14     36s]     None
[07/25 13:59:14     36s] Via Pillar Rule:
[07/25 13:59:14     36s]     None
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.4M) ***
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.15918.1
[07/25 13:59:14     36s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:14     36s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1591.3M
[07/25 13:59:14     36s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1547.3M
[07/25 13:59:14     36s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.7
[07/25 13:59:14     36s] *** WnsOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:37.0/0:04:30.6 (0.1), mem = 1547.3M
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] =============================================================================================
[07/25 13:59:14     36s]  Step TAT Report for WnsOpt #1                                                  20.14-s095_1
[07/25 13:59:14     36s] =============================================================================================
[07/25 13:59:14     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:14     36s] ---------------------------------------------------------------------------------------------
[07/25 13:59:14     36s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  48.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:14     36s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:14     36s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:14     36s] [ TransformInit          ]      1   0:00:00.3  (  46.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:14     36s] [ MISC                   ]          0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/25 13:59:14     36s] ---------------------------------------------------------------------------------------------
[07/25 13:59:14     36s]  WnsOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/25 13:59:14     36s] ---------------------------------------------------------------------------------------------
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] End: GigaOpt Optimization in WNS mode
[07/25 13:59:14     36s] *** Check timing (0:00:00.0)
[07/25 13:59:14     36s] Deleting Lib Analyzer.
[07/25 13:59:14     36s] Begin: GigaOpt Optimization in TNS mode
[07/25 13:59:14     36s] **INFO: Flow update: Low effort is not optimizable.
[07/25 13:59:14     36s] **INFO: Flow update: High effort is not optimizable.
[07/25 13:59:14     36s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[07/25 13:59:14     36s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:00:37.0/0:04:30.6 (0.1), mem = 1547.3M
[07/25 13:59:14     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.8
[07/25 13:59:14     36s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:14     36s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.0 mem=1547.3M
[07/25 13:59:14     36s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/25 13:59:14     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.3M
[07/25 13:59:14     36s] z: 2, totalTracks: 1
[07/25 13:59:14     36s] z: 4, totalTracks: 1
[07/25 13:59:14     36s] z: 6, totalTracks: 1
[07/25 13:59:14     36s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:14     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.3M
[07/25 13:59:14     36s] OPERPROF:     Starting CMU at level 3, MEM:1547.3M
[07/25 13:59:14     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1547.3M
[07/25 13:59:14     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1547.3M
[07/25 13:59:14     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1547.3MB).
[07/25 13:59:14     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1547.3M
[07/25 13:59:14     36s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:14     36s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.0 mem=1547.3M
[07/25 13:59:14     36s] ### Creating RouteCongInterface, started
[07/25 13:59:14     36s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     36s] 
[07/25 13:59:14     36s] Creating Lib Analyzer ...
[07/25 13:59:14     37s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:59:14     37s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX3 CLKBUFX2 BUFX3 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[07/25 13:59:14     37s] Total number of usable inverters from Lib Analyzer: 13 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX20)
[07/25 13:59:14     37s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY3X1 DLY4X1)
[07/25 13:59:14     37s] 
[07/25 13:59:14     37s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:15     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.3 mem=1549.4M
[07/25 13:59:15     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.3 mem=1549.4M
[07/25 13:59:15     37s] Creating Lib Analyzer, finished. 
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] #optDebug: {0, 1.000}
[07/25 13:59:15     37s] ### Creating RouteCongInterface, finished
[07/25 13:59:15     37s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:15     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.3 mem=1549.4M
[07/25 13:59:15     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.3 mem=1549.4M
[07/25 13:59:15     37s] *info: 2 special nets excluded.
[07/25 13:59:15     37s] *info: 3 no-driver nets excluded.
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.15918.2
[07/25 13:59:15     37s] PathGroup :  reg2reg  TargetSlack : 0.0243 
[07/25 13:59:15     37s] ** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 66.08
[07/25 13:59:15     37s] Optimizer TNS Opt
[07/25 13:59:15     37s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:15     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1568.4M
[07/25 13:59:15     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1568.4M
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1568.4M) ***
[07/25 13:59:15     37s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:15     37s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:15     37s] Bottom Preferred Layer:
[07/25 13:59:15     37s]     None
[07/25 13:59:15     37s] Via Pillar Rule:
[07/25 13:59:15     37s]     None
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1568.4M) ***
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.15918.2
[07/25 13:59:15     37s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:15     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1549.4M
[07/25 13:59:15     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1547.4M
[07/25 13:59:15     37s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.8
[07/25 13:59:15     37s] *** TnsOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:37.7/0:04:31.3 (0.1), mem = 1547.4M
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] =============================================================================================
[07/25 13:59:15     37s]  Step TAT Report for TnsOpt #1                                                  20.14-s095_1
[07/25 13:59:15     37s] =============================================================================================
[07/25 13:59:15     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:15     37s] ---------------------------------------------------------------------------------------------
[07/25 13:59:15     37s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  45.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:15     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:15     37s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ TransformInit          ]      1   0:00:00.4  (  50.6 % )     0:00:00.4 /  0:00:00.4    1.0
[07/25 13:59:15     37s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ MISC                   ]          0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.6
[07/25 13:59:15     37s] ---------------------------------------------------------------------------------------------
[07/25 13:59:15     37s]  TnsOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/25 13:59:15     37s] ---------------------------------------------------------------------------------------------
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] End: GigaOpt Optimization in TNS mode
[07/25 13:59:15     37s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/25 13:59:15     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.7 mem=1547.4M
[07/25 13:59:15     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.7 mem=1547.4M
[07/25 13:59:15     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:15     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.7 mem=1566.4M
[07/25 13:59:15     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1566.4M
[07/25 13:59:15     37s] z: 2, totalTracks: 1
[07/25 13:59:15     37s] z: 4, totalTracks: 1
[07/25 13:59:15     37s] z: 6, totalTracks: 1
[07/25 13:59:15     37s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:15     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1566.4M
[07/25 13:59:15     37s] OPERPROF:     Starting CMU at level 3, MEM:1566.4M
[07/25 13:59:15     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1566.4M
[07/25 13:59:15     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1566.4M
[07/25 13:59:15     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1566.4MB).
[07/25 13:59:15     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1566.4M
[07/25 13:59:15     37s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:15     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.7 mem=1566.4M
[07/25 13:59:15     37s] Begin: Area Reclaim Optimization
[07/25 13:59:15     37s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:00:37.7/0:04:31.3 (0.1), mem = 1566.4M
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.9
[07/25 13:59:15     37s] ### Creating RouteCongInterface, started
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] #optDebug: {0, 1.000}
[07/25 13:59:15     37s] ### Creating RouteCongInterface, finished
[07/25 13:59:15     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.7 mem=1566.4M
[07/25 13:59:15     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.7 mem=1566.4M
[07/25 13:59:15     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1566.4M
[07/25 13:59:15     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1566.4M
[07/25 13:59:15     37s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.08
[07/25 13:59:15     37s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:15     37s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/25 13:59:15     37s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:15     37s] |   66.08%|        -|   0.000|   0.000|   0:00:00.0| 1566.4M|
[07/25 13:59:15     37s] #optDebug: <stH: 5.0400 MiSeL: 182.7065>
[07/25 13:59:15     37s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1567.4M|
[07/25 13:59:15     37s] |   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1586.5M|
[07/25 13:59:15     37s] |   66.06%|        1|   0.000|   0.000|   0:00:00.0| 1613.1M|
[07/25 13:59:15     37s] |   66.06%|        0|   0.000|   0.000|   0:00:00.0| 1613.1M|
[07/25 13:59:15     37s] #optDebug: <stH: 5.0400 MiSeL: 182.7065>
[07/25 13:59:15     37s] |   66.06%|        0|   0.000|   0.000|   0:00:00.0| 1613.1M|
[07/25 13:59:15     37s] +---------+---------+--------+--------+------------+--------+
[07/25 13:59:15     37s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.06
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[07/25 13:59:15     37s] --------------------------------------------------------------
[07/25 13:59:15     37s] |                                   | Total     | Sequential |
[07/25 13:59:15     37s] --------------------------------------------------------------
[07/25 13:59:15     37s] | Num insts resized                 |       1  |       0    |
[07/25 13:59:15     37s] | Num insts undone                  |       0  |       0    |
[07/25 13:59:15     37s] | Num insts Downsized               |       1  |       0    |
[07/25 13:59:15     37s] | Num insts Samesized               |       0  |       0    |
[07/25 13:59:15     37s] | Num insts Upsized                 |       0  |       0    |
[07/25 13:59:15     37s] | Num multiple commits+uncommits    |       0  |       -    |
[07/25 13:59:15     37s] --------------------------------------------------------------
[07/25 13:59:15     37s] Bottom Preferred Layer:
[07/25 13:59:15     37s]     None
[07/25 13:59:15     37s] Via Pillar Rule:
[07/25 13:59:15     37s]     None
[07/25 13:59:15     37s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[07/25 13:59:15     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:       Starting CMU at level 4, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.006, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.006, MEM:1613.1M
[07/25 13:59:15     37s] TDRefine: refinePlace mode is spiral
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15918.3
[07/25 13:59:15     37s] OPERPROF: Starting RefinePlace at level 1, MEM:1613.1M
[07/25 13:59:15     37s] *** Starting refinePlace (0:00:38.0 mem=1613.1M) ***
[07/25 13:59:15     37s] Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
[07/25 13:59:15     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:59:15     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1613.1M
[07/25 13:59:15     37s] Starting refinePlace ...
[07/25 13:59:15     37s] One DDP V2 for no tweak run.
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 13:59:15     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 13:59:15     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1613.1MB) @(0:00:38.0 - 0:00:38.0).
[07/25 13:59:15     37s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:59:15     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1613.1MB
[07/25 13:59:15     37s] Statistics of distance of Instance movement in refine placement:
[07/25 13:59:15     37s]   maximum (X+Y) =         0.00 um
[07/25 13:59:15     37s]   mean    (X+Y) =         0.00 um
[07/25 13:59:15     37s] Summary Report:
[07/25 13:59:15     37s] Instances move: 0 (out of 286 movable)
[07/25 13:59:15     37s] Instances flipped: 0
[07/25 13:59:15     37s] Mean displacement: 0.00 um
[07/25 13:59:15     37s] Max displacement: 0.00 um 
[07/25 13:59:15     37s] Total instances moved : 0
[07/25 13:59:15     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1613.1M
[07/25 13:59:15     37s] Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
[07/25 13:59:15     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1613.1MB
[07/25 13:59:15     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1613.1MB) @(0:00:38.0 - 0:00:38.0).
[07/25 13:59:15     37s] *** Finished refinePlace (0:00:38.0 mem=1613.1M) ***
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15918.3
[07/25 13:59:15     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1613.1M
[07/25 13:59:15     37s] *** maximum move = 0.00 um ***
[07/25 13:59:15     37s] *** Finished re-routing un-routed nets (1613.1M) ***
[07/25 13:59:15     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:     Starting CMU at level 3, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1613.1M
[07/25 13:59:15     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1613.1M
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1613.1M) ***
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.9
[07/25 13:59:15     37s] *** AreaOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.0/0:04:31.6 (0.1), mem = 1613.1M
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] =============================================================================================
[07/25 13:59:15     37s]  Step TAT Report for AreaOpt #3                                                 20.14-s095_1
[07/25 13:59:15     37s] =============================================================================================
[07/25 13:59:15     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:15     37s] ---------------------------------------------------------------------------------------------
[07/25 13:59:15     37s] [ RefinePlace            ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/25 13:59:15     37s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/25 13:59:15     37s] [ OptGetWeight           ]    129   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ OptEval                ]    129   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ OptCommit              ]    129   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ PostCommitDelayUpdate  ]    129   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:15     37s] [ MISC                   ]          0:00:00.2  (  84.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/25 13:59:15     37s] ---------------------------------------------------------------------------------------------
[07/25 13:59:15     37s]  AreaOpt #3 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:15     37s] ---------------------------------------------------------------------------------------------
[07/25 13:59:15     37s] 
[07/25 13:59:15     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1594.0M
[07/25 13:59:15     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1550.0M
[07/25 13:59:15     37s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:15     37s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1550.03M, totSessionCpu=0:00:38).
[07/25 13:59:15     37s] Begin: GigaOpt postEco DRV Optimization
[07/25 13:59:15     37s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/25 13:59:15     37s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:00:38.0/0:04:31.6 (0.1), mem = 1550.0M
[07/25 13:59:15     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.10
[07/25 13:59:15     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:15     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.0 mem=1550.0M
[07/25 13:59:15     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1550.0M
[07/25 13:59:15     37s] z: 2, totalTracks: 1
[07/25 13:59:15     37s] z: 4, totalTracks: 1
[07/25 13:59:15     37s] z: 6, totalTracks: 1
[07/25 13:59:15     37s] #spOpts: minPadR=1.1 mergeVia=F 
[07/25 13:59:15     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1550.0M
[07/25 13:59:15     38s] OPERPROF:     Starting CMU at level 3, MEM:1550.0M
[07/25 13:59:15     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1550.0M
[07/25 13:59:15     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1550.0M
[07/25 13:59:15     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1550.0MB).
[07/25 13:59:15     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1550.0M
[07/25 13:59:15     38s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:15     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.0 mem=1550.0M
[07/25 13:59:15     38s] ### Creating RouteCongInterface, started
[07/25 13:59:15     38s] 
[07/25 13:59:15     38s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[07/25 13:59:15     38s] 
[07/25 13:59:15     38s] #optDebug: {0, 1.000}
[07/25 13:59:15     38s] ### Creating RouteCongInterface, finished
[07/25 13:59:15     38s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:15     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.0 mem=1550.0M
[07/25 13:59:15     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.0 mem=1550.0M
[07/25 13:59:16     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1569.1M
[07/25 13:59:16     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1569.1M
[07/25 13:59:16     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:16     38s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/25 13:59:16     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:16     38s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/25 13:59:16     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:16     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/25 13:59:16     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.06%|          |         |
[07/25 13:59:16     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/25 13:59:16     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.06%| 0:00:00.0|  1569.1M|
[07/25 13:59:16     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/25 13:59:16     38s] Bottom Preferred Layer:
[07/25 13:59:16     38s]     None
[07/25 13:59:16     38s] Via Pillar Rule:
[07/25 13:59:16     38s]     None
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1569.1M) ***
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:16     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1550.0M
[07/25 13:59:16     38s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.10
[07/25 13:59:16     38s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.3/0:04:31.9 (0.1), mem = 1550.0M
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] =============================================================================================
[07/25 13:59:16     38s]  Step TAT Report for DrvOpt #3                                                  20.14-s095_1
[07/25 13:59:16     38s] =============================================================================================
[07/25 13:59:16     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:16     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:16     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ MISC                   ]          0:00:00.3  (  97.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:16     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:16     38s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/25 13:59:16     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] End: GigaOpt postEco DRV Optimization
[07/25 13:59:16     38s] **INFO: Flow update: High effort is not optimizable.
[07/25 13:59:16     38s] Running refinePlace -preserveRouting true -hardFence false
[07/25 13:59:16     38s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1550.0M
[07/25 13:59:16     38s] z: 2, totalTracks: 1
[07/25 13:59:16     38s] z: 4, totalTracks: 1
[07/25 13:59:16     38s] z: 6, totalTracks: 1
[07/25 13:59:16     38s] #spOpts: minPadR=1.1 
[07/25 13:59:16     38s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:         Starting CMU at level 5, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1550.0M
[07/25 13:59:16     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1550.0MB).
[07/25 13:59:16     38s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.006, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.006, MEM:1550.0M
[07/25 13:59:16     38s] TDRefine: refinePlace mode is spiral
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15918.4
[07/25 13:59:16     38s] OPERPROF:   Starting RefinePlace at level 2, MEM:1550.0M
[07/25 13:59:16     38s] *** Starting refinePlace (0:00:38.3 mem=1550.0M) ***
[07/25 13:59:16     38s] Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] Starting Small incrNP...
[07/25 13:59:16     38s] User Input Parameters:
[07/25 13:59:16     38s] - Congestion Driven    : Off
[07/25 13:59:16     38s] - Timing Driven        : Off
[07/25 13:59:16     38s] - Area-Violation Based : Off
[07/25 13:59:16     38s] - Start Rollback Level : -5
[07/25 13:59:16     38s] - Legalized            : On
[07/25 13:59:16     38s] - Window Based         : Off
[07/25 13:59:16     38s] - eDen incr mode       : Off
[07/25 13:59:16     38s] - Small incr mode      : On
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1550.0M
[07/25 13:59:16     38s] default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
[07/25 13:59:16     38s] Density distribution unevenness ratio = 5.876%
[07/25 13:59:16     38s] cost 0.741892, thresh 1.000000
[07/25 13:59:16     38s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1550.0M)
[07/25 13:59:16     38s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/25 13:59:16     38s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1550.0M
[07/25 13:59:16     38s] Starting refinePlace ...
[07/25 13:59:16     38s] One DDP V2 for no tweak run.
[07/25 13:59:16     38s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/25 13:59:16     38s] ** Cut row section cpu time 0:00:00.0.
[07/25 13:59:16     38s]    Spread Effort: high, pre-route mode, useDDP on.
[07/25 13:59:16     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1552.0MB) @(0:00:38.3 - 0:00:38.3).
[07/25 13:59:16     38s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:59:16     38s] wireLenOptFixPriorityInst 0 inst fixed
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 13:59:16     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 13:59:16     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1552.0MB) @(0:00:38.3 - 0:00:38.3).
[07/25 13:59:16     38s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:59:16     38s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1552.0MB
[07/25 13:59:16     38s] Statistics of distance of Instance movement in refine placement:
[07/25 13:59:16     38s]   maximum (X+Y) =         0.00 um
[07/25 13:59:16     38s]   mean    (X+Y) =         0.00 um
[07/25 13:59:16     38s] Summary Report:
[07/25 13:59:16     38s] Instances move: 0 (out of 286 movable)
[07/25 13:59:16     38s] Instances flipped: 0
[07/25 13:59:16     38s] Mean displacement: 0.00 um
[07/25 13:59:16     38s] Max displacement: 0.00 um 
[07/25 13:59:16     38s] Total instances moved : 0
[07/25 13:59:16     38s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.003, MEM:1552.0M
[07/25 13:59:16     38s] Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
[07/25 13:59:16     38s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1552.0MB
[07/25 13:59:16     38s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1552.0MB) @(0:00:38.3 - 0:00:38.3).
[07/25 13:59:16     38s] *** Finished refinePlace (0:00:38.3 mem=1552.0M) ***
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15918.4
[07/25 13:59:16     38s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.000, REAL:0.004, MEM:1552.0M
[07/25 13:59:16     38s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1552.0M
[07/25 13:59:16     38s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.010, REAL:0.011, MEM:1550.0M
[07/25 13:59:16     38s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[07/25 13:59:16     38s] GigaOpt: Skipping nonLegal postEco optimization
[07/25 13:59:16     38s] **INFO: Flow update: High effort is not optimizable.
[07/25 13:59:16     38s] Begin: GigaOpt Optimization in post-eco TNS mode
[07/25 13:59:16     38s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[07/25 13:59:16     38s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:00:38.3/0:04:31.9 (0.1), mem = 1550.0M
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15918.11
[07/25 13:59:16     38s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/25 13:59:16     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.3 mem=1550.0M
[07/25 13:59:16     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1550.0M
[07/25 13:59:16     38s] z: 2, totalTracks: 1
[07/25 13:59:16     38s] z: 4, totalTracks: 1
[07/25 13:59:16     38s] z: 6, totalTracks: 1
[07/25 13:59:16     38s] #spOpts: minPadR=1.1 
[07/25 13:59:16     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:     Starting CMU at level 3, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1550.0M
[07/25 13:59:16     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1550.0M
[07/25 13:59:16     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1550.0MB).
[07/25 13:59:16     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1550.0M
[07/25 13:59:16     38s] TotalInstCnt at PhyDesignMc Initialization: 286
[07/25 13:59:16     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.3 mem=1550.0M
[07/25 13:59:16     38s] ### Creating RouteCongInterface, started
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] #optDebug: {0, 1.000}
[07/25 13:59:16     38s] ### Creating RouteCongInterface, finished
[07/25 13:59:16     38s] {MG  {5 0 12.9 0.532385} }
[07/25 13:59:16     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.3 mem=1550.0M
[07/25 13:59:16     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.3 mem=1550.0M
[07/25 13:59:16     38s] *info: 2 special nets excluded.
[07/25 13:59:16     38s] *info: 3 no-driver nets excluded.
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.15918.3
[07/25 13:59:16     38s] PathGroup :  reg2reg  TargetSlack : 0 
[07/25 13:59:16     38s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 66.06
[07/25 13:59:16     38s] Optimizer TNS Opt
[07/25 13:59:16     38s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:16     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1572.1M
[07/25 13:59:16     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1572.1M
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1572.1M) ***
[07/25 13:59:16     38s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:16     38s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/25 13:59:16     38s] Bottom Preferred Layer:
[07/25 13:59:16     38s]     None
[07/25 13:59:16     38s] Via Pillar Rule:
[07/25 13:59:16     38s]     None
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1572.1M) ***
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.15918.3
[07/25 13:59:16     38s] Total-nets :: 561, Stn-nets :: 0, ratio :: 0 %
[07/25 13:59:16     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1553.0M
[07/25 13:59:16     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1551.0M
[07/25 13:59:16     38s] TotalInstCnt at PhyDesignMc Destruction: 286
[07/25 13:59:16     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15918.11
[07/25 13:59:16     38s] *** TnsOpt #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:38.7/0:04:32.3 (0.1), mem = 1551.0M
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] =============================================================================================
[07/25 13:59:16     38s]  Step TAT Report for TnsOpt #2                                                  20.14-s095_1
[07/25 13:59:16     38s] =============================================================================================
[07/25 13:59:16     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:16     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:16     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ TransformInit          ]      1   0:00:00.4  (  93.5 % )     0:00:00.4 /  0:00:00.4    1.0
[07/25 13:59:16     38s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:16     38s] [ MISC                   ]          0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/25 13:59:16     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:16     38s]  TnsOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/25 13:59:16     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] End: GigaOpt Optimization in post-eco TNS mode
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] Active setup views:
[07/25 13:59:16     38s]  WORST
[07/25 13:59:16     38s]   Dominating endpoints: 0
[07/25 13:59:16     38s]   Dominating TNS: -0.000
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
[07/25 13:59:16     38s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/25 13:59:16     38s] Type 'man IMPEXT-3530' for more detail.
[07/25 13:59:16     38s] PreRoute RC Extraction called for design digital_safe.
[07/25 13:59:16     38s] RC Extraction called in multi-corner(1) mode.
[07/25 13:59:16     38s] RCMode: PreRoute
[07/25 13:59:16     38s]       RC Corner Indexes            0   
[07/25 13:59:16     38s] Capacitance Scaling Factor   : 1.00000 
[07/25 13:59:16     38s] Resistance Scaling Factor    : 1.00000 
[07/25 13:59:16     38s] Clock Cap. Scaling Factor    : 1.00000 
[07/25 13:59:16     38s] Clock Res. Scaling Factor    : 1.00000 
[07/25 13:59:16     38s] Shrink Factor                : 1.00000
[07/25 13:59:16     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/25 13:59:16     38s] Using capacitance table file ...
[07/25 13:59:16     38s] RC Grid backup saved.
[07/25 13:59:16     38s] LayerId::1 widthSet size::4
[07/25 13:59:16     38s] LayerId::2 widthSet size::4
[07/25 13:59:16     38s] LayerId::3 widthSet size::4
[07/25 13:59:16     38s] LayerId::4 widthSet size::4
[07/25 13:59:16     38s] LayerId::5 widthSet size::4
[07/25 13:59:16     38s] LayerId::6 widthSet size::3
[07/25 13:59:16     38s] Skipped RC grid update for preRoute extraction.
[07/25 13:59:16     38s] eee: pegSigSF::1.070000
[07/25 13:59:16     38s] Initializing multi-corner capacitance tables ... 
[07/25 13:59:16     38s] Initializing multi-corner resistance tables ...
[07/25 13:59:16     38s] eee: l::1 avDens::0.093412 usedTrk::75.664056 availTrk::810.000000 sigTrk::75.664056
[07/25 13:59:16     38s] eee: l::2 avDens::0.172189 usedTrk::118.340891 availTrk::687.272727 sigTrk::118.340891
[07/25 13:59:16     38s] eee: l::3 avDens::0.157344 usedTrk::127.448956 availTrk::810.000000 sigTrk::127.448956
[07/25 13:59:16     38s] eee: l::4 avDens::0.045302 usedTrk::31.134990 availTrk::687.272727 sigTrk::31.134990
[07/25 13:59:16     38s] eee: l::5 avDens::0.045778 usedTrk::37.080079 availTrk::810.000000 sigTrk::37.080079
[07/25 13:59:16     38s] eee: l::6 avDens::0.061495 usedTrk::28.175913 availTrk::458.181818 sigTrk::28.175913
[07/25 13:59:16     38s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:59:16     38s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.820300 ; wcR: 0.566400 ; newSi: 0.078400 ; pMod: 82 ; 
[07/25 13:59:16     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1535.523M)
[07/25 13:59:16     38s] Skewing Data Summary (End_of_FINAL)
[07/25 13:59:16     38s] --------------------------------------------------
[07/25 13:59:16     38s]  Total skewed count:0
[07/25 13:59:16     38s] --------------------------------------------------
[07/25 13:59:16     38s] Starting delay calculation for Setup views
[07/25 13:59:16     38s] #################################################################################
[07/25 13:59:16     38s] # Design Stage: PreRoute
[07/25 13:59:16     38s] # Design Name: digital_safe
[07/25 13:59:16     38s] # Design Mode: 90nm
[07/25 13:59:16     38s] # Analysis Mode: MMMC Non-OCV 
[07/25 13:59:16     38s] # Parasitics Mode: No SPEF/RCDB 
[07/25 13:59:16     38s] # Signoff Settings: SI Off 
[07/25 13:59:16     38s] #################################################################################
[07/25 13:59:16     38s] Calculate delays in BcWc mode...
[07/25 13:59:16     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1539.5M, InitMEM = 1539.5M)
[07/25 13:59:16     38s] Start delay calculation (fullDC) (1 T). (MEM=1539.55)
[07/25 13:59:16     38s] End AAE Lib Interpolated Model. (MEM=1551.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:59:16     38s] Total number of fetched objects 561
[07/25 13:59:16     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:59:16     38s] End delay calculation. (MEM=1566.75 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:59:16     38s] End delay calculation (fullDC). (MEM=1566.75 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:59:16     38s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1566.8M) ***
[07/25 13:59:16     38s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:38.8 mem=1566.8M)
[07/25 13:59:16     38s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Import and model ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Create place DB ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Import place data ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read instances and placement ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read nets ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Create route DB ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       == Non-default Options ==
[07/25 13:59:16     38s] (I)       Build term to term wires                           : false
[07/25 13:59:16     38s] (I)       Maximum routing layer                              : 6
[07/25 13:59:16     38s] (I)       Number of threads                                  : 1
[07/25 13:59:16     38s] (I)       Method to set GCell size                           : row
[07/25 13:59:16     38s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:59:16     38s] (I)       Started Import route data (1T) ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Use row-based GCell size
[07/25 13:59:16     38s] (I)       Use row-based GCell align
[07/25 13:59:16     38s] (I)       GCell unit size   : 10080
[07/25 13:59:16     38s] (I)       GCell multiplier  : 1
[07/25 13:59:16     38s] (I)       GCell row height  : 10080
[07/25 13:59:16     38s] (I)       Actual row height : 10080
[07/25 13:59:16     38s] (I)       GCell align ref   : 17160 16800
[07/25 13:59:16     38s] [NR-eGR] Track table information for default rule: 
[07/25 13:59:16     38s] [NR-eGR] Metal1 has no routable track
[07/25 13:59:16     38s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:59:16     38s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:59:16     38s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:59:16     38s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:59:16     38s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:59:16     38s] (I)       ================ Default via ================
[07/25 13:59:16     38s] (I)       +---+------------------+--------------------+
[07/25 13:59:16     38s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:59:16     38s] (I)       +---+------------------+--------------------+
[07/25 13:59:16     38s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:59:16     38s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:59:16     38s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:59:16     38s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:59:16     38s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:59:16     38s] (I)       +---+------------------+--------------------+
[07/25 13:59:16     38s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read routing blockages ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read instance blockages ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read PG blockages ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] [NR-eGR] Read 572 PG shapes
[07/25 13:59:16     38s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read boundary cut boxes ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:59:16     38s] [NR-eGR] #Instance Blockages : 0
[07/25 13:59:16     38s] [NR-eGR] #PG Blockages       : 572
[07/25 13:59:16     38s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:59:16     38s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:59:16     38s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read blackboxes ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:59:16     38s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read prerouted ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:59:16     38s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read unlegalized nets ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read nets ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 13:59:16     38s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Set up via pillars ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       early_global_route_priority property id does not exist.
[07/25 13:59:16     38s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Model blockages into capacity
[07/25 13:59:16     38s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:59:16     38s] (I)       Started Initialize 3D capacity ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:16     38s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:59:16     38s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:16     38s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:59:16     38s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:59:16     38s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       -- layer congestion ratio --
[07/25 13:59:16     38s] (I)       Layer 1 : 0.100000
[07/25 13:59:16     38s] (I)       Layer 2 : 0.700000
[07/25 13:59:16     38s] (I)       Layer 3 : 0.700000
[07/25 13:59:16     38s] (I)       Layer 4 : 0.700000
[07/25 13:59:16     38s] (I)       Layer 5 : 0.700000
[07/25 13:59:16     38s] (I)       Layer 6 : 0.700000
[07/25 13:59:16     38s] (I)       ----------------------------
[07/25 13:59:16     38s] (I)       Number of ignored nets                =      0
[07/25 13:59:16     38s] (I)       Number of connected nets              =      0
[07/25 13:59:16     38s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:59:16     38s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:59:16     38s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:59:16     38s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Read aux data ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Others data preparation ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Create route kernel ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Ndr track 0 does not exist
[07/25 13:59:16     38s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:59:16     38s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:59:16     38s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:59:16     38s] (I)       Site width          :  1320  (dbu)
[07/25 13:59:16     38s] (I)       Row height          : 10080  (dbu)
[07/25 13:59:16     38s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:59:16     38s] (I)       GCell width         : 10080  (dbu)
[07/25 13:59:16     38s] (I)       GCell height        : 10080  (dbu)
[07/25 13:59:16     38s] (I)       Grid                :    30    28     6
[07/25 13:59:16     38s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:59:16     38s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 13:59:16     38s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[07/25 13:59:16     38s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:59:16     38s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:59:16     38s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:59:16     38s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:59:16     38s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:59:16     38s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[07/25 13:59:16     38s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:59:16     38s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:59:16     38s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:59:16     38s] (I)       --------------------------------------------------------
[07/25 13:59:16     38s] 
[07/25 13:59:16     38s] [NR-eGR] ============ Routing rule table ============
[07/25 13:59:16     38s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 13:59:16     38s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:59:16     38s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:59:16     38s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:16     38s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:59:16     38s] [NR-eGR] ========================================
[07/25 13:59:16     38s] [NR-eGR] 
[07/25 13:59:16     38s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:59:16     38s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 13:59:16     38s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 13:59:16     38s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 13:59:16     38s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 13:59:16     38s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 13:59:16     38s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Reset routing kernel
[07/25 13:59:16     38s] (I)       Started Global Routing ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Initialization ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       totalPins=1441  totalGlobalPin=1339 (92.92%)
[07/25 13:59:16     38s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Net group 1 ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Generate topology ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       total 2D Cap : 29668 = (13779 H, 15889 V)
[07/25 13:59:16     38s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] (I)       ============  Phase 1a Route ============
[07/25 13:59:16     38s] (I)       Started Phase 1a ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Pattern routing (1T) ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:16     38s] (I)       Started Add via demand to 2D ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] (I)       ============  Phase 1b Route ============
[07/25 13:59:16     38s] (I)       Started Phase 1b ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:16     38s] (I)       Overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 1.314936e+04um
[07/25 13:59:16     38s] (I)       Congestion metric : 0.00%H 0.33%V, 0.33%HV
[07/25 13:59:16     38s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 13:59:16     38s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] (I)       ============  Phase 1c Route ============
[07/25 13:59:16     38s] (I)       Started Phase 1c ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:16     38s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] (I)       ============  Phase 1d Route ============
[07/25 13:59:16     38s] (I)       Started Phase 1d ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:16     38s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] (I)       ============  Phase 1e Route ============
[07/25 13:59:16     38s] (I)       Started Phase 1e ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Route legalization ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Usage: 2609 = (1282 H, 1327 V) = (9.30% H, 8.35% V) = (6.461e+03um H, 6.688e+03um V)
[07/25 13:59:16     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 1.314936e+04um
[07/25 13:59:16     38s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] (I)       ============  Phase 1l Route ============
[07/25 13:59:16     38s] (I)       Started Phase 1l ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Started Layer assignment (1T) ( Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.75 MB )
[07/25 13:59:16     38s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       Started Clean cong LA ( Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 13:59:16     38s] (I)       Layer  2:       6022      1638        49           0        6185    ( 0.00%) 
[07/25 13:59:16     38s] (I)       Layer  3:       7296      1236         0           0        7308    ( 0.00%) 
[07/25 13:59:16     38s] (I)       Layer  4:       6022       264         0           0        6185    ( 0.00%) 
[07/25 13:59:16     38s] (I)       Layer  5:       6009        84         1         252        7056    ( 3.45%) 
[07/25 13:59:16     38s] (I)       Layer  6:       3294         3         0         412        3711    ( 9.99%) 
[07/25 13:59:16     38s] (I)       Total:         28643      3225        50         664       30445    ( 2.13%) 
[07/25 13:59:16     38s] (I)       
[07/25 13:59:16     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 13:59:16     38s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/25 13:59:16     38s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/25 13:59:16     38s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[07/25 13:59:16     38s] [NR-eGR] --------------------------------------------------------------------------------
[07/25 13:59:16     38s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:16     38s] [NR-eGR]  Metal2  (2)         8( 0.99%)         3( 0.37%)         1( 0.12%)   ( 1.48%) 
[07/25 13:59:16     38s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:16     38s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:16     38s] [NR-eGR]  Metal5  (5)         1( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[07/25 13:59:16     38s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:59:16     38s] [NR-eGR] --------------------------------------------------------------------------------
[07/25 13:59:16     38s] [NR-eGR] Total                9( 0.23%)         3( 0.08%)         1( 0.03%)   ( 0.33%) 
[07/25 13:59:16     38s] [NR-eGR] 
[07/25 13:59:16     38s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       Started Export 3D cong map ( Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       total 2D Cap : 29747 = (13807 H, 15940 V)
[07/25 13:59:16     38s] (I)       Started Export 2D cong map ( Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[07/25 13:59:16     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.17% V
[07/25 13:59:16     38s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1574.75 MB )
[07/25 13:59:16     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:1574.8M
[07/25 13:59:16     38s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:16     38s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 13:59:16     38s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:16     38s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 13:59:16     38s] [hotspot] +------------+---------------+---------------+
[07/25 13:59:16     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 13:59:16     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 13:59:16     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1574.8M
[07/25 13:59:16     38s] Reported timing to dir ./timingReports
[07/25 13:59:16     38s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1177.7M, totSessionCpu=0:00:39 **
[07/25 13:59:16     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1526.8M
[07/25 13:59:16     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1526.8M
[07/25 13:59:17     38s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.063%
Routing Overflow: 0.00% H and 0.17% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1178.6M, totSessionCpu=0:00:39 **
[07/25 13:59:17     38s] 
[07/25 13:59:17     38s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:59:17     38s] Deleting Lib Analyzer.
[07/25 13:59:17     38s] 
[07/25 13:59:17     38s] TimeStamp Deleting Cell Server End ...
[07/25 13:59:17     38s] *** Finished optDesign ***
[07/25 13:59:17     38s] 
[07/25 13:59:17     38s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.9 real=0:00:12.3)
[07/25 13:59:17     38s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[07/25 13:59:17     38s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:02.5 real=0:00:02.5)
[07/25 13:59:17     38s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[07/25 13:59:17     38s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[07/25 13:59:17     38s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[07/25 13:59:17     38s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[07/25 13:59:17     38s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[07/25 13:59:17     38s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/25 13:59:17     38s] Info: pop threads available for lower-level modules during optimization.
[07/25 13:59:17     38s] clean pInstBBox. size 0
[07/25 13:59:17     38s] All LLGs are deleted
[07/25 13:59:17     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1542.0M
[07/25 13:59:17     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1542.0M
[07/25 13:59:17     38s] #optDebug: fT-D <X 1 0 0 0>
[07/25 13:59:17     38s] VSMManager cleared!
[07/25 13:59:17     38s] **place_opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 1501.0M **
[07/25 13:59:17     38s] *** Finished GigaPlace ***
[07/25 13:59:17     38s] 
[07/25 13:59:17     38s] *** Summary of all messages that are not suppressed in this session:
[07/25 13:59:17     38s] Severity  ID               Count  Summary                                  
[07/25 13:59:17     38s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/25 13:59:17     38s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[07/25 13:59:17     38s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/25 13:59:17     38s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[07/25 13:59:17     38s] *** Message Summary: 6 warning(s), 0 error(s)
[07/25 13:59:17     38s] 
[07/25 13:59:17     38s] *** place_opt_design #1 [finish] : cpu/real = 0:00:11.1/0:00:11.5 (1.0), totSession cpu/real = 0:00:38.9/0:04:32.9 (0.1), mem = 1501.0M
[07/25 13:59:17     38s] 
[07/25 13:59:17     38s] =============================================================================================
[07/25 13:59:17     38s]  Final TAT Report for place_opt_design #1                                       20.14-s095_1
[07/25 13:59:17     38s] =============================================================================================
[07/25 13:59:17     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:59:17     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:17     38s] [ InitOpt                ]      1   0:00:01.3  (  11.7 % )     0:00:01.5 /  0:00:01.5    1.0
[07/25 13:59:17     38s] [ WnsOpt                 ]      1   0:00:00.7  (   6.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/25 13:59:17     38s] [ TnsOpt                 ]      2   0:00:01.1  (   9.5 % )     0:00:01.1 /  0:00:01.1    1.0
[07/25 13:59:17     38s] [ GlobalOpt              ]      1   0:00:01.2  (  10.3 % )     0:00:01.2 /  0:00:01.2    1.0
[07/25 13:59:17     38s] [ DrvOpt                 ]      3   0:00:01.9  (  16.6 % )     0:00:01.9 /  0:00:01.9    1.0
[07/25 13:59:17     38s] [ SimplifyNetlist        ]      1   0:00:01.3  (  11.1 % )     0:00:01.3 /  0:00:01.3    1.0
[07/25 13:59:17     38s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/25 13:59:17     38s] [ AreaOpt                ]      3   0:00:02.4  (  21.2 % )     0:00:02.5 /  0:00:02.5    1.0
[07/25 13:59:17     38s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ IncrReplace            ]      1   0:00:00.5  (   4.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/25 13:59:17     38s] [ RefinePlace            ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/25 13:59:17     38s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[07/25 13:59:17     38s] [ ExtractRC              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[07/25 13:59:17     38s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/25 13:59:17     38s] [ FullDelayCalc          ]      3   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.9
[07/25 13:59:17     38s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.1    0.2
[07/25 13:59:17     38s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ DrvReport              ]      2   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ SlackTraversorInit     ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/25 13:59:17     38s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:59:17     38s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.1
[07/25 13:59:17     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:17     38s]  place_opt_design #1 TOTAL          0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.1    1.0
[07/25 13:59:17     38s] ---------------------------------------------------------------------------------------------
[07/25 13:59:17     38s] 
[07/25 14:08:40     68s] <CMD> getCTSMode -engine -quiet
[07/25 14:09:32     70s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[07/25 14:09:32     70s] 
[07/25 14:09:32     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 14:09:32     70s] Summary for sequential cells identification: 
[07/25 14:09:32     70s]   Identified SBFF number: 78
[07/25 14:09:32     70s]   Identified MBFF number: 0
[07/25 14:09:32     70s]   Identified SB Latch number: 0
[07/25 14:09:32     70s]   Identified MB Latch number: 0
[07/25 14:09:32     70s]   Not identified SBFF number: 11
[07/25 14:09:32     70s]   Not identified MBFF number: 0
[07/25 14:09:32     70s]   Not identified SB Latch number: 0
[07/25 14:09:32     70s]   Not identified MB Latch number: 0
[07/25 14:09:32     70s]   Number of sequential cells which are not FFs: 16
[07/25 14:09:32     70s]  Visiting view : WORST
[07/25 14:09:32     70s]    : PowerDomain = none : Weighted F : unweighted  = 24.20 (1.000) with rcCorner = 0
[07/25 14:09:32     70s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[07/25 14:09:32     70s]  Visiting view : BEST
[07/25 14:09:32     70s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[07/25 14:09:32     70s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[07/25 14:09:32     70s] TLC MultiMap info (StdDelay):
[07/25 14:09:32     70s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 14:09:32     70s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 14:09:32     70s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 14:09:32     70s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.2ps
[07/25 14:09:32     70s]  Setting StdDelay to: 24.2ps
[07/25 14:09:32     70s] 
[07/25 14:09:32     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 14:09:32     70s] Extracting original clock gating for clk...
[07/25 14:09:32     70s]   clock_tree clk contains 56 sinks and 0 clock gates.
[07/25 14:09:32     70s]   Extraction for clk complete.
[07/25 14:09:32     70s] Extracting original clock gating for clk done.
[07/25 14:09:32     70s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14} -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14} -name 3w7s
[07/25 14:09:32     70s] <CMD> create_route_type -name clkroute5 -non_default_rule 3w7s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
[07/25 14:09:32     70s] <CMD> set_ccopt_property route_type clkroute5 -net_type trunk
[07/25 14:09:32     70s] <CMD> set_ccopt_property route_type clkroute5 -net_type leaf
[07/25 14:09:32     70s] <CMD> set_ccopt_property buffer_cells {BUFX12 BUFX16 BUFX20 BUFX2 BUFX3 BUFX4 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX8 DLY1X1 DLY2X1 DLY3X1 DLY4X1}
[07/25 14:09:32     70s] <CMD> set_ccopt_property inverter_cells {CLKINVX12 CLKINVX16 CLKINVX1 CLKINVX20 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX8 INVX12 INVX16 INVX1 INVX20 INVX2 INVX3 INVX4 INVX8 INVXL}
[07/25 14:09:32     70s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[07/25 14:09:32     70s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[07/25 14:09:32     70s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/25 14:09:32     70s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

[07/25 14:09:48     71s] <CMD> getCTSMode -engine -quiet
[07/25 14:09:50     71s] <CMD> ctd_win -side none -id ctd_window
[07/25 14:09:50     71s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[07/25 14:09:50     71s] Turning off fast DC mode.
[07/25 14:09:50     71s] End AAE Lib Interpolated Model. (MEM=1495.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 14:09:50     71s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[07/25 14:11:58     77s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/25 14:11:58     77s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[07/25 14:11:58     77s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[07/25 14:11:58     77s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[07/25 14:11:58     77s] Running Native NanoRoute ...
[07/25 14:11:58     77s] <CMD> routeDesign -globalDetail
[07/25 14:11:58     77s] ### Time Record (routeDesign) is installed.
[07/25 14:11:58     77s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.45 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/25 14:11:58     77s] **INFO: User settings:
[07/25 14:11:58     77s] setNanoRouteMode -drouteEndIteration                            1
[07/25 14:11:58     77s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/25 14:11:58     77s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/25 14:11:58     77s] setNanoRouteMode -grouteExpTdStdDelay                           24.3
[07/25 14:11:58     77s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[07/25 14:11:58     77s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/25 14:11:58     77s] setNanoRouteMode -routeTopRoutingLayer                          6
[07/25 14:11:58     77s] setNanoRouteMode -routeWithSiDriven                             true
[07/25 14:11:58     77s] setNanoRouteMode -routeWithTimingDriven                         true
[07/25 14:11:58     77s] setNanoRouteMode -timingEngine                                  {}
[07/25 14:11:58     77s] setExtractRCMode -engine                                        preRoute
[07/25 14:11:58     77s] setDelayCalMode -enable_high_fanout                             true
[07/25 14:11:58     77s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[07/25 14:11:58     77s] setDelayCalMode -engine                                         aae
[07/25 14:11:58     77s] setDelayCalMode -ignoreNetLoad                                  false
[07/25 14:11:58     77s] setDelayCalMode -socv_accuracy_mode                             low
[07/25 14:11:58     77s] setSIMode -separate_delta_delay_on_data                         true
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] #**INFO: setDesignMode -flowEffort standard
[07/25 14:11:58     77s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/25 14:11:58     77s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/25 14:11:58     77s] OPERPROF: Starting checkPlace at level 1, MEM:1534.7M
[07/25 14:11:58     77s] z: 2, totalTracks: 1
[07/25 14:11:58     77s] z: 4, totalTracks: 1
[07/25 14:11:58     77s] z: 6, totalTracks: 1
[07/25 14:11:58     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1534.7M
[07/25 14:11:58     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1534.7M
[07/25 14:11:58     77s] Core basic site is tsm3site
[07/25 14:11:58     77s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1534.7M
[07/25 14:11:58     77s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1543.5M
[07/25 14:11:58     77s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 14:11:58     77s] SiteArray: use 28,672 bytes
[07/25 14:11:58     77s] SiteArray: current memory after site array memory allocation 1543.5M
[07/25 14:11:58     77s] SiteArray: FP blocked sites are writable
[07/25 14:11:58     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1543.5M
[07/25 14:11:58     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1543.5M
[07/25 14:11:58     77s] Begin checking placement ... (start mem=1534.7M, init mem=1543.5M)
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] Running CheckPlace using 1 thread in normal mode...
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] ...checkPlace normal is done!
[07/25 14:11:58     77s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1543.5M
[07/25 14:11:58     77s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1543.5M
[07/25 14:11:58     77s] *info: Placed = 436            (Fixed = 150)
[07/25 14:11:58     77s] *info: Unplaced = 0           
[07/25 14:11:58     77s] Placement Density:66.06%(10438/15800)
[07/25 14:11:58     77s] Placement Density (including fixed std cells):68.08%(11436/16798)
[07/25 14:11:58     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1543.5M
[07/25 14:11:58     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1543.5M
[07/25 14:11:58     77s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1543.5M)
[07/25 14:11:58     77s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.006, MEM:1543.5M
[07/25 14:11:58     77s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/25 14:11:58     77s] *** Changed status on (0) nets in Clock.
[07/25 14:11:58     77s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1543.5M) ***
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] globalDetailRoute
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] ### Time Record (globalDetailRoute) is installed.
[07/25 14:11:58     77s] #Start globalDetailRoute on Fri Jul 25 14:11:58 2025
[07/25 14:11:58     77s] #
[07/25 14:11:58     77s] ### Time Record (Pre Callback) is installed.
[07/25 14:11:58     77s] ### Time Record (Pre Callback) is uninstalled.
[07/25 14:11:58     77s] ### Time Record (DB Import) is installed.
[07/25 14:11:58     77s] ### Time Record (Timing Data Generation) is installed.
[07/25 14:11:58     77s] #Generating timing data, please wait...
[07/25 14:11:58     77s] #561 total nets, 561 already routed, 561 will ignore in trialRoute
[07/25 14:11:58     77s] ### run_trial_route starts on Fri Jul 25 14:11:58 2025 with memory = 1117.59 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:11:58     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:11:58     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:11:58     77s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:11:58     77s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[07/25 14:11:58     77s] ### dump_timing_file starts on Fri Jul 25 14:11:58 2025 with memory = 1117.37 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] TimeStamp Deleting Cell Server Begin ...
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] TimeStamp Deleting Cell Server End ...
[07/25 14:11:58     77s] ### extractRC starts on Fri Jul 25 14:11:58 2025 with memory = 1113.02 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/25 14:11:58     77s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 1 having wire width (240), which is less than the minimum wire width (460)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 2 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 3 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 4 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 5 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 6 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
{RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 14:11:58     77s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[07/25 14:11:58     77s] ### view WORST is currectly active
[07/25 14:11:58     77s] 0 out of 1 active views are pruned
[07/25 14:11:58     77s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.34 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] ### generate_timing_data starts on Fri Jul 25 14:11:58 2025 with memory = 1109.35 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] #Reporting timing...
[07/25 14:11:58     77s] ### report_timing starts on Fri Jul 25 14:11:58 2025 with memory = 1126.24 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 14:11:58     77s] TLC MultiMap info (StdDelay):
[07/25 14:11:58     77s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 14:11:58     77s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 14:11:58     77s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 14:11:58     77s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.2ps
[07/25 14:11:58     77s]  Setting StdDelay to: 24.2ps
[07/25 14:11:58     77s] 
[07/25 14:11:58     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 14:11:58     77s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[07/25 14:11:58     77s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.16 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] #Library Standard Delay: 24.20ps
[07/25 14:11:58     77s] #Slack threshold: 48.40ps
[07/25 14:11:58     77s] ### generate_cdm_net_timing starts on Fri Jul 25 14:11:58 2025 with memory = 1155.16 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[07/25 14:11:58     77s] #*** Analyzed 0 timing critical paths
[07/25 14:11:58     77s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.20 (MB), peak = 1189.57 (MB)
[07/25 14:11:58     77s] ### Use bna from skp: 0
[07/25 14:11:58     77s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 14:11:59     77s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.68 (MB), peak = 1189.57 (MB)
[07/25 14:11:59     77s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.68 (MB), peak = 1189.57 (MB)
[07/25 14:11:59     77s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[07/25 14:11:59     77s] #Current view: WORST 
[07/25 14:11:59     77s] #Current enabled view: WORST 
[07/25 14:11:59     77s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.18 (MB), peak = 1189.57 (MB)
[07/25 14:11:59     77s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[07/25 14:11:59     77s] #Done generating timing data.
[07/25 14:11:59     77s] ### Time Record (Timing Data Generation) is uninstalled.
[07/25 14:11:59     77s] ### info: trigger incremental rule import ( 1 new NDR ).
[07/25 14:11:59     77s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO21X2,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO22X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN B1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW OA21X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN Y in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW SDFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN CK in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN D in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN Q in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN RN in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN SE in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN SI in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW XNOR3XL,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-733) PIN A in CELL_VIEW XNOR3XL does not have physical port.
[07/25 14:11:59     77s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[07/25 14:11:59     77s] #To increase the message display limit, refer to the product command reference manual.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW DFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW NAND2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW NOR2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW XOR3X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRDB-166) Boundary for CELL_VIEW digital_safe,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:11:59     77s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[07/25 14:11:59     77s] #ERROR (NRIG-92) INSTANCE lock_timer_reg[18] is not placed on the manufacturing grid. All instances must be legally placed. Correct the placement before continuing.
[07/25 14:11:59     77s] ### Time Record (DB Import) is uninstalled.
[07/25 14:11:59     77s] #Cpu time = 00:00:00
[07/25 14:11:59     77s] #Elapsed time = 00:00:01
[07/25 14:11:59     77s] #Increased memory = 24.37 (MB)
[07/25 14:11:59     77s] #Total memory = 1142.37 (MB)
[07/25 14:11:59     77s] #Peak memory = 1189.57 (MB)
[07/25 14:11:59     77s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[07/25 14:11:59     77s] ### Time Record (globalDetailRoute) is uninstalled.
[07/25 14:11:59     78s] 
[07/25 14:11:59     78s] TimeStamp Deleting Cell Server Begin ...
[07/25 14:11:59     78s] 
[07/25 14:11:59     78s] TimeStamp Deleting Cell Server End ...
[07/25 14:11:59     78s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[07/25 14:11:59     78s] #Default setup view is reset to WORST.
[07/25 14:11:59     78s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.15 (MB), peak = 1189.57 (MB)
[07/25 14:11:59     78s] 
[07/25 14:11:59     78s] *** Summary of all messages that are not suppressed in this session:
[07/25 14:11:59     78s] Severity  ID               Count  Summary                                  
[07/25 14:11:59     78s] ERROR     IMPEXT-2827          6  Found NONDEFAULT RULE for layer %d havin...
[07/25 14:11:59     78s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[07/25 14:11:59     78s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[07/25 14:11:59     78s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[07/25 14:11:59     78s] *** Message Summary: 6 warning(s), 6 error(s)
[07/25 14:11:59     78s] 
[07/25 14:11:59     78s] ### Time Record (routeDesign) is uninstalled.
[07/25 14:11:59     78s] ### 
[07/25 14:11:59     78s] ###   Scalability Statistics
[07/25 14:11:59     78s] ### 
[07/25 14:11:59     78s] ### --------------------------------+----------------+----------------+----------------+
[07/25 14:11:59     78s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/25 14:11:59     78s] ### --------------------------------+----------------+----------------+----------------+
[07/25 14:11:59     78s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/25 14:11:59     78s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/25 14:11:59     78s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/25 14:11:59     78s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[07/25 14:11:59     78s] ### --------------------------------+----------------+----------------+----------------+
[07/25 14:11:59     78s] ### 
[07/25 14:11:59     78s] 1
[07/25 14:13:59     84s] <CMD> setLayerPreference node_inst -isVisible 0
[07/25 14:14:16     85s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/25 14:14:16     85s] <CMD> setEndCapMode -reset
[07/25 14:14:16     85s] <CMD> setEndCapMode -boundary_tap false
[07/25 14:14:16     85s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/25 14:14:16     85s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule 3w7s
[07/25 14:14:16     85s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX8 BUFX8 CLKBUFX3 DLY1X1 DLY4X1 DLY2X1 DLY3X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 INVX1 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX16 INVX8 INVXL} -maxAllowedDelay 1
[07/25 14:14:17     85s] <CMD> setPlaceMode -fp false
[07/25 14:14:17     85s] <CMD> place_design
[07/25 14:14:17     85s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 34, number of sequential = 40, percentage of missing scan cell = 5.00% (2 / 40)
[07/25 14:14:17     85s] ### Time Record (colorize_geometry) is installed.
[07/25 14:14:17     85s] #Start colorize_geometry on Fri Jul 25 14:14:17 2025
[07/25 14:14:17     85s] #
[07/25 14:14:17     85s] ### Time Record (Pre Callback) is installed.
[07/25 14:14:17     85s] ### Time Record (Pre Callback) is uninstalled.
[07/25 14:14:17     85s] ### Time Record (DB Import) is installed.
[07/25 14:14:17     85s] #create default rule from bind_ndr_rule rule=0x7f03c35f0480 0x7f03d687a018
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO21X2,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO21X2 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO22X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN B1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO22X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW OA21X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN Y in CELL_VIEW OA21X1 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW SDFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN CK in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN D in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN Q in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN RN in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN SE in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN SI in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW XNOR3XL,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-733) PIN A in CELL_VIEW XNOR3XL does not have physical port.
[07/25 14:14:17     86s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[07/25 14:14:17     86s] #To increase the message display limit, refer to the product command reference manual.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW DFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW NAND2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW NOR2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-166) Boundary for CELL_VIEW XOR3X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 14:14:17     86s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[07/25 14:14:17     86s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[07/25 14:14:17     86s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1809459332 placement=369103588 pin_access=1 inst_pattern=1 halo=0
[07/25 14:14:17     86s] ### Time Record (DB Import) is uninstalled.
[07/25 14:14:17     86s] ### Time Record (DB Export) is installed.
[07/25 14:14:17     86s] ### export design design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1809459332 placement=369103588 pin_access=1 inst_pattern=1 halo=0
[07/25 14:14:17     86s] ### Time Record (DB Export) is uninstalled.
[07/25 14:14:17     86s] ### Time Record (Post Callback) is installed.
[07/25 14:14:17     86s] ### Time Record (Post Callback) is uninstalled.
[07/25 14:14:17     86s] #
[07/25 14:14:17     86s] #colorize_geometry statistics:
[07/25 14:14:17     86s] #Cpu time = 00:00:00
[07/25 14:14:17     86s] #Elapsed time = 00:00:00
[07/25 14:14:17     86s] #Increased memory = 8.86 (MB)
[07/25 14:14:17     86s] #Total memory = 1102.93 (MB)
[07/25 14:14:17     86s] #Peak memory = 1189.57 (MB)
[07/25 14:14:17     86s] #Number of warnings = 32
[07/25 14:14:17     86s] #Total number of warnings = 102
[07/25 14:14:17     86s] #Number of fails = 0
[07/25 14:14:17     86s] #Total number of fails = 1
[07/25 14:14:17     86s] #Complete colorize_geometry on Fri Jul 25 14:14:17 2025
[07/25 14:14:17     86s] #
[07/25 14:14:17     86s] ### Time Record (colorize_geometry) is uninstalled.
[07/25 14:14:17     86s] ### 
[07/25 14:14:17     86s] ###   Scalability Statistics
[07/25 14:14:17     86s] ### 
[07/25 14:14:17     86s] ### ------------------------+----------------+----------------+----------------+
[07/25 14:14:17     86s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/25 14:14:17     86s] ### ------------------------+----------------+----------------+----------------+
[07/25 14:14:17     86s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/25 14:14:17     86s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/25 14:14:17     86s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/25 14:14:17     86s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/25 14:14:17     86s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[07/25 14:14:17     86s] ### ------------------------+----------------+----------------+----------------+
[07/25 14:14:17     86s] ### 
[07/25 14:14:17     86s] *** Starting placeDesign default flow ***
[07/25 14:14:17     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1523.6M
[07/25 14:14:17     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1523.6M
[07/25 14:14:17     86s] *** Start deleteBufferTree ***
[07/25 14:14:18     86s] Info: Detect buffers to remove automatically.
[07/25 14:14:18     86s] Analyzing netlist ...
[07/25 14:14:18     86s] Updating netlist
[07/25 14:14:18     86s] 
[07/25 14:14:18     86s] *summary: 0 instances (buffers/inverters) removed
[07/25 14:14:18     86s] *** Finish deleteBufferTree (0:00:00.0) ***
[07/25 14:14:18     86s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 14:14:18     86s] Set Using Default Delay Limit as 101.
[07/25 14:14:18     86s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 14:14:18     86s] Set Default Net Delay as 0 ps.
[07/25 14:14:18     86s] Set Default Net Load as 0 pF. 
[07/25 14:14:18     86s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 14:14:18     86s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 14:14:18     86s] Set Using Default Delay Limit as 1000.
[07/25 14:14:18     86s] Set Default Net Delay as 1000 ps.
[07/25 14:14:18     86s] Set Default Net Load as 0.5 pF. 
[07/25 14:14:18     86s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/25 14:14:18     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1529.6M
[07/25 14:14:18     86s] Deleted 0 physical inst  (cell - / prefix -).
[07/25 14:14:18     86s] Did not delete 150 physical insts as they were marked preplaced.
[07/25 14:14:18     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1529.6M
[07/25 14:14:18     86s] INFO: #ExclusiveGroups=0
[07/25 14:14:18     86s] INFO: There are no Exclusive Groups.
[07/25 14:14:18     86s] *** Starting "NanoPlace(TM) placement v#9 (mem=1529.6M)" ...
[07/25 14:14:18     86s] Wait...
[07/25 14:14:18     86s] *** Build Buffered Sizing Timing Model
[07/25 14:14:18     86s] (cpu=0:00:00.6 mem=1529.6M) ***
[07/25 14:14:18     86s] *** Build Virtual Sizing Timing Model
[07/25 14:14:18     86s] (cpu=0:00:00.7 mem=1529.6M) ***
[07/25 14:14:18     86s] No user-set net weight.
[07/25 14:14:18     86s] Net fanout histogram:
[07/25 14:14:18     86s] 2		: 466 (83.1%) nets
[07/25 14:14:18     86s] 3		: 35 (6.2%) nets
[07/25 14:14:18     86s] 4     -	14	: 56 (10.0%) nets
[07/25 14:14:18     86s] 15    -	39	: 2 (0.4%) nets
[07/25 14:14:18     86s] 40    -	79	: 2 (0.4%) nets
[07/25 14:14:18     86s] 80    -	159	: 0 (0.0%) nets
[07/25 14:14:18     86s] 160   -	319	: 0 (0.0%) nets
[07/25 14:14:18     86s] 320   -	639	: 0 (0.0%) nets
[07/25 14:14:18     86s] 640   -	1279	: 0 (0.0%) nets
[07/25 14:14:18     86s] 1280  -	2559	: 0 (0.0%) nets
[07/25 14:14:18     86s] 2560  -	5119	: 0 (0.0%) nets
[07/25 14:14:18     86s] 5120+		: 0 (0.0%) nets
[07/25 14:14:18     86s] no activity file in design. spp won't run.
[07/25 14:14:18     86s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/25 14:14:18     86s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/25 14:14:18     86s] Define the scan chains before using this option.
[07/25 14:14:18     86s] Type 'man IMPSP-9042' for more detail.
[07/25 14:14:18     86s] z: 2, totalTracks: 1
[07/25 14:14:18     86s] z: 4, totalTracks: 1
[07/25 14:14:18     86s] z: 6, totalTracks: 1
[07/25 14:14:18     86s] All LLGs are deleted
[07/25 14:14:18     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1529.6M
[07/25 14:14:18     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1529.6M
[07/25 14:14:18     86s] **ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
[07/25 14:14:18     86s] To increase the message display limit, refer to the product command reference manual.
[07/25 14:14:18     86s] #std cell=479 (150 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
[07/25 14:14:18     86s] #ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
[07/25 14:14:18     86s] stdCell: 436 single + 0 double + 43 multi
[07/25 14:14:18     86s] Total standard cell length = 2.2691 (mm), area = 0.0114 (mm^2)
[07/25 14:14:18     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1529.6M
[07/25 14:14:18     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1529.6M
[07/25 14:14:18     86s] Core basic site is tsm3site
[07/25 14:14:18     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1529.6M
[07/25 14:14:18     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1561.6M
[07/25 14:14:18     86s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 14:14:18     86s] SiteArray: use 28,672 bytes
[07/25 14:14:18     86s] SiteArray: current memory after site array memory allocation 1561.6M
[07/25 14:14:18     86s] SiteArray: FP blocked sites are writable
[07/25 14:14:18     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 14:14:18     86s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF: Starting pre-place ADS at level 1, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1561.6M
[07/25 14:14:18     86s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1561.6M
[07/25 14:14:18     86s] ADSU 0.711 -> 0.768. GS 40.320
[07/25 14:14:18     86s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1561.6M
[07/25 14:14:18     86s] Average module density = 0.768.
[07/25 14:14:18     86s] Density for the design = 0.768.
[07/25 14:14:18     86s]        = stdcell_area 3138 sites (10438 um^2) / alloc_area 4084 sites (13585 um^2).
[07/25 14:14:18     86s] Pin Density = 0.2853.
[07/25 14:14:18     86s]             = total # of pins 1441 / total area 5050.
[07/25 14:14:18     86s] OPERPROF: Starting spMPad at level 1, MEM:1555.6M
[07/25 14:14:18     86s] OPERPROF:   Starting spContextMPad at level 2, MEM:1555.6M
[07/25 14:14:18     86s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1555.6M
[07/25 14:14:18     86s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1555.6M
[07/25 14:14:18     86s] Initial padding reaches pin density 0.778 for top
[07/25 14:14:18     86s] InitPadU 0.768 -> 0.859 for top
[07/25 14:14:18     86s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1555.6M
[07/25 14:14:18     86s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1555.6M
[07/25 14:14:18     86s] === lastAutoLevel = 6 
[07/25 14:14:18     86s] OPERPROF: Starting spInitNetWt at level 1, MEM:1555.6M
[07/25 14:14:18     86s] no activity file in design. spp won't run.
[07/25 14:14:18     86s] [spp] 0
[07/25 14:14:18     86s] [adp] 0:1:1:3
[07/25 14:14:18     86s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.064, MEM:1594.2M
[07/25 14:14:18     86s] Clock gating cells determined by native netlist tracing.
[07/25 14:14:18     86s] no activity file in design. spp won't run.
[07/25 14:14:18     86s] no activity file in design. spp won't run.
[07/25 14:14:18     86s] Effort level <high> specified for reg2reg path_group
[07/25 14:14:18     87s] OPERPROF: Starting npMain at level 1, MEM:1596.2M
[07/25 14:14:18     87s] OPERPROF:   Starting npPlace at level 2, MEM:1597.2M
[07/25 14:14:18     87s] Iteration  1: Total net bbox = 1.233e+04 (5.96e+03 6.37e+03)
[07/25 14:14:18     87s]               Est.  stn bbox = 1.273e+04 (6.12e+03 6.61e+03)
[07/25 14:14:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.2M
[07/25 14:14:18     87s] Iteration  2: Total net bbox = 1.233e+04 (5.96e+03 6.37e+03)
[07/25 14:14:18     87s]               Est.  stn bbox = 1.273e+04 (6.12e+03 6.61e+03)
[07/25 14:14:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.2M
[07/25 14:14:18     87s] Iteration  3: Total net bbox = 1.004e+04 (4.95e+03 5.09e+03)
[07/25 14:14:18     87s]               Est.  stn bbox = 1.101e+04 (5.42e+03 5.58e+03)
[07/25 14:14:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.6M
[07/25 14:14:18     87s] Total number of setup views is 1.
[07/25 14:14:18     87s] Total number of active setup views is 1.
[07/25 14:14:18     87s] Active setup views:
[07/25 14:14:18     87s]     WORST
[07/25 14:14:18     87s] Iteration  4: Total net bbox = 1.036e+04 (5.02e+03 5.34e+03)
[07/25 14:14:18     87s]               Est.  stn bbox = 1.133e+04 (5.50e+03 5.84e+03)
[07/25 14:14:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.6M
[07/25 14:14:18     87s] Iteration  5: Total net bbox = 1.070e+04 (5.12e+03 5.59e+03)
[07/25 14:14:18     87s]               Est.  stn bbox = 1.174e+04 (5.61e+03 6.13e+03)
[07/25 14:14:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.6M
[07/25 14:14:18     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.068, MEM:1599.6M
[07/25 14:14:18     87s] OPERPROF: Finished npMain at level 1, CPU:0.070, REAL:0.070, MEM:1599.6M
[07/25 14:14:18     87s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1599.6M
[07/25 14:14:18     87s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 14:14:18     87s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1599.6M
[07/25 14:14:18     87s] OPERPROF: Starting npMain at level 1, MEM:1599.6M
[07/25 14:14:18     87s] OPERPROF:   Starting npPlace at level 2, MEM:1599.6M
[07/25 14:14:18     87s] Iteration  6: Total net bbox = 1.112e+04 (5.34e+03 5.78e+03)
[07/25 14:14:18     87s]               Est.  stn bbox = 1.218e+04 (5.84e+03 6.34e+03)
[07/25 14:14:18     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1600.6M
[07/25 14:14:19     87s] Iteration  7: Total net bbox = 1.185e+04 (5.82e+03 6.03e+03)
[07/25 14:14:19     87s]               Est.  stn bbox = 1.289e+04 (6.29e+03 6.60e+03)
[07/25 14:14:19     87s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1601.6M
[07/25 14:14:19     87s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1602.6M
[07/25 14:14:19     87s] Iteration  8: Total net bbox = 1.215e+04 (5.99e+03 6.16e+03)
[07/25 14:14:19     87s]               Est.  stn bbox = 1.317e+04 (6.44e+03 6.73e+03)
[07/25 14:14:19     87s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1602.6M
[07/25 14:14:19     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.290, REAL:0.278, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.279, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1602.6M
[07/25 14:14:19     87s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 14:14:19     87s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1602.6M
[07/25 14:14:19     87s] Starting Early Global Route rough congestion estimation: mem = 1602.6M
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:14:19     87s] (I)       Started Import and model ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Create place DB ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Import place data ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read instances and placement ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read nets ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Create route DB ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       == Non-default Options ==
[07/25 14:14:19     87s] (I)       Print mode                                         : 2
[07/25 14:14:19     87s] (I)       Stop if highly congested                           : false
[07/25 14:14:19     87s] (I)       Maximum routing layer                              : 6
[07/25 14:14:19     87s] (I)       Minimum routing layer                              : 1
[07/25 14:14:19     87s] (I)       Assign partition pins                              : false
[07/25 14:14:19     87s] (I)       Support large GCell                                : true
[07/25 14:14:19     87s] (I)       Number of threads                                  : 1
[07/25 14:14:19     87s] (I)       Number of rows per GCell                           : 2
[07/25 14:14:19     87s] (I)       Max num rows per GCell                             : 32
[07/25 14:14:19     87s] (I)       Method to set GCell size                           : row
[07/25 14:14:19     87s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 14:14:19     87s] (I)       Started Import route data (1T) ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Use row-based GCell size
[07/25 14:14:19     87s] (I)       Use row-based GCell align
[07/25 14:14:19     87s] (I)       GCell unit size   : 10080
[07/25 14:14:19     87s] (I)       GCell multiplier  : 2
[07/25 14:14:19     87s] (I)       GCell row height  : 10080
[07/25 14:14:19     87s] (I)       Actual row height : 10080
[07/25 14:14:19     87s] (I)       GCell align ref   : 17160 16800
[07/25 14:14:19     87s] [NR-eGR] Track table information for default rule: 
[07/25 14:14:19     87s] [NR-eGR] Metal1 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal2 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal3 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal4 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal5 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal6 has single uniform track structure
[07/25 14:14:19     87s] (I)       ================ Default via ================
[07/25 14:14:19     87s] (I)       +---+------------------+--------------------+
[07/25 14:14:19     87s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 14:14:19     87s] (I)       +---+------------------+--------------------+
[07/25 14:14:19     87s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 14:14:19     87s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 14:14:19     87s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 14:14:19     87s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 14:14:19     87s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 14:14:19     87s] (I)       +---+------------------+--------------------+
[07/25 14:14:19     87s] (I)       Started Read blockages ( Layer 1-6 ) ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read routing blockages ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read instance blockages ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read PG blockages ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] [NR-eGR] Read 702 PG shapes
[07/25 14:14:19     87s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read boundary cut boxes ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] [NR-eGR] #Routing Blockages  : 0
[07/25 14:14:19     87s] [NR-eGR] #Instance Blockages : 17930
[07/25 14:14:19     87s] [NR-eGR] #PG Blockages       : 702
[07/25 14:14:19     87s] [NR-eGR] #Halo Blockages     : 0
[07/25 14:14:19     87s] [NR-eGR] #Boundary Blockages : 0
[07/25 14:14:19     87s] (I)       Finished Read blockages ( Layer 1-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read blackboxes ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 14:14:19     87s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read prerouted ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 14:14:19     87s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read unlegalized nets ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read nets ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 14:14:19     87s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Set up via pillars ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       early_global_route_priority property id does not exist.
[07/25 14:14:19     87s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Model blockages into capacity
[07/25 14:14:19     87s] (I)       Read Num Blocks=18632  Num Prerouted Wires=0  Num CS=0
[07/25 14:14:19     87s] (I)       Started Initialize 3D capacity ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Layer 0 (H) : #blockages 18060 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       -- layer congestion ratio --
[07/25 14:14:19     87s] (I)       Layer 1 : 0.100000
[07/25 14:14:19     87s] (I)       Layer 2 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 3 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 4 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 5 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 6 : 0.700000
[07/25 14:14:19     87s] (I)       ----------------------------
[07/25 14:14:19     87s] (I)       Number of ignored nets                =      0
[07/25 14:14:19     87s] (I)       Number of connected nets              =      0
[07/25 14:14:19     87s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 14:14:19     87s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 14:14:19     87s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Read aux data ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Others data preparation ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Create route kernel ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Ndr track 0 does not exist
[07/25 14:14:19     87s] (I)       ---------------------Grid Graph Info--------------------
[07/25 14:14:19     87s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 14:14:19     87s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 14:14:19     87s] (I)       Site width          :  1320  (dbu)
[07/25 14:14:19     87s] (I)       Row height          : 10080  (dbu)
[07/25 14:14:19     87s] (I)       GCell row height    : 10080  (dbu)
[07/25 14:14:19     87s] (I)       GCell width         : 20160  (dbu)
[07/25 14:14:19     87s] (I)       GCell height        : 20160  (dbu)
[07/25 14:14:19     87s] (I)       Grid                :    15    14     6
[07/25 14:14:19     87s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 14:14:19     87s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[07/25 14:14:19     87s] (I)       Horizontal capacity : 20160     0 20160     0 20160     0
[07/25 14:14:19     87s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 14:14:19     87s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 14:14:19     87s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 14:14:19     87s] (I)       Default pitch size  :  1120  1320  1120  1320  1120  1980
[07/25 14:14:19     87s] (I)       First track coord   :   560   660   560   660   560  1980
[07/25 14:14:19     87s] (I)       Num tracks per GCell: 18.00 15.27 18.00 15.27 18.00 10.18
[07/25 14:14:19     87s] (I)       Total num of tracks :   255   228   255   228   255   151
[07/25 14:14:19     87s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 14:14:19     87s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 14:14:19     87s] (I)       --------------------------------------------------------
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] [NR-eGR] ============ Routing rule table ============
[07/25 14:14:19     87s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 14:14:19     87s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 14:14:19     87s] (I)       Pitch:  L1=1120  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 14:14:19     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:14:19     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:14:19     87s] [NR-eGR] ========================================
[07/25 14:14:19     87s] [NR-eGR] 
[07/25 14:14:19     87s] (I)       blocked tracks on layer1 : = 3102 / 3825 (81.10%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer2 : = 190 / 3192 (5.95%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer3 : = 130 / 3825 (3.40%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer4 : = 190 / 3192 (5.95%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer5 : = 790 / 3825 (20.65%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer6 : = 406 / 2114 (19.21%)
[07/25 14:14:19     87s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Reset routing kernel
[07/25 14:14:19     87s] (I)       Started Initialization ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       numLocalWires=407  numGlobalNetBranches=87  numLocalNetBranches=118
[07/25 14:14:19     87s] (I)       totalPins=1441  totalGlobalPin=1142 (79.25%)
[07/25 14:14:19     87s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Generate topology ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       total 2D Cap : 15626 = (7663 H, 7963 V)
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1a Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1a ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Pattern routing (1T) ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 14:14:19     87s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Usage: 1346 = (703 H, 643 V) = (9.17% H, 8.07% V) = (7.086e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] (I)       Started Add via demand to 2D ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1b Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1b ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Usage: 1346 = (703 H, 643 V) = (9.17% H, 8.07% V) = (7.086e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] (I)       eGR overflow: 0.00% H + 0.00% V
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] (I)       Started Export 2D cong map ( Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/25 14:14:19     87s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.62 MB )
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:14:19     87s] Finished Early Global Route rough congestion estimation: mem = 1602.6M
[07/25 14:14:19     87s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.000, REAL:0.006, MEM:1602.6M
[07/25 14:14:19     87s] earlyGlobalRoute rough estimation gcell size 2 row height
[07/25 14:14:19     87s] OPERPROF: Starting CDPad at level 1, MEM:1602.6M
[07/25 14:14:19     87s] CDPadU 0.860 -> 0.862. R=0.829, N=286, GS=10.080
[07/25 14:14:19     87s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF: Starting npMain at level 1, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF:   Starting npPlace at level 2, MEM:1602.6M
[07/25 14:14:19     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.001, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.002, MEM:1603.6M
[07/25 14:14:19     87s] Global placement CDP skipped at cutLevel 7.
[07/25 14:14:19     87s] Iteration  9: Total net bbox = 1.269e+04 (6.58e+03 6.11e+03)
[07/25 14:14:19     87s]               Est.  stn bbox = 1.375e+04 (7.06e+03 6.68e+03)
[07/25 14:14:19     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1603.6M
[07/25 14:14:19     87s] [adp] clock
[07/25 14:14:19     87s] [adp] weight, nr nets, wire length
[07/25 14:14:19     87s] [adp]      0        0  0.000000
[07/25 14:14:19     87s] [adp] data
[07/25 14:14:19     87s] [adp] weight, nr nets, wire length
[07/25 14:14:19     87s] [adp]      0      561  12845.397500
[07/25 14:14:19     87s] [adp] 0.000000|0.000000|0.000000
[07/25 14:14:19     87s] Iteration 10: Total net bbox = 1.269e+04 (6.58e+03 6.11e+03)
[07/25 14:14:19     87s]               Est.  stn bbox = 1.375e+04 (7.06e+03 6.68e+03)
[07/25 14:14:19     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1603.6M
[07/25 14:14:19     87s] *** cost = 1.269e+04 (6.58e+03 6.11e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
[07/25 14:14:19     87s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[07/25 14:14:19     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[07/25 14:14:19     87s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
[07/25 14:14:19     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/25 14:14:19     87s] Type 'man IMPSP-9025' for more detail.
[07/25 14:14:19     87s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1603.6M
[07/25 14:14:19     87s] z: 2, totalTracks: 1
[07/25 14:14:19     87s] z: 4, totalTracks: 1
[07/25 14:14:19     87s] z: 6, totalTracks: 1
[07/25 14:14:19     87s] #spOpts: mergeVia=F 
[07/25 14:14:19     87s] All LLGs are deleted
[07/25 14:14:19     87s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1603.6M
[07/25 14:14:19     87s] Core basic site is tsm3site
[07/25 14:14:19     87s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.002, MEM:1603.6M
[07/25 14:14:19     87s] Fast DP-INIT is on for default
[07/25 14:14:19     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 14:14:19     87s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:       Starting CMU at level 4, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1603.6M
[07/25 14:14:19     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1603.6MB).
[07/25 14:14:19     87s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:1603.6M
[07/25 14:14:19     87s] TDRefine: refinePlace mode is spiral
[07/25 14:14:19     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15918.5
[07/25 14:14:19     87s] OPERPROF: Starting RefinePlace at level 1, MEM:1603.6M
[07/25 14:14:19     87s] *** Starting refinePlace (0:01:27 mem=1603.6M) ***
[07/25 14:14:19     87s] Total net bbox length = 1.285e+04 (6.655e+03 6.190e+03) (ext = 3.726e+03)
[07/25 14:14:19     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 14:14:19     87s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1603.6M
[07/25 14:14:19     87s] Starting refinePlace ...
[07/25 14:14:19     87s] ** Cut row section cpu time 0:00:00.0.
[07/25 14:14:19     87s]    Spread Effort: high, standalone mode, useDDP on.
[07/25 14:14:19     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1603.6MB) @(0:01:27 - 0:01:27).
[07/25 14:14:19     87s] Move report: preRPlace moves 286 insts, mean move: 1.79 um, max move: 10.23 um 
[07/25 14:14:19     87s] 	Max move on inst (g1426): (111.69, 129.36) --> (111.54, 119.28)
[07/25 14:14:19     87s] 	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: CLKINVX3
[07/25 14:14:19     87s] wireLenOptFixPriorityInst 0 inst fixed
[07/25 14:14:19     87s] Placement tweakage begins.
[07/25 14:14:19     87s] wire length = 1.466e+04
[07/25 14:14:19     87s] wire length = 1.376e+04
[07/25 14:14:19     87s] Placement tweakage ends.
[07/25 14:14:19     87s] Move report: tweak moves 51 insts, mean move: 8.14 um, max move: 28.32 um 
[07/25 14:14:19     87s] 	Max move on inst (g5359): (77.88, 58.80) --> (91.08, 73.92)
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 14:14:19     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 14:14:19     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1603.6MB) @(0:01:27 - 0:01:27).
[07/25 14:14:19     87s] Move report: Detail placement moves 286 insts, mean move: 3.03 um, max move: 28.58 um 
[07/25 14:14:19     87s] 	Max move on inst (g5359): (77.77, 58.65) --> (91.08, 73.92)
[07/25 14:14:19     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1603.6MB
[07/25 14:14:19     87s] Statistics of distance of Instance movement in refine placement:
[07/25 14:14:19     87s]   maximum (X+Y) =        28.58 um
[07/25 14:14:19     87s]   inst (g5359) with max move: (77.7725, 58.645) -> (91.08, 73.92)
[07/25 14:14:19     87s]   mean    (X+Y) =         3.03 um
[07/25 14:14:19     87s] Summary Report:
[07/25 14:14:19     87s] Instances move: 286 (out of 286 movable)
[07/25 14:14:19     87s] Instances flipped: 0
[07/25 14:14:19     87s] Mean displacement: 3.03 um
[07/25 14:14:19     87s] Max displacement: 28.58 um (Instance: g5359) (77.7725, 58.645) -> (91.08, 73.92)
[07/25 14:14:19     87s] 	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: XNOR2X1
[07/25 14:14:19     87s] Total instances moved : 286
[07/25 14:14:19     87s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1603.6M
[07/25 14:14:19     87s] Total net bbox length = 1.208e+04 (5.801e+03 6.278e+03) (ext = 3.760e+03)
[07/25 14:14:19     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1603.6MB
[07/25 14:14:19     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1603.6MB) @(0:01:27 - 0:01:27).
[07/25 14:14:19     87s] *** Finished refinePlace (0:01:27 mem=1603.6M) ***
[07/25 14:14:19     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15918.5
[07/25 14:14:19     87s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] All LLGs are deleted
[07/25 14:14:19     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1603.6M
[07/25 14:14:19     87s] *** End of Placement (cpu=0:00:01.2, real=0:00:01.0, mem=1603.6M) ***
[07/25 14:14:19     87s] z: 2, totalTracks: 1
[07/25 14:14:19     87s] z: 4, totalTracks: 1
[07/25 14:14:19     87s] z: 6, totalTracks: 1
[07/25 14:14:19     87s] #spOpts: mergeVia=F 
[07/25 14:14:19     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1603.6M
[07/25 14:14:19     87s] Core basic site is tsm3site
[07/25 14:14:19     87s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1603.6M
[07/25 14:14:19     87s] Fast DP-INIT is on for default
[07/25 14:14:19     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 14:14:19     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.007, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] default core: bins with density > 0.750 = 22.22 % ( 2 / 9 )
[07/25 14:14:19     87s] Density distribution unevenness ratio = 4.869%
[07/25 14:14:19     87s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] All LLGs are deleted
[07/25 14:14:19     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1603.6M
[07/25 14:14:19     87s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1603.6M
[07/25 14:14:19     87s] *** Free Virtual Timing Model ...(mem=1603.6M)
[07/25 14:14:19     87s] Starting IO pin assignment...
[07/25 14:14:19     87s] The design is not routed. Using placement based method for pin assignment.
[07/25 14:14:19     87s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/25 14:14:19     87s] Completed IO pin assignment.
[07/25 14:14:19     87s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 14:14:19     87s] Set Using Default Delay Limit as 101.
[07/25 14:14:19     87s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 14:14:19     87s] Set Default Net Delay as 0 ps.
[07/25 14:14:19     87s] Set Default Net Load as 0 pF. 
[07/25 14:14:19     87s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 14:14:19     87s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 14:14:19     87s] Set Using Default Delay Limit as 1000.
[07/25 14:14:19     87s] Set Default Net Delay as 1000 ps.
[07/25 14:14:19     87s] Set Default Net Load as 0.5 pF. 
[07/25 14:14:19     87s] Info: Disable timing driven in postCTS congRepair.
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] Starting congRepair ...
[07/25 14:14:19     87s] User Input Parameters:
[07/25 14:14:19     87s] - Congestion Driven    : On
[07/25 14:14:19     87s] - Timing Driven        : Off
[07/25 14:14:19     87s] - Area-Violation Based : On
[07/25 14:14:19     87s] - Start Rollback Level : -5
[07/25 14:14:19     87s] - Legalized            : On
[07/25 14:14:19     87s] - Window Based         : Off
[07/25 14:14:19     87s] - eDen incr mode       : Off
[07/25 14:14:19     87s] - Small incr mode      : Off
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1584.6M
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:14:19     87s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1584.6M
[07/25 14:14:19     87s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1584.6M
[07/25 14:14:19     87s] Starting Early Global Route congestion estimation: mem = 1584.6M
[07/25 14:14:19     87s] (I)       Started Import and model ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Create place DB ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Import place data ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read instances and placement ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read nets ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Create route DB ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       == Non-default Options ==
[07/25 14:14:19     87s] (I)       Maximum routing layer                              : 6
[07/25 14:14:19     87s] (I)       Minimum routing layer                              : 1
[07/25 14:14:19     87s] (I)       Number of threads                                  : 1
[07/25 14:14:19     87s] (I)       Use non-blocking free Dbs wires                    : false
[07/25 14:14:19     87s] (I)       Method to set GCell size                           : row
[07/25 14:14:19     87s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 14:14:19     87s] (I)       Started Import route data (1T) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Use row-based GCell size
[07/25 14:14:19     87s] (I)       Use row-based GCell align
[07/25 14:14:19     87s] (I)       GCell unit size   : 10080
[07/25 14:14:19     87s] (I)       GCell multiplier  : 1
[07/25 14:14:19     87s] (I)       GCell row height  : 10080
[07/25 14:14:19     87s] (I)       Actual row height : 10080
[07/25 14:14:19     87s] (I)       GCell align ref   : 17160 16800
[07/25 14:14:19     87s] [NR-eGR] Track table information for default rule: 
[07/25 14:14:19     87s] [NR-eGR] Metal1 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal2 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal3 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal4 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal5 has single uniform track structure
[07/25 14:14:19     87s] [NR-eGR] Metal6 has single uniform track structure
[07/25 14:14:19     87s] (I)       ================ Default via ================
[07/25 14:14:19     87s] (I)       +---+------------------+--------------------+
[07/25 14:14:19     87s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 14:14:19     87s] (I)       +---+------------------+--------------------+
[07/25 14:14:19     87s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 14:14:19     87s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 14:14:19     87s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 14:14:19     87s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 14:14:19     87s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 14:14:19     87s] (I)       +---+------------------+--------------------+
[07/25 14:14:19     87s] (I)       Started Read blockages ( Layer 1-6 ) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read routing blockages ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read instance blockages ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read PG blockages ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Read 702 PG shapes
[07/25 14:14:19     87s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read boundary cut boxes ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] #Routing Blockages  : 0
[07/25 14:14:19     87s] [NR-eGR] #Instance Blockages : 17930
[07/25 14:14:19     87s] [NR-eGR] #PG Blockages       : 702
[07/25 14:14:19     87s] [NR-eGR] #Halo Blockages     : 0
[07/25 14:14:19     87s] [NR-eGR] #Boundary Blockages : 0
[07/25 14:14:19     87s] (I)       Finished Read blockages ( Layer 1-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read blackboxes ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 14:14:19     87s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read prerouted ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 14:14:19     87s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read unlegalized nets ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read nets ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 14:14:19     87s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Set up via pillars ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       early_global_route_priority property id does not exist.
[07/25 14:14:19     87s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Model blockages into capacity
[07/25 14:14:19     87s] (I)       Read Num Blocks=18632  Num Prerouted Wires=0  Num CS=0
[07/25 14:14:19     87s] (I)       Started Initialize 3D capacity ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Layer 0 (H) : #blockages 18060 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 14:14:19     87s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 14:14:19     87s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       -- layer congestion ratio --
[07/25 14:14:19     87s] (I)       Layer 1 : 0.100000
[07/25 14:14:19     87s] (I)       Layer 2 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 3 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 4 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 5 : 0.700000
[07/25 14:14:19     87s] (I)       Layer 6 : 0.700000
[07/25 14:14:19     87s] (I)       ----------------------------
[07/25 14:14:19     87s] (I)       Number of ignored nets                =      0
[07/25 14:14:19     87s] (I)       Number of connected nets              =      0
[07/25 14:14:19     87s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 14:14:19     87s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 14:14:19     87s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 14:14:19     87s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Read aux data ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Others data preparation ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Create route kernel ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Ndr track 0 does not exist
[07/25 14:14:19     87s] (I)       ---------------------Grid Graph Info--------------------
[07/25 14:14:19     87s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 14:14:19     87s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 14:14:19     87s] (I)       Site width          :  1320  (dbu)
[07/25 14:14:19     87s] (I)       Row height          : 10080  (dbu)
[07/25 14:14:19     87s] (I)       GCell row height    : 10080  (dbu)
[07/25 14:14:19     87s] (I)       GCell width         : 10080  (dbu)
[07/25 14:14:19     87s] (I)       GCell height        : 10080  (dbu)
[07/25 14:14:19     87s] (I)       Grid                :    30    28     6
[07/25 14:14:19     87s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 14:14:19     87s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 14:14:19     87s] (I)       Horizontal capacity : 10080     0 10080     0 10080     0
[07/25 14:14:19     87s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 14:14:19     87s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 14:14:19     87s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 14:14:19     87s] (I)       Default pitch size  :  1120  1320  1120  1320  1120  1980
[07/25 14:14:19     87s] (I)       First track coord   :   560   660   560   660   560  1980
[07/25 14:14:19     87s] (I)       Num tracks per GCell:  9.00  7.64  9.00  7.64  9.00  5.09
[07/25 14:14:19     87s] (I)       Total num of tracks :   255   228   255   228   255   151
[07/25 14:14:19     87s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 14:14:19     87s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 14:14:19     87s] (I)       --------------------------------------------------------
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] [NR-eGR] ============ Routing rule table ============
[07/25 14:14:19     87s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 14:14:19     87s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 14:14:19     87s] (I)       Pitch:  L1=1120  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 14:14:19     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:14:19     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:14:19     87s] [NR-eGR] ========================================
[07/25 14:14:19     87s] [NR-eGR] 
[07/25 14:14:19     87s] (I)       blocked tracks on layer1 : = 5564 / 7650 (72.73%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 14:14:19     87s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 14:14:19     87s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Reset routing kernel
[07/25 14:14:19     87s] (I)       Started Global Routing ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Initialization ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       totalPins=1441  totalGlobalPin=1310 (90.91%)
[07/25 14:14:19     87s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Net group 1 ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Generate topology ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       total 2D Cap : 31875 = (15986 H, 15889 V)
[07/25 14:14:19     87s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [1, 6]
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1a Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1a ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Pattern routing (1T) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 14:14:19     87s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Usage: 2483 = (1197 H, 1286 V) = (7.49% H, 8.09% V) = (6.033e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] (I)       Started Add via demand to 2D ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1b Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1b ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Usage: 2483 = (1197 H, 1286 V) = (7.49% H, 8.09% V) = (6.033e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] (I)       Overflow of layer group 1: 0.62% H + 0.12% V. EstWL: 1.251432e+04um
[07/25 14:14:19     87s] (I)       Congestion metric : 0.62%H 0.12%V, 0.75%HV
[07/25 14:14:19     87s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 14:14:19     87s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1c Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1c ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Two level routing ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Level2 Grid: 6 x 6
[07/25 14:14:19     87s] (I)       Started Two Level Routing ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Usage: 2483 = (1197 H, 1286 V) = (7.49% H, 8.09% V) = (6.033e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1d Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1d ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Detoured routing ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Usage: 2484 = (1198 H, 1286 V) = (7.49% H, 8.09% V) = (6.038e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1e Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1e ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Route legalization ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Usage: 2484 = (1198 H, 1286 V) = (7.49% H, 8.09% V) = (6.038e+03um H, 6.481e+03um V)
[07/25 14:14:19     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.62% H + 0.12% V. EstWL: 1.251936e+04um
[07/25 14:14:19     87s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] (I)       ============  Phase 1l Route ============
[07/25 14:14:19     87s] (I)       Started Phase 1l ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Layer assignment (1T) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Clean cong LA ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 14:14:19     87s] (I)       Layer  1:       1957         0         0        4653        2655    (63.67%) 
[07/25 14:14:19     87s] (I)       Layer  2:       6022      1441         0           0        6185    ( 0.00%) 
[07/25 14:14:19     87s] (I)       Layer  3:       7297      1078         0           0        7308    ( 0.00%) 
[07/25 14:14:19     87s] (I)       Layer  4:       6022       207         0           0        6185    ( 0.00%) 
[07/25 14:14:19     87s] (I)       Layer  5:       6010        43         0         252        7056    ( 3.45%) 
[07/25 14:14:19     87s] (I)       Layer  6:       3294         0         0         412        3711    ( 9.99%) 
[07/25 14:14:19     87s] (I)       Total:         30602      2769         0        5317       33100    (13.84%) 
[07/25 14:14:19     87s] (I)       
[07/25 14:14:19     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 14:14:19     87s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/25 14:14:19     87s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/25 14:14:19     87s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[07/25 14:14:19     87s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 14:14:19     87s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 14:14:19     87s] [NR-eGR] Total                0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:14:19     87s] [NR-eGR] 
[07/25 14:14:19     87s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Export 3D cong map ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       total 2D Cap : 31944 = (16004 H, 15940 V)
[07/25 14:14:19     87s] (I)       Started Export 2D cong map ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/25 14:14:19     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/25 14:14:19     87s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1584.6M
[07/25 14:14:19     87s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.013, MEM:1584.6M
[07/25 14:14:19     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:1584.6M
[07/25 14:14:19     87s] [hotspot] +------------+---------------+---------------+
[07/25 14:14:19     87s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 14:14:19     87s] [hotspot] +------------+---------------+---------------+
[07/25 14:14:19     87s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 14:14:19     87s] [hotspot] +------------+---------------+---------------+
[07/25 14:14:19     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 14:14:19     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 14:14:19     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1584.6M
[07/25 14:14:19     87s] Skipped repairing congestion.
[07/25 14:14:19     87s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1584.6M
[07/25 14:14:19     87s] Starting Early Global Route wiring: mem = 1584.6M
[07/25 14:14:19     87s] (I)       Started Free existing wires ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       ============= Track Assignment ============
[07/25 14:14:19     87s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Track Assignment (1T) ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/25 14:14:19     87s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Run Multi-thread track assignment
[07/25 14:14:19     87s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Export ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Started Export DB wires ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Started Export all nets ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Started Set wire vias ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] [NR-eGR] --------------------------------------------------------------------------
[07/25 14:14:19     87s] [NR-eGR] Metal1  (1H) length: 7.342150e+02um, number of vias: 1282
[07/25 14:14:19     87s] [NR-eGR] Metal2  (2V) length: 5.897360e+03um, number of vias: 897
[07/25 14:14:19     87s] [NR-eGR] Metal3  (3H) length: 5.327495e+03um, number of vias: 114
[07/25 14:14:19     87s] [NR-eGR] Metal4  (4V) length: 1.158360e+03um, number of vias: 15
[07/25 14:14:19     87s] [NR-eGR] Metal5  (5H) length: 2.518000e+02um, number of vias: 4
[07/25 14:14:19     87s] [NR-eGR] Metal6  (6V) length: 8.960000e+00um, number of vias: 0
[07/25 14:14:19     87s] [NR-eGR] Total length: 1.337819e+04um, number of vias: 2312
[07/25 14:14:19     87s] [NR-eGR] --------------------------------------------------------------------------
[07/25 14:14:19     87s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/25 14:14:19     87s] [NR-eGR] --------------------------------------------------------------------------
[07/25 14:14:19     87s] (I)       Started Update net boxes ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Update timing ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Started Postprocess design ( Curr Mem: 1584.57 MB )
[07/25 14:14:19     87s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1540.57 MB )
[07/25 14:14:19     87s] Early Global Route wiring runtime: 0.01 seconds, mem = 1540.6M
[07/25 14:14:19     87s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1540.6M
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:14:19     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:14:19     87s] Tdgp not successfully inited but do clear! skip clearing
[07/25 14:14:19     87s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/25 14:14:19     87s] *** Finishing placeDesign default flow ***
[07/25 14:14:19     87s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1540.6M **
[07/25 14:14:19     87s] Tdgp not successfully inited but do clear! skip clearing
[07/25 14:14:19     87s] 
[07/25 14:14:19     87s] *** Summary of all messages that are not suppressed in this session:
[07/25 14:14:19     87s] Severity  ID               Count  Summary                                  
[07/25 14:14:19     87s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/25 14:14:19     87s] ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
[07/25 14:14:19     87s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/25 14:14:19     87s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/25 14:14:19     87s] WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
[07/25 14:14:19     87s] *** Message Summary: 12 warning(s), 43 error(s)
[07/25 14:14:19     87s] 
[07/25 14:15:46     92s] <CMD> setPlaceMode -fp false
[07/25 14:15:46     92s] <CMD> place_design
[07/25 14:15:46     92s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 34, number of sequential = 40, percentage of missing scan cell = 5.00% (2 / 40)
[07/25 14:15:46     92s] ### Time Record (colorize_geometry) is installed.
[07/25 14:15:46     92s] #Start colorize_geometry on Fri Jul 25 14:15:46 2025
[07/25 14:15:46     92s] #
[07/25 14:15:46     92s] ### Time Record (Pre Callback) is installed.
[07/25 14:15:46     92s] ### Time Record (Pre Callback) is uninstalled.
[07/25 14:15:46     92s] ### Time Record (DB Import) is installed.
[07/25 14:15:46     92s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[07/25 14:15:46     92s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[07/25 14:15:46     92s] ### import design signature (8): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1809459332 placement=445537927 pin_access=1 inst_pattern=1 halo=0
[07/25 14:15:46     92s] ### Time Record (DB Import) is uninstalled.
[07/25 14:15:46     92s] ### Time Record (DB Export) is installed.
[07/25 14:15:46     92s] ### export design design signature (9): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1809459332 placement=445537927 pin_access=1 inst_pattern=1 halo=0
[07/25 14:15:46     92s] ### Time Record (DB Export) is uninstalled.
[07/25 14:15:46     92s] ### Time Record (Post Callback) is installed.
[07/25 14:15:46     92s] ### Time Record (Post Callback) is uninstalled.
[07/25 14:15:46     92s] #
[07/25 14:15:46     92s] #colorize_geometry statistics:
[07/25 14:15:46     92s] #Cpu time = 00:00:00
[07/25 14:15:46     92s] #Elapsed time = 00:00:00
[07/25 14:15:46     92s] #Increased memory = -3.34 (MB)
[07/25 14:15:46     92s] #Total memory = 1112.73 (MB)
[07/25 14:15:46     92s] #Peak memory = 1189.57 (MB)
[07/25 14:15:46     92s] #Number of warnings = 2
[07/25 14:15:46     92s] #Total number of warnings = 104
[07/25 14:15:46     92s] #Number of fails = 0
[07/25 14:15:46     92s] #Total number of fails = 1
[07/25 14:15:46     92s] #Complete colorize_geometry on Fri Jul 25 14:15:46 2025
[07/25 14:15:46     92s] #
[07/25 14:15:46     92s] ### import design signature (10): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/25 14:15:46     92s] ### Time Record (colorize_geometry) is uninstalled.
[07/25 14:15:46     92s] ### 
[07/25 14:15:46     92s] ###   Scalability Statistics
[07/25 14:15:46     92s] ### 
[07/25 14:15:46     92s] ### ------------------------+----------------+----------------+----------------+
[07/25 14:15:46     92s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/25 14:15:46     92s] ### ------------------------+----------------+----------------+----------------+
[07/25 14:15:46     92s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/25 14:15:46     92s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/25 14:15:46     92s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/25 14:15:46     92s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/25 14:15:46     92s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/25 14:15:46     92s] ### ------------------------+----------------+----------------+----------------+
[07/25 14:15:46     92s] ### 
[07/25 14:15:46     92s] *** Starting placeDesign default flow ***
[07/25 14:15:46     92s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=1540.6M
[07/25 14:15:46     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=1540.6M
[07/25 14:15:46     92s] *** Start deleteBufferTree ***
[07/25 14:15:46     92s] Info: Detect buffers to remove automatically.
[07/25 14:15:46     92s] Analyzing netlist ...
[07/25 14:15:46     92s] Updating netlist
[07/25 14:15:46     92s] 
[07/25 14:15:46     92s] *summary: 0 instances (buffers/inverters) removed
[07/25 14:15:46     92s] *** Finish deleteBufferTree (0:00:00.0) ***
[07/25 14:15:46     92s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 14:15:46     92s] Set Using Default Delay Limit as 101.
[07/25 14:15:46     92s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 14:15:46     92s] Set Default Net Delay as 0 ps.
[07/25 14:15:46     92s] Set Default Net Load as 0 pF. 
[07/25 14:15:46     92s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 14:15:46     92s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 14:15:46     92s] Set Using Default Delay Limit as 1000.
[07/25 14:15:46     92s] Set Default Net Delay as 1000 ps.
[07/25 14:15:46     92s] Set Default Net Load as 0.5 pF. 
[07/25 14:15:46     92s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/25 14:15:46     92s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1546.6M
[07/25 14:15:46     92s] Deleted 0 physical inst  (cell - / prefix -).
[07/25 14:15:46     92s] Did not delete 150 physical insts as they were marked preplaced.
[07/25 14:15:46     92s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] INFO: #ExclusiveGroups=0
[07/25 14:15:46     92s] INFO: There are no Exclusive Groups.
[07/25 14:15:46     92s] *** Starting "NanoPlace(TM) placement v#9 (mem=1546.6M)" ...
[07/25 14:15:46     92s] *** Build Buffered Sizing Timing Model
[07/25 14:15:46     92s] (cpu=0:00:00.4 mem=1546.6M) ***
[07/25 14:15:46     92s] *** Build Virtual Sizing Timing Model
[07/25 14:15:46     92s] (cpu=0:00:00.4 mem=1546.6M) ***
[07/25 14:15:46     92s] No user-set net weight.
[07/25 14:15:46     92s] Net fanout histogram:
[07/25 14:15:46     92s] 2		: 466 (83.1%) nets
[07/25 14:15:46     92s] 3		: 35 (6.2%) nets
[07/25 14:15:46     92s] 4     -	14	: 56 (10.0%) nets
[07/25 14:15:46     92s] 15    -	39	: 2 (0.4%) nets
[07/25 14:15:46     92s] 40    -	79	: 2 (0.4%) nets
[07/25 14:15:46     92s] 80    -	159	: 0 (0.0%) nets
[07/25 14:15:46     92s] 160   -	319	: 0 (0.0%) nets
[07/25 14:15:46     92s] 320   -	639	: 0 (0.0%) nets
[07/25 14:15:46     92s] 640   -	1279	: 0 (0.0%) nets
[07/25 14:15:46     92s] 1280  -	2559	: 0 (0.0%) nets
[07/25 14:15:46     92s] 2560  -	5119	: 0 (0.0%) nets
[07/25 14:15:46     92s] 5120+		: 0 (0.0%) nets
[07/25 14:15:46     92s] no activity file in design. spp won't run.
[07/25 14:15:46     92s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/25 14:15:46     92s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/25 14:15:46     92s] Define the scan chains before using this option.
[07/25 14:15:46     92s] Type 'man IMPSP-9042' for more detail.
[07/25 14:15:46     92s] z: 2, totalTracks: 1
[07/25 14:15:46     92s] z: 4, totalTracks: 1
[07/25 14:15:46     92s] z: 6, totalTracks: 1
[07/25 14:15:46     92s] **ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
[07/25 14:15:46     92s] To increase the message display limit, refer to the product command reference manual.
[07/25 14:15:46     92s] #std cell=479 (150 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
[07/25 14:15:46     92s] #ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
[07/25 14:15:46     92s] stdCell: 436 single + 0 double + 43 multi
[07/25 14:15:46     92s] Total standard cell length = 2.2691 (mm), area = 0.0114 (mm^2)
[07/25 14:15:46     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1546.6M
[07/25 14:15:46     92s] Core basic site is tsm3site
[07/25 14:15:46     92s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1546.6M
[07/25 14:15:46     92s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 14:15:46     92s] SiteArray: use 28,672 bytes
[07/25 14:15:46     92s] SiteArray: current memory after site array memory allocation 1546.6M
[07/25 14:15:46     92s] SiteArray: FP blocked sites are writable
[07/25 14:15:46     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 14:15:46     92s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF: Starting pre-place ADS at level 1, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] ADSU 0.711 -> 0.767. GS 40.320
[07/25 14:15:46     92s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1546.6M
[07/25 14:15:46     92s] Average module density = 0.767.
[07/25 14:15:46     92s] Density for the design = 0.767.
[07/25 14:15:46     92s]        = stdcell_area 3138 sites (10438 um^2) / alloc_area 4091 sites (13607 um^2).
[07/25 14:15:46     92s] Pin Density = 0.2853.
[07/25 14:15:46     92s]             = total # of pins 1441 / total area 5050.
[07/25 14:15:46     92s] OPERPROF: Starting spMPad at level 1, MEM:1540.6M
[07/25 14:15:46     92s] OPERPROF:   Starting spContextMPad at level 2, MEM:1540.6M
[07/25 14:15:46     92s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1540.6M
[07/25 14:15:46     92s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1540.6M
[07/25 14:15:46     92s] Initial padding reaches pin density 0.778 for top
[07/25 14:15:46     92s] InitPadU 0.767 -> 0.859 for top
[07/25 14:15:46     92s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1540.6M
[07/25 14:15:46     92s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1540.6M
[07/25 14:15:46     92s] === lastAutoLevel = 6 
[07/25 14:15:46     92s] OPERPROF: Starting spInitNetWt at level 1, MEM:1540.6M
[07/25 14:15:46     92s] no activity file in design. spp won't run.
[07/25 14:15:46     92s] [spp] 0
[07/25 14:15:46     92s] [adp] 0:1:1:3
[07/25 14:15:46     92s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.040, REAL:0.034, MEM:1556.1M
[07/25 14:15:46     92s] Clock gating cells determined by native netlist tracing.
[07/25 14:15:46     92s] no activity file in design. spp won't run.
[07/25 14:15:46     92s] no activity file in design. spp won't run.
[07/25 14:15:46     92s] Effort level <high> specified for reg2reg path_group
[07/25 14:15:46     92s] OPERPROF: Starting npMain at level 1, MEM:1556.1M
[07/25 14:15:46     92s] OPERPROF:   Starting npPlace at level 2, MEM:1556.1M
[07/25 14:15:46     92s] Iteration  1: Total net bbox = 1.234e+04 (5.97e+03 6.37e+03)
[07/25 14:15:46     92s]               Est.  stn bbox = 1.274e+04 (6.20e+03 6.54e+03)
[07/25 14:15:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
[07/25 14:15:46     92s] Iteration  2: Total net bbox = 1.234e+04 (5.97e+03 6.37e+03)
[07/25 14:15:46     92s]               Est.  stn bbox = 1.274e+04 (6.20e+03 6.54e+03)
[07/25 14:15:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
[07/25 14:15:46     92s] Iteration  3: Total net bbox = 1.007e+04 (4.90e+03 5.18e+03)
[07/25 14:15:46     92s]               Est.  stn bbox = 1.100e+04 (5.37e+03 5.63e+03)
[07/25 14:15:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
[07/25 14:15:46     92s] Total number of setup views is 1.
[07/25 14:15:46     92s] Total number of active setup views is 1.
[07/25 14:15:46     92s] Active setup views:
[07/25 14:15:46     92s]     WORST
[07/25 14:15:46     92s] Iteration  4: Total net bbox = 1.062e+04 (5.19e+03 5.43e+03)
[07/25 14:15:46     92s]               Est.  stn bbox = 1.162e+04 (5.70e+03 5.92e+03)
[07/25 14:15:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
[07/25 14:15:46     92s] Iteration  5: Total net bbox = 1.077e+04 (5.33e+03 5.44e+03)
[07/25 14:15:46     92s]               Est.  stn bbox = 1.181e+04 (5.87e+03 5.94e+03)
[07/25 14:15:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
[07/25 14:15:46     92s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.061, MEM:1556.1M
[07/25 14:15:46     92s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.063, MEM:1556.1M
[07/25 14:15:46     92s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1556.1M
[07/25 14:15:46     92s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 14:15:46     92s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1556.1M
[07/25 14:15:46     92s] OPERPROF: Starting npMain at level 1, MEM:1556.1M
[07/25 14:15:46     92s] OPERPROF:   Starting npPlace at level 2, MEM:1556.1M
[07/25 14:15:46     93s] Iteration  6: Total net bbox = 1.115e+04 (5.47e+03 5.68e+03)
[07/25 14:15:46     93s]               Est.  stn bbox = 1.222e+04 (6.01e+03 6.21e+03)
[07/25 14:15:46     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1557.1M
[07/25 14:15:46     93s] Iteration  7: Total net bbox = 1.190e+04 (5.97e+03 5.93e+03)
[07/25 14:15:46     93s]               Est.  stn bbox = 1.294e+04 (6.48e+03 6.46e+03)
[07/25 14:15:46     93s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1558.1M
[07/25 14:15:47     93s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1559.1M
[07/25 14:15:47     93s] Iteration  8: Total net bbox = 1.217e+04 (6.00e+03 6.18e+03)
[07/25 14:15:47     93s]               Est.  stn bbox = 1.320e+04 (6.49e+03 6.71e+03)
[07/25 14:15:47     93s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1559.1M
[07/25 14:15:47     93s] OPERPROF:   Finished npPlace at level 2, CPU:0.300, REAL:0.290, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF: Finished npMain at level 1, CPU:0.300, REAL:0.291, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1559.1M
[07/25 14:15:47     93s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/25 14:15:47     93s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1559.1M
[07/25 14:15:47     93s] Starting Early Global Route rough congestion estimation: mem = 1559.1M
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:15:47     93s] (I)       Started Import and model ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Create place DB ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Import place data ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read instances and placement ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read nets ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Create route DB ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       == Non-default Options ==
[07/25 14:15:47     93s] (I)       Print mode                                         : 2
[07/25 14:15:47     93s] (I)       Stop if highly congested                           : false
[07/25 14:15:47     93s] (I)       Maximum routing layer                              : 6
[07/25 14:15:47     93s] (I)       Minimum routing layer                              : 1
[07/25 14:15:47     93s] (I)       Assign partition pins                              : false
[07/25 14:15:47     93s] (I)       Support large GCell                                : true
[07/25 14:15:47     93s] (I)       Number of threads                                  : 1
[07/25 14:15:47     93s] (I)       Number of rows per GCell                           : 2
[07/25 14:15:47     93s] (I)       Max num rows per GCell                             : 32
[07/25 14:15:47     93s] (I)       Method to set GCell size                           : row
[07/25 14:15:47     93s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 14:15:47     93s] (I)       Started Import route data (1T) ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Use row-based GCell size
[07/25 14:15:47     93s] (I)       Use row-based GCell align
[07/25 14:15:47     93s] (I)       GCell unit size   : 10080
[07/25 14:15:47     93s] (I)       GCell multiplier  : 2
[07/25 14:15:47     93s] (I)       GCell row height  : 10080
[07/25 14:15:47     93s] (I)       Actual row height : 10080
[07/25 14:15:47     93s] (I)       GCell align ref   : 17160 16800
[07/25 14:15:47     93s] [NR-eGR] Track table information for default rule: 
[07/25 14:15:47     93s] [NR-eGR] Metal1 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal2 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal3 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal4 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal5 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal6 has single uniform track structure
[07/25 14:15:47     93s] (I)       ================ Default via ================
[07/25 14:15:47     93s] (I)       +---+------------------+--------------------+
[07/25 14:15:47     93s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 14:15:47     93s] (I)       +---+------------------+--------------------+
[07/25 14:15:47     93s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 14:15:47     93s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 14:15:47     93s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 14:15:47     93s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 14:15:47     93s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 14:15:47     93s] (I)       +---+------------------+--------------------+
[07/25 14:15:47     93s] (I)       Started Read blockages ( Layer 1-6 ) ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read routing blockages ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read instance blockages ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read PG blockages ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] [NR-eGR] Read 702 PG shapes
[07/25 14:15:47     93s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read boundary cut boxes ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] [NR-eGR] #Routing Blockages  : 0
[07/25 14:15:47     93s] [NR-eGR] #Instance Blockages : 17930
[07/25 14:15:47     93s] [NR-eGR] #PG Blockages       : 702
[07/25 14:15:47     93s] [NR-eGR] #Halo Blockages     : 0
[07/25 14:15:47     93s] [NR-eGR] #Boundary Blockages : 0
[07/25 14:15:47     93s] (I)       Finished Read blockages ( Layer 1-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read blackboxes ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 14:15:47     93s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read prerouted ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 14:15:47     93s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read unlegalized nets ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read nets ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 14:15:47     93s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Set up via pillars ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       early_global_route_priority property id does not exist.
[07/25 14:15:47     93s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Model blockages into capacity
[07/25 14:15:47     93s] (I)       Read Num Blocks=18632  Num Prerouted Wires=0  Num CS=0
[07/25 14:15:47     93s] (I)       Started Initialize 3D capacity ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Layer 0 (H) : #blockages 18060 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       -- layer congestion ratio --
[07/25 14:15:47     93s] (I)       Layer 1 : 0.100000
[07/25 14:15:47     93s] (I)       Layer 2 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 3 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 4 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 5 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 6 : 0.700000
[07/25 14:15:47     93s] (I)       ----------------------------
[07/25 14:15:47     93s] (I)       Number of ignored nets                =      0
[07/25 14:15:47     93s] (I)       Number of connected nets              =      0
[07/25 14:15:47     93s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 14:15:47     93s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 14:15:47     93s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Read aux data ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Others data preparation ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Create route kernel ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Ndr track 0 does not exist
[07/25 14:15:47     93s] (I)       ---------------------Grid Graph Info--------------------
[07/25 14:15:47     93s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 14:15:47     93s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 14:15:47     93s] (I)       Site width          :  1320  (dbu)
[07/25 14:15:47     93s] (I)       Row height          : 10080  (dbu)
[07/25 14:15:47     93s] (I)       GCell row height    : 10080  (dbu)
[07/25 14:15:47     93s] (I)       GCell width         : 20160  (dbu)
[07/25 14:15:47     93s] (I)       GCell height        : 20160  (dbu)
[07/25 14:15:47     93s] (I)       Grid                :    15    14     6
[07/25 14:15:47     93s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 14:15:47     93s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[07/25 14:15:47     93s] (I)       Horizontal capacity : 20160     0 20160     0 20160     0
[07/25 14:15:47     93s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 14:15:47     93s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 14:15:47     93s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 14:15:47     93s] (I)       Default pitch size  :  1120  1320  1120  1320  1120  1980
[07/25 14:15:47     93s] (I)       First track coord   :   560   660   560   660   560  1980
[07/25 14:15:47     93s] (I)       Num tracks per GCell: 18.00 15.27 18.00 15.27 18.00 10.18
[07/25 14:15:47     93s] (I)       Total num of tracks :   255   228   255   228   255   151
[07/25 14:15:47     93s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 14:15:47     93s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 14:15:47     93s] (I)       --------------------------------------------------------
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] [NR-eGR] ============ Routing rule table ============
[07/25 14:15:47     93s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 14:15:47     93s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 14:15:47     93s] (I)       Pitch:  L1=1120  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 14:15:47     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:15:47     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:15:47     93s] [NR-eGR] ========================================
[07/25 14:15:47     93s] [NR-eGR] 
[07/25 14:15:47     93s] (I)       blocked tracks on layer1 : = 3121 / 3825 (81.59%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer2 : = 190 / 3192 (5.95%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer3 : = 130 / 3825 (3.40%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer4 : = 190 / 3192 (5.95%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer5 : = 790 / 3825 (20.65%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer6 : = 406 / 2114 (19.21%)
[07/25 14:15:47     93s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Reset routing kernel
[07/25 14:15:47     93s] (I)       Started Initialization ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       numLocalWires=373  numGlobalNetBranches=98  numLocalNetBranches=90
[07/25 14:15:47     93s] (I)       totalPins=1441  totalGlobalPin=1173 (81.40%)
[07/25 14:15:47     93s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Generate topology ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       total 2D Cap : 15611 = (7648 H, 7963 V)
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1a Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1a ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Pattern routing (1T) ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 14:15:47     93s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Usage: 1377 = (733 H, 644 V) = (9.58% H, 8.09% V) = (7.389e+03um H, 6.492e+03um V)
[07/25 14:15:47     93s] (I)       Started Add via demand to 2D ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1b Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1b ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Usage: 1377 = (733 H, 644 V) = (9.58% H, 8.09% V) = (7.389e+03um H, 6.492e+03um V)
[07/25 14:15:47     93s] (I)       eGR overflow: 0.00% H + 0.00% V
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] (I)       Started Export 2D cong map ( Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/25 14:15:47     93s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1559.13 MB )
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:15:47     93s] Finished Early Global Route rough congestion estimation: mem = 1559.1M
[07/25 14:15:47     93s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.000, REAL:0.010, MEM:1559.1M
[07/25 14:15:47     93s] earlyGlobalRoute rough estimation gcell size 2 row height
[07/25 14:15:47     93s] OPERPROF: Starting CDPad at level 1, MEM:1559.1M
[07/25 14:15:47     93s] CDPadU 0.858 -> 0.861. R=0.827, N=286, GS=10.080
[07/25 14:15:47     93s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF: Starting npMain at level 1, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF:   Starting npPlace at level 2, MEM:1559.1M
[07/25 14:15:47     93s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.002, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.003, MEM:1560.1M
[07/25 14:15:47     93s] Global placement CDP skipped at cutLevel 7.
[07/25 14:15:47     93s] Iteration  9: Total net bbox = 1.297e+04 (6.93e+03 6.05e+03)
[07/25 14:15:47     93s]               Est.  stn bbox = 1.402e+04 (7.44e+03 6.58e+03)
[07/25 14:15:47     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.1M
[07/25 14:15:47     93s] [adp] clock
[07/25 14:15:47     93s] [adp] weight, nr nets, wire length
[07/25 14:15:47     93s] [adp]      0        0  0.000000
[07/25 14:15:47     93s] [adp] data
[07/25 14:15:47     93s] [adp] weight, nr nets, wire length
[07/25 14:15:47     93s] [adp]      0      561  13131.525500
[07/25 14:15:47     93s] [adp] 0.000000|0.000000|0.000000
[07/25 14:15:47     93s] Iteration 10: Total net bbox = 1.297e+04 (6.93e+03 6.05e+03)
[07/25 14:15:47     93s]               Est.  stn bbox = 1.402e+04 (7.44e+03 6.58e+03)
[07/25 14:15:47     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.1M
[07/25 14:15:47     93s] *** cost = 1.297e+04 (6.93e+03 6.05e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
[07/25 14:15:47     93s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[07/25 14:15:47     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[07/25 14:15:47     93s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
[07/25 14:15:47     93s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/25 14:15:47     93s] Type 'man IMPSP-9025' for more detail.
[07/25 14:15:47     93s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1560.1M
[07/25 14:15:47     93s] z: 2, totalTracks: 1
[07/25 14:15:47     93s] z: 4, totalTracks: 1
[07/25 14:15:47     93s] z: 6, totalTracks: 1
[07/25 14:15:47     93s] #spOpts: mergeVia=F 
[07/25 14:15:47     93s] All LLGs are deleted
[07/25 14:15:47     93s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1560.1M
[07/25 14:15:47     93s] Core basic site is tsm3site
[07/25 14:15:47     93s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1560.1M
[07/25 14:15:47     93s] Fast DP-INIT is on for default
[07/25 14:15:47     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 14:15:47     93s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.010, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:       Starting CMU at level 4, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1560.1M
[07/25 14:15:47     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1560.1MB).
[07/25 14:15:47     93s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:1560.1M
[07/25 14:15:47     93s] TDRefine: refinePlace mode is spiral
[07/25 14:15:47     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15918.6
[07/25 14:15:47     93s] OPERPROF: Starting RefinePlace at level 1, MEM:1560.1M
[07/25 14:15:47     93s] *** Starting refinePlace (0:01:33 mem=1560.1M) ***
[07/25 14:15:47     93s] Total net bbox length = 1.313e+04 (7.011e+03 6.120e+03) (ext = 3.440e+03)
[07/25 14:15:47     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 14:15:47     93s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1560.1M
[07/25 14:15:47     93s] Starting refinePlace ...
[07/25 14:15:47     93s] ** Cut row section cpu time 0:00:00.0.
[07/25 14:15:47     93s]    Spread Effort: high, standalone mode, useDDP on.
[07/25 14:15:47     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1560.1MB) @(0:01:33 - 0:01:33).
[07/25 14:15:47     93s] Move report: preRPlace moves 286 insts, mean move: 1.65 um, max move: 14.44 um 
[07/25 14:15:47     93s] 	Max move on inst (csa_tree_ADD_TC_OP16_groupi_g2174): (55.45, 53.27) --> (65.34, 48.72)
[07/25 14:15:47     93s] 	Length: 21 sites, height: 1 rows, site name: tsm3site, cell type: ADDFXL
[07/25 14:15:47     93s] wireLenOptFixPriorityInst 0 inst fixed
[07/25 14:15:47     93s] Placement tweakage begins.
[07/25 14:15:47     93s] wire length = 1.501e+04
[07/25 14:15:47     93s] wire length = 1.385e+04
[07/25 14:15:47     93s] Placement tweakage ends.
[07/25 14:15:47     93s] Move report: tweak moves 60 insts, mean move: 6.54 um, max move: 18.48 um 
[07/25 14:15:47     93s] 	Max move on inst (SUB_TC_OP_4_g2151): (97.68, 63.84) --> (116.16, 63.84)
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 14:15:47     93s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 14:15:47     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1560.1MB) @(0:01:33 - 0:01:33).
[07/25 14:15:47     93s] Move report: Detail placement moves 286 insts, mean move: 2.84 um, max move: 21.59 um 
[07/25 14:15:47     93s] 	Max move on inst (SUB_TC_OP_4_g2151): (97.53, 66.80) --> (116.16, 63.84)
[07/25 14:15:47     93s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.1MB
[07/25 14:15:47     93s] Statistics of distance of Instance movement in refine placement:
[07/25 14:15:47     93s]   maximum (X+Y) =        21.59 um
[07/25 14:15:47     93s]   inst (SUB_TC_OP_4_g2151) with max move: (97.5315, 66.798) -> (116.16, 63.84)
[07/25 14:15:47     93s]   mean    (X+Y) =         2.84 um
[07/25 14:15:47     93s] Summary Report:
[07/25 14:15:47     93s] Instances move: 286 (out of 286 movable)
[07/25 14:15:47     93s] Instances flipped: 0
[07/25 14:15:47     93s] Mean displacement: 2.84 um
[07/25 14:15:47     93s] Max displacement: 21.59 um (Instance: SUB_TC_OP_4_g2151) (97.5315, 66.798) -> (116.16, 63.84)
[07/25 14:15:47     93s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
[07/25 14:15:47     93s] Total instances moved : 286
[07/25 14:15:47     93s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.017, MEM:1560.1M
[07/25 14:15:47     93s] Total net bbox length = 1.206e+04 (5.915e+03 6.146e+03) (ext = 3.446e+03)
[07/25 14:15:47     93s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.1MB
[07/25 14:15:47     93s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1560.1MB) @(0:01:33 - 0:01:33).
[07/25 14:15:47     93s] *** Finished refinePlace (0:01:33 mem=1560.1M) ***
[07/25 14:15:47     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15918.6
[07/25 14:15:47     93s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.019, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] All LLGs are deleted
[07/25 14:15:47     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1560.1M
[07/25 14:15:47     93s] *** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1560.1M) ***
[07/25 14:15:47     93s] z: 2, totalTracks: 1
[07/25 14:15:47     93s] z: 4, totalTracks: 1
[07/25 14:15:47     93s] z: 6, totalTracks: 1
[07/25 14:15:47     93s] #spOpts: mergeVia=F 
[07/25 14:15:47     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1560.1M
[07/25 14:15:47     93s] Core basic site is tsm3site
[07/25 14:15:47     93s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1560.1M
[07/25 14:15:47     93s] Fast DP-INIT is on for default
[07/25 14:15:47     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 14:15:47     93s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] default core: bins with density > 0.750 = 11.11 % ( 1 / 9 )
[07/25 14:15:47     93s] Density distribution unevenness ratio = 4.753%
[07/25 14:15:47     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] All LLGs are deleted
[07/25 14:15:47     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1560.1M
[07/25 14:15:47     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1560.1M
[07/25 14:15:47     93s] *** Free Virtual Timing Model ...(mem=1560.1M)
[07/25 14:15:47     93s] Starting IO pin assignment...
[07/25 14:15:47     93s] The design is not routed. Using placement based method for pin assignment.
[07/25 14:15:47     93s] Completed IO pin assignment.
[07/25 14:15:47     93s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 14:15:47     93s] Set Using Default Delay Limit as 101.
[07/25 14:15:47     93s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 14:15:47     93s] Set Default Net Delay as 0 ps.
[07/25 14:15:47     93s] Set Default Net Load as 0 pF. 
[07/25 14:15:47     93s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 14:15:47     93s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 14:15:47     93s] Set Using Default Delay Limit as 1000.
[07/25 14:15:47     93s] Set Default Net Delay as 1000 ps.
[07/25 14:15:47     93s] Set Default Net Load as 0.5 pF. 
[07/25 14:15:47     93s] Info: Disable timing driven in postCTS congRepair.
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] Starting congRepair ...
[07/25 14:15:47     93s] User Input Parameters:
[07/25 14:15:47     93s] - Congestion Driven    : On
[07/25 14:15:47     93s] - Timing Driven        : Off
[07/25 14:15:47     93s] - Area-Violation Based : On
[07/25 14:15:47     93s] - Start Rollback Level : -5
[07/25 14:15:47     93s] - Legalized            : On
[07/25 14:15:47     93s] - Window Based         : Off
[07/25 14:15:47     93s] - eDen incr mode       : Off
[07/25 14:15:47     93s] - Small incr mode      : Off
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1550.6M
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:15:47     93s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1550.6M
[07/25 14:15:47     93s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1550.6M
[07/25 14:15:47     93s] Starting Early Global Route congestion estimation: mem = 1550.6M
[07/25 14:15:47     93s] (I)       Started Import and model ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Create place DB ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Import place data ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read instances and placement ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read nets ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Create route DB ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       == Non-default Options ==
[07/25 14:15:47     93s] (I)       Maximum routing layer                              : 6
[07/25 14:15:47     93s] (I)       Minimum routing layer                              : 1
[07/25 14:15:47     93s] (I)       Number of threads                                  : 1
[07/25 14:15:47     93s] (I)       Use non-blocking free Dbs wires                    : false
[07/25 14:15:47     93s] (I)       Method to set GCell size                           : row
[07/25 14:15:47     93s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 14:15:47     93s] (I)       Started Import route data (1T) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Use row-based GCell size
[07/25 14:15:47     93s] (I)       Use row-based GCell align
[07/25 14:15:47     93s] (I)       GCell unit size   : 10080
[07/25 14:15:47     93s] (I)       GCell multiplier  : 1
[07/25 14:15:47     93s] (I)       GCell row height  : 10080
[07/25 14:15:47     93s] (I)       Actual row height : 10080
[07/25 14:15:47     93s] (I)       GCell align ref   : 17160 16800
[07/25 14:15:47     93s] [NR-eGR] Track table information for default rule: 
[07/25 14:15:47     93s] [NR-eGR] Metal1 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal2 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal3 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal4 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal5 has single uniform track structure
[07/25 14:15:47     93s] [NR-eGR] Metal6 has single uniform track structure
[07/25 14:15:47     93s] (I)       ================ Default via ================
[07/25 14:15:47     93s] (I)       +---+------------------+--------------------+
[07/25 14:15:47     93s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 14:15:47     93s] (I)       +---+------------------+--------------------+
[07/25 14:15:47     93s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 14:15:47     93s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 14:15:47     93s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 14:15:47     93s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 14:15:47     93s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 14:15:47     93s] (I)       +---+------------------+--------------------+
[07/25 14:15:47     93s] (I)       Started Read blockages ( Layer 1-6 ) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read routing blockages ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read instance blockages ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read PG blockages ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Read 702 PG shapes
[07/25 14:15:47     93s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read boundary cut boxes ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] #Routing Blockages  : 0
[07/25 14:15:47     93s] [NR-eGR] #Instance Blockages : 17930
[07/25 14:15:47     93s] [NR-eGR] #PG Blockages       : 702
[07/25 14:15:47     93s] [NR-eGR] #Halo Blockages     : 0
[07/25 14:15:47     93s] [NR-eGR] #Boundary Blockages : 0
[07/25 14:15:47     93s] (I)       Finished Read blockages ( Layer 1-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read blackboxes ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 14:15:47     93s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read prerouted ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 14:15:47     93s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read unlegalized nets ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read nets ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 14:15:47     93s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Set up via pillars ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       early_global_route_priority property id does not exist.
[07/25 14:15:47     93s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Model blockages into capacity
[07/25 14:15:47     93s] (I)       Read Num Blocks=18632  Num Prerouted Wires=0  Num CS=0
[07/25 14:15:47     93s] (I)       Started Initialize 3D capacity ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Layer 0 (H) : #blockages 18060 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 14:15:47     93s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 14:15:47     93s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       -- layer congestion ratio --
[07/25 14:15:47     93s] (I)       Layer 1 : 0.100000
[07/25 14:15:47     93s] (I)       Layer 2 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 3 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 4 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 5 : 0.700000
[07/25 14:15:47     93s] (I)       Layer 6 : 0.700000
[07/25 14:15:47     93s] (I)       ----------------------------
[07/25 14:15:47     93s] (I)       Number of ignored nets                =      0
[07/25 14:15:47     93s] (I)       Number of connected nets              =      0
[07/25 14:15:47     93s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 14:15:47     93s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 14:15:47     93s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 14:15:47     93s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Read aux data ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Others data preparation ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Create route kernel ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Ndr track 0 does not exist
[07/25 14:15:47     93s] (I)       ---------------------Grid Graph Info--------------------
[07/25 14:15:47     93s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 14:15:47     93s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 14:15:47     93s] (I)       Site width          :  1320  (dbu)
[07/25 14:15:47     93s] (I)       Row height          : 10080  (dbu)
[07/25 14:15:47     93s] (I)       GCell row height    : 10080  (dbu)
[07/25 14:15:47     93s] (I)       GCell width         : 10080  (dbu)
[07/25 14:15:47     93s] (I)       GCell height        : 10080  (dbu)
[07/25 14:15:47     93s] (I)       Grid                :    30    28     6
[07/25 14:15:47     93s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 14:15:47     93s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 14:15:47     93s] (I)       Horizontal capacity : 10080     0 10080     0 10080     0
[07/25 14:15:47     93s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 14:15:47     93s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 14:15:47     93s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 14:15:47     93s] (I)       Default pitch size  :  1120  1320  1120  1320  1120  1980
[07/25 14:15:47     93s] (I)       First track coord   :   560   660   560   660   560  1980
[07/25 14:15:47     93s] (I)       Num tracks per GCell:  9.00  7.64  9.00  7.64  9.00  5.09
[07/25 14:15:47     93s] (I)       Total num of tracks :   255   228   255   228   255   151
[07/25 14:15:47     93s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 14:15:47     93s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 14:15:47     93s] (I)       --------------------------------------------------------
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] [NR-eGR] ============ Routing rule table ============
[07/25 14:15:47     93s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 14:15:47     93s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 14:15:47     93s] (I)       Pitch:  L1=1120  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 14:15:47     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:15:47     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 14:15:47     93s] [NR-eGR] ========================================
[07/25 14:15:47     93s] [NR-eGR] 
[07/25 14:15:47     93s] (I)       blocked tracks on layer1 : = 5679 / 7650 (74.24%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 14:15:47     93s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 14:15:47     93s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Reset routing kernel
[07/25 14:15:47     93s] (I)       Started Global Routing ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Initialization ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       totalPins=1441  totalGlobalPin=1325 (91.95%)
[07/25 14:15:47     93s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Net group 1 ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Generate topology ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       total 2D Cap : 31798 = (15909 H, 15889 V)
[07/25 14:15:47     93s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [1, 6]
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1a Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1a ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Pattern routing (1T) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 14:15:47     93s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Usage: 2494 = (1229 H, 1265 V) = (7.73% H, 7.96% V) = (6.194e+03um H, 6.376e+03um V)
[07/25 14:15:47     93s] (I)       Started Add via demand to 2D ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1b Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1b ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Usage: 2496 = (1229 H, 1267 V) = (7.73% H, 7.97% V) = (6.194e+03um H, 6.386e+03um V)
[07/25 14:15:47     93s] (I)       Overflow of layer group 1: 0.62% H + 0.00% V. EstWL: 1.257984e+04um
[07/25 14:15:47     93s] (I)       Congestion metric : 0.62%H 0.00%V, 0.62%HV
[07/25 14:15:47     93s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 14:15:47     93s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1c Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1c ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Two level routing ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Level2 Grid: 6 x 6
[07/25 14:15:47     93s] (I)       Started Two Level Routing ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Usage: 2496 = (1229 H, 1267 V) = (7.73% H, 7.97% V) = (6.194e+03um H, 6.386e+03um V)
[07/25 14:15:47     93s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1d Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1d ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Detoured routing ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Usage: 2498 = (1229 H, 1269 V) = (7.73% H, 7.99% V) = (6.194e+03um H, 6.396e+03um V)
[07/25 14:15:47     93s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1e Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1e ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Route legalization ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Usage: 2498 = (1229 H, 1269 V) = (7.73% H, 7.99% V) = (6.194e+03um H, 6.396e+03um V)
[07/25 14:15:47     93s] [NR-eGR] Early Global Route overflow of layer group 1: 0.57% H + 0.00% V. EstWL: 1.258992e+04um
[07/25 14:15:47     93s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] (I)       ============  Phase 1l Route ============
[07/25 14:15:47     93s] (I)       Started Phase 1l ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Layer assignment (1T) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Clean cong LA ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 14:15:47     93s] (I)       Layer  1:       1897         0         0        4527        2781    (61.95%) 
[07/25 14:15:47     93s] (I)       Layer  2:       6022      1468         0           0        6185    ( 0.00%) 
[07/25 14:15:47     93s] (I)       Layer  3:       7297      1094         0           0        7308    ( 0.00%) 
[07/25 14:15:47     93s] (I)       Layer  4:       6022       193         0           0        6185    ( 0.00%) 
[07/25 14:15:47     93s] (I)       Layer  5:       6010        79         0         252        7056    ( 3.45%) 
[07/25 14:15:47     93s] (I)       Layer  6:       3294         7         0         412        3711    ( 9.99%) 
[07/25 14:15:47     93s] (I)       Total:         30542      2841         0        5191       33226    (13.51%) 
[07/25 14:15:47     93s] (I)       
[07/25 14:15:47     93s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 14:15:47     93s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/25 14:15:47     93s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/25 14:15:47     93s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[07/25 14:15:47     93s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 14:15:47     93s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 14:15:47     93s] [NR-eGR] Total                0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 14:15:47     93s] [NR-eGR] 
[07/25 14:15:47     93s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Export 3D cong map ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       total 2D Cap : 31886 = (15946 H, 15940 V)
[07/25 14:15:47     93s] (I)       Started Export 2D cong map ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/25 14:15:47     93s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/25 14:15:47     93s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1550.6M
[07/25 14:15:47     93s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.009, MEM:1550.6M
[07/25 14:15:47     93s] OPERPROF: Starting HotSpotCal at level 1, MEM:1550.6M
[07/25 14:15:47     93s] [hotspot] +------------+---------------+---------------+
[07/25 14:15:47     93s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 14:15:47     93s] [hotspot] +------------+---------------+---------------+
[07/25 14:15:47     93s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 14:15:47     93s] [hotspot] +------------+---------------+---------------+
[07/25 14:15:47     93s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 14:15:47     93s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 14:15:47     93s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1550.6M
[07/25 14:15:47     93s] Skipped repairing congestion.
[07/25 14:15:47     93s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1550.6M
[07/25 14:15:47     93s] Starting Early Global Route wiring: mem = 1550.6M
[07/25 14:15:47     93s] (I)       Started Free existing wires ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       ============= Track Assignment ============
[07/25 14:15:47     93s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Track Assignment (1T) ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/25 14:15:47     93s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Run Multi-thread track assignment
[07/25 14:15:47     93s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Export ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Started Export DB wires ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Started Export all nets ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Started Set wire vias ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] [NR-eGR] --------------------------------------------------------------------------
[07/25 14:15:47     93s] [NR-eGR] Metal1  (1H) length: 7.007700e+02um, number of vias: 1293
[07/25 14:15:47     93s] [NR-eGR] Metal2  (2V) length: 5.850600e+03um, number of vias: 947
[07/25 14:15:47     93s] [NR-eGR] Metal3  (3H) length: 5.413330e+03um, number of vias: 119
[07/25 14:15:47     93s] [NR-eGR] Metal4  (4V) length: 1.093680e+03um, number of vias: 24
[07/25 14:15:47     93s] [NR-eGR] Metal5  (5H) length: 4.145850e+02um, number of vias: 6
[07/25 14:15:47     93s] [NR-eGR] Metal6  (6V) length: 4.676000e+01um, number of vias: 0
[07/25 14:15:47     93s] [NR-eGR] Total length: 1.351973e+04um, number of vias: 2389
[07/25 14:15:47     93s] [NR-eGR] --------------------------------------------------------------------------
[07/25 14:15:47     93s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/25 14:15:47     93s] [NR-eGR] --------------------------------------------------------------------------
[07/25 14:15:47     93s] (I)       Started Update net boxes ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Update timing ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Started Postprocess design ( Curr Mem: 1550.61 MB )
[07/25 14:15:47     93s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1544.61 MB )
[07/25 14:15:47     93s] Early Global Route wiring runtime: 0.01 seconds, mem = 1544.6M
[07/25 14:15:47     93s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1544.6M
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/25 14:15:47     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/25 14:15:47     93s] Tdgp not successfully inited but do clear! skip clearing
[07/25 14:15:47     93s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/25 14:15:47     93s] *** Finishing placeDesign default flow ***
[07/25 14:15:47     93s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1544.6M **
[07/25 14:15:47     93s] Tdgp not successfully inited but do clear! skip clearing
[07/25 14:15:47     93s] 
[07/25 14:15:47     93s] *** Summary of all messages that are not suppressed in this session:
[07/25 14:15:47     93s] Severity  ID               Count  Summary                                  
[07/25 14:15:47     93s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/25 14:15:47     93s] ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
[07/25 14:15:47     93s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/25 14:15:47     93s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/25 14:15:47     93s] WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
[07/25 14:15:47     93s] *** Message Summary: 12 warning(s), 43 error(s)
[07/25 14:15:47     93s] 
[07/25 14:16:02     94s] <CMD> setLayerPreference node_inst -isVisible 1
[07/25 14:46:06    195s] <CMD> setLayerPreference node_inst -isVisible 0
[07/25 14:46:07    195s] <CMD> setLayerPreference node_inst -isVisible 1
[07/25 14:46:45    197s] <CMD> setLayerPreference node_inst -isVisible 0
[07/25 14:46:59    198s] <CMD> win off
