{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_pipelined_inline; (run from /app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_pipelined_inline\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_processor_pipelined_inline -o sim.exe +define+SIMULATION /app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/processor_pipelined.v /app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/tb_processor_pipelined_inline.v (in eda.work/sim_pipelined_inline.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 5001 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/eda.work/sim_pipelined_inline.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_processor_pipelined_inline.cpp Vtb_processor_pipelined_inline___024root__DepSet_h020f592d__0.cpp Vtb_processor_pipelined_inline___024root__DepSet_hbe1d0373__0.cpp Vtb_processor_pipelined_inline__main.cpp Vtb_processor_pipelined_inline__Trace__0.cpp Vtb_processor_pipelined_inline___024root__Slow.cpp Vtb_processor_pipelined_inline___024root__DepSet_h020f592d__0__Slow.cpp Vtb_processor_pipelined_inline___024root__DepSet_hbe1d0373__0__Slow.cpp Vtb_processor_pipelined_inline__Syms.cpp Vtb_processor_pipelined_inline__Trace__0__Slow.cpp Vtb_processor_pipelined_inline__TraceDecls__0__Slow.cpp > Vtb_processor_pipelined_inline__ALL.cpp\necho \"\" > Vtb_processor_pipelined_inline__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_processor_pipelined_inline__ALL.o Vtb_processor_pipelined_inline__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_processor_pipelined_inline__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_processor_pipelined_inline__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/eda.work/sim_pipelined_inline.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.070 MB sources in 3 modules, into 0.305 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 1.593 s (elab=0.002, cvt=0.014, bld=1.570); cpu 0.029 s on 7 threads; alloced 53.012 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/eda.work/sim_pipelined_inline.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_pipelined_inline.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 5038 for ./obj_dir/sim.exe\nTEST START\n========================================\nE20 Pipelined Processor - Inline Test\n========================================\nTest program loaded (fibonacci-style loop)\n[E20] Pipelined processor reset released, starting execution...\n\n\n[E20] Pipelined processor halted normally after 1 cycles\n\nFinal state:\n    pc=    1\n    $0=    0 (0x0000)\n    $1=    0 (0x0000)\n    $2=    0 (0x0000)\n    $3=    0 (0x0000)\n    $4=    0 (0x0000)\n    $5=    0 (0x0000)\n    $6=    0 (0x0000)\n    $7=    0 (0x0000)\n\n========================================\nTEST PASSED\n========================================\n\n- /app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/tb_processor_pipelined_inline.v:110: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 80ns; walltime 0.001 s; speed 58.515 us/s\n- Verilator: cpu 0.001 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/7c13db34-3c09-4cd7-969c-78226ec3a63d.edacmd/eda.work/sim_pipelined_inline.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_processor_pipelined_inline: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_pipelined_inline.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 7386,
  "stdout_total_size": 7386,
  "message": "Job completed successfully. Runtime: 1.8841969966888428s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771609049.8929982,
  "stop_time": 1771609051.7771955,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 2605,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}