
*** Running vivado
    with args -log TinyLanceTestHarness.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TinyLanceTestHarness.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TinyLanceTestHarness.tcl -notrace
Command: synth_design -top TinyLanceTestHarness -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6481 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.770 ; gain = 111.000 ; free physical = 2669 ; free virtual = 6217
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TinyLanceTestHarness' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:147761]
INFO: [Synth 8-6157] synthesizing module 'SlowClock' [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.runs/synth_1/.Xil/Vivado-6470-palladium/realtime/SlowClock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock' (1#1) [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.runs/synth_1/.Xil/Vivado-6470-palladium/realtime/SlowClock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TinyLanceTop' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:146988]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:24254]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:2659]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:2725]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/tetsuya/fpga/rocket-chip-template/vsim/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (2#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (3#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (4#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:2659]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:5538]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:5596]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:2880]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (5#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:2880]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (6#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:5538]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14255]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:8311]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:8457]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:5653]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (7#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:5653]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (8#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:8311]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:11367]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:11425]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:8709]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (9#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:8709]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (10#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:11367]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14198]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:11482]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (11#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:11482]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (12#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14140]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (13#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14255]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:23906]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:17266]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:17324]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14608]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (14#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:14608]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (15#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:17266]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:20039]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:20096]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:17381]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (16#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:17381]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (17#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:20039]
INFO: [Synth 8-6157] synthesizing module 'TLCacheCork' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:23087]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:23365]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:20152]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (18#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:20152]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:22818]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (19#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:22818]
INFO: [Synth 8-6155] done synthesizing module 'TLCacheCork' (20#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:23087]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (21#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:23906]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (22#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:24254]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71818]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:27329]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:27763]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:24705]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (23#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:24705]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (24#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:27329]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:36016]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31784]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31882]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:28588]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (25#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:28588]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31246]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (26#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31246]
INFO: [Synth 8-6157] synthesizing module 'Queue_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31515]
INFO: [Synth 8-6155] done synthesizing module 'Queue_3' (27#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31515]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (28#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:31784]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:34663]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:35208]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:32005]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (29#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:32005]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (30#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:34663]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (31#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:36016]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:38929]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:39027]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:36271]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (32#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:36271]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (33#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:38929]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:44989]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:41829]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:42000]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:39150]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (34#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:39150]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:41692]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (35#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:41692]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (36#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:41829]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:44886]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:44938]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:42344]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (37#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:42344]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (38#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:44886]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (39#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:44989]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:50985]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:47859]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:48030]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:45214]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (40#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:45214]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:47722]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (41#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:47722]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (42#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:47859]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:50882]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:50934]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:48374]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (43#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:48374]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (44#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:50882]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (45#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:50985]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:56977]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:53853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:54024]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:51210]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (46#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:51210]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:53716]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (47#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:53716]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (48#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:53853]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:56874]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:56926]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:54368]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (49#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:54368]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (50#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:56874]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (51#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:56977]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:59911]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:59796]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:59854]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:57202]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (52#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:57202]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (53#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:59796]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (54#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:59911]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:65839]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:62713]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:62884]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:60068]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (55#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:60068]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:62576]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (56#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:62576]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (57#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:62713]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:65736]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:65788]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:63228]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (58#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:63228]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (59#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:65736]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (60#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:65839]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71619]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:68629]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:68776]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:66064]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (61#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:66064]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:68492]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (62#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:68492]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (63#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:68629]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71525]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71572]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:69097]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (64#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:69097]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (65#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71525]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (66#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71619]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (67#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:71818]
INFO: [Synth 8-6157] synthesizing module 'TLPLIC' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:75630]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:75904]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:72991]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (68#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:72991]
INFO: [Synth 8-6157] synthesizing module 'Queue_6' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:75451]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 24, nWords: 1, wSize: 24, memSize: 24
AWrite Node size: 24, nWords: 1, wSize: 24, memSize: 24
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "ram_extra_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_6' (69#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:75451]
INFO: [Synth 8-6155] done synthesizing module 'TLPLIC' (70#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:75630]
INFO: [Synth 8-6157] synthesizing module 'CLINT' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:78763]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:79017]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:76337]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (71#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:76337]
INFO: [Synth 8-6155] done synthesizing module 'CLINT' (72#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:78763]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModule' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:111352]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleOuterAsync' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86857]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86931]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:81221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:81273]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:79319]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (73#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:79319]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (74#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:81221]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleOuter' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:83968]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:84016]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:81506]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (75#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:81506]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w32_i0' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:83364]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/tetsuya/fpga/rocket-chip-template/vsim/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (76#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w32_i0' (77#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:83364]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:83943]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (78#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:83943]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleOuter' (79#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:83968]
INFO: [Synth 8-6157] synthesizing module 'IntSyncCrossingSource' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:84075]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncCrossingSource' (80#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:84075]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSource' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86592]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86653]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:84081]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (81#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:84081]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86224]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86010]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (82#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86010]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86138]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86066]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (83#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86066]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (84#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86138]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86182]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86158]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (85#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86158]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (86#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86182]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86203]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (87#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86203]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (88#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86224]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86389]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w42_d1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86353]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w42_d1' (89#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86353]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (90#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86389]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSource' (91#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86592]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_1' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86728]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (92#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86728]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleOuterAsync' (93#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:86857]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleInnerAsync' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:111064]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleInner' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:91969]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:100450]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:87027]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (94#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:87027]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:100467]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_29' [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:89545]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (95#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:89545]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleInner' (96#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:91969]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w54_d1' (97#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:110236]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_1' (98#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:110272]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_2' (99#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:110476]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSink' (100#1) [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:110684]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:116707]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:116726]
WARNING: [Synth 8-6014] Unused sequential element s2_flush_valid_pre_tag_ecc_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:120200]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:126744]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:129557]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:137096]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_2466_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:138839]
WARNING: [Synth 8-6014] Unused sequential element _T_2468_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:138854]
WARNING: [Synth 8-6014] Unused sequential element _T_2471_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:138857]
WARNING: [Synth 8-6014] Unused sequential element _T_2473_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:138872]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:143407]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:146438]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[6]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[15]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[14]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[13]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_mask[3]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_mask[2]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_mask[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_a_bits_mask[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_ready
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_valid
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[6]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_35 has unconnected port io_in_d_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[6]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[28]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[27]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[26]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[25]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[24]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[23]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[22]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[21]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[20]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[19]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[18]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[17]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[15]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[14]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[13]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLMonitor_34 has unconnected port io_in_a_bits_mask[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1583.520 ; gain = 355.750 ; free physical = 2522 ; free virtual = 6060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.520 ; gain = 355.750 ; free physical = 2572 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.520 ; gain = 355.750 ; free physical = 2572 ; free virtual = 6107
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.srcs/sources_1/ip/SlowClock/SlowClock/SlowClock_in_context.xdc] for cell 'slowClock'
Finished Parsing XDC File [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.srcs/sources_1/ip/SlowClock/SlowClock/SlowClock_in_context.xdc] for cell 'slowClock'
Parsing XDC File [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.srcs/constrs_1/imports/fpga/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.srcs/constrs_1/imports/fpga/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.srcs/constrs_1/imports/fpga/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TinyLanceTestHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TinyLanceTestHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1948.234 ; gain = 0.000 ; free physical = 2093 ; free virtual = 5679
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 2360 ; free virtual = 5941
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 1343 ; free virtual = 4921
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'TestHarness/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'TestHarness/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'TestHarness/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'TestHarness/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'TestHarness/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'TestHarness/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'TestHarness/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'TestHarness/debug_1/dmInner/AsyncQueueSink/ridx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |TinyLanceTop__GB0 |           1|     37695|
|2     |TLDebugModule     |           1|     29783|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     41 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 13    
	   3 Input      4 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 23    
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 43    
	   2 Input     24 Bit         XORs := 6     
	   2 Input     14 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 304   
	   2 Input      7 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               58 Bit    Registers := 2     
	               54 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 56    
	               30 Bit    Registers := 10    
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 75    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 44    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 345   
+---Multipliers : 
	                 9x33  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 5     
	               1K Bit         RAMs := 1     
	              992 Bit         RAMs := 1     
	               64 Bit         RAMs := 14    
	                8 Bit         RAMs := 4     
	                6 Bit         RAMs := 24    
	                4 Bit         RAMs := 12    
	                2 Bit         RAMs := 16    
+---Muxes : 
	   2 Input     79 Bit        Muxes := 3     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     58 Bit        Muxes := 12    
	   2 Input     44 Bit        Muxes := 6     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 140   
	 513 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 24    
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 70    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 44    
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 60    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 72    
	   6 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 48    
	   3 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1321  
	 512 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TLXbar_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w42_d1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 304   
	   2 Input      7 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 69    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 68    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	 512 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1100  
	   6 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w54_d1 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w12_d1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLFIFOFixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module Queue__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLCacheCork 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module TLXbar_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
Module Queue_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module Queue_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
Module Queue_3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     24 Bit         XORs := 6     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     32 Bit        Muxes := 1     
Module TLXbar_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module DCacheDataArray 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 4     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  12 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	  13 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              32K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 21    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ScratchpadSlavePort 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                2 Bit         RAMs := 1     
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Queue_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
Module Queue_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 40    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               58 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     58 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               66 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                 9x33  Multipliers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 48    
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LEDTL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg' into 'dmOuter/asource/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg' [/home/tetsuya/fpga/rocket-chip-template/vsim/AsyncResetReg.v:86]
INFO: [Synth 8-4471] merging register 'dmOuter/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg' into 'dmOuter/asource/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg' [/home/tetsuya/fpga/rocket-chip-template/vsim/AsyncResetReg.v:86]
WARNING: [Synth 8-6014] Unused sequential element dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/AsyncResetReg.v:86]
WARNING: [Synth 8-6014] Unused sequential element dmOuter/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/AsyncResetReg.v:86]
INFO: [Synth 8-5544] ROM "RVCExpander/_T_454" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVCExpander/_T_14" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:135313]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:135313]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:135313]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/tetsuya/fpga/rocket-chip-template/vsim/generated-src/lance.TinyLanceTestHarness.TinyLanceConfig.v:135313]
DSP Report: Generating DSP _T_118, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_118.
DSP Report: register A is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: Generating DSP _T_118, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_118.
DSP Report: register A is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/Queue/ram_data_reg' and it is trimmed from '32' to '3' bits.
INFO: [Synth 8-6430] The Block RAM data/data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data/data_arrays_0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data/data_arrays_0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data/data_arrays_0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM icache/tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM icache/data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM icache/data_arrays_0_0_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM data/data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data/data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data/data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data/data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg' (FDC) to 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg' (FDC) to 'TestHarness/debug_1/dmInner/dmiXing/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TestHarness/debug_1 /\dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg )
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[0]' (FDSE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[0]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[1]' (FDSE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TestHarness/debug_1 /\dmInner/dmInner /\abstractGeneratedMem_0_reg[1] )
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[2]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[2]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[3]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[3]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TestHarness/debug_1 /\dmInner/dmInner /\abstractGeneratedMem_1_reg[4] )
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[5]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[6]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[6]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[7]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[8]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[9]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[10]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[11]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[12]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[13]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[14]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[15]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[15]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[16]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[16]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[17]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[17]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[18]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[18]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[19]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[19]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[21]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[22]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[23]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[24]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[25]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[25]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[26]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[26]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[30]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[27]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[27]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[28]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[28]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[29]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[30]' (FDRE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[30]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TestHarness/debug_1 /\dmInner/dmInner /\abstractGeneratedMem_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TestHarness/debug_1 /\dmInner/dmInner /\abstractGeneratedMem_0_reg[31] )
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg' (FD) to 'TestHarness/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TestHarness/debug_1 /\dmOuter/dmOuter/debugInterrupts/reg_0/q_reg_reg )
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[1]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TestHarness/debug_1 /\dmInner/dmInner /\abstractGeneratedMem_0_reg[4] )
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[31]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[5]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[7]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[8]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[9]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[10]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[11]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[12]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[13]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[14]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[20]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[21]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[22]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[23]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[24]' (FDE) to 'TestHarness/debug_1/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TestHarness/debug_1 /\dmInner/dmInner /\abstractGeneratedMem_0_reg[29] )
WARNING: [Synth 8-3332] Sequential element (goReg_reg) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[9]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[8]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (selectedHartReg_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (resumeReqRegs_0_reg) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_cmdtype_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[23]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[22]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[21]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[20]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[19]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[18]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[17]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[16]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[15]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[14]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[13]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[12]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[11]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[10]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[9]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[8]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (COMMANDRdData_control_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (haltedBitRegs_0_reg) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ctrlStateReg_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ctrlStateReg_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[11]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[10]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[9]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[8]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecdata_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[15]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[14]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[13]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[12]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[11]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[10]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[9]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[8]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTAUTOReg_autoexecprogbuf_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTCSReg_cmderr_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTCSReg_cmderr_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (ABSTRACTCSReg_cmderr_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_0_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[2]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[1]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_1_reg[0]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_2_reg[7]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_2_reg[6]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_2_reg[5]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_2_reg[4]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_2_reg[3]) is unused and will be removed from module TLDebugModuleInner.
WARNING: [Synth 8-3332] Sequential element (abstractDataMem_2_reg[2]) is unused and will be removed from module TLDebugModuleInner.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[30]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[29]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[28]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[27]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[26]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[25]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[24]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[23]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[22]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[21]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[20]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[19]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[18]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[17]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[16]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[15]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[14]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[13]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[12]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[11]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[10]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[9]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[8]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[7]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[6]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/ex_cause_reg[4]' (FDE) to 'TestHarnessi_0/tile/core/ex_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/\ex_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[30]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[29]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[28]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[27]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[26]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[25]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[24]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[23]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[22]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[21]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[20]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'TestHarnessi_0/tile/core/mem_reg_cause_reg[19]' (FDE) to 'TestHarnessi_0/tile/core/mem_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/ibuf/buf__xcpt_pf_inst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/\s1_req_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/reg_mstatus_spp_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TestHarnessi_0/tile/core/csr/\reg_dcsr_prv_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_mie_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/\plic/pending_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/\plic/pending_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/\sbus/coupler_from_tile_named_tile/cork/Queue/value_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/\sbus/coupler_from_tile_named_tile/cork/Queue/maybe_full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/mem_reg_sfence_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/resetting_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/release_ack_wait_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/\ex_ctrl_mem_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/\release_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/tl_error_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/_T_3085_pf_ld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/pbus/\coupler_from_sbus/atomics/_T_272_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/dcache/s1_release_data_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TestHarnessi_0/\plic/_T_380_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/\plic/maxDevs_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\fq/elts_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\fq/elts_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/csr/\reg_mcause_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\fq/elts_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\fq/elts_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/frontend/\fq/elts_0_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/ibuf/\buf__pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/\ex_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/core/\mem_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/\intsink/SynchronizerShiftReg_w1_d3/sync_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/\intsink/SynchronizerShiftReg_w1_d3/sync_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TestHarnessi_0/tile/\intsink/SynchronizerShiftReg_w1_d3/sync_2_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:30 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 641 ; free virtual = 4223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DCacheDataArray: | data_arrays_0_0_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_1_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_2_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_3_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ICache:          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_0_0_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+---------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                     | RTL Object                                                    | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------+---------------------------------------------------------------+-----------+----------------------+----------------+
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_opcode_reg                 | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_param_reg                  | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_size_reg                   | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_source_reg                 | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_address_reg                | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_mask_reg                   | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_data_reg                   | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_opcode_reg               | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_size_reg                 | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_source_reg               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_error_reg                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_data_reg                 | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_opcode_reg                                | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_param_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_size_reg                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_source_reg                                | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_address_reg                               | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_mask_reg                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_data_reg                                  | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_opcode_reg                              | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_size_reg                                | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_source_reg                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_data_reg                                | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_error_reg                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_param_reg                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_source_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_address_reg                                         | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_mask_reg                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_data_reg                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_size_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_source_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_data_reg                                          | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_error_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_param_reg                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_source_reg                                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_address_reg                                         | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_mask_reg                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_data_reg                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_size_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_source_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_data_reg                                          | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_error_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/core        | _T_1162_reg                                                   | Implied   | 32 x 32              | RAM32M x 12    | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_error_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_data_reg   | Implied   | 2 x 32               | RAM32M x 6     | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_source_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_size_reg   | Implied   | 2 x 3                | RAM32M x 1     | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_opcode_reg | Implied   | 2 x 3                | RAM32M x 1     | 
+--------------------------------+---------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A2*B2 | 16     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance TestHarnessi_0/tile/dcache/i_1/data/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarnessi_0/tile/dcache/i_2/data/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarnessi_0/tile/dcache/i_3/data/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarnessi_0/tile/dcache/i_4/data/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarnessi_0/tile/frontend/i_0/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |TinyLanceTop__GB0 |           1|     23586|
|2     |TLDebugModule     |           1|       267|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'slowClock/clk_slow' to pin 'slowClock/bbstub_clk_slow/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:38 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 518 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:40 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 506 ; free virtual = 4094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DCacheDataArray: | data_arrays_0_0_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_1_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_2_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DCacheDataArray: | data_arrays_0_3_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ICache:          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_0_0_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------+---------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                     | RTL Object                                                    | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------+---------------------------------------------------------------+-----------+----------------------+----------------+
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_opcode_reg                 | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_param_reg                  | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_size_reg                   | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_source_reg                 | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_address_reg                | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_mask_reg                   | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue/ram_data_reg                   | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_opcode_reg               | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_size_reg                 | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_source_reg               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_error_reg                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/pbus             | coupler_from_sbus/buffer/Queue_1/ram_data_reg                 | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_opcode_reg                                | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_param_reg                                 | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_size_reg                                  | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_source_reg                                | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_address_reg                               | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_mask_reg                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue/ram_data_reg                                  | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_opcode_reg                              | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_size_reg                                | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_source_reg                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_data_reg                                | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/pbus             | sync_xing/Queue_1/ram_error_reg                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_param_reg                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_source_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_address_reg                                         | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_mask_reg                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue/ram_data_reg                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_size_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_source_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_data_reg                                          | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing   | Queue_1/ram_error_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_param_reg                                           | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_source_reg                                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_address_reg                                         | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_mask_reg                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue/ram_data_reg                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_size_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_source_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2   | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_data_reg                                          | Implied   | 2 x 32               | RAM32M x 6     | 
|TestHarnessi_0/tile/sync_xing_1 | Queue_1/ram_error_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TestHarnessi_0/tile/core        | _T_1162_reg                                                   | Implied   | 32 x 32              | RAM32M x 12    | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_error_reg  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_data_reg   | Implied   | 2 x 32               | RAM32M x 6     | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_source_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_size_reg   | Implied   | 2 x 3                | RAM32M x 1     | 
|TinyLanceTestHarness            | sbus/coupler_from_tile_named_tile/cork/Queue_1/ram_opcode_reg | Implied   | 2 x 3                | RAM32M x 1     | 
+--------------------------------+---------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |TinyLanceTop__GB0 |           1|     23586|
|2     |TLDebugModule     |           1|       267|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance TestHarness/tile/dcache/data/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarness/tile/dcache/data/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarness/tile/dcache/data/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarness/tile/dcache/data/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TestHarness/tile/frontend/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:45 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 509 ; free virtual = 4099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:46 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 509 ; free virtual = 4098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:46 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 509 ; free virtual = 4098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:11 ; elapsed = 00:03:47 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 506 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:11 ; elapsed = 00:03:47 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 506 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:47 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 506 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:11 ; elapsed = 00:03:47 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 506 ; free virtual = 4098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SlowClock     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |SlowClock  |     1|
|2     |CARRY4     |   308|
|3     |DSP48E1    |     2|
|4     |LUT1       |    59|
|5     |LUT2       |   739|
|6     |LUT3       |  1289|
|7     |LUT4       |  1297|
|8     |LUT5       |  1160|
|9     |LUT6       |  2472|
|10    |MUXF7      |   207|
|11    |MUXF8      |    17|
|12    |RAM16X1D   |    20|
|13    |RAM32M     |   111|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |     4|
|16    |RAMB36E1_2 |     1|
|17    |FDCE       |     2|
|18    |FDRE       |  2757|
|19    |FDSE       |    21|
|20    |IBUF       |     1|
|21    |OBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------+------+
|      |Instance                             |Module                  |Cells |
+------+-------------------------------------+------------------------+------+
|1     |top                                  |                        | 10470|
|2     |  TestHarness                        |TinyLanceTop            | 10439|
|3     |    debug_1                          |TLDebugModule           |     1|
|4     |      dmInner                        |TLDebugModuleInnerAsync |     1|
|5     |        dmInner                      |TLDebugModuleInner      |     1|
|6     |    clint                            |CLINT                   |   201|
|7     |    int_sync_xing_sourcelzy          |IntSyncCrossingSource_2 |     2|
|8     |      AsyncResetRegVec_w2_i0         |AsyncResetRegVec_w2_i0  |     2|
|9     |        reg_0                        |AsyncResetReg           |     1|
|10    |        reg_1                        |AsyncResetReg_6         |     1|
|11    |    led_1                            |LEDTL                   |    39|
|12    |    pbus                             |PeripheryBus            |  2122|
|13    |      coupler_from_sbus              |SimpleLazyModule_3      |   512|
|14    |        atomics                      |TLAtomicAutomata        |   375|
|15    |        buffer                       |TLBuffer_2              |   137|
|16    |          Queue                      |Queue_2_4               |    73|
|17    |          Queue_1                    |Queue_3_5               |    64|
|18    |      coupler_to_slave_named_bootrom |SimpleLazyModule_9      |   879|
|19    |        fragmenter                   |TLFragmenter_4          |   879|
|20    |          Repeater                   |Repeater_4              |   863|
|21    |      coupler_to_slave_named_clint   |SimpleLazyModule_5      |   168|
|22    |        fragmenter                   |TLFragmenter_1          |   168|
|23    |          Repeater                   |Repeater_1              |   153|
|24    |      coupler_to_slave_named_debug   |SimpleLazyModule_6      |   135|
|25    |        fragmenter                   |TLFragmenter_2          |   135|
|26    |          Repeater                   |Repeater_2              |   120|
|27    |      coupler_to_slave_named_led     |SimpleLazyModule_8      |    76|
|28    |        fragmenter                   |TLFragmenter_3          |    76|
|29    |          Repeater                   |Repeater_3              |    61|
|30    |      coupler_to_slave_named_plic    |SimpleLazyModule_4      |    91|
|31    |        fragmenter                   |TLFragmenter            |    91|
|32    |          Repeater                   |Repeater                |    73|
|33    |      periphery_bus_xbar             |TLXbar_1                |   163|
|34    |      sync_xing                      |TLBuffer_3              |    98|
|35    |        Queue                        |Queue_2_2               |    55|
|36    |        Queue_1                      |Queue_3_3               |    43|
|37    |    plic                             |TLPLIC                  |    87|
|38    |      Queue                          |Queue_6                 |    72|
|39    |    sbus                             |SystemBus               |    95|
|40    |      coupler_from_tile_named_tile   |SimpleLazyModule_2      |    70|
|41    |        cork                         |TLCacheCork             |    70|
|42    |          Queue_1                    |Queue_1                 |    50|
|43    |      coupler_to_pbus                |SimpleLazyModule        |    25|
|44    |        fixer                        |TLFIFOFixer             |    25|
|45    |    tile                             |RocketTile              |  7880|
|46    |      core                           |Rocket                  |  4112|
|47    |        csr                          |CSRFile                 |  2383|
|48    |        div                          |MulDiv                  |   552|
|49    |        ibuf                         |IBuf                    |   126|
|50    |      dcache                         |DCache                  |  1158|
|51    |        AMOALU                       |AMOALU                  |     4|
|52    |        data                         |DCacheDataArray         |    67|
|53    |        tlb                          |TLB                     |    58|
|54    |          pmp                        |PMPChecker_0            |    32|
|55    |      dcacheArb                      |HellaCacheArbiter       |     2|
|56    |      dtim_adapter                   |ScratchpadSlavePort     |   150|
|57    |      fragmenter_1                   |TLFragmenter_6          |   119|
|58    |        Repeater                     |Repeater_5              |   100|
|59    |      frontend                       |Frontend                |  1983|
|60    |        fq                           |ShiftQueue              |  1314|
|61    |        icache                       |ICache                  |   257|
|62    |        tlb                          |TLB_1                   |    72|
|63    |          pmp                        |PMPChecker              |    32|
|64    |      sync_xing                      |TLBuffer_12             |   248|
|65    |        Queue                        |Queue_7                 |   153|
|66    |        Queue_1                      |Queue                   |    95|
|67    |      sync_xing_1                    |TLBuffer_15             |    59|
|68    |        Queue                        |Queue_2                 |    35|
|69    |        Queue_1                      |Queue_3                 |    24|
|70    |      tlMasterXbar                   |TLXbar_4                |    49|
+------+-------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:03:47 . Memory (MB): peak = 1948.234 ; gain = 720.465 ; free physical = 506 ; free virtual = 4098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:33 . Memory (MB): peak = 1952.145 ; gain = 359.660 ; free physical = 2315 ; free virtual = 5900
Synthesis Optimization Complete : Time (s): cpu = 00:03:12 ; elapsed = 00:03:51 . Memory (MB): peak = 1952.145 ; gain = 724.375 ; free physical = 2315 ; free virtual = 5900
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 111 instances

INFO: [Common 17-83] Releasing license: Synthesis
471 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:15 ; elapsed = 00:03:54 . Memory (MB): peak = 1972.246 ; gain = 763.934 ; free physical = 2322 ; free virtual = 5906
INFO: [Common 17-1381] The checkpoint '/home/tetsuya/fpga/rocket-chip-template/vprj/TinyLance.runs/synth_1/TinyLanceTestHarness.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TinyLanceTestHarness_utilization_synth.rpt -pb TinyLanceTestHarness_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1996.258 ; gain = 0.000 ; free physical = 2330 ; free virtual = 5911
INFO: [Common 17-206] Exiting Vivado at Mon Jun 25 18:22:23 2018...
