{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@113:127@HdlStmProcess", "reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n\nalways @(posedge m_axi_aclk) begin\n  if (bl_ready_ag == 1'b1 && bl_valid_ag == 1'b1) begin\n    last_beat_bytes <= req_last_beat_bytes;\n  end\nend\n\n\nalways @(posedge m_axi_aclk) begin\n  last_beat_bytes_mem[address_id] <= address_eot ? last_beat_bytes :\n                                                   {BYTES_PER_BEAT_WIDTH{1'b1}};\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@111:121", "assign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n\nalways @(posedge m_axi_aclk) begin\n  if (bl_ready_ag == 1'b1 && bl_valid_ag == 1'b1) begin\n    last_beat_bytes <= req_last_beat_bytes;\n  end\n"]], "Diff Content": {"Delete": [[118, "always @(posedge m_axi_aclk) begin\n"], [119, "  if (bl_ready_ag == 1'b1 && bl_valid_ag == 1'b1) begin\n"], [120, "    last_beat_bytes <= req_last_beat_bytes;\n"], [122, "end\n"]], "Add": [[120, "  always @(posedge m_axi_aclk) begin\n"], [120, "    if (bl_ready_ag == 1'b1 && bl_valid_ag == 1'b1) begin\n"], [120, "      last_beat_bytes <= req_last_beat_bytes;\n"], [120, "    end\n"]]}}