Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Oct 31 12:38:06 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.042        0.000                      0                 1654        0.067        0.000                      0                 1654        4.020        0.000                       0                   761  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.042        0.000                      0                 1654        0.067        0.000                      0                 1654        4.020        0.000                       0                   761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 3.042ns (52.059%)  route 2.801ns (47.941%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.454    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.788 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.788    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1_n_6
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[29]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 3.021ns (51.887%)  route 2.801ns (48.113%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.454    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.767 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.767    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1_n_4
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[31]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.947ns (51.267%)  route 2.801ns (48.733%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.454    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.693 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.693    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1_n_5
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[30]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 2.931ns (51.131%)  route 2.801ns (48.869%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.454 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.454    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.677 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.677    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]_i_1_n_7
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.928ns (51.106%)  route 2.801ns (48.894%))
  Logic Levels:           12  (CARRY4=10 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.674 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.674    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_6
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[25]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 2.907ns (50.926%)  route 2.801ns (49.074%))
  Logic Levels:           12  (CARRY4=10 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.653 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.653    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_4
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[27]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.833ns (50.281%)  route 2.801ns (49.719%))
  Logic Levels:           12  (CARRY4=10 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.579 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.579    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_5
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[26]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.817ns (50.140%)  route 2.801ns (49.860%))
  Logic Levels:           12  (CARRY4=10 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.340 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.340    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.563 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.563    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]_i_1_n_7
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.814ns (50.113%)  route 2.801ns (49.887%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.560 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.560    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_6
    SLICE_X35Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[21]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/pwm_current_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 2.793ns (49.926%)  route 2.801ns (50.074%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.651     2.945    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]/Q
                         net (fo=5, routed)           1.114     4.515    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.639 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.639    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_i_7_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.172 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.289    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.406    design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 f  design_1_i/LED_Timer_0/inst/pwm_current_count1_carry__2/CO[3]
                         net (fo=32, routed)          1.687     7.210    design_1_i/LED_Timer_0/inst/pwm_current_count1
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.334 r  design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.334    design_1_i/LED_Timer_0/inst/pwm_current_count[4]_i_4_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.884 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[4]_i_1_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.998 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.998    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[8]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[12]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[16]_i_1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.539 r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.539    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[20]_i_1_n_4
    SLICE_X35Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.481    12.660    design_1_i/LED_Timer_0/inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/pwm_current_count_reg[23]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/LED_Timer_0/inst/pwm_current_count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  4.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.576     0.912    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.119     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.770%)  route 0.317ns (60.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.577     0.913    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 f  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=10, routed)          0.317     1.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.438 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]
    SLICE_X31Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X31Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDSE (Hold_fdse_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.484%)  route 0.176ns (55.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.557     0.893    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.176     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.559     0.895    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.056     1.092    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/slv_reg0[26]
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.137 r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.137    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X32Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.826     1.192    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.120     1.028    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.576     0.912    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.167     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.052%)  route 0.120ns (45.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.120     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.572     0.908    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.839     1.205    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.908    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.309%)  route 0.183ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.339    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y93    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    design_1_i/LED_Timer_0/inst/LED_Timer_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



