#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\IVerilog\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\va_math.vpi";
S_0000026280454fe0 .scope module, "test" "test" 2 3;
 .timescale -12 -12;
P_00000262803ecc20 .param/l "SIMU_CYCLE" 0 2 13, C4<0000000000000000000000000000000000000000000000000000011111010000>;
P_00000262803ecc58 .param/l "SIN_DATA_NUM" 0 2 14, +C4<00000000000000000000000011001000>;
P_00000262803ecc90 .param/l "TCLK_HALF" 1 2 17, +C4<00000000000000000010011100010000>;
v0000026280431820_0 .var "clk", 0 0;
v0000026280431460_0 .var/i "i", 31 0;
v0000026280431500_0 .var "rst_n", 0 0;
v00000262804ad5d0 .array "stimulus", 199 0, 11 0;
v00000262804ac310_0 .var "xin", 11 0;
v00000262804adf30_0 .var "xin_en", 0 0;
v00000262804ac130_0 .net "yout", 28 0, L_000002628044b850;  1 drivers
v00000262804ac4f0_0 .net "yout_valid", 0 0, L_000002628044b690;  1 drivers
E_00000262804539f0 .event negedge, v0000026280431140_0;
S_0000026280455170 .scope module, "u_fir_paral" "RefModule" 2 66, 3 11 0, S_0000026280454fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "xin_en";
    .port_info 3 /INPUT 12 "xin";
    .port_info 4 /OUTPUT 1 "yout_valid";
    .port_info 5 /OUTPUT 29 "yout";
L_000002628044b0e0 .functor BUFZ 1, v00000262804adf30_0, C4<0>, C4<0>, C4<0>;
L_000002628044b690 .functor BUFZ 1, L_00000262804ac090, C4<0>, C4<0>, C4<0>;
L_000002628044b850 .functor BUFZ 29, v0000026280431280_0, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
v0000026280430e20 .array "add_reg", 0 7, 12 0;
v0000026280431140_0 .net "clk", 0 0, v0000026280431820_0;  1 drivers
L_0000026280830088 .functor BUFT 1, C4<000000001011>, C4<0>, C4<0>, C4<0>;
v00000262804310a0 .array "coe", 0 7;
v00000262804310a0_0 .net v00000262804310a0 0, 11 0, L_0000026280830088; 1 drivers
L_00000262808300d0 .functor BUFT 1, C4<000000011111>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_1 .net v00000262804310a0 1, 11 0, L_00000262808300d0; 1 drivers
L_0000026280830118 .functor BUFT 1, C4<000000111111>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_2 .net v00000262804310a0 2, 11 0, L_0000026280830118; 1 drivers
L_0000026280830160 .functor BUFT 1, C4<000001101000>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_3 .net v00000262804310a0 3, 11 0, L_0000026280830160; 1 drivers
L_00000262808301a8 .functor BUFT 1, C4<000010011000>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_4 .net v00000262804310a0 4, 11 0, L_00000262808301a8; 1 drivers
L_00000262808301f0 .functor BUFT 1, C4<000011000110>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_5 .net v00000262804310a0 5, 11 0, L_00000262808301f0; 1 drivers
L_0000026280830238 .functor BUFT 1, C4<000011101011>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_6 .net v00000262804310a0 6, 11 0, L_0000026280830238; 1 drivers
L_0000026280830280 .functor BUFT 1, C4<000011111111>, C4<0>, C4<0>, C4<0>;
v00000262804310a0_7 .net v00000262804310a0 7, 11 0, L_0000026280830280; 1 drivers
v0000026280431640_0 .net "en", 0 0, L_000002628044b0e0;  1 drivers
v0000026280430ce0_0 .var "en_r", 3 0;
v0000026280430c40_0 .var "i", 3 0;
v0000026280430d80_0 .var "j", 3 0;
v00000262804318c0 .array "mout", 0 7, 24 0;
v0000026280430ec0_0 .net "rstn", 0 0, v0000026280431500_0;  1 drivers
v0000026280431960_0 .var/s "sum", 28 0;
v0000026280430f60_0 .net "valid", 0 0, L_00000262804ac090;  1 drivers
v0000026280431000_0 .net "valid_mult7", 0 0, L_00000262804acb30;  1 drivers
v0000026280431a00_0 .var "valid_mult_r", 3 0;
v00000262804311e0_0 .net "xin", 11 0, v00000262804ac310_0;  1 drivers
v00000262804315a0_0 .net "xin_en", 0 0, v00000262804adf30_0;  1 drivers
v0000026280431780 .array "xin_reg", 0 15, 11 0;
v0000026280431b40_0 .net "yout", 28 0, L_000002628044b850;  alias, 1 drivers
v0000026280431280_0 .var/s "yout_t", 28 0;
v00000262804313c0_0 .net "yout_valid", 0 0, L_000002628044b690;  alias, 1 drivers
E_0000026280453430/0 .event negedge, v0000026280430ec0_0;
E_0000026280453430/1 .event posedge, v0000026280431140_0;
E_0000026280453430 .event/or E_0000026280453430/0, E_0000026280453430/1;
L_00000262804acb30 .part v0000026280430ce0_0, 2, 1;
L_00000262804ac090 .part v0000026280431a00_0, 0, 1;
    .scope S_0000026280455170;
T_0 ;
    %wait E_0000026280453430;
    %load/vec4 v0000026280430ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026280430ce0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026280430ce0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026280431640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026280430ce0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026280455170;
T_1 ;
    %wait E_0000026280453430;
    %load/vec4 v0000026280430ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
T_1.2 ;
    %load/vec4 v0000026280430c40_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0000026280430c40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026280431780, 0, 4;
    %load/vec4 v0000026280430c40_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026280431640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026280430d80_0, 0, 4;
T_1.6 ;
    %load/vec4 v0000026280430d80_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0000026280430d80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026280431780, 4;
    %load/vec4 v0000026280430d80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026280431780, 0, 4;
    %load/vec4 v0000026280430d80_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026280430d80_0, 0, 4;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v00000262804311e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026280431780, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026280455170;
T_2 ;
    %wait E_0000026280453430;
    %load/vec4 v0000026280430ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
T_2.2 ;
    %load/vec4 v0000026280430c40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0000026280430c40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026280430e20, 0, 4;
    %load/vec4 v0000026280430c40_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026280430ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
T_2.6 ;
    %load/vec4 v0000026280430c40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0000026280430c40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026280431780, 4;
    %pad/u 13;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0000026280430c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0000026280431780, 4;
    %pad/u 13;
    %add;
    %load/vec4 v0000026280430c40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026280430e20, 0, 4;
    %load/vec4 v0000026280430c40_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
    %jmp T_2.6;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026280455170;
T_3 ;
    %wait E_0000026280453430;
    %load/vec4 v0000026280430ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
T_3.2 ;
    %load/vec4 v0000026280430c40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0000026280430c40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262804318c0, 0, 4;
    %load/vec4 v0000026280430c40_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026280430ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
T_3.6 ;
    %load/vec4 v0000026280430c40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000026280430c40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000262804310a0, 4;
    %pad/u 25;
    %load/vec4 v0000026280430c40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000026280430e20, 4;
    %pad/u 25;
    %mul;
    %load/vec4 v0000026280430c40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262804318c0, 0, 4;
    %load/vec4 v0000026280430c40_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026280430c40_0, 0, 4;
    %jmp T_3.6;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026280455170;
T_4 ;
    %wait E_0000026280453430;
    %load/vec4 v0000026280430ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026280431a00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026280431a00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000026280431000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026280431a00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026280455170;
T_5 ;
    %wait E_0000026280453430;
    %load/vec4 v0000026280430ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0000026280431960_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0000026280431280_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026280431000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000262804318c0, 4;
    %pad/u 29;
    %add;
    %assign/vec4 v0000026280431960_0, 0;
    %load/vec4 v0000026280431960_0;
    %assign/vec4 v0000026280431280_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026280454fe0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026280431820_0, 0, 1;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v0000026280431820_0;
    %inv;
    %store/vec4 v0000026280431820_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000026280454fe0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026280431500_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026280431500_0, 0, 1;
    %delay 40000000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000026280454fe0;
T_8 ;
    %vpi_call 2 42 "$readmemh", "fir16/cosx0p25m7p5m12bit.txt", v00000262804ad5d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026280431460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262804adf30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000262804ac310_0, 0, 12;
    %delay 200, 0;
T_8.0 ;
    %wait E_00000262804539f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262804adf30_0, 0, 1;
    %ix/getv/s 4, v0000026280431460_0;
    %load/vec4a v00000262804ad5d0, 4;
    %store/vec4 v00000262804ac310_0, 0, 12;
    %load/vec4 v0000026280431460_0;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_8.1, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026280431460_0, 0, 32;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000026280431460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026280431460_0, 0, 32;
T_8.2 ;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000026280454fe0;
T_9 ;
    %vpi_call 2 62 "$dumpfile", "Result/fir16/Result.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Result\fir16\fir16_test.v";
    "Result\fir16\fir16_solve.v";
