#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 21 14:08:42 2025
# Process ID: 11504
# Current directory: C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9764 C:\Users\prabh\OneDrive\Desktop\assignments\CO\processor0\processor_final\processor_final.xpr
# Log file: C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/vivado.log
# Journal file: C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final\vivado.jou
# Running On        :prabhat
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 7 6800H with Radeon Graphics         
# CPU Frequency     :3194 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16371 MB
# Swap memory       :11811 MB
# Total Virtual     :28182 MB
# Available Virtual :19638 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_forwarding_unit.tcl
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sim_1/new/testbench.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
close_sim
launch_simulation
source tb.tcl
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
create_project curr C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/curr -part xc7a200tffg1156-3
add_files {C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/dynamic_branch_predictor/two_bit_saturating_counter.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/instruction_memory/imu.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/if_stage.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/mem_wb_registers.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/forwarding_unit/forwarding_unit.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/alu/alu.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/control_unit/control_unit.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/id_stage.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/id_ex_register.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/register_file/rfu.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/write_back.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/hazard_detection/hazard_detection_unit.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/ex_mem_registers.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/if_id_registers.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/dmu_stage.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/data_memory_unit/dmu.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/ex_stage.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project processor_final
close_sim
launch_simulation
source tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_forwarding_unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_forwarding_unit.tcl
report_utilization -name utilization_2
current_project curr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sim_1/new/alu_tb.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sim_1/new/tb_forwarding_unit.v C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sim_1/new/testbench.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
launch_runs synth_1 -jobs 8
wait_on_run synth_1
current_project processor_final
current_project curr
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
current_design impl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_forwarding_unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_design
launch_simulation
source tb_forwarding_unit.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
current_project processor_final
close_design
launch_simulation
source tb_forwarding_unit.tcl
current_project curr
current_sim simulation_8
close_sim
current_project processor_final
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
current_project curr
current_project processor_final
launch_simulation
close_sim
launch_simulation
source tb.tcl
close_sim
close_project
