#Clock input, 100MHz from Mercury KX1 module
NET 	"clk"				IOSTANDARD = HSTL_II 	| 	LOC = AA3;
#LED to tell when reset happens
NET 	"rst_led" 		IOSTANDARD = LVCMOS25	|	LOC = M17;	#LED0

##### ADCs #####

#SPI IOs
NET 	"adc_sck" 		IOSTANDARD = LVCMOS25	|	LOC = Y21;
NET 	"adc_sdi"		IOSTANDARD = LVCMOS25	|	LOC = W20;
NET 	"adc_sdo"		IOSTANDARD = LVCMOS25	|	LOC = AC26;
#NET 	"adc_scs1"		IOSTANDARD = LVCMOS25	|	LOC = W26;
NET 	"adc_scs2"		IOSTANDARD = LVCMOS25	|	LOC = W25;
#Clock output to ADC
NET 	"ENC_p" 			IOSTANDARD = LVDS_25		|	LOC = AA25;
NET 	"ENC_n" 			IOSTANDARD = LVDS_25		|	LOC = AB25;
##Digital inputs from ADC to FPGA, chip 1
#NET 	"D10_p[0]" 		IOSTANDARD = LVDS_25		|	LOC = AD21	|	DIFF_TERM=TRUE;
#NET 	"D10_n[0]" 		IOSTANDARD = LVDS_25		|	LOC = AE21	|	DIFF_TERM=TRUE;
#NET 	"D10_p[1]" 		IOSTANDARD = LVDS_25		|	LOC = AE23	|	DIFF_TERM=TRUE;
#NET 	"D10_n[1]" 		IOSTANDARD = LVDS_25		|	LOC = AF23	|	DIFF_TERM=TRUE;
#NET 	"D11_p[0]" 		IOSTANDARD = LVDS_25		|	LOC = M24	|	DIFF_TERM=TRUE;
#NET 	"D11_n[0]" 		IOSTANDARD = LVDS_25		|	LOC = L24	|	DIFF_TERM=TRUE;
#NET 	"D11_p[1]" 		IOSTANDARD = LVDS_25		|	LOC = T24	|	DIFF_TERM=TRUE;
#NET 	"D11_n[1]"		IOSTANDARD = LVDS_25		|	LOC = T25	|	DIFF_TERM=TRUE;
#Digital inputs from ADC to FPGA, chip 2
NET 	"D20_p[0]" 		IOSTANDARD = LVDS_25		|	LOC = AB22	|	DIFF_TERM=TRUE;
NET 	"D20_n[0]" 		IOSTANDARD = LVDS_25		|	LOC = AC22	|	DIFF_TERM=TRUE;
NET 	"D20_p[1]" 		IOSTANDARD = LVDS_25		|	LOC = AD26	|	DIFF_TERM=TRUE;
NET 	"D20_n[1]" 		IOSTANDARD = LVDS_25		|	LOC = AE26	|	DIFF_TERM=TRUE;
NET 	"D21_p[0]" 		IOSTANDARD = LVDS_25		|	LOC = U24	|	DIFF_TERM=TRUE;
NET 	"D21_n[0]" 		IOSTANDARD = LVDS_25		|	LOC = U25	|	DIFF_TERM=TRUE;
NET 	"D21_p[1]" 		IOSTANDARD = LVDS_25		|	LOC = AC23	|	DIFF_TERM=TRUE;
NET 	"D21_n[1]" 		IOSTANDARD = LVDS_25		|	LOC = AC24	|	DIFF_TERM=TRUE;
#Data frame inputs to FPGA from ADCs
#NET 	"FR1_p"  		IOSTANDARD = LVDS_25		|	LOC = R25	|	DIFF_TERM=TRUE;
#NET 	"FR1_n"  		IOSTANDARD = LVDS_25		|	LOC = P25	|	DIFF_TERM=TRUE;
NET 	"FR2_p"  		IOSTANDARD = LVDS_25		|	LOC = W23	|	DIFF_TERM=TRUE;
NET 	"FR2_n"  		IOSTANDARD = LVDS_25		|	LOC = W24	|	DIFF_TERM=TRUE;
#DCOs from ADCs
#NET 	"adc_DCO1_p"	IOSTANDARD = LVDS_25		|	LOC = N26	|	DIFF_TERM=TRUE;
#NET 	"adc_DCO1_n" 	IOSTANDARD = LVDS_25		|	LOC = M26	|	DIFF_TERM=TRUE;
NET 	"adc_DCO2_p" 	IOSTANDARD = LVDS_25		|	LOC = AD25	|	DIFF_TERM=TRUE;
NET 	"adc_DCO2_n" 	IOSTANDARD = LVDS_25		|	LOC = AE25	|	DIFF_TERM=TRUE;
#Outputs to LEDS (MSB's from one ADC)
#NET 	"ADC1_out" 		IOSTANDARD = LVCMOS25 	|	LOC = L18;	#LED2
NET 	"ADC2_out" 		IOSTANDARD = LVCMOS25 	| 	LOC = L17;	#LED3

##### DACs #####

##DAC chip 0 not working right now

##LVDS outputs to DAC1
#NET 	"D0_out_p[0]" 	IOSTANDARD = LVDS_25 | LOC = K16;
#NET 	"D0_out_n[0]" 	IOSTANDARD = LVDS_25 | LOC = K17;
#NET 	"D0_out_p[1]" 	IOSTANDARD = LVDS_25 | LOC = J18;
#NET 	"D0_out_n[1]" 	IOSTANDARD = LVDS_25 | LOC = J19;
#NET 	"D0_out_p[2]" 	IOSTANDARD = LVDS_25 | LOC = L19;
#NET 	"D0_out_n[2]" 	IOSTANDARD = LVDS_25 | LOC = L20;
#NET 	"D0_out_p[3]" 	IOSTANDARD = LVDS_25 | LOC = K20;
#NET 	"D0_out_n[3]" 	IOSTANDARD = LVDS_25 | LOC = J20;
#NET 	"D0_out_p[4]" 	IOSTANDARD = LVDS_25 | LOC = H17;
#NET 	"D0_out_n[4]" 	IOSTANDARD = LVDS_25 | LOC = H18;
#NET 	"D0_out_p[5]" 	IOSTANDARD = LVDS_25 | LOC = E18;
#NET 	"D0_out_n[5]" 	IOSTANDARD = LVDS_25 | LOC = D18;
#NET 	"D0_out_p[6]" 	IOSTANDARD = LVDS_25 | LOC = G19;
#NET 	"D0_out_n[6]" 	IOSTANDARD = LVDS_25 | LOC = F20;
#NET 	"D0_out_p[7]"	IOSTANDARD = LVDS_25 | LOC = D19;
#NET 	"D0_out_n[7]"	IOSTANDARD = LVDS_25 | LOC = D20;
#NET 	"D0_out_p[8]" 	IOSTANDARD = LVDS_25 | LOC = J15;
#NET 	"D0_out_n[8]" 	IOSTANDARD = LVDS_25 | LOC = J16;
#NET 	"D0_out_p[9]" 	IOSTANDARD = LVDS_25 | LOC = G15;
#NET 	"D0_out_n[9]" 	IOSTANDARD = LVDS_25 | LOC = F15;
#NET 	"D0_out_p[10]" IOSTANDARD = LVDS_25 | LOC = G17;
#NET 	"D0_out_n[10]" IOSTANDARD = LVDS_25 | LOC = F18;
#NET 	"D0_out_p[11]" IOSTANDARD = LVDS_25 | LOC = E15;
#NET 	"D0_out_n[11]" IOSTANDARD = LVDS_25 | LOC = E16;
#NET 	"D0_out_p[12]" IOSTANDARD = LVDS_25 | LOC = H16;
#NET 	"D0_out_n[12]" IOSTANDARD = LVDS_25 | LOC = G16;
#NET 	"D0_out_p[13]" IOSTANDARD = LVDS_25 | LOC = F17;
#NET 	"D0_out_n[13]" IOSTANDARD = LVDS_25 | LOC = E17;
#NET 	"D0_out_p[14]" IOSTANDARD = LVDS_25 | LOC = D15;
#NET	"D0_out_n[14]"	IOSTANDARD = LVDS_25 | LOC = D16;
#NET 	"D0_out_p[15]" IOSTANDARD = LVDS_25 | LOC = C17;
#NET	"D0_out_n[15]" IOSTANDARD = LVDS_25 | LOC = C18;
##Data clock output to DAC1
#NET 	"DCI0_out_p" 	IOSTANDARD = LVDS_25 | LOC = H19;
#NET 	"DCI0_out_n" 	IOSTANDARD = LVDS_25 | LOC = G20;

##Data clock input from DAC1
#NET	"dac_DCO0_p"	IOSTANDARD = LVDS_25		| LOC = F19;
#NET	"dac_DCO0_n"	IOSTANDARD = LVDS_25		| LOC = E20;
#NET	"dac_DCO0_in"	IOSTANDARD = LVCMOS25	| LOC = K18;

#LVDS outputs to DAC2
NET 	"D1_out_p[0]" 	IOSTANDARD = LVDS_25 | LOC = B17;
NET 	"D1_out_n[0]" 	IOSTANDARD = LVDS_25 | LOC = A17;
NET 	"D1_out_p[1]" 	IOSTANDARD = LVDS_25 | LOC = A18;
NET 	"D1_out_n[1]" 	IOSTANDARD = LVDS_25 | LOC = A19;
NET 	"D1_out_p[2]" 	IOSTANDARD = LVDS_25 | LOC = A13;
NET 	"D1_out_n[2]" 	IOSTANDARD = LVDS_25 | LOC = A12;
NET 	"D1_out_p[3]" 	IOSTANDARD = LVDS_25 | LOC = C16;
NET 	"D1_out_n[3]" 	IOSTANDARD = LVDS_25 | LOC = B16;
NET 	"D1_out_p[4]" 	IOSTANDARD = LVDS_25 | LOC = B15;
NET 	"D1_out_n[4]" 	IOSTANDARD = LVDS_25 | LOC = A15;
NET 	"D1_out_p[5]" 	IOSTANDARD = LVDS_25 | LOC = B10;
NET 	"D1_out_n[5]" 	IOSTANDARD = LVDS_25 | LOC = A10;
NET 	"D1_out_p[6]" 	IOSTANDARD = LVDS_25 | LOC = B12;
NET 	"D1_out_n[6]" 	IOSTANDARD = LVDS_25 | LOC = B11;
NET 	"D1_out_p[7]" 	IOSTANDARD = LVDS_25 | LOC = B14;
NET 	"D1_out_n[7]" 	IOSTANDARD = LVDS_25 | LOC = A14;
NET 	"D1_out_p[8]" 	IOSTANDARD = LVDS_25 | LOC = G12;
NET 	"D1_out_n[8]" 	IOSTANDARD = LVDS_25 | LOC = F12;
NET 	"D1_out_p[9]" 	IOSTANDARD = LVDS_25 | LOC = D14;
NET 	"D1_out_n[9]" 	IOSTANDARD = LVDS_25 | LOC = D13;
NET 	"D1_out_p[10]" IOSTANDARD = LVDS_25 | LOC = C12;
NET 	"D1_out_n[10]" IOSTANDARD = LVDS_25 | LOC = C11;
NET 	"D1_out_p[11]" IOSTANDARD = LVDS_25 | LOC = E11;
NET 	"D1_out_n[11]" IOSTANDARD = LVDS_25 | LOC = D11;
NET 	"D1_out_p[12]" IOSTANDARD = LVDS_25 | LOC = F9;
NET 	"D1_out_n[12]" IOSTANDARD = LVDS_25 | LOC = F8;
NET 	"D1_out_p[13]" IOSTANDARD = LVDS_25 | LOC = F14;
NET 	"D1_out_n[13]" IOSTANDARD = LVDS_25 | LOC = F13;
NET 	"D1_out_p[14]" IOSTANDARD = LVDS_25 | LOC = AF24;
NET 	"D1_out_n[14]" IOSTANDARD = LVDS_25 | LOC = AF25;
NET 	"D1_out_p[15]" IOSTANDARD = LVDS_25 | LOC = AD23;
NET 	"D1_out_n[15]" IOSTANDARD = LVDS_25 | LOC = AD24;
#Data clock output to DAC2
NET 	"DCI1_out_p" 	IOSTANDARD = LVDS_25 | LOC = C14;
NET 	"DCI1_out_n" 	IOSTANDARD = LVDS_25 | LOC = C13;

##Data clock input from DAC2
#NET	"dac_DCO1_p"	IOSTANDARD = LVDS_25		| LOC = E13;
#NET	"dac_DCO1_n"	IOSTANDARD = LVDS_25		| LOC = E12;
#NET	"dac_DCO1_in"	IOSTANDARD = LVCMOS25	| LOC = L18;

#Clock output to DACs
NET 	"CLK_out_p" 	IOSTANDARD = LVDS_25 | LOC = C19;
NET 	"CLK_out_n" 	IOSTANDARD = LVDS_25 | LOC = B19;

#SPI channels
NET 	"dac_sck" 		IOSTANDARD = LVCMOS25	|	LOC = P26;
NET	"dac_sdi" 		IOSTANDARD = LVCMOS25	|	LOC = N23;
#NET 	"dac_csb0" 		IOSTANDARD = LVCMOS25	|	LOC = M25;
NET 	"dac_csb1" 		IOSTANDARD = LVCMOS25	|	LOC = K25;
#NET 	"dac_rst0" 		IOSTANDARD = LVCMOS25	|	LOC = L25;
NET 	"dac_rst1" 		IOSTANDARD = LVCMOS25	|	LOC = K26;
NET	"dac_sdo"		IOSTANDARD = LVCMOS25	|	LOC = P23;
#NET	"dac_sdo_out" 	IOSTANDARD = LVCMOS25	|	LOC = L17;