// Seed: 3047560636
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri id_7,
    output wand id_8,
    input wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    input supply0 id_12
);
  assign id_3 = 1'b0;
  tri0 id_14;
  assign id_14 = 1;
  wire id_15;
  wire id_16;
  wire id_17 = id_16;
  wire id_18;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    output wire id_4
);
  assign id_4 = id_0;
  wire id_6;
  assign id_2 = 1;
  module_0(
      id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_4, id_2, id_0, id_0, id_0, id_0
  );
  assign id_1 = 1;
endmodule
