# [IREE] 会议文件

### IREE MLIR-base End-to-End ML Tooling

[20200130-IREE Jan 2020 MLIR ODM- External.pdf](./img_会议文件/20200130-IREE_Jan_2020_MLIR_ODM-_External.pdf)

<div style="text-align: center;"><img src="./img_会议文件/Untitled.png" alt="Untitled" style="width: 90%;"></div>

Scheduling: the ordering, dependency configuration, and timing of execution

Execution: the actual operations being executed on some units

scheduling和execution的联合优化，使得有更大的concurrency和更好的utilization

**Compilation inside IREE**

<div style="text-align: center;"><img src="./img_会议文件/Untitled%201.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%202.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%203.png" alt="Untitled" style="width: 90%;"></div>

**IREE FLow Dialect**

<div style="text-align: center;"><img src="./img_会议文件/Untitled%204.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/HALDialect.png" alt="HALDialect" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/HALOps.png" alt="HALOps" style="width: 90%;"></div>

### IREE CodeGen

[20200820-IREE CodeGen - Public.pdf](./img_会议文件/20200820-IREE_CodeGen_-_Public.pdf)

1、从MHLO进入IREE的流程

<div style="text-align: center;"><img src="./img_会议文件/Untitled%205.png" alt="Untitled" style="width: 90%;"></div>

先要得到mhlo dialect

```bash
# pbtxt to tf-executor
$TF_OPT/tf-mlir-translate -graphdef-to-mlir -tf-enable-shape-inference-on-import=false add.pbtxt -tf-input-arrays=input0,input1 -tf-input-data-types=DT_INT32,DT_INT32 -tf-input-shapes=10:10 -tf-output-arrays=Add -o add.mlir
# tf-executor to tf
$TF_OPT/tf-opt -tf-executor-to-functional-conversion add.mlir -o add-func.mlir
# tf to mhlo (hlo)
$TF_OPT/tf-opt --tf-to-hlo-pipeline add-func.mlir -o add-mhlo.mlir
```

```cpp
module attributes {tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = mhlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}
```

（1）**mhlo dialect to linalg dialect**

将表示element-wise operations的mhlo ops转换为linalg operations on tensor

下面两个指令效果一样

`$TF_OPT/tf-opt add-mhlo.mlir -hlo-legalize-to-linalg -o add-linalg-tensor.mlir`

`$IREE_OPT/iree-opt  --iree-mhlo-to-linalg-on-tensors add-mhlo.mlir -o add-linalg-tensor.mlir`

hlo-legalize-to-linalg pass in TF

- linalg.generic
- linalg.indexed_generic
- linalg.tensor_reshape

<div style="text-align: center;"><img src="./img_会议文件/Untitled%206.png" alt="Untitled" style="width: 90%;"></div>

```cpp
#map = affine_map<(d0) -> (d0)>
module attributes {tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}
```

（2）**Linalg fusion on tensor**

`$MLIR_OPT/mlir-opt --linalg-fuse-elementwise-ops add-linalg-tensor.mlir  add-linalg-tensor-fusion.mlir`

- Producer/Consumer fusion RewritePattern
    - GreedyPatternRewriter
    - • fuse all producers/consumers (elementwise ops)
- Smaller op surface area + LinalgOp OpInterface
    - achieve elementwise ops + broadcast fusion

<div style="text-align: center;"><img src="./img_会议文件/Untitled%207.png" alt="Untitled" style="width: 90%;"></div>

```cpp
#map = affine_map<(d0) -> (d0)>
module attributes {tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}
```

（3）**Tensor to Buffer Conversion**

- Tensor ops to linalg buffer ops
    - MHLO ops with reduction/window iterator type.
    - Linalg op on tensors to Linalg op on buffers.
- Requires buffer allocation in general
    - In IREE happens at dispatch region boundary.
    - Avoid additional temporary buffer allocations within dispatch regions.

<div style="text-align: center;"><img src="./img_会议文件/Untitled%208.png" alt="Untitled" style="width: 90%;"></div>

原本给出的`--iree-codegen-hlo-to-linalg-on-buffers` 已经被弃用，现在还可以直接从 `linalg-on-tensor` 转换为 `linalg-on-buffer` 如下

`$IREE_OPT/iree-opt --linalg-bufferize add-linalg-tensor.mlir -o add-linalg-buffer.mlir`

```cpp
#map = affine_map<(d0) -> (d0)>
module attributes {tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = bufferization.to_memref %arg1 : memref<10xi32>
    %1 = bufferization.to_memref %arg0 : memref<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %alloc = memref.alloc() {alignment = 64 : i64} : memref<10xi32>
    linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%1, %0 : memref<10xi32>, memref<10xi32>) outs(%alloc : memref<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %4 = arith.addi %in, %in_0 : i32
      linalg.yield %4 : i32
    }
    %3 = bufferization.to_tensor %alloc : memref<10xi32>
    return %3 : tensor<10xi32>
  }
}
```

（4）**Linalg Tiling and Fusion**

- Use tiling to map to different levels of processor hierarchy
    - One level of tiling : scf.parallel to workgroups
    - Second level of tiling : scf.parallel to subgroups
    - Map tiled operation to workitems
- Subviews of the tiled operation can be promoted to Workgroup memory
- Fusion
    - At tile granularity using linalg on buffers
    - Convert to vector dialect and fusion using SSA use-def chains.

<div style="text-align: center;"><img src="./img_会议文件/Untitled%209.png" alt="Untitled" style="width: 90%;"></div>

（5）**Distributing to workgroup/workitems**

- Inter-tile loops distributed to workgroups
    - Second level inter-tile loops distributed to subgroups
- Tiled Linalg operation lowered to loops and distributed to workitems

```python
--iree-codegen-gpu-tile-reduction                                 -   Pass to tile linalg reduction dimensions.
--iree-codegen-gpu-vectorization                                  -   Pass to convert linalg into Vector.
--iree-codegen-reduction-to-gpu                                   -   Convert vector reduction to gpu ops.
--iree-gpu-distribute-shared-memory-copy                          -   Pass to distribute shared memory copies to threads.
--iree-gpu-multi-buffering                                        -   Pass to do multi buffering.
--iree-gpu-pipelining                                             -   Pass to do software pipelining.
--iree-gpu-reduce-bank-conflicts                                  -   Pass to try to reduce the number of bank conflicts
```

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2010.png" alt="Untitled" style="width: 90%;"></div>

（6）**Conversion to SPIR-V dialect**

- Aggregate all the patterns that lower to SPIR-V.
    - Standard to SPIR-V
    - SCF to SPIR-V
    - GPU To SPIR-V (for block_id, thread_id, etc.)
- -convert-gpu-to-spirv 
- Convert GPU dialect to SPIR-V dialect

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2011.png" alt="Untitled" style="width: 90%;"></div>

2、**Linalg to SPIR-V in MLIR**

- Lowering from Linalg to SPIR-V goes through GPU dialect.
- Models both the host side and device side.
- Can allow for optimizations across host and device
    - Propagating to the device side the number of blocks/block size, etc.

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2012.png" alt="Untitled" style="width: 90%;"></div>

[https://discourse.llvm.org/t/use-mlir-iree-for-gpu-codegen/1468](https://discourse.llvm.org/t/use-mlir-iree-for-gpu-codegen/1468)

3、**Linalg to LLVMIR in IREE**

（1）**Progressive lowering Of Linalg to LLVMIR**

- Goal : Efficient single core CPU code (Executables).
- LinalgOps are lowered into a loop nest over scalar arithmetic.
- We use MatMulVectorizationStrategy to control generating SIMD code for matrix-matrix multiplication, the strategy does:
    - Multi-Level hierarchical tiling of linalg.matmul
    - Efficient use of vector ops.
- For the rest of the ops as of now we relies on LLVM auto-vectorization.

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2013.png" alt="Untitled" style="width: 90%;"></div>

（2）**IREE CPU Codegen Compilation / Runtime**

- Translate LLVMIR dialect to LLVM Bitcode.
- Apply LLVM optimization passes.
- Generate executable for the specific
    - LLVM bitcode for jitting runtime
    - A Shared library for AOT dylib runtime.

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2014.png" alt="Untitled" style="width: 90%;"></div>

### IREE Runtime Design

[20210609 - IREE Runtime Design Slides.pdf](./img_会议文件/20210609_-_IREE_Runtime_Design_Slides.pdf)

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2015.png" alt="Untitled" style="width: 90%;"></div>

client/server, asynchronous and modular with careful consideration to use-case-driven optionality

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2016.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2017.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2018.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/%25E6%2588%25AA%25E5%25B1%258F2023-05-02_12.36.57.png" alt="截屏2023-05-02 12.36.57.png" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/%25E6%2588%25AA%25E5%25B1%258F2023-05-02_12.42.52.png" alt="截屏2023-05-02 12.42.52.png" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2019.png" alt="Untitled" style="width: 90%;"></div>

Vulkan是Khronos在2016年的GDC上提出的新一代的图形和计算 API，用于**优化CPU上图形驱动相关的性能**

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2020.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2021.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2022.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2023.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2024.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2025.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2026.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2027.png" alt="Untitled" style="width: 90%;"></div>

### IREE: standard-/compilation-based ML stack via Vulkan/SPIR-V

[20220505-IREE_targeting_Vulkan_Zhang_May22.pdf](./img_会议文件/20220505-IREE_targeting_Vulkan_Zhang_May22.pdf)

> IREE: A MLIR-based end-to-end compiler and runtime that lowers ML models to a unified IR that scales up to datacenter and down to mobile and edge deployments
> 

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2028.png" alt="Untitled" style="width: 90%;"></div>

IREE Runtime

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2029.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/Untitled%2030.png" alt="Untitled" style="width: 90%;"></div>

<div style="text-align: center;"><img src="./img_会议文件/%25E6%2588%25AA%25E5%25B1%258F2023-05-01_18.33.01.png" alt="截屏2023-05-01 18.33.01.png" style="width: 90%;"></div>