// Seed: 2319417683
module module_0 (
    output uwire id_0
);
  id_2(
      .id_0(id_3), .id_1(id_3), .id_2(1)
  );
  wire id_4, id_5;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input wand id_1#(
        .id_19(1),
        .id_20(1'b0)
    ),
    output wor id_2,
    output tri1 id_3,
    output wire id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output wand id_12,
    input wire id_13,
    output tri0 id_14,
    input wand id_15
    , id_21,
    input wor id_16,
    output tri1 id_17
);
  wire id_22, id_23;
  module_0(
      id_0
  );
endmodule : id_24
