#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 28 09:21:50 2023
# Process ID: 16704
# Current directory: /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/system_wrapper.vds
# Journal file: /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dcs/git/fpga_ip/ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/storage/sw/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1383.645 ; gain = 100.453 ; free physical = 5677 ; free virtual = 19327
Command: synth_design -top system_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17002 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1487.730 ; gain = 84.988 ; free physical = 5528 ; free virtual = 19124
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/mnt/storage/sw/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/mnt/storage/sw/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'system' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1655]
INFO: [Synth 8-638] synthesizing module 'system_Encoder_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_Encoder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_Encoder_0_0' (2#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_Encoder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_Inverter_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_Inverter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_Inverter_0_0' (3#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_Inverter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_SEUtestIP3000_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_SEUtestIP3000_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_SEUtestIP3000_0_0' (4#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_SEUtestIP3000_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (5#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_1_0' (6#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0_0' (7#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_intc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_intc_0' of module 'system_axi_intc_0_0' requires 21 connections, but only 20 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2288]
INFO: [Synth 8-638] synthesizing module 'system_axi_quad_spi_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_quad_spi_0_0' (8#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'system_axi_quad_spi_0_0' requires 39 connections, but only 38 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2309]
INFO: [Synth 8-638] synthesizing module 'system_axi_quad_spi_1_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_quad_spi_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_quad_spi_1_0' (9#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_quad_spi_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_1' of module 'system_axi_quad_spi_1_0' requires 33 connections, but only 28 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2348]
INFO: [Synth 8-638] synthesizing module 'system_axi_smc_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_smc_0' (10#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (11#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2462]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (12#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2486]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (13#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (14#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'system_mdm_1_0' requires 10 connections, but only 9 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2516]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (15#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 126 connections, but only 107 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2528]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2971]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (16#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (17#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (18#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (19#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_E2VWV5' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_E2VWV5' (20#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_17ILSXC' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (21#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_0' requires 42 connections, but only 40 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:835]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_17ILSXC' (22#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1E95TTU' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:878]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1E95TTU' (23#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:878]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_7MB6C3' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1010]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_7MB6C3' (24#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1010]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_15IETBD' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_15IETBD' (25#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1508]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (26#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1508]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (27#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_arprot' does not match port width (27) of module 'system_xbar_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:4326]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_awprot' does not match port width (27) of module 'system_xbar_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:4330]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (28#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2971]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1274]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (29#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (30#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1420]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (31#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (32#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1466]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (33#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (34#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1274]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_mig_7series_0_0' (35#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'system_mig_7series_0_0' requires 64 connections, but only 57 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2853]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_0_100M_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_0_100M_0' (36#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'system_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2911]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_0_166M_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_rst_clk_wiz_0_166M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_0_166M_0' (37#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_rst_clk_wiz_0_166M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_166M' of module 'system_rst_clk_wiz_0_166M_0' requires 10 connections, but only 6 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2921]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_83M_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_mig_7series_0_83M_0' (38#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_83M' of module 'system_rst_mig_7series_0_83M_0' requires 10 connections, but only 6 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2928]
INFO: [Synth 8-638] synthesizing module 'system_scb_testmaster_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_scb_testmaster_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_scb_testmaster_0_0' (39#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_scb_testmaster_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'scb_testmaster_0' of module 'system_scb_testmaster_0_0' requires 24 connections, but only 23 given [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:2935]
INFO: [Synth 8-638] synthesizing module 'system_seu_shift_combined_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_seu_shift_combined_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_seu_shift_combined_0_0' (40#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_seu_shift_combined_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (41#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (42#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/synth/system.v:1655]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (43#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_AXI_awaddr[4]
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.270 ; gain = 128.527 ; free physical = 5465 ; free virtual = 19094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.270 ; gain = 128.527 ; free physical = 5387 ; free virtual = 19044
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp28/system_Encoder_0_0_in_context.xdc] for cell 'system_i/Encoder_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp28/system_Encoder_0_0_in_context.xdc] for cell 'system_i/Encoder_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp29/system_Inverter_0_0_in_context.xdc] for cell 'system_i/Inverter_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp29/system_Inverter_0_0_in_context.xdc] for cell 'system_i/Inverter_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp30/system_SEUtestIP3000_0_0_in_context.xdc] for cell 'system_i/SEUtestIP3000_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp30/system_SEUtestIP3000_0_0_in_context.xdc] for cell 'system_i/SEUtestIP3000_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp31/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp31/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp32/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp32/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp33/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp33/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp34/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp34/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp35/system_axi_quad_spi_1_0_in_context.xdc] for cell 'system_i/axi_quad_spi_1'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp35/system_axi_quad_spi_1_0_in_context.xdc] for cell 'system_i/axi_quad_spi_1'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp36/system_axi_smc_0_in_context.xdc] for cell 'system_i/axi_smc'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp36/system_axi_smc_0_in_context.xdc] for cell 'system_i/axi_smc'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp37/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp37/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp38/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp38/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp39/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp39/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp40/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp40/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp41/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp41/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp43/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp43/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp44/system_rst_clk_wiz_0_166M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_166M'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp44/system_rst_clk_wiz_0_166M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_166M'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp45/system_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp45/system_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp46/system_scb_testmaster_0_0_in_context.xdc] for cell 'system_i/scb_testmaster_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp46/system_scb_testmaster_0_0_in_context.xdc] for cell 'system_i/scb_testmaster_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp47/system_seu_shift_combined_0_0_in_context.xdc] for cell 'system_i/seu_shift_combined_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp47/system_seu_shift_combined_0_0_in_context.xdc] for cell 'system_i/seu_shift_combined_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp48/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/xlconcat_0'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp48/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/xlconcat_0'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp49/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp49/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp50/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp50/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp51/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp51/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp52/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp52/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp53/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp53/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp54/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp54/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp55/system_auto_cc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_cc'
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp55/system_auto_cc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_cc'
Parsing XDC File [/home/dcs/git/mopshub-seu-test/srcs/constrs/constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_i/scb_testmaster_0/inst/clock_divider_inst/clkdiv500_reg/Q'. [/home/dcs/git/mopshub-seu-test/srcs/constrs/constraints.xdc:90]
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/srcs/constrs/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/dcs/git/mopshub-seu-test/srcs/constrs/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dcs/git/mopshub-seu-test/srcs/constrs/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1872.625 ; gain = 0.008 ; free physical = 5177 ; free virtual = 18740
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5255 ; free virtual = 18813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5255 ; free virtual = 18813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp39/system_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp39/system_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp42/system_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for shift_test_clk. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp47/system_seu_shift_combined_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for shift_test_clk. (constraint file  /home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/.Xil/Vivado-16704-chipdev2.physik.uni-wuppertal.de/dcp47/system_seu_shift_combined_0_0_in_context.xdc, line 2).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Encoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Inverter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SEUtestIP3000_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_quad_spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_166M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/scb_testmaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/seu_shift_combined_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5257 ; free virtual = 18815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5261 ; free virtual = 18815
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5247 ; free virtual = 18801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out016' to pin 'system_i/clk_wiz_0/bbstub_clk_out016/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out100' to pin 'system_i/clk_wiz_0/bbstub_clk_out100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out166' to pin 'system_i/clk_wiz_0/bbstub_clk_out166/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out200' to pin 'system_i/clk_wiz_0/bbstub_clk_out200/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_clk' to pin 'system_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5091 ; free virtual = 18647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_xbar_0                  |         1|
|2     |system_auto_cc_0               |         1|
|3     |system_Encoder_0_0             |         1|
|4     |system_Inverter_0_0            |         1|
|5     |system_SEUtestIP3000_0_0       |         1|
|6     |system_axi_gpio_0_0            |         1|
|7     |system_axi_gpio_1_0            |         1|
|8     |system_axi_intc_0_0            |         1|
|9     |system_axi_quad_spi_0_0        |         1|
|10    |system_axi_quad_spi_1_0        |         1|
|11    |system_axi_smc_0               |         1|
|12    |system_axi_timer_0_0           |         1|
|13    |system_axi_uartlite_0_0        |         1|
|14    |system_clk_wiz_0_0             |         1|
|15    |system_mdm_1_0                 |         1|
|16    |system_microblaze_0_0          |         1|
|17    |system_mig_7series_0_0         |         1|
|18    |system_rst_clk_wiz_0_100M_0    |         1|
|19    |system_rst_clk_wiz_0_166M_0    |         1|
|20    |system_rst_mig_7series_0_83M_0 |         1|
|21    |system_scb_testmaster_0_0      |         1|
|22    |system_seu_shift_combined_0_0  |         1|
|23    |system_xlconcat_0_0            |         1|
|24    |system_dlmb_bram_if_cntlr_0    |         1|
|25    |system_dlmb_v10_0              |         1|
|26    |system_ilmb_bram_if_cntlr_0    |         1|
|27    |system_ilmb_v10_0              |         1|
|28    |system_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |system_Encoder_0_0             |     1|
|2     |system_Inverter_0_0            |     1|
|3     |system_SEUtestIP3000_0_0       |     1|
|4     |system_auto_cc_0               |     1|
|5     |system_axi_gpio_0_0            |     1|
|6     |system_axi_gpio_1_0            |     1|
|7     |system_axi_intc_0_0            |     1|
|8     |system_axi_quad_spi_0_0        |     1|
|9     |system_axi_quad_spi_1_0        |     1|
|10    |system_axi_smc_0               |     1|
|11    |system_axi_timer_0_0           |     1|
|12    |system_axi_uartlite_0_0        |     1|
|13    |system_clk_wiz_0_0             |     1|
|14    |system_dlmb_bram_if_cntlr_0    |     1|
|15    |system_dlmb_v10_0              |     1|
|16    |system_ilmb_bram_if_cntlr_0    |     1|
|17    |system_ilmb_v10_0              |     1|
|18    |system_lmb_bram_0              |     1|
|19    |system_mdm_1_0                 |     1|
|20    |system_microblaze_0_0          |     1|
|21    |system_mig_7series_0_0         |     1|
|22    |system_rst_clk_wiz_0_100M_0    |     1|
|23    |system_rst_clk_wiz_0_166M_0    |     1|
|24    |system_rst_mig_7series_0_83M_0 |     1|
|25    |system_scb_testmaster_0_0      |     1|
|26    |system_seu_shift_combined_0_0  |     1|
|27    |system_xbar_0                  |     1|
|28    |system_xlconcat_0_0            |     1|
|29    |IBUF                           |    18|
|30    |IOBUF                          |    10|
|31    |OBUF                           |    19|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  3222|
|2     |  system_i                    |system                               |  3175|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |  1136|
|4     |      m05_couplers            |m05_couplers_imp_17ILSXC             |    96|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5092 ; free virtual = 18648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1872.625 ; gain = 128.527 ; free physical = 5143 ; free virtual = 18700
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1872.625 ; gain = 469.883 ; free physical = 5151 ; free virtual = 18708
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 1872.625 ; gain = 488.980 ; free physical = 5120 ; free virtual = 18675
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.625 ; gain = 0.000 ; free physical = 5134 ; free virtual = 18690
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 09:23:50 2023...
