|xlr8_alorium_top
SCL <> xlr8_iomux328:iomux328_inst.SCL
SDA <> xlr8_iomux328:iomux328_inst.SDA
D13 <> xlr8_iomux328:iomux328_inst.portb_pads
D12 <> xlr8_iomux328:iomux328_inst.portb_pads
D11 <> xlr8_iomux328:iomux328_inst.portb_pads
D10 <> xlr8_iomux328:iomux328_inst.portb_pads
D9 <> xlr8_iomux328:iomux328_inst.portb_pads
D8 <> xlr8_iomux328:iomux328_inst.portb_pads
D7 <> xlr8_iomux328:iomux328_inst.portd_pads
D6 <> xlr8_iomux328:iomux328_inst.portd_pads
D5 <> xlr8_iomux328:iomux328_inst.portd_pads
D4 <> xlr8_iomux328:iomux328_inst.portd_pads
D3 <> xlr8_iomux328:iomux328_inst.portd_pads
D2 <> xlr8_iomux328:iomux328_inst.portd_pads
D1 <> xlr8_iomux328:iomux328_inst.portd_pads
D0 <> xlr8_iomux328:iomux328_inst.portd_pads
RX <> xlr8_iomux328:iomux328_inst.RX
TX <> xlr8_iomux328:iomux328_inst.TX
D22 <> xlr8_portmux:portmux_a_inst.port_pads
D23 <> xlr8_portmux:portmux_a_inst.port_pads
D24 <> xlr8_portmux:portmux_a_inst.port_pads
D25 <> xlr8_portmux:portmux_a_inst.port_pads
D26 <> xlr8_portmux:portmux_a_inst.port_pads
D27 <> xlr8_portmux:portmux_a_inst.port_pads
D28 <> xlr8_portmux:portmux_e_inst.port_pads
D29 <> xlr8_portmux:portmux_e_inst.port_pads
D30 <> xlr8_portmux:portmux_e_inst.port_pads
D31 <> xlr8_portmux:portmux_e_inst.port_pads
D32 <> xlr8_portmux:portmux_e_inst.port_pads
D33 <> xlr8_portmux:portmux_e_inst.port_pads
D34 <> xlr8_portmux:portmux_g_inst.port_pads
D35 <> xlr8_portmux:portmux_g_inst.port_pads
D36 <> xlr8_portmux:portmux_g_inst.port_pads
D37 <> xlr8_portmux:portmux_g_inst.port_pads
D38 <> xlr8_portmux:portmux_g_inst.port_pads
D39 <> xlr8_portmux:portmux_g_inst.port_pads
A5 <> xlr8_iomux328:iomux328_inst.portc_pads
A4 <> xlr8_iomux328:iomux328_inst.portc_pads
A3 <> xlr8_iomux328:iomux328_inst.portc_pads
A2 <> xlr8_iomux328:iomux328_inst.portc_pads
A1 <> xlr8_iomux328:iomux328_inst.portc_pads
A0 <> xlr8_iomux328:iomux328_inst.portc_pads
PIN13LED << xlr8_iomux328:iomux328_inst.PIN13LED
DIG_IO_OE[0] <> DIG_IO_OE[0]
DIG_IO_OE[1] <> DIG_IO_OE[1]
DIG_IO_OE[2] <> DIG_IO_OE[2]
DIG_IO_OE[3] <> DIG_IO_OE[3]
DIG_IO_OE[4] <> DIG_IO_OE[4]
DIG_IO_OE[5] <> DIG_IO_OE[5]
ANA_UP << xlr8_atmega328clone:uc_top_wrp_vlog_inst.ANA_UP
I2C_ENABLE << xlr8_iomux328:iomux328_inst.I2C_ENABLE
SOIC7 <> SOIC7
SOIC6 <> SOIC6
SOIC5 <> SOIC5
SOIC3 <> SOIC3
SOIC2 <> SOIC2
SOIC1 <> SOIC1
JT9 <> openxlr8:xb_openxlr8_inst.JT9
JT9 <> JT9
JT7 <> openxlr8:xb_openxlr8_inst.JT7
JT7 <> JT7
JT6 <> openxlr8:xb_openxlr8_inst.JT6
JT6 <> JT6
JT5 <> openxlr8:xb_openxlr8_inst.JT5
JT5 <> JT5
JT3 <> openxlr8:xb_openxlr8_inst.JT3
JT3 <> JT3
JT1 <> openxlr8:xb_openxlr8_inst.JT1
JT1 <> JT1
Clock => Clock.IN1
RESET_N => RESET_N.IN1


|xlr8_alorium_top|xlr8_clocks:clocks_inst
Clock => clk_twi.IN2
core_rstn => en128khz~reg0.ACLR
core_rstn => clkcnt125[0].ACLR
core_rstn => clkcnt125[1].ACLR
core_rstn => clkcnt125[2].ACLR
core_rstn => clkcnt125[3].ACLR
core_rstn => clkcnt125[4].ACLR
core_rstn => clkcnt125[5].ACLR
core_rstn => clkcnt125[6].ACLR
core_rstn => PRUSART0.ACLR
core_rstn => PRTWI.ACLR
core_rstn => PRTIM2.ACLR
core_rstn => PRTIM1.ACLR
core_rstn => PRTIM0.ACLR
core_rstn => PRSPI.ACLR
core_rstn => PRINTOSC.ACLR
core_rstn => PRADC.ACLR
pwr_on_nrst <= pwr_on_nrst~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[0] => ~NO_FANOUT~
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
dbus_in[0] => ~NO_FANOUT~
dbus_in[1] => ~NO_FANOUT~
dbus_in[2] => ~NO_FANOUT~
dbus_in[3] => ~NO_FANOUT~
dbus_in[4] => PRINTOSC.DATAIN
dbus_in[5] => ~NO_FANOUT~
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
iore => ~NO_FANOUT~
iowe => ~NO_FANOUT~
io_out_en <= prr_re.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => Equal0.IN4
ramadr[1] => Equal0.IN3
ramadr[2] => Equal0.IN7
ramadr[3] => Equal0.IN2
ramadr[4] => Equal0.IN1
ramadr[5] => Equal0.IN6
ramadr[6] => Equal0.IN5
ramadr[7] => Equal0.IN0
ramre => prr_re.IN1
ramwe => prr_we.IN1
dm_sel => prr_sel.IN1
locked_adcref <= locked_adcref.DB_MAX_OUTPUT_PORT_TYPE
clk_cpu <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_io <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_adcref <= pll16:pll_inst.c0
clkx4 <= pll16:pll_inst.c1
clkx2 <= pll16:pll_inst.c3
clkx1 <= <GND>
clk_option2 <= pll16:pll_inst.c2
clk_option4 <= pll16:pll_inst.c4
clk_usart0 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_spi <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_tim1 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_intosc <= int_osc:int_osc_inst.clkout
clk_tim0 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_tim2 <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
clk_twi <= clk_twi.DB_MAX_OUTPUT_PORT_TYPE
intosc_div1024 <= clkcnt_intosc[9].DB_MAX_OUTPUT_PORT_TYPE
en16mhz <= <VCC>
en1mhz <= en1mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
en128khz <= en128khz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_clocks:clocks_inst|pll16:pll_inst
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|xlr8_alorium_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component
inclk[0] => pll16_altpll:auto_generated.inclk[0]
inclk[1] => pll16_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll16_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|xlr8_alorium_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|xlr8_alorium_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst
clkout <= altera_int_osc:int_osc_0.clkout
oscena => oscena.IN1


|xlr8_alorium_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0
clkout <= oscillator_dut.CLKOUT
oscena => oscillator_dut.OSCENA


|xlr8_alorium_top|xlr8_clocks:clocks_inst|synch:lock_sync
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_xb_pinmux:xb_pinmux_inst
clk => ~NO_FANOUT~
rstn => ~NO_FANOUT~
xbs_ddoe[0][0] => xb_ddov.IN0
xbs_ddoe[0][0] => xb_ddoe.IN0
xbs_ddoe[0][1] => xb_ddov.IN0
xbs_ddoe[0][1] => xb_ddoe.IN0
xbs_ddoe[0][2] => xb_ddov.IN0
xbs_ddoe[0][2] => xb_ddoe.IN0
xbs_ddoe[0][3] => xb_ddov.IN0
xbs_ddoe[0][3] => xb_ddoe.IN0
xbs_ddoe[0][4] => xb_ddov.IN0
xbs_ddoe[0][4] => xb_ddoe.IN0
xbs_ddoe[0][5] => xb_ddov.IN0
xbs_ddoe[0][5] => xb_ddoe.IN0
xbs_ddoe[0][6] => xb_ddov.IN0
xbs_ddoe[0][6] => xb_ddoe.IN0
xbs_ddoe[0][7] => xb_ddov.IN0
xbs_ddoe[0][7] => xb_ddoe.IN0
xbs_ddoe[0][8] => xb_ddov.IN0
xbs_ddoe[0][8] => xb_ddoe.IN0
xbs_ddoe[0][9] => xb_ddov.IN0
xbs_ddoe[0][9] => xb_ddoe.IN0
xbs_ddoe[0][10] => xb_ddov.IN0
xbs_ddoe[0][10] => xb_ddoe.IN0
xbs_ddoe[0][11] => xb_ddov.IN0
xbs_ddoe[0][11] => xb_ddoe.IN0
xbs_ddoe[0][12] => xb_ddov.IN0
xbs_ddoe[0][12] => xb_ddoe.IN0
xbs_ddoe[0][13] => xb_ddov.IN0
xbs_ddoe[0][13] => xb_ddoe.IN0
xbs_ddoe[0][14] => xb_ddov.IN0
xbs_ddoe[0][14] => xb_ddoe.IN0
xbs_ddoe[0][15] => xb_ddov.IN0
xbs_ddoe[0][15] => xb_ddoe.IN0
xbs_ddoe[0][16] => xb_ddov.IN0
xbs_ddoe[0][16] => xb_ddoe.IN0
xbs_ddoe[0][17] => xb_ddov.IN0
xbs_ddoe[0][17] => xb_ddoe.IN0
xbs_ddoe[0][18] => xb_ddov.IN0
xbs_ddoe[0][18] => xb_ddoe.IN0
xbs_ddoe[0][19] => xb_ddov.IN0
xbs_ddoe[0][19] => xb_ddoe.IN0
xbs_ddoe[0][20] => xb_ddov.IN0
xbs_ddoe[0][20] => xb_ddoe.IN0
xbs_ddoe[0][21] => xb_ddov.IN0
xbs_ddoe[0][21] => xb_ddoe.IN0
xbs_ddoe[0][22] => xb_ddov.IN0
xbs_ddoe[0][22] => xb_ddoe.IN0
xbs_ddoe[0][23] => xb_ddov.IN0
xbs_ddoe[0][23] => xb_ddoe.IN0
xbs_ddoe[0][24] => xb_ddov.IN0
xbs_ddoe[0][24] => xb_ddoe.IN0
xbs_ddoe[0][25] => xb_ddov.IN0
xbs_ddoe[0][25] => xb_ddoe.IN0
xbs_ddoe[0][26] => xb_ddov.IN0
xbs_ddoe[0][26] => xb_ddoe.IN0
xbs_ddoe[0][27] => xb_ddov.IN0
xbs_ddoe[0][27] => xb_ddoe.IN0
xbs_ddoe[0][28] => xb_ddov.IN0
xbs_ddoe[0][28] => xb_ddoe.IN0
xbs_ddoe[0][29] => xb_ddov.IN0
xbs_ddoe[0][29] => xb_ddoe.IN0
xbs_ddoe[0][30] => xb_ddov.IN0
xbs_ddoe[0][30] => xb_ddoe.IN0
xbs_ddoe[0][31] => xb_ddov.IN0
xbs_ddoe[0][31] => xb_ddoe.IN0
xbs_ddoe[0][32] => xb_ddov.IN0
xbs_ddoe[0][32] => xb_ddoe.IN0
xbs_ddoe[0][33] => xb_ddov.IN0
xbs_ddoe[0][33] => xb_ddoe.IN0
xbs_ddoe[0][34] => xb_ddov.IN0
xbs_ddoe[0][34] => xb_ddoe.IN0
xbs_ddoe[0][35] => xb_ddov.IN0
xbs_ddoe[0][35] => xb_ddoe.IN0
xbs_ddoe[0][36] => xb_ddov.IN0
xbs_ddoe[0][36] => xb_ddoe.IN0
xbs_ddoe[0][37] => xb_ddov.IN0
xbs_ddoe[0][37] => xb_ddoe.IN0
xbs_ddoe[1][0] => xb_ddoe.IN1
xbs_ddoe[1][0] => xb_ddov.IN0
xbs_ddoe[1][1] => xb_ddoe.IN1
xbs_ddoe[1][1] => xb_ddov.IN0
xbs_ddoe[1][2] => xb_ddoe.IN1
xbs_ddoe[1][2] => xb_ddov.IN0
xbs_ddoe[1][3] => xb_ddoe.IN1
xbs_ddoe[1][3] => xb_ddov.IN0
xbs_ddoe[1][4] => xb_ddoe.IN1
xbs_ddoe[1][4] => xb_ddov.IN0
xbs_ddoe[1][5] => xb_ddoe.IN1
xbs_ddoe[1][5] => xb_ddov.IN0
xbs_ddoe[1][6] => xb_ddoe.IN1
xbs_ddoe[1][6] => xb_ddov.IN0
xbs_ddoe[1][7] => xb_ddoe.IN1
xbs_ddoe[1][7] => xb_ddov.IN0
xbs_ddoe[1][8] => xb_ddoe.IN1
xbs_ddoe[1][8] => xb_ddov.IN0
xbs_ddoe[1][9] => xb_ddoe.IN1
xbs_ddoe[1][9] => xb_ddov.IN0
xbs_ddoe[1][10] => xb_ddoe.IN1
xbs_ddoe[1][10] => xb_ddov.IN0
xbs_ddoe[1][11] => xb_ddoe.IN1
xbs_ddoe[1][11] => xb_ddov.IN0
xbs_ddoe[1][12] => xb_ddoe.IN1
xbs_ddoe[1][12] => xb_ddov.IN0
xbs_ddoe[1][13] => xb_ddoe.IN1
xbs_ddoe[1][13] => xb_ddov.IN0
xbs_ddoe[1][14] => xb_ddoe.IN1
xbs_ddoe[1][14] => xb_ddov.IN0
xbs_ddoe[1][15] => xb_ddoe.IN1
xbs_ddoe[1][15] => xb_ddov.IN0
xbs_ddoe[1][16] => xb_ddoe.IN1
xbs_ddoe[1][16] => xb_ddov.IN0
xbs_ddoe[1][17] => xb_ddoe.IN1
xbs_ddoe[1][17] => xb_ddov.IN0
xbs_ddoe[1][18] => xb_ddoe.IN1
xbs_ddoe[1][18] => xb_ddov.IN0
xbs_ddoe[1][19] => xb_ddoe.IN1
xbs_ddoe[1][19] => xb_ddov.IN0
xbs_ddoe[1][20] => xb_ddoe.IN1
xbs_ddoe[1][20] => xb_ddov.IN0
xbs_ddoe[1][21] => xb_ddoe.IN1
xbs_ddoe[1][21] => xb_ddov.IN0
xbs_ddoe[1][22] => xb_ddoe.IN1
xbs_ddoe[1][22] => xb_ddov.IN0
xbs_ddoe[1][23] => xb_ddoe.IN1
xbs_ddoe[1][23] => xb_ddov.IN0
xbs_ddoe[1][24] => xb_ddoe.IN1
xbs_ddoe[1][24] => xb_ddov.IN0
xbs_ddoe[1][25] => xb_ddoe.IN1
xbs_ddoe[1][25] => xb_ddov.IN0
xbs_ddoe[1][26] => xb_ddoe.IN1
xbs_ddoe[1][26] => xb_ddov.IN0
xbs_ddoe[1][27] => xb_ddoe.IN1
xbs_ddoe[1][27] => xb_ddov.IN0
xbs_ddoe[1][28] => xb_ddoe.IN1
xbs_ddoe[1][28] => xb_ddov.IN0
xbs_ddoe[1][29] => xb_ddoe.IN1
xbs_ddoe[1][29] => xb_ddov.IN0
xbs_ddoe[1][30] => xb_ddoe.IN1
xbs_ddoe[1][30] => xb_ddov.IN0
xbs_ddoe[1][31] => xb_ddoe.IN1
xbs_ddoe[1][31] => xb_ddov.IN0
xbs_ddoe[1][32] => xb_ddoe.IN1
xbs_ddoe[1][32] => xb_ddov.IN0
xbs_ddoe[1][33] => xb_ddoe.IN1
xbs_ddoe[1][33] => xb_ddov.IN0
xbs_ddoe[1][34] => xb_ddoe.IN1
xbs_ddoe[1][34] => xb_ddov.IN0
xbs_ddoe[1][35] => xb_ddoe.IN1
xbs_ddoe[1][35] => xb_ddov.IN0
xbs_ddoe[1][36] => xb_ddoe.IN1
xbs_ddoe[1][36] => xb_ddov.IN0
xbs_ddoe[1][37] => xb_ddoe.IN1
xbs_ddoe[1][37] => xb_ddov.IN0
xbs_ddoe[2][0] => xb_ddoe.IN1
xbs_ddoe[2][0] => xb_ddov.IN0
xbs_ddoe[2][1] => xb_ddoe.IN1
xbs_ddoe[2][1] => xb_ddov.IN0
xbs_ddoe[2][2] => xb_ddoe.IN1
xbs_ddoe[2][2] => xb_ddov.IN0
xbs_ddoe[2][3] => xb_ddoe.IN1
xbs_ddoe[2][3] => xb_ddov.IN0
xbs_ddoe[2][4] => xb_ddoe.IN1
xbs_ddoe[2][4] => xb_ddov.IN0
xbs_ddoe[2][5] => xb_ddoe.IN1
xbs_ddoe[2][5] => xb_ddov.IN0
xbs_ddoe[2][6] => xb_ddoe.IN1
xbs_ddoe[2][6] => xb_ddov.IN0
xbs_ddoe[2][7] => xb_ddoe.IN1
xbs_ddoe[2][7] => xb_ddov.IN0
xbs_ddoe[2][8] => xb_ddoe.IN1
xbs_ddoe[2][8] => xb_ddov.IN0
xbs_ddoe[2][9] => xb_ddoe.IN1
xbs_ddoe[2][9] => xb_ddov.IN0
xbs_ddoe[2][10] => xb_ddoe.IN1
xbs_ddoe[2][10] => xb_ddov.IN0
xbs_ddoe[2][11] => xb_ddoe.IN1
xbs_ddoe[2][11] => xb_ddov.IN0
xbs_ddoe[2][12] => xb_ddoe.IN1
xbs_ddoe[2][12] => xb_ddov.IN0
xbs_ddoe[2][13] => xb_ddoe.IN1
xbs_ddoe[2][13] => xb_ddov.IN0
xbs_ddoe[2][14] => xb_ddoe.IN1
xbs_ddoe[2][14] => xb_ddov.IN0
xbs_ddoe[2][15] => xb_ddoe.IN1
xbs_ddoe[2][15] => xb_ddov.IN0
xbs_ddoe[2][16] => xb_ddoe.IN1
xbs_ddoe[2][16] => xb_ddov.IN0
xbs_ddoe[2][17] => xb_ddoe.IN1
xbs_ddoe[2][17] => xb_ddov.IN0
xbs_ddoe[2][18] => xb_ddoe.IN1
xbs_ddoe[2][18] => xb_ddov.IN0
xbs_ddoe[2][19] => xb_ddoe.IN1
xbs_ddoe[2][19] => xb_ddov.IN0
xbs_ddoe[2][20] => xb_ddoe.IN1
xbs_ddoe[2][20] => xb_ddov.IN0
xbs_ddoe[2][21] => xb_ddoe.IN1
xbs_ddoe[2][21] => xb_ddov.IN0
xbs_ddoe[2][22] => xb_ddoe.IN1
xbs_ddoe[2][22] => xb_ddov.IN0
xbs_ddoe[2][23] => xb_ddoe.IN1
xbs_ddoe[2][23] => xb_ddov.IN0
xbs_ddoe[2][24] => xb_ddoe.IN1
xbs_ddoe[2][24] => xb_ddov.IN0
xbs_ddoe[2][25] => xb_ddoe.IN1
xbs_ddoe[2][25] => xb_ddov.IN0
xbs_ddoe[2][26] => xb_ddoe.IN1
xbs_ddoe[2][26] => xb_ddov.IN0
xbs_ddoe[2][27] => xb_ddoe.IN1
xbs_ddoe[2][27] => xb_ddov.IN0
xbs_ddoe[2][28] => xb_ddoe.IN1
xbs_ddoe[2][28] => xb_ddov.IN0
xbs_ddoe[2][29] => xb_ddoe.IN1
xbs_ddoe[2][29] => xb_ddov.IN0
xbs_ddoe[2][30] => xb_ddoe.IN1
xbs_ddoe[2][30] => xb_ddov.IN0
xbs_ddoe[2][31] => xb_ddoe.IN1
xbs_ddoe[2][31] => xb_ddov.IN0
xbs_ddoe[2][32] => xb_ddoe.IN1
xbs_ddoe[2][32] => xb_ddov.IN0
xbs_ddoe[2][33] => xb_ddoe.IN1
xbs_ddoe[2][33] => xb_ddov.IN0
xbs_ddoe[2][34] => xb_ddoe.IN1
xbs_ddoe[2][34] => xb_ddov.IN0
xbs_ddoe[2][35] => xb_ddoe.IN1
xbs_ddoe[2][35] => xb_ddov.IN0
xbs_ddoe[2][36] => xb_ddoe.IN1
xbs_ddoe[2][36] => xb_ddov.IN0
xbs_ddoe[2][37] => xb_ddoe.IN1
xbs_ddoe[2][37] => xb_ddov.IN0
xbs_ddoe[3][0] => xb_ddoe.IN1
xbs_ddoe[3][0] => xb_ddov.IN0
xbs_ddoe[3][1] => xb_ddoe.IN1
xbs_ddoe[3][1] => xb_ddov.IN0
xbs_ddoe[3][2] => xb_ddoe.IN1
xbs_ddoe[3][2] => xb_ddov.IN0
xbs_ddoe[3][3] => xb_ddoe.IN1
xbs_ddoe[3][3] => xb_ddov.IN0
xbs_ddoe[3][4] => xb_ddoe.IN1
xbs_ddoe[3][4] => xb_ddov.IN0
xbs_ddoe[3][5] => xb_ddoe.IN1
xbs_ddoe[3][5] => xb_ddov.IN0
xbs_ddoe[3][6] => xb_ddoe.IN1
xbs_ddoe[3][6] => xb_ddov.IN0
xbs_ddoe[3][7] => xb_ddoe.IN1
xbs_ddoe[3][7] => xb_ddov.IN0
xbs_ddoe[3][8] => xb_ddoe.IN1
xbs_ddoe[3][8] => xb_ddov.IN0
xbs_ddoe[3][9] => xb_ddoe.IN1
xbs_ddoe[3][9] => xb_ddov.IN0
xbs_ddoe[3][10] => xb_ddoe.IN1
xbs_ddoe[3][10] => xb_ddov.IN0
xbs_ddoe[3][11] => xb_ddoe.IN1
xbs_ddoe[3][11] => xb_ddov.IN0
xbs_ddoe[3][12] => xb_ddoe.IN1
xbs_ddoe[3][12] => xb_ddov.IN0
xbs_ddoe[3][13] => xb_ddoe.IN1
xbs_ddoe[3][13] => xb_ddov.IN0
xbs_ddoe[3][14] => xb_ddoe.IN1
xbs_ddoe[3][14] => xb_ddov.IN0
xbs_ddoe[3][15] => xb_ddoe.IN1
xbs_ddoe[3][15] => xb_ddov.IN0
xbs_ddoe[3][16] => xb_ddoe.IN1
xbs_ddoe[3][16] => xb_ddov.IN0
xbs_ddoe[3][17] => xb_ddoe.IN1
xbs_ddoe[3][17] => xb_ddov.IN0
xbs_ddoe[3][18] => xb_ddoe.IN1
xbs_ddoe[3][18] => xb_ddov.IN0
xbs_ddoe[3][19] => xb_ddoe.IN1
xbs_ddoe[3][19] => xb_ddov.IN0
xbs_ddoe[3][20] => xb_ddoe.IN1
xbs_ddoe[3][20] => xb_ddov.IN0
xbs_ddoe[3][21] => xb_ddoe.IN1
xbs_ddoe[3][21] => xb_ddov.IN0
xbs_ddoe[3][22] => xb_ddoe.IN1
xbs_ddoe[3][22] => xb_ddov.IN0
xbs_ddoe[3][23] => xb_ddoe.IN1
xbs_ddoe[3][23] => xb_ddov.IN0
xbs_ddoe[3][24] => xb_ddoe.IN1
xbs_ddoe[3][24] => xb_ddov.IN0
xbs_ddoe[3][25] => xb_ddoe.IN1
xbs_ddoe[3][25] => xb_ddov.IN0
xbs_ddoe[3][26] => xb_ddoe.IN1
xbs_ddoe[3][26] => xb_ddov.IN0
xbs_ddoe[3][27] => xb_ddoe.IN1
xbs_ddoe[3][27] => xb_ddov.IN0
xbs_ddoe[3][28] => xb_ddoe.IN1
xbs_ddoe[3][28] => xb_ddov.IN0
xbs_ddoe[3][29] => xb_ddoe.IN1
xbs_ddoe[3][29] => xb_ddov.IN0
xbs_ddoe[3][30] => xb_ddoe.IN1
xbs_ddoe[3][30] => xb_ddov.IN0
xbs_ddoe[3][31] => xb_ddoe.IN1
xbs_ddoe[3][31] => xb_ddov.IN0
xbs_ddoe[3][32] => xb_ddoe.IN1
xbs_ddoe[3][32] => xb_ddov.IN0
xbs_ddoe[3][33] => xb_ddoe.IN1
xbs_ddoe[3][33] => xb_ddov.IN0
xbs_ddoe[3][34] => xb_ddoe.IN1
xbs_ddoe[3][34] => xb_ddov.IN0
xbs_ddoe[3][35] => xb_ddoe.IN1
xbs_ddoe[3][35] => xb_ddov.IN0
xbs_ddoe[3][36] => xb_ddoe.IN1
xbs_ddoe[3][36] => xb_ddov.IN0
xbs_ddoe[3][37] => xb_ddoe.IN1
xbs_ddoe[3][37] => xb_ddov.IN0
xbs_ddov[0][0] => xb_ddov.IN1
xbs_ddov[0][1] => xb_ddov.IN1
xbs_ddov[0][2] => xb_ddov.IN1
xbs_ddov[0][3] => xb_ddov.IN1
xbs_ddov[0][4] => xb_ddov.IN1
xbs_ddov[0][5] => xb_ddov.IN1
xbs_ddov[0][6] => xb_ddov.IN1
xbs_ddov[0][7] => xb_ddov.IN1
xbs_ddov[0][8] => xb_ddov.IN1
xbs_ddov[0][9] => xb_ddov.IN1
xbs_ddov[0][10] => xb_ddov.IN1
xbs_ddov[0][11] => xb_ddov.IN1
xbs_ddov[0][12] => xb_ddov.IN1
xbs_ddov[0][13] => xb_ddov.IN1
xbs_ddov[0][14] => xb_ddov.IN1
xbs_ddov[0][15] => xb_ddov.IN1
xbs_ddov[0][16] => xb_ddov.IN1
xbs_ddov[0][17] => xb_ddov.IN1
xbs_ddov[0][18] => xb_ddov.IN1
xbs_ddov[0][19] => xb_ddov.IN1
xbs_ddov[0][20] => xb_ddov.IN1
xbs_ddov[0][21] => xb_ddov.IN1
xbs_ddov[0][22] => xb_ddov.IN1
xbs_ddov[0][23] => xb_ddov.IN1
xbs_ddov[0][24] => xb_ddov.IN1
xbs_ddov[0][25] => xb_ddov.IN1
xbs_ddov[0][26] => xb_ddov.IN1
xbs_ddov[0][27] => xb_ddov.IN1
xbs_ddov[0][28] => xb_ddov.IN1
xbs_ddov[0][29] => xb_ddov.IN1
xbs_ddov[0][30] => xb_ddov.IN1
xbs_ddov[0][31] => xb_ddov.IN1
xbs_ddov[0][32] => xb_ddov.IN1
xbs_ddov[0][33] => xb_ddov.IN1
xbs_ddov[0][34] => xb_ddov.IN1
xbs_ddov[0][35] => xb_ddov.IN1
xbs_ddov[0][36] => xb_ddov.IN1
xbs_ddov[0][37] => xb_ddov.IN1
xbs_ddov[1][0] => xb_ddov.IN1
xbs_ddov[1][1] => xb_ddov.IN1
xbs_ddov[1][2] => xb_ddov.IN1
xbs_ddov[1][3] => xb_ddov.IN1
xbs_ddov[1][4] => xb_ddov.IN1
xbs_ddov[1][5] => xb_ddov.IN1
xbs_ddov[1][6] => xb_ddov.IN1
xbs_ddov[1][7] => xb_ddov.IN1
xbs_ddov[1][8] => xb_ddov.IN1
xbs_ddov[1][9] => xb_ddov.IN1
xbs_ddov[1][10] => xb_ddov.IN1
xbs_ddov[1][11] => xb_ddov.IN1
xbs_ddov[1][12] => xb_ddov.IN1
xbs_ddov[1][13] => xb_ddov.IN1
xbs_ddov[1][14] => xb_ddov.IN1
xbs_ddov[1][15] => xb_ddov.IN1
xbs_ddov[1][16] => xb_ddov.IN1
xbs_ddov[1][17] => xb_ddov.IN1
xbs_ddov[1][18] => xb_ddov.IN1
xbs_ddov[1][19] => xb_ddov.IN1
xbs_ddov[1][20] => xb_ddov.IN1
xbs_ddov[1][21] => xb_ddov.IN1
xbs_ddov[1][22] => xb_ddov.IN1
xbs_ddov[1][23] => xb_ddov.IN1
xbs_ddov[1][24] => xb_ddov.IN1
xbs_ddov[1][25] => xb_ddov.IN1
xbs_ddov[1][26] => xb_ddov.IN1
xbs_ddov[1][27] => xb_ddov.IN1
xbs_ddov[1][28] => xb_ddov.IN1
xbs_ddov[1][29] => xb_ddov.IN1
xbs_ddov[1][30] => xb_ddov.IN1
xbs_ddov[1][31] => xb_ddov.IN1
xbs_ddov[1][32] => xb_ddov.IN1
xbs_ddov[1][33] => xb_ddov.IN1
xbs_ddov[1][34] => xb_ddov.IN1
xbs_ddov[1][35] => xb_ddov.IN1
xbs_ddov[1][36] => xb_ddov.IN1
xbs_ddov[1][37] => xb_ddov.IN1
xbs_ddov[2][0] => xb_ddov.IN1
xbs_ddov[2][1] => xb_ddov.IN1
xbs_ddov[2][2] => xb_ddov.IN1
xbs_ddov[2][3] => xb_ddov.IN1
xbs_ddov[2][4] => xb_ddov.IN1
xbs_ddov[2][5] => xb_ddov.IN1
xbs_ddov[2][6] => xb_ddov.IN1
xbs_ddov[2][7] => xb_ddov.IN1
xbs_ddov[2][8] => xb_ddov.IN1
xbs_ddov[2][9] => xb_ddov.IN1
xbs_ddov[2][10] => xb_ddov.IN1
xbs_ddov[2][11] => xb_ddov.IN1
xbs_ddov[2][12] => xb_ddov.IN1
xbs_ddov[2][13] => xb_ddov.IN1
xbs_ddov[2][14] => xb_ddov.IN1
xbs_ddov[2][15] => xb_ddov.IN1
xbs_ddov[2][16] => xb_ddov.IN1
xbs_ddov[2][17] => xb_ddov.IN1
xbs_ddov[2][18] => xb_ddov.IN1
xbs_ddov[2][19] => xb_ddov.IN1
xbs_ddov[2][20] => xb_ddov.IN1
xbs_ddov[2][21] => xb_ddov.IN1
xbs_ddov[2][22] => xb_ddov.IN1
xbs_ddov[2][23] => xb_ddov.IN1
xbs_ddov[2][24] => xb_ddov.IN1
xbs_ddov[2][25] => xb_ddov.IN1
xbs_ddov[2][26] => xb_ddov.IN1
xbs_ddov[2][27] => xb_ddov.IN1
xbs_ddov[2][28] => xb_ddov.IN1
xbs_ddov[2][29] => xb_ddov.IN1
xbs_ddov[2][30] => xb_ddov.IN1
xbs_ddov[2][31] => xb_ddov.IN1
xbs_ddov[2][32] => xb_ddov.IN1
xbs_ddov[2][33] => xb_ddov.IN1
xbs_ddov[2][34] => xb_ddov.IN1
xbs_ddov[2][35] => xb_ddov.IN1
xbs_ddov[2][36] => xb_ddov.IN1
xbs_ddov[2][37] => xb_ddov.IN1
xbs_ddov[3][0] => xb_ddov.IN1
xbs_ddov[3][1] => xb_ddov.IN1
xbs_ddov[3][2] => xb_ddov.IN1
xbs_ddov[3][3] => xb_ddov.IN1
xbs_ddov[3][4] => xb_ddov.IN1
xbs_ddov[3][5] => xb_ddov.IN1
xbs_ddov[3][6] => xb_ddov.IN1
xbs_ddov[3][7] => xb_ddov.IN1
xbs_ddov[3][8] => xb_ddov.IN1
xbs_ddov[3][9] => xb_ddov.IN1
xbs_ddov[3][10] => xb_ddov.IN1
xbs_ddov[3][11] => xb_ddov.IN1
xbs_ddov[3][12] => xb_ddov.IN1
xbs_ddov[3][13] => xb_ddov.IN1
xbs_ddov[3][14] => xb_ddov.IN1
xbs_ddov[3][15] => xb_ddov.IN1
xbs_ddov[3][16] => xb_ddov.IN1
xbs_ddov[3][17] => xb_ddov.IN1
xbs_ddov[3][18] => xb_ddov.IN1
xbs_ddov[3][19] => xb_ddov.IN1
xbs_ddov[3][20] => xb_ddov.IN1
xbs_ddov[3][21] => xb_ddov.IN1
xbs_ddov[3][22] => xb_ddov.IN1
xbs_ddov[3][23] => xb_ddov.IN1
xbs_ddov[3][24] => xb_ddov.IN1
xbs_ddov[3][25] => xb_ddov.IN1
xbs_ddov[3][26] => xb_ddov.IN1
xbs_ddov[3][27] => xb_ddov.IN1
xbs_ddov[3][28] => xb_ddov.IN1
xbs_ddov[3][29] => xb_ddov.IN1
xbs_ddov[3][30] => xb_ddov.IN1
xbs_ddov[3][31] => xb_ddov.IN1
xbs_ddov[3][32] => xb_ddov.IN1
xbs_ddov[3][33] => xb_ddov.IN1
xbs_ddov[3][34] => xb_ddov.IN1
xbs_ddov[3][35] => xb_ddov.IN1
xbs_ddov[3][36] => xb_ddov.IN1
xbs_ddov[3][37] => xb_ddov.IN1
xbs_pvoe[0][0] => xb_pvov.IN0
xbs_pvoe[0][0] => xb_pvoe.IN0
xbs_pvoe[0][1] => xb_pvov.IN0
xbs_pvoe[0][1] => xb_pvoe.IN0
xbs_pvoe[0][2] => xb_pvov.IN0
xbs_pvoe[0][2] => xb_pvoe.IN0
xbs_pvoe[0][3] => xb_pvov.IN0
xbs_pvoe[0][3] => xb_pvoe.IN0
xbs_pvoe[0][4] => xb_pvov.IN0
xbs_pvoe[0][4] => xb_pvoe.IN0
xbs_pvoe[0][5] => xb_pvov.IN0
xbs_pvoe[0][5] => xb_pvoe.IN0
xbs_pvoe[0][6] => xb_pvov.IN0
xbs_pvoe[0][6] => xb_pvoe.IN0
xbs_pvoe[0][7] => xb_pvov.IN0
xbs_pvoe[0][7] => xb_pvoe.IN0
xbs_pvoe[0][8] => xb_pvov.IN0
xbs_pvoe[0][8] => xb_pvoe.IN0
xbs_pvoe[0][9] => xb_pvov.IN0
xbs_pvoe[0][9] => xb_pvoe.IN0
xbs_pvoe[0][10] => xb_pvov.IN0
xbs_pvoe[0][10] => xb_pvoe.IN0
xbs_pvoe[0][11] => xb_pvov.IN0
xbs_pvoe[0][11] => xb_pvoe.IN0
xbs_pvoe[0][12] => xb_pvov.IN0
xbs_pvoe[0][12] => xb_pvoe.IN0
xbs_pvoe[0][13] => xb_pvov.IN0
xbs_pvoe[0][13] => xb_pvoe.IN0
xbs_pvoe[0][14] => xb_pvov.IN0
xbs_pvoe[0][14] => xb_pvoe.IN0
xbs_pvoe[0][15] => xb_pvov.IN0
xbs_pvoe[0][15] => xb_pvoe.IN0
xbs_pvoe[0][16] => xb_pvov.IN0
xbs_pvoe[0][16] => xb_pvoe.IN0
xbs_pvoe[0][17] => xb_pvov.IN0
xbs_pvoe[0][17] => xb_pvoe.IN0
xbs_pvoe[0][18] => xb_pvov.IN0
xbs_pvoe[0][18] => xb_pvoe.IN0
xbs_pvoe[0][19] => xb_pvov.IN0
xbs_pvoe[0][19] => xb_pvoe.IN0
xbs_pvoe[0][20] => xb_pvov.IN0
xbs_pvoe[0][20] => xb_pvoe.IN0
xbs_pvoe[0][21] => xb_pvov.IN0
xbs_pvoe[0][21] => xb_pvoe.IN0
xbs_pvoe[0][22] => xb_pvov.IN0
xbs_pvoe[0][22] => xb_pvoe.IN0
xbs_pvoe[0][23] => xb_pvov.IN0
xbs_pvoe[0][23] => xb_pvoe.IN0
xbs_pvoe[0][24] => xb_pvov.IN0
xbs_pvoe[0][24] => xb_pvoe.IN0
xbs_pvoe[0][25] => xb_pvov.IN0
xbs_pvoe[0][25] => xb_pvoe.IN0
xbs_pvoe[0][26] => xb_pvov.IN0
xbs_pvoe[0][26] => xb_pvoe.IN0
xbs_pvoe[0][27] => xb_pvov.IN0
xbs_pvoe[0][27] => xb_pvoe.IN0
xbs_pvoe[0][28] => xb_pvov.IN0
xbs_pvoe[0][28] => xb_pvoe.IN0
xbs_pvoe[0][29] => xb_pvov.IN0
xbs_pvoe[0][29] => xb_pvoe.IN0
xbs_pvoe[0][30] => xb_pvov.IN0
xbs_pvoe[0][30] => xb_pvoe.IN0
xbs_pvoe[0][31] => xb_pvov.IN0
xbs_pvoe[0][31] => xb_pvoe.IN0
xbs_pvoe[0][32] => xb_pvov.IN0
xbs_pvoe[0][32] => xb_pvoe.IN0
xbs_pvoe[0][33] => xb_pvov.IN0
xbs_pvoe[0][33] => xb_pvoe.IN0
xbs_pvoe[0][34] => xb_pvov.IN0
xbs_pvoe[0][34] => xb_pvoe.IN0
xbs_pvoe[0][35] => xb_pvov.IN0
xbs_pvoe[0][35] => xb_pvoe.IN0
xbs_pvoe[0][36] => xb_pvov.IN0
xbs_pvoe[0][36] => xb_pvoe.IN0
xbs_pvoe[0][37] => xb_pvov.IN0
xbs_pvoe[0][37] => xb_pvoe.IN0
xbs_pvoe[1][0] => xb_pvoe.IN1
xbs_pvoe[1][0] => xb_pvov.IN0
xbs_pvoe[1][1] => xb_pvoe.IN1
xbs_pvoe[1][1] => xb_pvov.IN0
xbs_pvoe[1][2] => xb_pvoe.IN1
xbs_pvoe[1][2] => xb_pvov.IN0
xbs_pvoe[1][3] => xb_pvoe.IN1
xbs_pvoe[1][3] => xb_pvov.IN0
xbs_pvoe[1][4] => xb_pvoe.IN1
xbs_pvoe[1][4] => xb_pvov.IN0
xbs_pvoe[1][5] => xb_pvoe.IN1
xbs_pvoe[1][5] => xb_pvov.IN0
xbs_pvoe[1][6] => xb_pvoe.IN1
xbs_pvoe[1][6] => xb_pvov.IN0
xbs_pvoe[1][7] => xb_pvoe.IN1
xbs_pvoe[1][7] => xb_pvov.IN0
xbs_pvoe[1][8] => xb_pvoe.IN1
xbs_pvoe[1][8] => xb_pvov.IN0
xbs_pvoe[1][9] => xb_pvoe.IN1
xbs_pvoe[1][9] => xb_pvov.IN0
xbs_pvoe[1][10] => xb_pvoe.IN1
xbs_pvoe[1][10] => xb_pvov.IN0
xbs_pvoe[1][11] => xb_pvoe.IN1
xbs_pvoe[1][11] => xb_pvov.IN0
xbs_pvoe[1][12] => xb_pvoe.IN1
xbs_pvoe[1][12] => xb_pvov.IN0
xbs_pvoe[1][13] => xb_pvoe.IN1
xbs_pvoe[1][13] => xb_pvov.IN0
xbs_pvoe[1][14] => xb_pvoe.IN1
xbs_pvoe[1][14] => xb_pvov.IN0
xbs_pvoe[1][15] => xb_pvoe.IN1
xbs_pvoe[1][15] => xb_pvov.IN0
xbs_pvoe[1][16] => xb_pvoe.IN1
xbs_pvoe[1][16] => xb_pvov.IN0
xbs_pvoe[1][17] => xb_pvoe.IN1
xbs_pvoe[1][17] => xb_pvov.IN0
xbs_pvoe[1][18] => xb_pvoe.IN1
xbs_pvoe[1][18] => xb_pvov.IN0
xbs_pvoe[1][19] => xb_pvoe.IN1
xbs_pvoe[1][19] => xb_pvov.IN0
xbs_pvoe[1][20] => xb_pvoe.IN1
xbs_pvoe[1][20] => xb_pvov.IN0
xbs_pvoe[1][21] => xb_pvoe.IN1
xbs_pvoe[1][21] => xb_pvov.IN0
xbs_pvoe[1][22] => xb_pvoe.IN1
xbs_pvoe[1][22] => xb_pvov.IN0
xbs_pvoe[1][23] => xb_pvoe.IN1
xbs_pvoe[1][23] => xb_pvov.IN0
xbs_pvoe[1][24] => xb_pvoe.IN1
xbs_pvoe[1][24] => xb_pvov.IN0
xbs_pvoe[1][25] => xb_pvoe.IN1
xbs_pvoe[1][25] => xb_pvov.IN0
xbs_pvoe[1][26] => xb_pvoe.IN1
xbs_pvoe[1][26] => xb_pvov.IN0
xbs_pvoe[1][27] => xb_pvoe.IN1
xbs_pvoe[1][27] => xb_pvov.IN0
xbs_pvoe[1][28] => xb_pvoe.IN1
xbs_pvoe[1][28] => xb_pvov.IN0
xbs_pvoe[1][29] => xb_pvoe.IN1
xbs_pvoe[1][29] => xb_pvov.IN0
xbs_pvoe[1][30] => xb_pvoe.IN1
xbs_pvoe[1][30] => xb_pvov.IN0
xbs_pvoe[1][31] => xb_pvoe.IN1
xbs_pvoe[1][31] => xb_pvov.IN0
xbs_pvoe[1][32] => xb_pvoe.IN1
xbs_pvoe[1][32] => xb_pvov.IN0
xbs_pvoe[1][33] => xb_pvoe.IN1
xbs_pvoe[1][33] => xb_pvov.IN0
xbs_pvoe[1][34] => xb_pvoe.IN1
xbs_pvoe[1][34] => xb_pvov.IN0
xbs_pvoe[1][35] => xb_pvoe.IN1
xbs_pvoe[1][35] => xb_pvov.IN0
xbs_pvoe[1][36] => xb_pvoe.IN1
xbs_pvoe[1][36] => xb_pvov.IN0
xbs_pvoe[1][37] => xb_pvoe.IN1
xbs_pvoe[1][37] => xb_pvov.IN0
xbs_pvoe[2][0] => xb_pvoe.IN1
xbs_pvoe[2][0] => xb_pvov.IN0
xbs_pvoe[2][1] => xb_pvoe.IN1
xbs_pvoe[2][1] => xb_pvov.IN0
xbs_pvoe[2][2] => xb_pvoe.IN1
xbs_pvoe[2][2] => xb_pvov.IN0
xbs_pvoe[2][3] => xb_pvoe.IN1
xbs_pvoe[2][3] => xb_pvov.IN0
xbs_pvoe[2][4] => xb_pvoe.IN1
xbs_pvoe[2][4] => xb_pvov.IN0
xbs_pvoe[2][5] => xb_pvoe.IN1
xbs_pvoe[2][5] => xb_pvov.IN0
xbs_pvoe[2][6] => xb_pvoe.IN1
xbs_pvoe[2][6] => xb_pvov.IN0
xbs_pvoe[2][7] => xb_pvoe.IN1
xbs_pvoe[2][7] => xb_pvov.IN0
xbs_pvoe[2][8] => xb_pvoe.IN1
xbs_pvoe[2][8] => xb_pvov.IN0
xbs_pvoe[2][9] => xb_pvoe.IN1
xbs_pvoe[2][9] => xb_pvov.IN0
xbs_pvoe[2][10] => xb_pvoe.IN1
xbs_pvoe[2][10] => xb_pvov.IN0
xbs_pvoe[2][11] => xb_pvoe.IN1
xbs_pvoe[2][11] => xb_pvov.IN0
xbs_pvoe[2][12] => xb_pvoe.IN1
xbs_pvoe[2][12] => xb_pvov.IN0
xbs_pvoe[2][13] => xb_pvoe.IN1
xbs_pvoe[2][13] => xb_pvov.IN0
xbs_pvoe[2][14] => xb_pvoe.IN1
xbs_pvoe[2][14] => xb_pvov.IN0
xbs_pvoe[2][15] => xb_pvoe.IN1
xbs_pvoe[2][15] => xb_pvov.IN0
xbs_pvoe[2][16] => xb_pvoe.IN1
xbs_pvoe[2][16] => xb_pvov.IN0
xbs_pvoe[2][17] => xb_pvoe.IN1
xbs_pvoe[2][17] => xb_pvov.IN0
xbs_pvoe[2][18] => xb_pvoe.IN1
xbs_pvoe[2][18] => xb_pvov.IN0
xbs_pvoe[2][19] => xb_pvoe.IN1
xbs_pvoe[2][19] => xb_pvov.IN0
xbs_pvoe[2][20] => xb_pvoe.IN1
xbs_pvoe[2][20] => xb_pvov.IN0
xbs_pvoe[2][21] => xb_pvoe.IN1
xbs_pvoe[2][21] => xb_pvov.IN0
xbs_pvoe[2][22] => xb_pvoe.IN1
xbs_pvoe[2][22] => xb_pvov.IN0
xbs_pvoe[2][23] => xb_pvoe.IN1
xbs_pvoe[2][23] => xb_pvov.IN0
xbs_pvoe[2][24] => xb_pvoe.IN1
xbs_pvoe[2][24] => xb_pvov.IN0
xbs_pvoe[2][25] => xb_pvoe.IN1
xbs_pvoe[2][25] => xb_pvov.IN0
xbs_pvoe[2][26] => xb_pvoe.IN1
xbs_pvoe[2][26] => xb_pvov.IN0
xbs_pvoe[2][27] => xb_pvoe.IN1
xbs_pvoe[2][27] => xb_pvov.IN0
xbs_pvoe[2][28] => xb_pvoe.IN1
xbs_pvoe[2][28] => xb_pvov.IN0
xbs_pvoe[2][29] => xb_pvoe.IN1
xbs_pvoe[2][29] => xb_pvov.IN0
xbs_pvoe[2][30] => xb_pvoe.IN1
xbs_pvoe[2][30] => xb_pvov.IN0
xbs_pvoe[2][31] => xb_pvoe.IN1
xbs_pvoe[2][31] => xb_pvov.IN0
xbs_pvoe[2][32] => xb_pvoe.IN1
xbs_pvoe[2][32] => xb_pvov.IN0
xbs_pvoe[2][33] => xb_pvoe.IN1
xbs_pvoe[2][33] => xb_pvov.IN0
xbs_pvoe[2][34] => xb_pvoe.IN1
xbs_pvoe[2][34] => xb_pvov.IN0
xbs_pvoe[2][35] => xb_pvoe.IN1
xbs_pvoe[2][35] => xb_pvov.IN0
xbs_pvoe[2][36] => xb_pvoe.IN1
xbs_pvoe[2][36] => xb_pvov.IN0
xbs_pvoe[2][37] => xb_pvoe.IN1
xbs_pvoe[2][37] => xb_pvov.IN0
xbs_pvoe[3][0] => xb_pvoe.IN1
xbs_pvoe[3][0] => xb_pvov.IN0
xbs_pvoe[3][1] => xb_pvoe.IN1
xbs_pvoe[3][1] => xb_pvov.IN0
xbs_pvoe[3][2] => xb_pvoe.IN1
xbs_pvoe[3][2] => xb_pvov.IN0
xbs_pvoe[3][3] => xb_pvoe.IN1
xbs_pvoe[3][3] => xb_pvov.IN0
xbs_pvoe[3][4] => xb_pvoe.IN1
xbs_pvoe[3][4] => xb_pvov.IN0
xbs_pvoe[3][5] => xb_pvoe.IN1
xbs_pvoe[3][5] => xb_pvov.IN0
xbs_pvoe[3][6] => xb_pvoe.IN1
xbs_pvoe[3][6] => xb_pvov.IN0
xbs_pvoe[3][7] => xb_pvoe.IN1
xbs_pvoe[3][7] => xb_pvov.IN0
xbs_pvoe[3][8] => xb_pvoe.IN1
xbs_pvoe[3][8] => xb_pvov.IN0
xbs_pvoe[3][9] => xb_pvoe.IN1
xbs_pvoe[3][9] => xb_pvov.IN0
xbs_pvoe[3][10] => xb_pvoe.IN1
xbs_pvoe[3][10] => xb_pvov.IN0
xbs_pvoe[3][11] => xb_pvoe.IN1
xbs_pvoe[3][11] => xb_pvov.IN0
xbs_pvoe[3][12] => xb_pvoe.IN1
xbs_pvoe[3][12] => xb_pvov.IN0
xbs_pvoe[3][13] => xb_pvoe.IN1
xbs_pvoe[3][13] => xb_pvov.IN0
xbs_pvoe[3][14] => xb_pvoe.IN1
xbs_pvoe[3][14] => xb_pvov.IN0
xbs_pvoe[3][15] => xb_pvoe.IN1
xbs_pvoe[3][15] => xb_pvov.IN0
xbs_pvoe[3][16] => xb_pvoe.IN1
xbs_pvoe[3][16] => xb_pvov.IN0
xbs_pvoe[3][17] => xb_pvoe.IN1
xbs_pvoe[3][17] => xb_pvov.IN0
xbs_pvoe[3][18] => xb_pvoe.IN1
xbs_pvoe[3][18] => xb_pvov.IN0
xbs_pvoe[3][19] => xb_pvoe.IN1
xbs_pvoe[3][19] => xb_pvov.IN0
xbs_pvoe[3][20] => xb_pvoe.IN1
xbs_pvoe[3][20] => xb_pvov.IN0
xbs_pvoe[3][21] => xb_pvoe.IN1
xbs_pvoe[3][21] => xb_pvov.IN0
xbs_pvoe[3][22] => xb_pvoe.IN1
xbs_pvoe[3][22] => xb_pvov.IN0
xbs_pvoe[3][23] => xb_pvoe.IN1
xbs_pvoe[3][23] => xb_pvov.IN0
xbs_pvoe[3][24] => xb_pvoe.IN1
xbs_pvoe[3][24] => xb_pvov.IN0
xbs_pvoe[3][25] => xb_pvoe.IN1
xbs_pvoe[3][25] => xb_pvov.IN0
xbs_pvoe[3][26] => xb_pvoe.IN1
xbs_pvoe[3][26] => xb_pvov.IN0
xbs_pvoe[3][27] => xb_pvoe.IN1
xbs_pvoe[3][27] => xb_pvov.IN0
xbs_pvoe[3][28] => xb_pvoe.IN1
xbs_pvoe[3][28] => xb_pvov.IN0
xbs_pvoe[3][29] => xb_pvoe.IN1
xbs_pvoe[3][29] => xb_pvov.IN0
xbs_pvoe[3][30] => xb_pvoe.IN1
xbs_pvoe[3][30] => xb_pvov.IN0
xbs_pvoe[3][31] => xb_pvoe.IN1
xbs_pvoe[3][31] => xb_pvov.IN0
xbs_pvoe[3][32] => xb_pvoe.IN1
xbs_pvoe[3][32] => xb_pvov.IN0
xbs_pvoe[3][33] => xb_pvoe.IN1
xbs_pvoe[3][33] => xb_pvov.IN0
xbs_pvoe[3][34] => xb_pvoe.IN1
xbs_pvoe[3][34] => xb_pvov.IN0
xbs_pvoe[3][35] => xb_pvoe.IN1
xbs_pvoe[3][35] => xb_pvov.IN0
xbs_pvoe[3][36] => xb_pvoe.IN1
xbs_pvoe[3][36] => xb_pvov.IN0
xbs_pvoe[3][37] => xb_pvoe.IN1
xbs_pvoe[3][37] => xb_pvov.IN0
xbs_pvov[0][0] => xb_pvov.IN1
xbs_pvov[0][1] => xb_pvov.IN1
xbs_pvov[0][2] => xb_pvov.IN1
xbs_pvov[0][3] => xb_pvov.IN1
xbs_pvov[0][4] => xb_pvov.IN1
xbs_pvov[0][5] => xb_pvov.IN1
xbs_pvov[0][6] => xb_pvov.IN1
xbs_pvov[0][7] => xb_pvov.IN1
xbs_pvov[0][8] => xb_pvov.IN1
xbs_pvov[0][9] => xb_pvov.IN1
xbs_pvov[0][10] => xb_pvov.IN1
xbs_pvov[0][11] => xb_pvov.IN1
xbs_pvov[0][12] => xb_pvov.IN1
xbs_pvov[0][13] => xb_pvov.IN1
xbs_pvov[0][14] => xb_pvov.IN1
xbs_pvov[0][15] => xb_pvov.IN1
xbs_pvov[0][16] => xb_pvov.IN1
xbs_pvov[0][17] => xb_pvov.IN1
xbs_pvov[0][18] => xb_pvov.IN1
xbs_pvov[0][19] => xb_pvov.IN1
xbs_pvov[0][20] => xb_pvov.IN1
xbs_pvov[0][21] => xb_pvov.IN1
xbs_pvov[0][22] => xb_pvov.IN1
xbs_pvov[0][23] => xb_pvov.IN1
xbs_pvov[0][24] => xb_pvov.IN1
xbs_pvov[0][25] => xb_pvov.IN1
xbs_pvov[0][26] => xb_pvov.IN1
xbs_pvov[0][27] => xb_pvov.IN1
xbs_pvov[0][28] => xb_pvov.IN1
xbs_pvov[0][29] => xb_pvov.IN1
xbs_pvov[0][30] => xb_pvov.IN1
xbs_pvov[0][31] => xb_pvov.IN1
xbs_pvov[0][32] => xb_pvov.IN1
xbs_pvov[0][33] => xb_pvov.IN1
xbs_pvov[0][34] => xb_pvov.IN1
xbs_pvov[0][35] => xb_pvov.IN1
xbs_pvov[0][36] => xb_pvov.IN1
xbs_pvov[0][37] => xb_pvov.IN1
xbs_pvov[1][0] => xb_pvov.IN1
xbs_pvov[1][1] => xb_pvov.IN1
xbs_pvov[1][2] => xb_pvov.IN1
xbs_pvov[1][3] => xb_pvov.IN1
xbs_pvov[1][4] => xb_pvov.IN1
xbs_pvov[1][5] => xb_pvov.IN1
xbs_pvov[1][6] => xb_pvov.IN1
xbs_pvov[1][7] => xb_pvov.IN1
xbs_pvov[1][8] => xb_pvov.IN1
xbs_pvov[1][9] => xb_pvov.IN1
xbs_pvov[1][10] => xb_pvov.IN1
xbs_pvov[1][11] => xb_pvov.IN1
xbs_pvov[1][12] => xb_pvov.IN1
xbs_pvov[1][13] => xb_pvov.IN1
xbs_pvov[1][14] => xb_pvov.IN1
xbs_pvov[1][15] => xb_pvov.IN1
xbs_pvov[1][16] => xb_pvov.IN1
xbs_pvov[1][17] => xb_pvov.IN1
xbs_pvov[1][18] => xb_pvov.IN1
xbs_pvov[1][19] => xb_pvov.IN1
xbs_pvov[1][20] => xb_pvov.IN1
xbs_pvov[1][21] => xb_pvov.IN1
xbs_pvov[1][22] => xb_pvov.IN1
xbs_pvov[1][23] => xb_pvov.IN1
xbs_pvov[1][24] => xb_pvov.IN1
xbs_pvov[1][25] => xb_pvov.IN1
xbs_pvov[1][26] => xb_pvov.IN1
xbs_pvov[1][27] => xb_pvov.IN1
xbs_pvov[1][28] => xb_pvov.IN1
xbs_pvov[1][29] => xb_pvov.IN1
xbs_pvov[1][30] => xb_pvov.IN1
xbs_pvov[1][31] => xb_pvov.IN1
xbs_pvov[1][32] => xb_pvov.IN1
xbs_pvov[1][33] => xb_pvov.IN1
xbs_pvov[1][34] => xb_pvov.IN1
xbs_pvov[1][35] => xb_pvov.IN1
xbs_pvov[1][36] => xb_pvov.IN1
xbs_pvov[1][37] => xb_pvov.IN1
xbs_pvov[2][0] => xb_pvov.IN1
xbs_pvov[2][1] => xb_pvov.IN1
xbs_pvov[2][2] => xb_pvov.IN1
xbs_pvov[2][3] => xb_pvov.IN1
xbs_pvov[2][4] => xb_pvov.IN1
xbs_pvov[2][5] => xb_pvov.IN1
xbs_pvov[2][6] => xb_pvov.IN1
xbs_pvov[2][7] => xb_pvov.IN1
xbs_pvov[2][8] => xb_pvov.IN1
xbs_pvov[2][9] => xb_pvov.IN1
xbs_pvov[2][10] => xb_pvov.IN1
xbs_pvov[2][11] => xb_pvov.IN1
xbs_pvov[2][12] => xb_pvov.IN1
xbs_pvov[2][13] => xb_pvov.IN1
xbs_pvov[2][14] => xb_pvov.IN1
xbs_pvov[2][15] => xb_pvov.IN1
xbs_pvov[2][16] => xb_pvov.IN1
xbs_pvov[2][17] => xb_pvov.IN1
xbs_pvov[2][18] => xb_pvov.IN1
xbs_pvov[2][19] => xb_pvov.IN1
xbs_pvov[2][20] => xb_pvov.IN1
xbs_pvov[2][21] => xb_pvov.IN1
xbs_pvov[2][22] => xb_pvov.IN1
xbs_pvov[2][23] => xb_pvov.IN1
xbs_pvov[2][24] => xb_pvov.IN1
xbs_pvov[2][25] => xb_pvov.IN1
xbs_pvov[2][26] => xb_pvov.IN1
xbs_pvov[2][27] => xb_pvov.IN1
xbs_pvov[2][28] => xb_pvov.IN1
xbs_pvov[2][29] => xb_pvov.IN1
xbs_pvov[2][30] => xb_pvov.IN1
xbs_pvov[2][31] => xb_pvov.IN1
xbs_pvov[2][32] => xb_pvov.IN1
xbs_pvov[2][33] => xb_pvov.IN1
xbs_pvov[2][34] => xb_pvov.IN1
xbs_pvov[2][35] => xb_pvov.IN1
xbs_pvov[2][36] => xb_pvov.IN1
xbs_pvov[2][37] => xb_pvov.IN1
xbs_pvov[3][0] => xb_pvov.IN1
xbs_pvov[3][1] => xb_pvov.IN1
xbs_pvov[3][2] => xb_pvov.IN1
xbs_pvov[3][3] => xb_pvov.IN1
xbs_pvov[3][4] => xb_pvov.IN1
xbs_pvov[3][5] => xb_pvov.IN1
xbs_pvov[3][6] => xb_pvov.IN1
xbs_pvov[3][7] => xb_pvov.IN1
xbs_pvov[3][8] => xb_pvov.IN1
xbs_pvov[3][9] => xb_pvov.IN1
xbs_pvov[3][10] => xb_pvov.IN1
xbs_pvov[3][11] => xb_pvov.IN1
xbs_pvov[3][12] => xb_pvov.IN1
xbs_pvov[3][13] => xb_pvov.IN1
xbs_pvov[3][14] => xb_pvov.IN1
xbs_pvov[3][15] => xb_pvov.IN1
xbs_pvov[3][16] => xb_pvov.IN1
xbs_pvov[3][17] => xb_pvov.IN1
xbs_pvov[3][18] => xb_pvov.IN1
xbs_pvov[3][19] => xb_pvov.IN1
xbs_pvov[3][20] => xb_pvov.IN1
xbs_pvov[3][21] => xb_pvov.IN1
xbs_pvov[3][22] => xb_pvov.IN1
xbs_pvov[3][23] => xb_pvov.IN1
xbs_pvov[3][24] => xb_pvov.IN1
xbs_pvov[3][25] => xb_pvov.IN1
xbs_pvov[3][26] => xb_pvov.IN1
xbs_pvov[3][27] => xb_pvov.IN1
xbs_pvov[3][28] => xb_pvov.IN1
xbs_pvov[3][29] => xb_pvov.IN1
xbs_pvov[3][30] => xb_pvov.IN1
xbs_pvov[3][31] => xb_pvov.IN1
xbs_pvov[3][32] => xb_pvov.IN1
xbs_pvov[3][33] => xb_pvov.IN1
xbs_pvov[3][34] => xb_pvov.IN1
xbs_pvov[3][35] => xb_pvov.IN1
xbs_pvov[3][36] => xb_pvov.IN1
xbs_pvov[3][37] => xb_pvov.IN1
xb_ddoe[0] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[1] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[2] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[3] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[4] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[5] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[6] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[7] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[8] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[9] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[10] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[11] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[12] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[13] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[14] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[15] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[16] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[17] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[18] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[19] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[20] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[21] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[22] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[23] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[24] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[25] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[26] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[27] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[28] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[29] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[30] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[31] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[32] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[33] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[34] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[35] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[36] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[37] <= xb_ddoe.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[0] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[1] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[2] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[3] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[4] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[5] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[6] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[7] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[8] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[9] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[10] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[11] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[12] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[13] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[14] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[15] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[16] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[17] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[18] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[19] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[20] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[21] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[22] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[23] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[24] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[25] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[26] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[27] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[28] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[29] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[30] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[31] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[32] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[33] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[34] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[35] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[36] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_ddov[37] <= xb_ddov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[0] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[1] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[2] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[3] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[4] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[5] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[6] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[7] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[8] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[9] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[10] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[11] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[12] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[13] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[14] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[15] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[16] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[17] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[18] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[19] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[20] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[21] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[22] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[23] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[24] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[25] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[26] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[27] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[28] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[29] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[30] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[31] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[32] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[33] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[34] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[35] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[36] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvoe[37] <= xb_pvoe.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[0] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[1] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[2] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[3] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[4] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[5] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[6] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[7] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[8] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[9] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[10] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[11] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[12] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[13] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[14] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[15] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[16] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[17] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[18] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[19] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[20] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[21] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[22] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[23] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[24] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[25] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[26] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[27] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[28] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[29] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[30] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[31] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[32] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[33] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[34] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[35] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[36] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE
xb_pvov[37] <= xb_pvov.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst
rstn => xack[0].ACLR
rstn => xack[1].ACLR
rstn => xmsk[0].ACLR
rstn => xmsk[1].ACLR
rstn => xicr[0].ACLR
rstn => xicr[1].ACLR
rstn => xifr[0].ACLR
rstn => xifr[1].ACLR
clk => xifr[0].CLK
clk => xifr[1].CLK
clk => xack[0].CLK
clk => xack[1].CLK
clk => xmsk[0].CLK
clk => xmsk[1].CLK
clk => xicr[0].CLK
clk => xicr[1].CLK
adr[0] => ~NO_FANOUT~
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
iowe => ~NO_FANOUT~
iore => ~NO_FANOUT~
dbus_in[0] => xifr.IN1
dbus_in[0] => xack.IN1
dbus_in[0] => xicr[0].DATAIN
dbus_in[0] => xmsk[0].DATAIN
dbus_in[1] => xack.IN1
dbus_in[1] => xifr.IN1
dbus_in[1] => xicr[1].DATAIN
dbus_in[1] => xmsk[1].DATAIN
dbus_in[2] => ~NO_FANOUT~
dbus_in[3] => ~NO_FANOUT~
dbus_in[4] => ~NO_FANOUT~
dbus_in[5] => ~NO_FANOUT~
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out_raw.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out_raw.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= <GND>
dbus_out[3] <= <GND>
dbus_out[4] <= <GND>
dbus_out[5] <= <GND>
dbus_out[6] <= <GND>
dbus_out[7] <= <GND>
out_en <= out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => Equal0.IN2
ramadr[0] => Equal1.IN7
ramadr[0] => Equal2.IN3
ramadr[0] => Equal3.IN3
ramadr[1] => Equal0.IN7
ramadr[1] => Equal1.IN2
ramadr[1] => Equal2.IN2
ramadr[1] => Equal3.IN7
ramadr[2] => Equal0.IN6
ramadr[2] => Equal1.IN6
ramadr[2] => Equal2.IN7
ramadr[2] => Equal3.IN2
ramadr[3] => Equal0.IN5
ramadr[3] => Equal1.IN5
ramadr[3] => Equal2.IN6
ramadr[3] => Equal3.IN6
ramadr[4] => Equal0.IN4
ramadr[4] => Equal1.IN4
ramadr[4] => Equal2.IN5
ramadr[4] => Equal3.IN5
ramadr[5] => Equal0.IN1
ramadr[5] => Equal1.IN1
ramadr[5] => Equal2.IN1
ramadr[5] => Equal3.IN1
ramadr[6] => Equal0.IN0
ramadr[6] => Equal1.IN0
ramadr[6] => Equal2.IN0
ramadr[6] => Equal3.IN0
ramadr[7] => Equal0.IN3
ramadr[7] => Equal1.IN3
ramadr[7] => Equal2.IN4
ramadr[7] => Equal3.IN4
ramre => xicr_re.IN1
ramre => xifr_re.IN1
ramre => xmsk_re.IN1
ramwe => xicr_we.IN1
ramwe => xifr_we.IN1
ramwe => xmsk_we.IN1
ramwe => xack_we.IN1
dm_sel => sel_xicr.IN1
dm_sel => sel_xifr.IN1
dm_sel => sel_xmsk.IN1
dm_sel => sel_xack.IN1
x_int_in[0] => xifr.IN1
x_int_in[1] => xifr.IN1
x_irq[0] <= x_irq.DB_MAX_OUTPUT_PORT_TYPE
x_irq[1] <= x_irq.DB_MAX_OUTPUT_PORT_TYPE
x_irq_ack[0] => xifr.IN1
x_irq_ack[1] => xack.IN1


|xlr8_alorium_top|xlr8_iomux328:iomux328_inst
clk => ~NO_FANOUT~
core_rstn => ~NO_FANOUT~
portb_pads[0] <> portb_pads[0]
portb_pads[1] <> portb_pads[1]
portb_pads[2] <> portb_pads[2]
portb_pads[3] <> portb_pads[3]
portb_pads[4] <> portb_pads[4]
portb_pads[5] <> portb_pads[5]
portc_pads[0] <> portc_pads[0]
portc_pads[1] <> portc_pads[1]
portc_pads[2] <> portc_pads[2]
portc_pads[3] <> portc_pads[3]
portc_pads[4] <> portc_pads[4]
portc_pads[5] <> portc_pads[5]
portd_pads[0] <> portd_pads[0]
portd_pads[1] <> portd_pads[1]
portd_pads[2] <> portd_pads[2]
portd_pads[3] <> portd_pads[3]
portd_pads[4] <> portd_pads[4]
portd_pads[5] <> portd_pads[5]
portd_pads[6] <> portd_pads[6]
portd_pads[7] <> portd_pads[7]
SDA <> SDA
SCL <> SCL
RX => RXD_rcv.DATAIN
TX <= TXD.DB_MAX_OUTPUT_PORT_TYPE
PUD => I2C_ENABLE.IN0
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portb_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portc_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
SLEEP => portd_ie.IN1
ADCD[0] => portc_dieoe[0].IN1
ADCD[1] => portc_dieoe[1].IN1
ADCD[2] => portc_dieoe[2].IN1
ADCD[3] => portc_dieoe[3].IN1
ADCD[4] => portc_dieoe[4].IN1
ADCD[5] => portc_dieoe[5].IN1
portb_portx[0] => portb_dout.IN0
portb_portx[1] => portb_dout.IN1
portb_portx[2] => portb_dout.IN1
portb_portx[3] => portb_dout.IN1
portb_portx[4] => portb_dout.IN1
portb_portx[5] => portb_dout.IN1
portb_ddrx[0] => portb_oe.IN0
portb_ddrx[1] => portb_oe.IN0
portb_ddrx[2] => portb_oe.IN1
portb_ddrx[3] => portb_oe.IN1
portb_ddrx[4] => portb_ddov.IN1
portb_ddrx[4] => portb_oe.IN1
portb_ddrx[5] => portb_oe.IN1
portb_pinx[0] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[1] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[2] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[3] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[4] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portb_pinx[5] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_portx[0] => portc_dout.IN0
portc_portx[1] => portc_dout.IN0
portc_portx[2] => portc_dout.IN0
portc_portx[3] => portc_dout.IN0
portc_portx[4] => portc_dout.IN0
portc_portx[4] => WideAnd0.IN0
portc_portx[5] => portc_dout.IN0
portc_portx[5] => WideAnd0.IN1
portc_ddrx[0] => portc_oe.IN0
portc_ddrx[1] => portc_oe.IN0
portc_ddrx[2] => portc_oe.IN0
portc_ddrx[3] => portc_oe.IN0
portc_ddrx[4] => portc_oe.IN0
portc_ddrx[5] => portc_oe.IN0
portc_pinx[0] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[1] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[2] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[3] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[4] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portc_pinx[5] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_portx[0] => portd_dout.IN0
portd_portx[1] => portd_dout.IN0
portd_portx[2] => portd_dout.IN0
portd_portx[3] => portd_dout.IN1
portd_portx[4] => portd_dout.IN1
portd_portx[5] => portd_dout.IN1
portd_portx[6] => portd_dout.IN1
portd_portx[7] => portd_dout.IN0
portd_ddrx[0] => portd_oe.IN0
portd_ddrx[1] => portd_oe.IN0
portd_ddrx[2] => portd_oe.IN0
portd_ddrx[3] => portd_oe.IN0
portd_ddrx[4] => portd_oe.IN0
portd_ddrx[5] => portd_oe.IN0
portd_ddrx[6] => portd_oe.IN0
portd_ddrx[7] => portd_oe.IN0
portd_pinx[0] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[1] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[2] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[3] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[4] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[5] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[6] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
portd_pinx[7] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
xb_ddoe[0] => portd_oe.IN0
xb_ddoe[0] => portd_oe.IN1
xb_ddoe[1] => portd_oe.IN0
xb_ddoe[1] => portd_oe.IN1
xb_ddoe[2] => portd_oe.IN0
xb_ddoe[2] => portd_oe.IN1
xb_ddoe[3] => portd_oe.IN0
xb_ddoe[3] => portd_oe.IN1
xb_ddoe[4] => portd_oe.IN0
xb_ddoe[4] => portd_oe.IN1
xb_ddoe[5] => portd_oe.IN0
xb_ddoe[5] => portd_oe.IN1
xb_ddoe[6] => portd_oe.IN0
xb_ddoe[6] => portd_oe.IN1
xb_ddoe[7] => portd_oe.IN0
xb_ddoe[7] => portd_oe.IN1
xb_ddoe[8] => portb_oe.IN0
xb_ddoe[8] => portb_oe.IN1
xb_ddoe[9] => portb_oe.IN0
xb_ddoe[9] => portb_oe.IN1
xb_ddoe[10] => portb_oe.IN0
xb_ddoe[10] => portb_oe.IN1
xb_ddoe[11] => portb_oe.IN0
xb_ddoe[11] => portb_oe.IN1
xb_ddoe[12] => portb_oe.IN0
xb_ddoe[12] => portb_oe.IN0
xb_ddoe[13] => portb_oe.IN0
xb_ddoe[13] => portb_oe.IN1
xb_ddoe[14] => portc_oe.IN0
xb_ddoe[14] => portc_oe.IN1
xb_ddoe[15] => portc_oe.IN0
xb_ddoe[15] => portc_oe.IN1
xb_ddoe[16] => portc_oe.IN0
xb_ddoe[16] => portc_oe.IN1
xb_ddoe[17] => portc_oe.IN0
xb_ddoe[17] => portc_oe.IN1
xb_ddoe[18] => portc_oe.IN0
xb_ddoe[18] => portc_oe.IN1
xb_ddoe[19] => portc_oe.IN0
xb_ddoe[19] => portc_oe.IN1
xb_ddov[0] => portd_oe.IN1
xb_ddov[1] => portd_oe.IN1
xb_ddov[2] => portd_oe.IN1
xb_ddov[3] => portd_oe.IN1
xb_ddov[4] => portd_oe.IN1
xb_ddov[5] => portd_oe.IN1
xb_ddov[6] => portd_oe.IN1
xb_ddov[7] => portd_oe.IN1
xb_ddov[8] => portb_oe.IN1
xb_ddov[9] => portb_oe.IN1
xb_ddov[10] => portb_oe.IN1
xb_ddov[11] => portb_oe.IN1
xb_ddov[12] => portb_oe.IN1
xb_ddov[13] => portb_oe.IN1
xb_ddov[14] => portc_oe.IN1
xb_ddov[15] => portc_oe.IN1
xb_ddov[16] => portc_oe.IN1
xb_ddov[17] => portc_oe.IN1
xb_ddov[18] => portc_oe.IN1
xb_ddov[19] => portc_oe.IN1
xb_pvoe[0] => portd_dout.IN0
xb_pvoe[0] => portd_dout.IN1
xb_pvoe[1] => portd_dout.IN0
xb_pvoe[1] => portd_dout.IN1
xb_pvoe[2] => portd_dout.IN0
xb_pvoe[2] => portd_dout.IN1
xb_pvoe[3] => portd_dout.IN0
xb_pvoe[3] => portd_dout.IN0
xb_pvoe[4] => portd_dout.IN0
xb_pvoe[4] => portd_dout.IN0
xb_pvoe[5] => portd_dout.IN0
xb_pvoe[5] => portd_dout.IN0
xb_pvoe[6] => portd_dout.IN0
xb_pvoe[6] => portd_dout.IN0
xb_pvoe[7] => portd_dout.IN0
xb_pvoe[7] => portd_dout.IN1
xb_pvoe[8] => portb_dout.IN0
xb_pvoe[8] => portb_dout.IN1
xb_pvoe[9] => portb_dout.IN0
xb_pvoe[9] => portb_dout.IN0
xb_pvoe[10] => portb_dout.IN0
xb_pvoe[10] => portb_dout.IN0
xb_pvoe[11] => portb_dout.IN0
xb_pvoe[11] => portb_dout.IN1
xb_pvoe[12] => portb_dout.IN0
xb_pvoe[12] => portb_dout.IN1
xb_pvoe[13] => portb_dout.IN0
xb_pvoe[13] => portb_dout.IN1
xb_pvoe[14] => portc_dout.IN0
xb_pvoe[14] => portc_dout.IN1
xb_pvoe[15] => portc_dout.IN0
xb_pvoe[15] => portc_dout.IN1
xb_pvoe[16] => portc_dout.IN0
xb_pvoe[16] => portc_dout.IN1
xb_pvoe[17] => portc_dout.IN0
xb_pvoe[17] => portc_dout.IN1
xb_pvoe[18] => portc_dout.IN0
xb_pvoe[18] => portc_dout.IN1
xb_pvoe[19] => portc_dout.IN0
xb_pvoe[19] => portc_dout.IN1
xb_pvov[0] => portd_dout.IN1
xb_pvov[1] => portd_dout.IN1
xb_pvov[2] => portd_dout.IN1
xb_pvov[3] => portd_dout.IN1
xb_pvov[4] => portd_dout.IN1
xb_pvov[5] => portd_dout.IN1
xb_pvov[6] => portd_dout.IN1
xb_pvov[7] => portd_dout.IN1
xb_pvov[8] => portb_dout.IN1
xb_pvov[9] => portb_dout.IN1
xb_pvov[10] => portb_dout.IN1
xb_pvov[11] => portb_dout.IN1
xb_pvov[12] => portb_dout.IN1
xb_pvov[13] => portb_dout.IN1
xb_pvov[14] => portc_dout.IN1
xb_pvov[15] => portc_dout.IN1
xb_pvov[16] => portc_dout.IN1
xb_pvov[17] => portc_dout.IN1
xb_pvov[18] => portc_dout.IN1
xb_pvov[19] => portc_dout.IN1
xb_pinx[0] <= xb_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[1] <= xb_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[2] <= xb_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[3] <= xb_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[4] <= xb_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[5] <= xb_pinx[5].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[6] <= xb_pinx[6].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[7] <= xb_pinx[7].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[8] <= xb_pinx[8].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[9] <= xb_pinx[9].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[10] <= xb_pinx[10].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[11] <= xb_pinx[11].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[12] <= xb_pinx[12].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[13] <= xb_pinx[13].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[14] <= xb_pinx[14].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[15] <= xb_pinx[15].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[16] <= xb_pinx[16].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[17] <= xb_pinx[17].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[18] <= xb_pinx[18].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[19] <= xb_pinx[19].DB_MAX_OUTPUT_PORT_TYPE
pcint_irq[0] => portb_dieoe[0].IN0
pcint_irq[1] => portb_dieoe[1].IN0
pcint_irq[2] => portb_dieoe[2].IN0
pcint_irq[3] => portb_dieoe[3].IN0
pcint_irq[4] => portb_dieoe[4].IN0
pcint_irq[5] => portb_dieoe[5].IN0
pcint_irq[6] => ~NO_FANOUT~
pcint_irq[7] => ~NO_FANOUT~
pcint_irq[8] => portc_dieov[0].IN0
pcint_irq[9] => portc_dieov[1].IN0
pcint_irq[10] => portc_dieov[2].IN0
pcint_irq[11] => portc_dieov[3].IN0
pcint_irq[12] => portc_dieov[4].IN0
pcint_irq[13] => portc_dieov[5].IN0
pcint_irq[14] => ~NO_FANOUT~
pcint_irq[15] => ~NO_FANOUT~
pcint_irq[16] => portd_dieoe[0].IN0
pcint_irq[17] => portd_dieoe[1].IN0
pcint_irq[18] => portd_dieoe.IN0
pcint_irq[19] => portd_dieoe.IN0
pcint_irq[20] => portd_dieoe[4].IN0
pcint_irq[21] => portd_dieoe[5].IN0
pcint_irq[22] => portd_dieoe[6].IN0
pcint_irq[23] => portd_dieoe[7].IN0
pcie0 => portb_dieoe[5].IN1
pcie0 => portb_dieoe[4].IN1
pcie0 => portb_dieoe[3].IN1
pcie0 => portb_dieoe[2].IN1
pcie0 => portb_dieoe[1].IN1
pcie0 => portb_dieoe[0].IN1
pcie1 => portc_dieov[5].IN1
pcie1 => portc_dieov[4].IN1
pcie1 => portc_dieov[3].IN1
pcie1 => portc_dieov[2].IN1
pcie1 => portc_dieov[1].IN1
pcie1 => portc_dieov[0].IN1
pcie1 => portd_dieoe.IN1
pcie2 => portd_dieoe[7].IN1
pcie2 => portd_dieoe[6].IN1
pcie2 => portd_dieoe[5].IN1
pcie2 => portd_dieoe[4].IN1
pcie2 => portd_dieoe.IN1
pcie2 => portd_dieoe[1].IN1
pcie2 => portd_dieoe[0].IN1
pcint_rcv[0] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[1] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[2] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[3] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[4] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[5] <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[6] <= <GND>
pcint_rcv[7] <= <GND>
pcint_rcv[8] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[9] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[10] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[11] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[12] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[13] <= portc_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[14] <= <GND>
pcint_rcv[15] <= <GND>
pcint_rcv[16] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[17] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[18] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[19] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[20] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[21] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[22] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
pcint_rcv[23] <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
spe => portb_ddoe[5].IN0
spe => portb_pvoe[5].IN0
spe => portb_pvoe[4].IN0
spe => portb_ddoe[3].IN0
spe => portb_pvov.IN0
spe => portb_ddoe[2].IN0
spe => portb_oe.IN1
spe => portb_oe.IN1
spimaster => portb_pvoe[5].IN1
spimaster => portb_ddov[4].OUTPUTSELECT
spimaster => portb_ddoe[5].IN1
spimaster => portb_pvoe[4].IN1
spimaster => portb_ddoe[2].IN1
spimaster => portb_ddoe[3].IN1
scko => portb_dout.IN1
misoo => portb_dout.IN1
mosio => portb_pvov.IN1
scki <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
misoi <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
mosii <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
ss_b <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
OC2A_enable => portb_pvoe[3].IN1
OC2A_pin => portb_pvov[3].IN1
OC1B_enable => portb_dout.IN0
OC1B_enable => portb_dout.IN1
OC1B_pin => portb_dout.IN1
OC1A_enable => portb_dout.IN0
OC1A_enable => portb_dout.IN1
OC1A_pin => portb_dout.IN1
ICP1_pin <= portb_pinx.DB_MAX_OUTPUT_PORT_TYPE
PIN13LED <= PIN13LED.DB_MAX_OUTPUT_PORT_TYPE
twen => SDA.IN0
twen => SCL.IN0
twen => I2C_ENABLE.IN1
sdain <= sdain.DB_MAX_OUTPUT_PORT_TYPE
sdaout => SDA.IN1
sclin <= sclin.DB_MAX_OUTPUT_PORT_TYPE
sclout => SCL.IN1
I2C_ENABLE <= I2C_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
UMSEL => portd_dout.IN0
UMSEL => portd_dout.IN1
xcko => portd_dout.IN1
xck_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
T1_pin <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
T0_pin <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
OC2B_enable => portd_dout.IN0
OC2B_enable => portd_dout.IN1
OC2B_pin => portd_dout.IN1
OC0B_enable => portd_dout.IN0
OC0B_enable => portd_dout.IN1
OC0B_pin => portd_dout.IN1
OC0A_enable => portd_dout.IN0
OC0A_enable => portd_dout.IN1
OC0A_pin => portd_dout.IN1
INT1_enable => portd_dieoe[3].IN1
INT1_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
INT0_enable => portd_dieoe[2].IN1
INT0_rcv <= portd_pinx.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_en => ~NO_FANOUT~
TXD => TX.DATAIN
uart_rx_en => ~NO_FANOUT~
RXD_rcv <= RX.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_d_mem:d_mem_inst
cp2 => cp2.IN1
ce => ce.IN1
address[0] => addr_tmp[0].IN1
address[1] => addr_tmp[1].IN1
address[2] => addr_tmp[2].IN1
address[3] => addr_tmp[3].IN1
address[4] => addr_tmp[4].IN1
address[5] => addr_tmp[5].IN1
address[6] => addr_tmp[6].IN1
address[7] => addr_tmp[7].IN1
address[8] => addr_tmp[8].IN1
address[9] => addr_tmp[9].IN1
address[10] => addr_tmp[10].IN1
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= altsyncram:altsyncram_inst.q_a
dout[1] <= altsyncram:altsyncram_inst.q_a
dout[2] <= altsyncram:altsyncram_inst.q_a
dout[3] <= altsyncram:altsyncram_inst.q_a
dout[4] <= altsyncram:altsyncram_inst.q_a
dout[5] <= altsyncram:altsyncram_inst.q_a
dout[6] <= altsyncram:altsyncram_inst.q_a
dout[7] <= altsyncram:altsyncram_inst.q_a
we => we.IN1


|xlr8_alorium_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst
wren_a => altsyncram_s4h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s4h1:auto_generated.data_a[0]
data_a[1] => altsyncram_s4h1:auto_generated.data_a[1]
data_a[2] => altsyncram_s4h1:auto_generated.data_a[2]
data_a[3] => altsyncram_s4h1:auto_generated.data_a[3]
data_a[4] => altsyncram_s4h1:auto_generated.data_a[4]
data_a[5] => altsyncram_s4h1:auto_generated.data_a[5]
data_a[6] => altsyncram_s4h1:auto_generated.data_a[6]
data_a[7] => altsyncram_s4h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_s4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_s4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_s4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_s4h1:auto_generated.address_a[4]
address_a[5] => altsyncram_s4h1:auto_generated.address_a[5]
address_a[6] => altsyncram_s4h1:auto_generated.address_a[6]
address_a[7] => altsyncram_s4h1:auto_generated.address_a[7]
address_a[8] => altsyncram_s4h1:auto_generated.address_a[8]
address_a[9] => altsyncram_s4h1:auto_generated.address_a[9]
address_a[10] => altsyncram_s4h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_s4h1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s4h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|xlr8_alorium_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst
clk => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.clock
rst_flash_n => ~NO_FANOUT~
pm_core_rd_addr[0] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[0]
pm_core_rd_addr[1] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[1]
pm_core_rd_addr[2] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[2]
pm_core_rd_addr[3] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[3]
pm_core_rd_addr[4] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[4]
pm_core_rd_addr[5] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[5]
pm_core_rd_addr[6] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[6]
pm_core_rd_addr[7] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[7]
pm_core_rd_addr[8] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[8]
pm_core_rd_addr[9] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[9]
pm_core_rd_addr[10] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[10]
pm_core_rd_addr[11] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[11]
pm_core_rd_addr[12] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[12]
pm_core_rd_addr[13] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_b[13]
pm_core_rd_addr[14] => ~NO_FANOUT~
pm_core_rd_addr[15] => ~NO_FANOUT~
pm_core_rd_addr[16] => ~NO_FANOUT~
pm_core_rd_data[0] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[0]
pm_core_rd_data[1] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[1]
pm_core_rd_data[2] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[2]
pm_core_rd_data[3] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[3]
pm_core_rd_data[4] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[4]
pm_core_rd_data[5] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[5]
pm_core_rd_data[6] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[6]
pm_core_rd_data[7] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[7]
pm_core_rd_data[8] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[8]
pm_core_rd_data[9] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[9]
pm_core_rd_data[10] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[10]
pm_core_rd_data[11] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[11]
pm_core_rd_data[12] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[12]
pm_core_rd_data[13] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[13]
pm_core_rd_data[14] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[14]
pm_core_rd_data[15] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_b[15]
pm_ce => ~NO_FANOUT~
pm_wr => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.wren_a
pm_wr_data[0] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[0]
pm_wr_data[1] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[1]
pm_wr_data[2] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[2]
pm_wr_data[3] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[3]
pm_wr_data[4] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[4]
pm_wr_data[5] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[5]
pm_wr_data[6] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[6]
pm_wr_data[7] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[7]
pm_wr_data[8] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[8]
pm_wr_data[9] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[9]
pm_wr_data[10] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[10]
pm_wr_data[11] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[11]
pm_wr_data[12] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[12]
pm_wr_data[13] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[13]
pm_wr_data[14] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[14]
pm_wr_data[15] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.data_a[15]
pm_addr[0] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[0]
pm_addr[1] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[1]
pm_addr[2] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[2]
pm_addr[3] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[3]
pm_addr[4] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[4]
pm_addr[5] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[5]
pm_addr[6] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[6]
pm_addr[7] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[7]
pm_addr[8] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[8]
pm_addr[9] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[9]
pm_addr[10] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[10]
pm_addr[11] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[11]
pm_addr[12] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[12]
pm_addr[13] => ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.address_a[13]
pm_addr[14] => ~NO_FANOUT~
pm_addr[15] => ~NO_FANOUT~
pm_addr[16] => ~NO_FANOUT~
pm_rd_data[0] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[0]
pm_rd_data[1] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[1]
pm_rd_data[2] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[2]
pm_rd_data[3] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[3]
pm_rd_data[4] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[4]
pm_rd_data[5] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[5]
pm_rd_data[6] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[6]
pm_rd_data[7] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[7]
pm_rd_data[8] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[8]
pm_rd_data[9] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[9]
pm_rd_data[10] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[10]
pm_rd_data[11] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[11]
pm_rd_data[12] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[12]
pm_rd_data[13] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[13]
pm_rd_data[14] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[14]
pm_rd_data[15] <= ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst.q_a[15]


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component
wren_a => altsyncram_ehh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ehh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ehh2:auto_generated.data_a[0]
data_a[1] => altsyncram_ehh2:auto_generated.data_a[1]
data_a[2] => altsyncram_ehh2:auto_generated.data_a[2]
data_a[3] => altsyncram_ehh2:auto_generated.data_a[3]
data_a[4] => altsyncram_ehh2:auto_generated.data_a[4]
data_a[5] => altsyncram_ehh2:auto_generated.data_a[5]
data_a[6] => altsyncram_ehh2:auto_generated.data_a[6]
data_a[7] => altsyncram_ehh2:auto_generated.data_a[7]
data_a[8] => altsyncram_ehh2:auto_generated.data_a[8]
data_a[9] => altsyncram_ehh2:auto_generated.data_a[9]
data_a[10] => altsyncram_ehh2:auto_generated.data_a[10]
data_a[11] => altsyncram_ehh2:auto_generated.data_a[11]
data_a[12] => altsyncram_ehh2:auto_generated.data_a[12]
data_a[13] => altsyncram_ehh2:auto_generated.data_a[13]
data_a[14] => altsyncram_ehh2:auto_generated.data_a[14]
data_a[15] => altsyncram_ehh2:auto_generated.data_a[15]
data_b[0] => altsyncram_ehh2:auto_generated.data_b[0]
data_b[1] => altsyncram_ehh2:auto_generated.data_b[1]
data_b[2] => altsyncram_ehh2:auto_generated.data_b[2]
data_b[3] => altsyncram_ehh2:auto_generated.data_b[3]
data_b[4] => altsyncram_ehh2:auto_generated.data_b[4]
data_b[5] => altsyncram_ehh2:auto_generated.data_b[5]
data_b[6] => altsyncram_ehh2:auto_generated.data_b[6]
data_b[7] => altsyncram_ehh2:auto_generated.data_b[7]
data_b[8] => altsyncram_ehh2:auto_generated.data_b[8]
data_b[9] => altsyncram_ehh2:auto_generated.data_b[9]
data_b[10] => altsyncram_ehh2:auto_generated.data_b[10]
data_b[11] => altsyncram_ehh2:auto_generated.data_b[11]
data_b[12] => altsyncram_ehh2:auto_generated.data_b[12]
data_b[13] => altsyncram_ehh2:auto_generated.data_b[13]
data_b[14] => altsyncram_ehh2:auto_generated.data_b[14]
data_b[15] => altsyncram_ehh2:auto_generated.data_b[15]
address_a[0] => altsyncram_ehh2:auto_generated.address_a[0]
address_a[1] => altsyncram_ehh2:auto_generated.address_a[1]
address_a[2] => altsyncram_ehh2:auto_generated.address_a[2]
address_a[3] => altsyncram_ehh2:auto_generated.address_a[3]
address_a[4] => altsyncram_ehh2:auto_generated.address_a[4]
address_a[5] => altsyncram_ehh2:auto_generated.address_a[5]
address_a[6] => altsyncram_ehh2:auto_generated.address_a[6]
address_a[7] => altsyncram_ehh2:auto_generated.address_a[7]
address_a[8] => altsyncram_ehh2:auto_generated.address_a[8]
address_a[9] => altsyncram_ehh2:auto_generated.address_a[9]
address_a[10] => altsyncram_ehh2:auto_generated.address_a[10]
address_a[11] => altsyncram_ehh2:auto_generated.address_a[11]
address_a[12] => altsyncram_ehh2:auto_generated.address_a[12]
address_a[13] => altsyncram_ehh2:auto_generated.address_a[13]
address_a[14] => altsyncram_ehh2:auto_generated.address_a[14]
address_b[0] => altsyncram_ehh2:auto_generated.address_b[0]
address_b[1] => altsyncram_ehh2:auto_generated.address_b[1]
address_b[2] => altsyncram_ehh2:auto_generated.address_b[2]
address_b[3] => altsyncram_ehh2:auto_generated.address_b[3]
address_b[4] => altsyncram_ehh2:auto_generated.address_b[4]
address_b[5] => altsyncram_ehh2:auto_generated.address_b[5]
address_b[6] => altsyncram_ehh2:auto_generated.address_b[6]
address_b[7] => altsyncram_ehh2:auto_generated.address_b[7]
address_b[8] => altsyncram_ehh2:auto_generated.address_b[8]
address_b[9] => altsyncram_ehh2:auto_generated.address_b[9]
address_b[10] => altsyncram_ehh2:auto_generated.address_b[10]
address_b[11] => altsyncram_ehh2:auto_generated.address_b[11]
address_b[12] => altsyncram_ehh2:auto_generated.address_b[12]
address_b[13] => altsyncram_ehh2:auto_generated.address_b[13]
address_b[14] => altsyncram_ehh2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ehh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ehh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ehh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ehh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ehh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ehh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ehh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ehh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ehh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ehh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ehh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ehh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ehh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ehh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ehh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ehh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ehh2:auto_generated.q_a[15]
q_b[0] <= altsyncram_ehh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ehh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ehh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ehh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ehh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ehh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ehh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ehh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ehh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ehh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ehh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ehh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ehh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ehh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ehh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ehh2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c7a:decode2.data[0]
address_a[13] => decode_5j9:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_c7a:decode2.data[1]
address_a[14] => decode_5j9:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_c7a:decode3.data[0]
address_b[13] => decode_5j9:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_c7a:decode3.data[1]
address_b[14] => decode_5j9:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a48.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[1] => ram_block1a49.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[2] => ram_block1a50.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[3] => ram_block1a51.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[4] => ram_block1a52.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[5] => ram_block1a53.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[6] => ram_block1a54.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[7] => ram_block1a55.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a24.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[8] => ram_block1a56.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a25.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[9] => ram_block1a57.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a26.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[10] => ram_block1a58.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a27.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[11] => ram_block1a59.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a28.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[12] => ram_block1a60.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a29.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[13] => ram_block1a61.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a30.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[14] => ram_block1a62.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a31.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[15] => ram_block1a63.PORTBDATAIN
q_a[0] <= mux_b3b:mux4.result[0]
q_a[1] <= mux_b3b:mux4.result[1]
q_a[2] <= mux_b3b:mux4.result[2]
q_a[3] <= mux_b3b:mux4.result[3]
q_a[4] <= mux_b3b:mux4.result[4]
q_a[5] <= mux_b3b:mux4.result[5]
q_a[6] <= mux_b3b:mux4.result[6]
q_a[7] <= mux_b3b:mux4.result[7]
q_a[8] <= mux_b3b:mux4.result[8]
q_a[9] <= mux_b3b:mux4.result[9]
q_a[10] <= mux_b3b:mux4.result[10]
q_a[11] <= mux_b3b:mux4.result[11]
q_a[12] <= mux_b3b:mux4.result[12]
q_a[13] <= mux_b3b:mux4.result[13]
q_a[14] <= mux_b3b:mux4.result[14]
q_a[15] <= mux_b3b:mux4.result[15]
q_b[0] <= mux_b3b:mux5.result[0]
q_b[1] <= mux_b3b:mux5.result[1]
q_b[2] <= mux_b3b:mux5.result[2]
q_b[3] <= mux_b3b:mux5.result[3]
q_b[4] <= mux_b3b:mux5.result[4]
q_b[5] <= mux_b3b:mux5.result[5]
q_b[6] <= mux_b3b:mux5.result[6]
q_b[7] <= mux_b3b:mux5.result[7]
q_b[8] <= mux_b3b:mux5.result[8]
q_b[9] <= mux_b3b:mux5.result[9]
q_b[10] <= mux_b3b:mux5.result[10]
q_b[11] <= mux_b3b:mux5.result[11]
q_b[12] <= mux_b3b:mux5.result[12]
q_b[13] <= mux_b3b:mux5.result[13]
q_b[14] <= mux_b3b:mux5.result[14]
q_b[15] <= mux_b3b:mux5.result[15]
wren_a => decode_c7a:decode2.enable
wren_b => decode_c7a:decode3.enable


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|decode_c7a:decode2
data[0] => w_anode845w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode845w[2].IN0
data[1] => w_anode858w[2].IN0
data[1] => w_anode866w[2].IN1
data[1] => w_anode874w[2].IN1
enable => w_anode845w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode866w[1].IN0
enable => w_anode874w[1].IN0
eq[0] <= w_anode845w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode858w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode866w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode874w[2].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|decode_c7a:decode3
data[0] => w_anode845w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode845w[2].IN0
data[1] => w_anode858w[2].IN0
data[1] => w_anode866w[2].IN1
data[1] => w_anode874w[2].IN1
enable => w_anode845w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode866w[1].IN0
enable => w_anode874w[1].IN0
eq[0] <= w_anode845w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode858w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode866w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode874w[2].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|decode_5j9:rden_decode_a
data[0] => w_anode883w[1].IN0
data[0] => w_anode897w[1].IN1
data[0] => w_anode906w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode883w[2].IN0
data[1] => w_anode897w[2].IN0
data[1] => w_anode906w[2].IN1
data[1] => w_anode915w[2].IN1
eq[0] <= w_anode883w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode897w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode906w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode915w[2].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|decode_5j9:rden_decode_b
data[0] => w_anode883w[1].IN0
data[0] => w_anode897w[1].IN1
data[0] => w_anode906w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode883w[2].IN0
data[1] => w_anode897w[2].IN0
data[1] => w_anode906w[2].IN1
data[1] => w_anode915w[2].IN1
eq[0] <= w_anode883w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode897w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode906w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode915w[2].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|mux_b3b:mux4
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|mux_b3b:mux5
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst
nrst => ~NO_FANOUT~
clk => ~NO_FANOUT~
param_app_xb0_enable[0] => ~NO_FANOUT~
param_app_xb0_enable[1] => ~NO_FANOUT~
param_app_xb0_enable[2] => ~NO_FANOUT~
param_app_xb0_enable[3] => ~NO_FANOUT~
param_app_xb0_enable[4] => ~NO_FANOUT~
param_app_xb0_enable[5] => ~NO_FANOUT~
param_app_xb0_enable[6] => ~NO_FANOUT~
param_app_xb0_enable[7] => ~NO_FANOUT~
param_app_xb0_enable[8] => ~NO_FANOUT~
param_app_xb0_enable[9] => ~NO_FANOUT~
param_app_xb0_enable[10] => ~NO_FANOUT~
param_app_xb0_enable[11] => ~NO_FANOUT~
param_app_xb0_enable[12] => ~NO_FANOUT~
param_app_xb0_enable[13] => ~NO_FANOUT~
param_app_xb0_enable[14] => ~NO_FANOUT~
param_app_xb0_enable[15] => ~NO_FANOUT~
param_app_xb0_enable[16] => ~NO_FANOUT~
param_app_xb0_enable[17] => ~NO_FANOUT~
param_app_xb0_enable[18] => ~NO_FANOUT~
param_app_xb0_enable[19] => ~NO_FANOUT~
param_app_xb0_enable[20] => ~NO_FANOUT~
param_app_xb0_enable[21] => ~NO_FANOUT~
param_app_xb0_enable[22] => ~NO_FANOUT~
param_app_xb0_enable[23] => ~NO_FANOUT~
param_app_xb0_enable[24] => ~NO_FANOUT~
param_app_xb0_enable[25] => ~NO_FANOUT~
param_app_xb0_enable[26] => ~NO_FANOUT~
param_app_xb0_enable[27] => ~NO_FANOUT~
param_app_xb0_enable[28] => ~NO_FANOUT~
param_app_xb0_enable[29] => ~NO_FANOUT~
param_app_xb0_enable[30] => ~NO_FANOUT~
param_app_xb0_enable[31] => ~NO_FANOUT~
en16mhz => ~NO_FANOUT~
en128khz => ~NO_FANOUT~
clk_adcref => ~NO_FANOUT~
locked_adcref => ~NO_FANOUT~
pwr_on_nrst => ~NO_FANOUT~
core_rstn <= <GND>
rst_flash_n <= <GND>
portb_portx[0] <= <GND>
portb_portx[1] <= <GND>
portb_portx[2] <= <GND>
portb_portx[3] <= <GND>
portb_portx[4] <= <GND>
portb_portx[5] <= <GND>
portb_ddrx[0] <= <GND>
portb_ddrx[1] <= <GND>
portb_ddrx[2] <= <GND>
portb_ddrx[3] <= <GND>
portb_ddrx[4] <= <GND>
portb_ddrx[5] <= <GND>
portb_pinx[0] => ~NO_FANOUT~
portb_pinx[1] => ~NO_FANOUT~
portb_pinx[2] => ~NO_FANOUT~
portb_pinx[3] => ~NO_FANOUT~
portb_pinx[4] => ~NO_FANOUT~
portb_pinx[5] => ~NO_FANOUT~
portc_portx[0] <= <GND>
portc_portx[1] <= <GND>
portc_portx[2] <= <GND>
portc_portx[3] <= <GND>
portc_portx[4] <= <GND>
portc_portx[5] <= <GND>
portc_ddrx[0] <= <GND>
portc_ddrx[1] <= <GND>
portc_ddrx[2] <= <GND>
portc_ddrx[3] <= <GND>
portc_ddrx[4] <= <GND>
portc_ddrx[5] <= <GND>
portc_pinx[0] => ~NO_FANOUT~
portc_pinx[1] => ~NO_FANOUT~
portc_pinx[2] => ~NO_FANOUT~
portc_pinx[3] => ~NO_FANOUT~
portc_pinx[4] => ~NO_FANOUT~
portc_pinx[5] => ~NO_FANOUT~
portd_portx[0] <= <GND>
portd_portx[1] <= <GND>
portd_portx[2] <= <GND>
portd_portx[3] <= <GND>
portd_portx[4] <= <GND>
portd_portx[5] <= <GND>
portd_portx[6] <= <GND>
portd_portx[7] <= <GND>
portd_ddrx[0] <= <GND>
portd_ddrx[1] <= <GND>
portd_ddrx[2] <= <GND>
portd_ddrx[3] <= <GND>
portd_ddrx[4] <= <GND>
portd_ddrx[5] <= <GND>
portd_ddrx[6] <= <GND>
portd_ddrx[7] <= <GND>
portd_pinx[0] => ~NO_FANOUT~
portd_pinx[1] => ~NO_FANOUT~
portd_pinx[2] => ~NO_FANOUT~
portd_pinx[3] => ~NO_FANOUT~
portd_pinx[4] => ~NO_FANOUT~
portd_pinx[5] => ~NO_FANOUT~
portd_pinx[6] => ~NO_FANOUT~
portd_pinx[7] => ~NO_FANOUT~
ADCD[0] <= <GND>
ADCD[1] <= <GND>
ADCD[2] <= <GND>
ADCD[3] <= <GND>
ADCD[4] <= <GND>
ADCD[5] <= <GND>
ANA_UP <= <GND>
T0_pin => ~NO_FANOUT~
T1_pin => ~NO_FANOUT~
ICP1_pin => ~NO_FANOUT~
OC0A_pin <= <GND>
OC0B_pin <= <GND>
OC1A_pin <= <GND>
OC1B_pin <= <GND>
OC2A_pin <= <GND>
OC2B_pin <= <GND>
OC0A_enable <= <GND>
OC0B_enable <= <GND>
OC1A_enable <= <GND>
OC1B_enable <= <GND>
OC2A_enable <= <GND>
OC2B_enable <= <GND>
rxd => ~NO_FANOUT~
uart_rx_en <= <GND>
txd <= <GND>
uart_tx_en <= <GND>
misoi => ~NO_FANOUT~
mosii => ~NO_FANOUT~
scki => ~NO_FANOUT~
ss_b => ~NO_FANOUT~
misoo <= <GND>
mosio <= <GND>
scko <= <GND>
spe <= <GND>
spimaster <= <GND>
twen <= <GND>
sdain => ~NO_FANOUT~
sdaout <= <GND>
sclin => ~NO_FANOUT~
sclout <= <GND>
pcint_rcv[0] => ~NO_FANOUT~
pcint_rcv[1] => ~NO_FANOUT~
pcint_rcv[2] => ~NO_FANOUT~
pcint_rcv[3] => ~NO_FANOUT~
pcint_rcv[4] => ~NO_FANOUT~
pcint_rcv[5] => ~NO_FANOUT~
pcint_rcv[6] => ~NO_FANOUT~
pcint_rcv[7] => ~NO_FANOUT~
pcint_rcv[8] => ~NO_FANOUT~
pcint_rcv[9] => ~NO_FANOUT~
pcint_rcv[10] => ~NO_FANOUT~
pcint_rcv[11] => ~NO_FANOUT~
pcint_rcv[12] => ~NO_FANOUT~
pcint_rcv[13] => ~NO_FANOUT~
pcint_rcv[14] => ~NO_FANOUT~
pcint_rcv[15] => ~NO_FANOUT~
pcint_rcv[16] => ~NO_FANOUT~
pcint_rcv[17] => ~NO_FANOUT~
pcint_rcv[18] => ~NO_FANOUT~
pcint_rcv[19] => ~NO_FANOUT~
pcint_rcv[20] => ~NO_FANOUT~
pcint_rcv[21] => ~NO_FANOUT~
pcint_rcv[22] => ~NO_FANOUT~
pcint_rcv[23] => ~NO_FANOUT~
pcmsk[0] <= <GND>
pcmsk[1] <= <GND>
pcmsk[2] <= <GND>
pcmsk[3] <= <GND>
pcmsk[4] <= <GND>
pcmsk[5] <= <GND>
pcmsk[6] <= <GND>
pcmsk[7] <= <GND>
pcmsk[8] <= <GND>
pcmsk[9] <= <GND>
pcmsk[10] <= <GND>
pcmsk[11] <= <GND>
pcmsk[12] <= <GND>
pcmsk[13] <= <GND>
pcmsk[14] <= <GND>
pcmsk[15] <= <GND>
pcmsk[16] <= <GND>
pcmsk[17] <= <GND>
pcmsk[18] <= <GND>
pcmsk[19] <= <GND>
pcmsk[20] <= <GND>
pcmsk[21] <= <GND>
pcmsk[22] <= <GND>
pcmsk[23] <= <GND>
pcie[0] <= <GND>
pcie[1] <= <GND>
pcie[2] <= <GND>
eimsk[0] <= <GND>
eimsk[1] <= <GND>
xlr8_irq[0] => ~NO_FANOUT~
xlr8_irq[1] => ~NO_FANOUT~
xlr8_irq_ack[0] <= <GND>
xlr8_irq_ack[1] <= <GND>
pm_ce <= <GND>
pm_wr <= <GND>
pm_wr_data[0] <= <GND>
pm_wr_data[1] <= <GND>
pm_wr_data[2] <= <GND>
pm_wr_data[3] <= <GND>
pm_wr_data[4] <= <GND>
pm_wr_data[5] <= <GND>
pm_wr_data[6] <= <GND>
pm_wr_data[7] <= <GND>
pm_wr_data[8] <= <GND>
pm_wr_data[9] <= <GND>
pm_wr_data[10] <= <GND>
pm_wr_data[11] <= <GND>
pm_wr_data[12] <= <GND>
pm_wr_data[13] <= <GND>
pm_wr_data[14] <= <GND>
pm_wr_data[15] <= <GND>
pm_addr[0] <= <GND>
pm_addr[1] <= <GND>
pm_addr[2] <= <GND>
pm_addr[3] <= <GND>
pm_addr[4] <= <GND>
pm_addr[5] <= <GND>
pm_addr[6] <= <GND>
pm_addr[7] <= <GND>
pm_addr[8] <= <GND>
pm_addr[9] <= <GND>
pm_addr[10] <= <GND>
pm_addr[11] <= <GND>
pm_addr[12] <= <GND>
pm_addr[13] <= <GND>
pm_addr[14] <= <GND>
pm_addr[15] <= <GND>
pm_rd_data[0] => ~NO_FANOUT~
pm_rd_data[1] => ~NO_FANOUT~
pm_rd_data[2] => ~NO_FANOUT~
pm_rd_data[3] => ~NO_FANOUT~
pm_rd_data[4] => ~NO_FANOUT~
pm_rd_data[5] => ~NO_FANOUT~
pm_rd_data[6] => ~NO_FANOUT~
pm_rd_data[7] => ~NO_FANOUT~
pm_rd_data[8] => ~NO_FANOUT~
pm_rd_data[9] => ~NO_FANOUT~
pm_rd_data[10] => ~NO_FANOUT~
pm_rd_data[11] => ~NO_FANOUT~
pm_rd_data[12] => ~NO_FANOUT~
pm_rd_data[13] => ~NO_FANOUT~
pm_rd_data[14] => ~NO_FANOUT~
pm_rd_data[15] => ~NO_FANOUT~
pm_core_rd_addr[0] <= <GND>
pm_core_rd_addr[1] <= <GND>
pm_core_rd_addr[2] <= <GND>
pm_core_rd_addr[3] <= <GND>
pm_core_rd_addr[4] <= <GND>
pm_core_rd_addr[5] <= <GND>
pm_core_rd_addr[6] <= <GND>
pm_core_rd_addr[7] <= <GND>
pm_core_rd_addr[8] <= <GND>
pm_core_rd_addr[9] <= <GND>
pm_core_rd_addr[10] <= <GND>
pm_core_rd_addr[11] <= <GND>
pm_core_rd_addr[12] <= <GND>
pm_core_rd_addr[13] <= <GND>
pm_core_rd_addr[14] <= <GND>
pm_core_rd_addr[15] <= <GND>
pm_core_rd_data[0] => ~NO_FANOUT~
pm_core_rd_data[1] => ~NO_FANOUT~
pm_core_rd_data[2] => ~NO_FANOUT~
pm_core_rd_data[3] => ~NO_FANOUT~
pm_core_rd_data[4] => ~NO_FANOUT~
pm_core_rd_data[5] => ~NO_FANOUT~
pm_core_rd_data[6] => ~NO_FANOUT~
pm_core_rd_data[7] => ~NO_FANOUT~
pm_core_rd_data[8] => ~NO_FANOUT~
pm_core_rd_data[9] => ~NO_FANOUT~
pm_core_rd_data[10] => ~NO_FANOUT~
pm_core_rd_data[11] => ~NO_FANOUT~
pm_core_rd_data[12] => ~NO_FANOUT~
pm_core_rd_data[13] => ~NO_FANOUT~
pm_core_rd_data[14] => ~NO_FANOUT~
pm_core_rd_data[15] => ~NO_FANOUT~
dm_adr[0] <= <GND>
dm_adr[1] <= <GND>
dm_adr[2] <= <GND>
dm_adr[3] <= <GND>
dm_adr[4] <= <GND>
dm_adr[5] <= <GND>
dm_adr[6] <= <GND>
dm_adr[7] <= <GND>
dm_adr[8] <= <GND>
dm_adr[9] <= <GND>
dm_adr[10] <= <GND>
dm_adr[11] <= <GND>
dm_adr[12] <= <GND>
dm_adr[13] <= <GND>
dm_adr[14] <= <GND>
dm_adr[15] <= <GND>
dm_dout[0] <= <GND>
dm_dout[1] <= <GND>
dm_dout[2] <= <GND>
dm_dout[3] <= <GND>
dm_dout[4] <= <GND>
dm_dout[5] <= <GND>
dm_dout[6] <= <GND>
dm_dout[7] <= <GND>
dm_din[0] => ~NO_FANOUT~
dm_din[1] => ~NO_FANOUT~
dm_din[2] => ~NO_FANOUT~
dm_din[3] => ~NO_FANOUT~
dm_din[4] => ~NO_FANOUT~
dm_din[5] => ~NO_FANOUT~
dm_din[6] => ~NO_FANOUT~
dm_din[7] => ~NO_FANOUT~
dm_ce <= <GND>
dm_we <= <GND>
dm_dout_rg[0] <= <GND>
dm_dout_rg[1] <= <GND>
dm_dout_rg[2] <= <GND>
dm_dout_rg[3] <= <GND>
dm_dout_rg[4] <= <GND>
dm_dout_rg[5] <= <GND>
dm_dout_rg[6] <= <GND>
dm_dout_rg[7] <= <GND>
core_ramadr_lo8[0] <= <GND>
core_ramadr_lo8[1] <= <GND>
core_ramadr_lo8[2] <= <GND>
core_ramadr_lo8[3] <= <GND>
core_ramadr_lo8[4] <= <GND>
core_ramadr_lo8[5] <= <GND>
core_ramadr_lo8[6] <= <GND>
core_ramadr_lo8[7] <= <GND>
core_ramre <= <GND>
core_ramwe <= <GND>
core_dm_sel <= <GND>
io_arb_mux_adr[0] <= <GND>
io_arb_mux_adr[1] <= <GND>
io_arb_mux_adr[2] <= <GND>
io_arb_mux_adr[3] <= <GND>
io_arb_mux_adr[4] <= <GND>
io_arb_mux_adr[5] <= <GND>
io_arb_mux_iore <= <GND>
io_arb_mux_iowe <= <GND>
io_arb_mux_dbusout[0] <= <GND>
io_arb_mux_dbusout[1] <= <GND>
io_arb_mux_dbusout[2] <= <GND>
io_arb_mux_dbusout[3] <= <GND>
io_arb_mux_dbusout[4] <= <GND>
io_arb_mux_dbusout[5] <= <GND>
io_arb_mux_dbusout[6] <= <GND>
io_arb_mux_dbusout[7] <= <GND>
stgi_xf_io_slv_dbusout[0] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[1] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[2] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[3] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[4] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[5] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[6] => ~NO_FANOUT~
stgi_xf_io_slv_dbusout[7] => ~NO_FANOUT~
stgi_xf_io_slv_out_en => ~NO_FANOUT~
msts_dbusout[0] <= <GND>
msts_dbusout[1] <= <GND>
msts_dbusout[2] <= <GND>
msts_dbusout[3] <= <GND>
msts_dbusout[4] <= <GND>
msts_dbusout[5] <= <GND>
msts_dbusout[6] <= <GND>
msts_dbusout[7] <= <GND>
gprf[0] <= <GND>
gprf[1] <= <GND>
gprf[2] <= <GND>
gprf[3] <= <GND>
gprf[4] <= <GND>
gprf[5] <= <GND>
gprf[6] <= <GND>
gprf[7] <= <GND>
gprf[8] <= <GND>
gprf[9] <= <GND>
gprf[10] <= <GND>
gprf[11] <= <GND>
gprf[12] <= <GND>
gprf[13] <= <GND>
gprf[14] <= <GND>
gprf[15] <= <GND>
gprf[16] <= <GND>
gprf[17] <= <GND>
gprf[18] <= <GND>
gprf[19] <= <GND>
gprf[20] <= <GND>
gprf[21] <= <GND>
gprf[22] <= <GND>
gprf[23] <= <GND>
gprf[24] <= <GND>
gprf[25] <= <GND>
gprf[26] <= <GND>
gprf[27] <= <GND>
gprf[28] <= <GND>
gprf[29] <= <GND>
gprf[30] <= <GND>
gprf[31] <= <GND>
gprf[32] <= <GND>
gprf[33] <= <GND>
gprf[34] <= <GND>
gprf[35] <= <GND>
gprf[36] <= <GND>
gprf[37] <= <GND>
gprf[38] <= <GND>
gprf[39] <= <GND>
gprf[40] <= <GND>
gprf[41] <= <GND>
gprf[42] <= <GND>
gprf[43] <= <GND>
gprf[44] <= <GND>
gprf[45] <= <GND>
gprf[46] <= <GND>
gprf[47] <= <GND>
gprf[48] <= <GND>
gprf[49] <= <GND>
gprf[50] <= <GND>
gprf[51] <= <GND>
gprf[52] <= <GND>
gprf[53] <= <GND>
gprf[54] <= <GND>
gprf[55] <= <GND>
gprf[56] <= <GND>
gprf[57] <= <GND>
gprf[58] <= <GND>
gprf[59] <= <GND>
gprf[60] <= <GND>
gprf[61] <= <GND>
gprf[62] <= <GND>
gprf[63] <= <GND>
gprf[64] <= <GND>
gprf[65] <= <GND>
gprf[66] <= <GND>
gprf[67] <= <GND>
gprf[68] <= <GND>
gprf[69] <= <GND>
gprf[70] <= <GND>
gprf[71] <= <GND>
gprf[72] <= <GND>
gprf[73] <= <GND>
gprf[74] <= <GND>
gprf[75] <= <GND>
gprf[76] <= <GND>
gprf[77] <= <GND>
gprf[78] <= <GND>
gprf[79] <= <GND>
gprf[80] <= <GND>
gprf[81] <= <GND>
gprf[82] <= <GND>
gprf[83] <= <GND>
gprf[84] <= <GND>
gprf[85] <= <GND>
gprf[86] <= <GND>
gprf[87] <= <GND>
gprf[88] <= <GND>
gprf[89] <= <GND>
gprf[90] <= <GND>
gprf[91] <= <GND>
gprf[92] <= <GND>
gprf[93] <= <GND>
gprf[94] <= <GND>
gprf[95] <= <GND>
gprf[96] <= <GND>
gprf[97] <= <GND>
gprf[98] <= <GND>
gprf[99] <= <GND>
gprf[100] <= <GND>
gprf[101] <= <GND>
gprf[102] <= <GND>
gprf[103] <= <GND>
gprf[104] <= <GND>
gprf[105] <= <GND>
gprf[106] <= <GND>
gprf[107] <= <GND>
gprf[108] <= <GND>
gprf[109] <= <GND>
gprf[110] <= <GND>
gprf[111] <= <GND>
gprf[112] <= <GND>
gprf[113] <= <GND>
gprf[114] <= <GND>
gprf[115] <= <GND>
gprf[116] <= <GND>
gprf[117] <= <GND>
gprf[118] <= <GND>
gprf[119] <= <GND>
gprf[120] <= <GND>
gprf[121] <= <GND>
gprf[122] <= <GND>
gprf[123] <= <GND>
gprf[124] <= <GND>
gprf[125] <= <GND>
gprf[126] <= <GND>
gprf[127] <= <GND>
gprf[128] <= <GND>
gprf[129] <= <GND>
gprf[130] <= <GND>
gprf[131] <= <GND>
gprf[132] <= <GND>
gprf[133] <= <GND>
gprf[134] <= <GND>
gprf[135] <= <GND>
gprf[136] <= <GND>
gprf[137] <= <GND>
gprf[138] <= <GND>
gprf[139] <= <GND>
gprf[140] <= <GND>
gprf[141] <= <GND>
gprf[142] <= <GND>
gprf[143] <= <GND>
gprf[144] <= <GND>
gprf[145] <= <GND>
gprf[146] <= <GND>
gprf[147] <= <GND>
gprf[148] <= <GND>
gprf[149] <= <GND>
gprf[150] <= <GND>
gprf[151] <= <GND>
gprf[152] <= <GND>
gprf[153] <= <GND>
gprf[154] <= <GND>
gprf[155] <= <GND>
gprf[156] <= <GND>
gprf[157] <= <GND>
gprf[158] <= <GND>
gprf[159] <= <GND>
gprf[160] <= <GND>
gprf[161] <= <GND>
gprf[162] <= <GND>
gprf[163] <= <GND>
gprf[164] <= <GND>
gprf[165] <= <GND>
gprf[166] <= <GND>
gprf[167] <= <GND>
gprf[168] <= <GND>
gprf[169] <= <GND>
gprf[170] <= <GND>
gprf[171] <= <GND>
gprf[172] <= <GND>
gprf[173] <= <GND>
gprf[174] <= <GND>
gprf[175] <= <GND>
gprf[176] <= <GND>
gprf[177] <= <GND>
gprf[178] <= <GND>
gprf[179] <= <GND>
gprf[180] <= <GND>
gprf[181] <= <GND>
gprf[182] <= <GND>
gprf[183] <= <GND>
gprf[184] <= <GND>
gprf[185] <= <GND>
gprf[186] <= <GND>
gprf[187] <= <GND>
gprf[188] <= <GND>
gprf[189] <= <GND>
gprf[190] <= <GND>
gprf[191] <= <GND>
gprf[192] <= <GND>
gprf[193] <= <GND>
gprf[194] <= <GND>
gprf[195] <= <GND>
gprf[196] <= <GND>
gprf[197] <= <GND>
gprf[198] <= <GND>
gprf[199] <= <GND>
gprf[200] <= <GND>
gprf[201] <= <GND>
gprf[202] <= <GND>
gprf[203] <= <GND>
gprf[204] <= <GND>
gprf[205] <= <GND>
gprf[206] <= <GND>
gprf[207] <= <GND>
gprf[208] <= <GND>
gprf[209] <= <GND>
gprf[210] <= <GND>
gprf[211] <= <GND>
gprf[212] <= <GND>
gprf[213] <= <GND>
gprf[214] <= <GND>
gprf[215] <= <GND>
gprf[216] <= <GND>
gprf[217] <= <GND>
gprf[218] <= <GND>
gprf[219] <= <GND>
gprf[220] <= <GND>
gprf[221] <= <GND>
gprf[222] <= <GND>
gprf[223] <= <GND>
gprf[224] <= <GND>
gprf[225] <= <GND>
gprf[226] <= <GND>
gprf[227] <= <GND>
gprf[228] <= <GND>
gprf[229] <= <GND>
gprf[230] <= <GND>
gprf[231] <= <GND>
gprf[232] <= <GND>
gprf[233] <= <GND>
gprf[234] <= <GND>
gprf[235] <= <GND>
gprf[236] <= <GND>
gprf[237] <= <GND>
gprf[238] <= <GND>
gprf[239] <= <GND>
gprf[240] <= <GND>
gprf[241] <= <GND>
gprf[242] <= <GND>
gprf[243] <= <GND>
gprf[244] <= <GND>
gprf[245] <= <GND>
gprf[246] <= <GND>
gprf[247] <= <GND>
gprf[248] <= <GND>
gprf[249] <= <GND>
gprf[250] <= <GND>
gprf[251] <= <GND>
gprf[252] <= <GND>
gprf[253] <= <GND>
gprf[254] <= <GND>
gprf[255] <= <GND>
debug_bus[0] <= <GND>
debug_bus[1] <= <GND>
debug_bus[2] <= <GND>
debug_bus[3] <= <GND>
debug_bus[4] <= <GND>
debug_bus[5] <= <GND>
debug_bus[6] <= <GND>
debug_bus[7] <= <GND>
debug_bus[8] <= <GND>
debug_bus[9] <= <GND>
debug_bus[10] <= <GND>
debug_bus[11] <= <GND>
debug_bus[12] <= <GND>
debug_bus[13] <= <GND>
debug_bus[14] <= <GND>
debug_bus[15] <= <GND>
debug_bus[16] <= <GND>
debug_bus[17] <= <GND>
debug_bus[18] <= <GND>
debug_bus[19] <= <GND>
debug_bus[20] <= <GND>
debug_bus[21] <= <GND>
debug_bus[22] <= <GND>
debug_bus[23] <= <GND>


|xlr8_alorium_top|xlr8_gpio:gpio_inst
clk => GPIOR2[0].CLK
clk => GPIOR2[1].CLK
clk => GPIOR2[2].CLK
clk => GPIOR2[3].CLK
clk => GPIOR2[4].CLK
clk => GPIOR2[5].CLK
clk => GPIOR2[6].CLK
clk => GPIOR2[7].CLK
clk => GPIOR1[0].CLK
clk => GPIOR1[1].CLK
clk => GPIOR1[2].CLK
clk => GPIOR1[3].CLK
clk => GPIOR1[4].CLK
clk => GPIOR1[5].CLK
clk => GPIOR1[6].CLK
clk => GPIOR1[7].CLK
clk => GPIOR0[0].CLK
clk => GPIOR0[1].CLK
clk => GPIOR0[2].CLK
clk => GPIOR0[3].CLK
clk => GPIOR0[4].CLK
clk => GPIOR0[5].CLK
clk => GPIOR0[6].CLK
clk => GPIOR0[7].CLK
clk => intosc_div1024_en~reg0.CLK
rstn => GPIOR0[0].ACLR
rstn => GPIOR0[1].ACLR
rstn => GPIOR0[2].ACLR
rstn => GPIOR0[3].ACLR
rstn => GPIOR0[4].ACLR
rstn => GPIOR0[5].ACLR
rstn => GPIOR0[6].ACLR
rstn => GPIOR0[7].ACLR
rstn => intosc_div1024_en~reg0.ACLR
rstn => GPIOR1[0].ACLR
rstn => GPIOR1[1].ACLR
rstn => GPIOR1[2].ACLR
rstn => GPIOR1[3].ACLR
rstn => GPIOR1[4].ACLR
rstn => GPIOR1[5].ACLR
rstn => GPIOR1[6].ACLR
rstn => GPIOR1[7].ACLR
rstn => GPIOR2[0].ACLR
rstn => GPIOR2[1].ACLR
rstn => GPIOR2[2].ACLR
rstn => GPIOR2[3].ACLR
rstn => GPIOR2[4].ACLR
rstn => GPIOR2[5].ACLR
rstn => GPIOR2[6].ACLR
rstn => GPIOR2[7].ACLR
clken => always1.IN1
clken => always2.IN1
clken => always3.IN1
clken => always4.IN1
adr[0] => Equal0.IN5
adr[0] => Equal1.IN5
adr[0] => Equal2.IN3
adr[0] => Equal3.IN2
adr[1] => Equal0.IN3
adr[1] => Equal1.IN2
adr[1] => Equal2.IN2
adr[1] => Equal3.IN5
adr[2] => Equal0.IN2
adr[2] => Equal1.IN4
adr[2] => Equal2.IN5
adr[2] => Equal3.IN4
adr[3] => Equal0.IN1
adr[3] => Equal1.IN1
adr[3] => Equal2.IN1
adr[3] => Equal3.IN1
adr[4] => Equal0.IN0
adr[4] => Equal1.IN3
adr[4] => Equal2.IN4
adr[4] => Equal3.IN3
adr[5] => Equal0.IN4
adr[5] => Equal1.IN0
adr[5] => Equal2.IN0
adr[5] => Equal3.IN0
dbus_in[0] => intosc_div1024_en~reg0.DATAIN
dbus_in[0] => GPIOR0[0].DATAIN
dbus_in[0] => GPIOR1[0].DATAIN
dbus_in[0] => GPIOR2[0].DATAIN
dbus_in[1] => GPIOR0[1].DATAIN
dbus_in[1] => GPIOR1[1].DATAIN
dbus_in[1] => GPIOR2[1].DATAIN
dbus_in[2] => GPIOR0[2].DATAIN
dbus_in[2] => GPIOR1[2].DATAIN
dbus_in[2] => GPIOR2[2].DATAIN
dbus_in[3] => GPIOR0[3].DATAIN
dbus_in[3] => GPIOR1[3].DATAIN
dbus_in[3] => GPIOR2[3].DATAIN
dbus_in[4] => GPIOR0[4].DATAIN
dbus_in[4] => GPIOR1[4].DATAIN
dbus_in[4] => GPIOR2[4].DATAIN
dbus_in[5] => GPIOR0[5].DATAIN
dbus_in[5] => GPIOR1[5].DATAIN
dbus_in[5] => GPIOR2[5].DATAIN
dbus_in[6] => GPIOR0[6].DATAIN
dbus_in[6] => GPIOR1[6].DATAIN
dbus_in[6] => GPIOR2[6].DATAIN
dbus_in[7] => GPIOR0[7].DATAIN
dbus_in[7] => GPIOR1[7].DATAIN
dbus_in[7] => GPIOR2[7].DATAIN
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
iore => gpior0_re.IN1
iore => gpior1_re.IN1
iore => gpior2_re.IN1
iore => clkspd_re.IN1
iowe => gpior0_we.IN1
iowe => gpior1_we.IN1
iowe => gpior2_we.IN1
iowe => clkspd_we.IN1
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => ~NO_FANOUT~
ramadr[1] => ~NO_FANOUT~
ramadr[2] => ~NO_FANOUT~
ramadr[3] => ~NO_FANOUT~
ramadr[4] => ~NO_FANOUT~
ramadr[5] => ~NO_FANOUT~
ramadr[6] => ~NO_FANOUT~
ramadr[7] => ~NO_FANOUT~
ramre => ~NO_FANOUT~
ramwe => ~NO_FANOUT~
dm_sel => ~NO_FANOUT~
intosc_div1024_en <= intosc_div1024_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_portmux:portmux_a_inst
clk => ~NO_FANOUT~
rstn => ~NO_FANOUT~
port_portx[0] => port_dout.IN0
port_portx[1] => port_dout.IN0
port_portx[2] => port_dout.IN0
port_portx[3] => port_dout.IN0
port_portx[4] => port_dout.IN0
port_portx[5] => port_dout.IN0
port_ddrx[0] => port_oe.IN0
port_ddrx[1] => port_oe.IN0
port_ddrx[2] => port_oe.IN0
port_ddrx[3] => port_oe.IN0
port_ddrx[4] => port_oe.IN0
port_ddrx[5] => port_oe.IN0
xb_ddoe[0] => port_oe.IN0
xb_ddoe[0] => port_oe.IN1
xb_ddoe[1] => port_oe.IN0
xb_ddoe[1] => port_oe.IN1
xb_ddoe[2] => port_oe.IN0
xb_ddoe[2] => port_oe.IN1
xb_ddoe[3] => port_oe.IN0
xb_ddoe[3] => port_oe.IN1
xb_ddoe[4] => port_oe.IN0
xb_ddoe[4] => port_oe.IN1
xb_ddoe[5] => port_oe.IN0
xb_ddoe[5] => port_oe.IN1
xb_ddov[0] => port_oe.IN1
xb_ddov[1] => port_oe.IN1
xb_ddov[2] => port_oe.IN1
xb_ddov[3] => port_oe.IN1
xb_ddov[4] => port_oe.IN1
xb_ddov[5] => port_oe.IN1
xb_pvoe[0] => port_dout.IN0
xb_pvoe[0] => port_dout.IN1
xb_pvoe[1] => port_dout.IN0
xb_pvoe[1] => port_dout.IN1
xb_pvoe[2] => port_dout.IN0
xb_pvoe[2] => port_dout.IN1
xb_pvoe[3] => port_dout.IN0
xb_pvoe[3] => port_dout.IN1
xb_pvoe[4] => port_dout.IN0
xb_pvoe[4] => port_dout.IN1
xb_pvoe[5] => port_dout.IN0
xb_pvoe[5] => port_dout.IN1
xb_pvov[0] => port_dout.IN1
xb_pvov[1] => port_dout.IN1
xb_pvov[2] => port_dout.IN1
xb_pvov[3] => port_dout.IN1
xb_pvov[4] => port_dout.IN1
xb_pvov[5] => port_dout.IN1
port_pads[0] <> port_pads[0]
port_pads[1] <> port_pads[1]
port_pads[2] <> port_pads[2]
port_pads[3] <> port_pads[3]
port_pads[4] <> port_pads[4]
port_pads[5] <> port_pads[5]
port_pinx[0] <= port_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[1] <= port_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[2] <= port_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[3] <= port_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[4] <= port_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[5] <= port_pinx[5].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[0] <= xb_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[1] <= xb_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[2] <= xb_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[3] <= xb_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[4] <= xb_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[5] <= xb_pinx[5].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst
rstn => portx[0]~reg0.ALOAD
rstn => portx[1]~reg0.ALOAD
rstn => portx[2]~reg0.ALOAD
rstn => portx[3]~reg0.ALOAD
rstn => portx[4]~reg0.ALOAD
rstn => portx[5]~reg0.ALOAD
rstn => ddrx[0]~reg0.ALOAD
rstn => ddrx[1]~reg0.ALOAD
rstn => ddrx[2]~reg0.ALOAD
rstn => ddrx[3]~reg0.ALOAD
rstn => ddrx[4]~reg0.ALOAD
rstn => ddrx[5]~reg0.ALOAD
rstn => pcmsk[0].ACLR
rstn => pcmsk[1].ACLR
rstn => pcmsk[2].ACLR
rstn => pcmsk[3].ACLR
rstn => pcmsk[4].ACLR
rstn => pcmsk[5].ACLR
clk => synch:Tn_sync[0].clk
clk => synch:Tn_sync[1].clk
clk => synch:Tn_sync[2].clk
clk => synch:Tn_sync[3].clk
clk => synch:Tn_sync[4].clk
clk => synch:Tn_sync[5].clk
clk => pcmsk[0].CLK
clk => pcmsk[1].CLK
clk => pcmsk[2].CLK
clk => pcmsk[3].CLK
clk => pcmsk[4].CLK
clk => pcmsk[5].CLK
clk => portx[0]~reg0.CLK
clk => portx[1]~reg0.CLK
clk => portx[2]~reg0.CLK
clk => portx[3]~reg0.CLK
clk => portx[4]~reg0.CLK
clk => portx[5]~reg0.CLK
clk => ddrx[0]~reg0.CLK
clk => ddrx[1]~reg0.CLK
clk => ddrx[2]~reg0.CLK
clk => ddrx[3]~reg0.CLK
clk => ddrx[4]~reg0.CLK
clk => ddrx[5]~reg0.CLK
clken => always0.IN1
clken => always1.IN1
clken => always1.IN1
clken => always3.IN1
adr[0] => Equal0.IN7
adr[0] => Equal1.IN0
adr[0] => Equal2.IN7
adr[0] => Equal3.IN2
adr[1] => Equal0.IN0
adr[1] => Equal1.IN7
adr[1] => Equal2.IN6
adr[1] => Equal3.IN5
adr[2] => Equal0.IN6
adr[2] => Equal1.IN6
adr[2] => Equal2.IN5
adr[2] => Equal3.IN4
adr[3] => Equal0.IN5
adr[3] => Equal1.IN5
adr[3] => Equal2.IN4
adr[3] => Equal3.IN3
adr[4] => Equal0.IN4
adr[4] => Equal1.IN4
adr[4] => Equal2.IN3
adr[4] => Equal3.IN1
adr[5] => Equal0.IN3
adr[5] => Equal1.IN3
adr[5] => Equal2.IN2
adr[5] => Equal3.IN0
dbus_in[0] => portx.IN1
dbus_in[0] => portx.DATAB
dbus_in[0] => ddrx[0]~reg0.DATAIN
dbus_in[0] => pcmsk[0].DATAIN
dbus_in[1] => portx.IN1
dbus_in[1] => portx.DATAB
dbus_in[1] => ddrx[1]~reg0.DATAIN
dbus_in[1] => pcmsk[1].DATAIN
dbus_in[2] => portx.IN1
dbus_in[2] => portx.DATAB
dbus_in[2] => ddrx[2]~reg0.DATAIN
dbus_in[2] => pcmsk[2].DATAIN
dbus_in[3] => portx.IN1
dbus_in[3] => portx.DATAB
dbus_in[3] => ddrx[3]~reg0.DATAIN
dbus_in[3] => pcmsk[3].DATAIN
dbus_in[4] => portx.IN1
dbus_in[4] => portx.DATAB
dbus_in[4] => ddrx[4]~reg0.DATAIN
dbus_in[4] => pcmsk[4].DATAIN
dbus_in[5] => portx.IN1
dbus_in[5] => portx.DATAB
dbus_in[5] => ddrx[5]~reg0.DATAIN
dbus_in[5] => pcmsk[5].DATAIN
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= <GND>
dbus_out[7] <= <GND>
iore => portx_re.IN1
iore => ddrx_re.IN1
iore => pinx_re.IN1
iore => pcmsk_re.IN1
iowe => portx_we.IN1
iowe => ddrx_we.IN1
iowe => pinx_we.IN1
iowe => pcmsk_we.IN1
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => ~NO_FANOUT~
ramadr[1] => ~NO_FANOUT~
ramadr[2] => ~NO_FANOUT~
ramadr[3] => ~NO_FANOUT~
ramadr[4] => ~NO_FANOUT~
ramadr[5] => ~NO_FANOUT~
ramadr[6] => ~NO_FANOUT~
ramadr[7] => ~NO_FANOUT~
ramre => ~NO_FANOUT~
ramwe => ~NO_FANOUT~
dm_sel => ~NO_FANOUT~
portx[0] <= portx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[1] <= portx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[2] <= portx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[3] <= portx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[4] <= portx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[5] <= portx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[0] <= ddrx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[1] <= ddrx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[2] <= ddrx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[3] <= ddrx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[4] <= ddrx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[5] <= ddrx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinx[0] => synch:Tn_sync[0].din
pinx[0] => pcifr_set_vector.IN1
pinx[1] => synch:Tn_sync[1].din
pinx[1] => pcifr_set_vector.IN1
pinx[2] => synch:Tn_sync[2].din
pinx[2] => pcifr_set_vector.IN1
pinx[3] => synch:Tn_sync[3].din
pinx[3] => pcifr_set_vector.IN1
pinx[4] => synch:Tn_sync[4].din
pinx[4] => pcifr_set_vector.IN1
pinx[5] => synch:Tn_sync[5].din
pinx[5] => pcifr_set_vector.IN1
pcifr_set <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst|synch:Tn_sync[0]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst|synch:Tn_sync[1]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst|synch:Tn_sync[2]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst|synch:Tn_sync[3]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst|synch:Tn_sync[4]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_a_inst|synch:Tn_sync[5]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_portmux:portmux_e_inst
clk => ~NO_FANOUT~
rstn => ~NO_FANOUT~
port_portx[0] => port_dout.IN0
port_portx[1] => port_dout.IN0
port_portx[2] => port_dout.IN0
port_portx[3] => port_dout.IN0
port_portx[4] => port_dout.IN0
port_portx[5] => port_dout.IN0
port_ddrx[0] => port_oe.IN0
port_ddrx[1] => port_oe.IN0
port_ddrx[2] => port_oe.IN0
port_ddrx[3] => port_oe.IN0
port_ddrx[4] => port_oe.IN0
port_ddrx[5] => port_oe.IN0
xb_ddoe[0] => port_oe.IN0
xb_ddoe[0] => port_oe.IN1
xb_ddoe[1] => port_oe.IN0
xb_ddoe[1] => port_oe.IN1
xb_ddoe[2] => port_oe.IN0
xb_ddoe[2] => port_oe.IN1
xb_ddoe[3] => port_oe.IN0
xb_ddoe[3] => port_oe.IN1
xb_ddoe[4] => port_oe.IN0
xb_ddoe[4] => port_oe.IN1
xb_ddoe[5] => port_oe.IN0
xb_ddoe[5] => port_oe.IN1
xb_ddov[0] => port_oe.IN1
xb_ddov[1] => port_oe.IN1
xb_ddov[2] => port_oe.IN1
xb_ddov[3] => port_oe.IN1
xb_ddov[4] => port_oe.IN1
xb_ddov[5] => port_oe.IN1
xb_pvoe[0] => port_dout.IN0
xb_pvoe[0] => port_dout.IN1
xb_pvoe[1] => port_dout.IN0
xb_pvoe[1] => port_dout.IN1
xb_pvoe[2] => port_dout.IN0
xb_pvoe[2] => port_dout.IN1
xb_pvoe[3] => port_dout.IN0
xb_pvoe[3] => port_dout.IN1
xb_pvoe[4] => port_dout.IN0
xb_pvoe[4] => port_dout.IN1
xb_pvoe[5] => port_dout.IN0
xb_pvoe[5] => port_dout.IN1
xb_pvov[0] => port_dout.IN1
xb_pvov[1] => port_dout.IN1
xb_pvov[2] => port_dout.IN1
xb_pvov[3] => port_dout.IN1
xb_pvov[4] => port_dout.IN1
xb_pvov[5] => port_dout.IN1
port_pads[0] <> port_pads[0]
port_pads[1] <> port_pads[1]
port_pads[2] <> port_pads[2]
port_pads[3] <> port_pads[3]
port_pads[4] <> port_pads[4]
port_pads[5] <> port_pads[5]
port_pinx[0] <= port_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[1] <= port_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[2] <= port_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[3] <= port_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[4] <= port_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[5] <= port_pinx[5].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[0] <= xb_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[1] <= xb_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[2] <= xb_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[3] <= xb_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[4] <= xb_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[5] <= xb_pinx[5].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst
rstn => portx[0]~reg0.ALOAD
rstn => portx[1]~reg0.ALOAD
rstn => portx[2]~reg0.ALOAD
rstn => portx[3]~reg0.ALOAD
rstn => portx[4]~reg0.ALOAD
rstn => portx[5]~reg0.ALOAD
rstn => ddrx[0]~reg0.ALOAD
rstn => ddrx[1]~reg0.ALOAD
rstn => ddrx[2]~reg0.ALOAD
rstn => ddrx[3]~reg0.ALOAD
rstn => ddrx[4]~reg0.ALOAD
rstn => ddrx[5]~reg0.ALOAD
rstn => pcmsk[0].ACLR
rstn => pcmsk[1].ACLR
rstn => pcmsk[2].ACLR
rstn => pcmsk[3].ACLR
rstn => pcmsk[4].ACLR
rstn => pcmsk[5].ACLR
clk => synch:Tn_sync[0].clk
clk => synch:Tn_sync[1].clk
clk => synch:Tn_sync[2].clk
clk => synch:Tn_sync[3].clk
clk => synch:Tn_sync[4].clk
clk => synch:Tn_sync[5].clk
clk => pcmsk[0].CLK
clk => pcmsk[1].CLK
clk => pcmsk[2].CLK
clk => pcmsk[3].CLK
clk => pcmsk[4].CLK
clk => pcmsk[5].CLK
clk => portx[0]~reg0.CLK
clk => portx[1]~reg0.CLK
clk => portx[2]~reg0.CLK
clk => portx[3]~reg0.CLK
clk => portx[4]~reg0.CLK
clk => portx[5]~reg0.CLK
clk => ddrx[0]~reg0.CLK
clk => ddrx[1]~reg0.CLK
clk => ddrx[2]~reg0.CLK
clk => ddrx[3]~reg0.CLK
clk => ddrx[4]~reg0.CLK
clk => ddrx[5]~reg0.CLK
clken => always0.IN1
clken => always1.IN1
clken => always1.IN1
clken => always3.IN1
adr[0] => Equal0.IN5
adr[0] => Equal1.IN2
adr[0] => Equal2.IN5
adr[0] => Equal3.IN5
adr[1] => Equal0.IN2
adr[1] => Equal1.IN5
adr[1] => Equal2.IN4
adr[1] => Equal3.IN2
adr[2] => Equal0.IN1
adr[2] => Equal1.IN1
adr[2] => Equal2.IN1
adr[2] => Equal3.IN4
adr[3] => Equal0.IN0
adr[3] => Equal1.IN0
adr[3] => Equal2.IN0
adr[3] => Equal3.IN3
adr[4] => Equal0.IN4
adr[4] => Equal1.IN4
adr[4] => Equal2.IN3
adr[4] => Equal3.IN1
adr[5] => Equal0.IN3
adr[5] => Equal1.IN3
adr[5] => Equal2.IN2
adr[5] => Equal3.IN0
dbus_in[0] => portx.IN1
dbus_in[0] => portx.DATAB
dbus_in[0] => ddrx[0]~reg0.DATAIN
dbus_in[0] => pcmsk[0].DATAIN
dbus_in[1] => portx.IN1
dbus_in[1] => portx.DATAB
dbus_in[1] => ddrx[1]~reg0.DATAIN
dbus_in[1] => pcmsk[1].DATAIN
dbus_in[2] => portx.IN1
dbus_in[2] => portx.DATAB
dbus_in[2] => ddrx[2]~reg0.DATAIN
dbus_in[2] => pcmsk[2].DATAIN
dbus_in[3] => portx.IN1
dbus_in[3] => portx.DATAB
dbus_in[3] => ddrx[3]~reg0.DATAIN
dbus_in[3] => pcmsk[3].DATAIN
dbus_in[4] => portx.IN1
dbus_in[4] => portx.DATAB
dbus_in[4] => ddrx[4]~reg0.DATAIN
dbus_in[4] => pcmsk[4].DATAIN
dbus_in[5] => portx.IN1
dbus_in[5] => portx.DATAB
dbus_in[5] => ddrx[5]~reg0.DATAIN
dbus_in[5] => pcmsk[5].DATAIN
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= <GND>
dbus_out[7] <= <GND>
iore => portx_re.IN1
iore => ddrx_re.IN1
iore => pinx_re.IN1
iore => pcmsk_re.IN1
iowe => portx_we.IN1
iowe => ddrx_we.IN1
iowe => pinx_we.IN1
iowe => pcmsk_we.IN1
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => ~NO_FANOUT~
ramadr[1] => ~NO_FANOUT~
ramadr[2] => ~NO_FANOUT~
ramadr[3] => ~NO_FANOUT~
ramadr[4] => ~NO_FANOUT~
ramadr[5] => ~NO_FANOUT~
ramadr[6] => ~NO_FANOUT~
ramadr[7] => ~NO_FANOUT~
ramre => ~NO_FANOUT~
ramwe => ~NO_FANOUT~
dm_sel => ~NO_FANOUT~
portx[0] <= portx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[1] <= portx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[2] <= portx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[3] <= portx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[4] <= portx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[5] <= portx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[0] <= ddrx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[1] <= ddrx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[2] <= ddrx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[3] <= ddrx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[4] <= ddrx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[5] <= ddrx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinx[0] => synch:Tn_sync[0].din
pinx[0] => pcifr_set_vector.IN1
pinx[1] => synch:Tn_sync[1].din
pinx[1] => pcifr_set_vector.IN1
pinx[2] => synch:Tn_sync[2].din
pinx[2] => pcifr_set_vector.IN1
pinx[3] => synch:Tn_sync[3].din
pinx[3] => pcifr_set_vector.IN1
pinx[4] => synch:Tn_sync[4].din
pinx[4] => pcifr_set_vector.IN1
pinx[5] => synch:Tn_sync[5].din
pinx[5] => pcifr_set_vector.IN1
pcifr_set <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst|synch:Tn_sync[0]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst|synch:Tn_sync[1]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst|synch:Tn_sync[2]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst|synch:Tn_sync[3]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst|synch:Tn_sync[4]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_e_inst|synch:Tn_sync[5]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_portmux:portmux_g_inst
clk => ~NO_FANOUT~
rstn => ~NO_FANOUT~
port_portx[0] => port_dout.IN0
port_portx[1] => port_dout.IN0
port_portx[2] => port_dout.IN0
port_portx[3] => port_dout.IN0
port_portx[4] => port_dout.IN0
port_portx[5] => port_dout.IN0
port_ddrx[0] => port_oe.IN0
port_ddrx[1] => port_oe.IN0
port_ddrx[2] => port_oe.IN0
port_ddrx[3] => port_oe.IN0
port_ddrx[4] => port_oe.IN0
port_ddrx[5] => port_oe.IN0
xb_ddoe[0] => port_oe.IN0
xb_ddoe[0] => port_oe.IN1
xb_ddoe[1] => port_oe.IN0
xb_ddoe[1] => port_oe.IN1
xb_ddoe[2] => port_oe.IN0
xb_ddoe[2] => port_oe.IN1
xb_ddoe[3] => port_oe.IN0
xb_ddoe[3] => port_oe.IN1
xb_ddoe[4] => port_oe.IN0
xb_ddoe[4] => port_oe.IN1
xb_ddoe[5] => port_oe.IN0
xb_ddoe[5] => port_oe.IN1
xb_ddov[0] => port_oe.IN1
xb_ddov[1] => port_oe.IN1
xb_ddov[2] => port_oe.IN1
xb_ddov[3] => port_oe.IN1
xb_ddov[4] => port_oe.IN1
xb_ddov[5] => port_oe.IN1
xb_pvoe[0] => port_dout.IN0
xb_pvoe[0] => port_dout.IN1
xb_pvoe[1] => port_dout.IN0
xb_pvoe[1] => port_dout.IN1
xb_pvoe[2] => port_dout.IN0
xb_pvoe[2] => port_dout.IN1
xb_pvoe[3] => port_dout.IN0
xb_pvoe[3] => port_dout.IN1
xb_pvoe[4] => port_dout.IN0
xb_pvoe[4] => port_dout.IN1
xb_pvoe[5] => port_dout.IN0
xb_pvoe[5] => port_dout.IN1
xb_pvov[0] => port_dout.IN1
xb_pvov[1] => port_dout.IN1
xb_pvov[2] => port_dout.IN1
xb_pvov[3] => port_dout.IN1
xb_pvov[4] => port_dout.IN1
xb_pvov[5] => port_dout.IN1
port_pads[0] <> port_pads[0]
port_pads[1] <> port_pads[1]
port_pads[2] <> port_pads[2]
port_pads[3] <> port_pads[3]
port_pads[4] <> port_pads[4]
port_pads[5] <> port_pads[5]
port_pinx[0] <= port_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[1] <= port_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[2] <= port_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[3] <= port_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[4] <= port_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
port_pinx[5] <= port_pinx[5].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[0] <= xb_pinx[0].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[1] <= xb_pinx[1].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[2] <= xb_pinx[2].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[3] <= xb_pinx[3].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[4] <= xb_pinx[4].DB_MAX_OUTPUT_PORT_TYPE
xb_pinx[5] <= xb_pinx[5].DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst
rstn => portx[0]~reg0.ALOAD
rstn => portx[1]~reg0.ALOAD
rstn => portx[2]~reg0.ALOAD
rstn => portx[3]~reg0.ALOAD
rstn => portx[4]~reg0.ALOAD
rstn => portx[5]~reg0.ALOAD
rstn => ddrx[0]~reg0.ALOAD
rstn => ddrx[1]~reg0.ALOAD
rstn => ddrx[2]~reg0.ALOAD
rstn => ddrx[3]~reg0.ALOAD
rstn => ddrx[4]~reg0.ALOAD
rstn => ddrx[5]~reg0.ALOAD
rstn => pcmsk[0].ACLR
rstn => pcmsk[1].ACLR
rstn => pcmsk[2].ACLR
rstn => pcmsk[3].ACLR
rstn => pcmsk[4].ACLR
rstn => pcmsk[5].ACLR
clk => synch:Tn_sync[0].clk
clk => synch:Tn_sync[1].clk
clk => synch:Tn_sync[2].clk
clk => synch:Tn_sync[3].clk
clk => synch:Tn_sync[4].clk
clk => synch:Tn_sync[5].clk
clk => pcmsk[0].CLK
clk => pcmsk[1].CLK
clk => pcmsk[2].CLK
clk => pcmsk[3].CLK
clk => pcmsk[4].CLK
clk => pcmsk[5].CLK
clk => portx[0]~reg0.CLK
clk => portx[1]~reg0.CLK
clk => portx[2]~reg0.CLK
clk => portx[3]~reg0.CLK
clk => portx[4]~reg0.CLK
clk => portx[5]~reg0.CLK
clk => ddrx[0]~reg0.CLK
clk => ddrx[1]~reg0.CLK
clk => ddrx[2]~reg0.CLK
clk => ddrx[3]~reg0.CLK
clk => ddrx[4]~reg0.CLK
clk => ddrx[5]~reg0.CLK
clken => always0.IN1
clken => always1.IN1
clken => always1.IN1
clken => always3.IN1
adr[0] => Equal0.IN7
adr[0] => Equal1.IN2
adr[0] => Equal2.IN7
adr[0] => Equal3.IN3
adr[1] => Equal0.IN6
adr[1] => Equal1.IN1
adr[1] => Equal2.IN1
adr[1] => Equal3.IN2
adr[2] => Equal0.IN1
adr[2] => Equal1.IN7
adr[2] => Equal2.IN6
adr[2] => Equal3.IN5
adr[3] => Equal0.IN5
adr[3] => Equal1.IN6
adr[3] => Equal2.IN5
adr[3] => Equal3.IN4
adr[4] => Equal0.IN0
adr[4] => Equal1.IN0
adr[4] => Equal2.IN0
adr[4] => Equal3.IN1
adr[5] => Equal0.IN4
adr[5] => Equal1.IN5
adr[5] => Equal2.IN4
adr[5] => Equal3.IN0
dbus_in[0] => portx.IN1
dbus_in[0] => portx.DATAB
dbus_in[0] => ddrx[0]~reg0.DATAIN
dbus_in[0] => pcmsk[0].DATAIN
dbus_in[1] => portx.IN1
dbus_in[1] => portx.DATAB
dbus_in[1] => ddrx[1]~reg0.DATAIN
dbus_in[1] => pcmsk[1].DATAIN
dbus_in[2] => portx.IN1
dbus_in[2] => portx.DATAB
dbus_in[2] => ddrx[2]~reg0.DATAIN
dbus_in[2] => pcmsk[2].DATAIN
dbus_in[3] => portx.IN1
dbus_in[3] => portx.DATAB
dbus_in[3] => ddrx[3]~reg0.DATAIN
dbus_in[3] => pcmsk[3].DATAIN
dbus_in[4] => portx.IN1
dbus_in[4] => portx.DATAB
dbus_in[4] => ddrx[4]~reg0.DATAIN
dbus_in[4] => pcmsk[4].DATAIN
dbus_in[5] => portx.IN1
dbus_in[5] => portx.DATAB
dbus_in[5] => ddrx[5]~reg0.DATAIN
dbus_in[5] => pcmsk[5].DATAIN
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= <GND>
dbus_out[7] <= <GND>
iore => portx_re.IN1
iore => ddrx_re.IN1
iore => pinx_re.IN1
iore => pcmsk_re.IN1
iowe => portx_we.IN1
iowe => ddrx_we.IN1
iowe => pinx_we.IN1
iowe => pcmsk_we.IN1
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => ~NO_FANOUT~
ramadr[1] => ~NO_FANOUT~
ramadr[2] => ~NO_FANOUT~
ramadr[3] => ~NO_FANOUT~
ramadr[4] => ~NO_FANOUT~
ramadr[5] => ~NO_FANOUT~
ramadr[6] => ~NO_FANOUT~
ramadr[7] => ~NO_FANOUT~
ramre => ~NO_FANOUT~
ramwe => ~NO_FANOUT~
dm_sel => ~NO_FANOUT~
portx[0] <= portx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[1] <= portx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[2] <= portx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[3] <= portx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[4] <= portx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
portx[5] <= portx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[0] <= ddrx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[1] <= ddrx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[2] <= ddrx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[3] <= ddrx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[4] <= ddrx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddrx[5] <= ddrx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinx[0] => synch:Tn_sync[0].din
pinx[0] => pcifr_set_vector.IN1
pinx[1] => synch:Tn_sync[1].din
pinx[1] => pcifr_set_vector.IN1
pinx[2] => synch:Tn_sync[2].din
pinx[2] => pcifr_set_vector.IN1
pinx[3] => synch:Tn_sync[3].din
pinx[3] => pcifr_set_vector.IN1
pinx[4] => synch:Tn_sync[4].din
pinx[4] => pcifr_set_vector.IN1
pinx[5] => synch:Tn_sync[5].din
pinx[5] => pcifr_set_vector.IN1
pcifr_set <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst|synch:Tn_sync[0]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst|synch:Tn_sync[1]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst|synch:Tn_sync[2]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst|synch:Tn_sync[3]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst|synch:Tn_sync[4]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_avr_port:pport_g_inst|synch:Tn_sync[5]
clk => dout~reg0.CLK
clk => din_flop.CLK
din => din_flop.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|xlr8_pcint:sno_pcint_inst
rstn => xmsk[0].ACLR
rstn => xmsk[1].ACLR
rstn => xmsk[2].ACLR
rstn => xicr[0].ACLR
rstn => xicr[1].ACLR
rstn => xicr[2].ACLR
rstn => xifr[0].ACLR
rstn => xifr[1].ACLR
rstn => xifr[2].ACLR
clk => xifr[0].CLK
clk => xifr[1].CLK
clk => xifr[2].CLK
clk => xmsk[0].CLK
clk => xmsk[1].CLK
clk => xmsk[2].CLK
clk => xicr[0].CLK
clk => xicr[1].CLK
clk => xicr[2].CLK
adr[0] => ~NO_FANOUT~
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
iowe => ~NO_FANOUT~
iore => ~NO_FANOUT~
dbus_in[0] => xifr.IN1
dbus_in[0] => xicr[0].DATAIN
dbus_in[0] => xmsk[0].DATAIN
dbus_in[1] => xifr.IN1
dbus_in[1] => xicr[1].DATAIN
dbus_in[1] => xmsk[1].DATAIN
dbus_in[2] => xifr.IN1
dbus_in[2] => xicr[2].DATAIN
dbus_in[2] => xmsk[2].DATAIN
dbus_in[3] => ~NO_FANOUT~
dbus_in[4] => ~NO_FANOUT~
dbus_in[5] => ~NO_FANOUT~
dbus_in[6] => ~NO_FANOUT~
dbus_in[7] => ~NO_FANOUT~
dbus_out[0] <= dbus_out_raw.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out_raw.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out_raw.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= <GND>
dbus_out[4] <= <GND>
dbus_out[5] <= <GND>
dbus_out[6] <= <GND>
dbus_out[7] <= <GND>
out_en <= out_en.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] => Equal0.IN3
ramadr[0] => Equal1.IN7
ramadr[0] => Equal2.IN4
ramadr[1] => Equal0.IN7
ramadr[1] => Equal1.IN3
ramadr[1] => Equal2.IN3
ramadr[2] => Equal0.IN6
ramadr[2] => Equal1.IN6
ramadr[2] => Equal2.IN7
ramadr[3] => Equal0.IN5
ramadr[3] => Equal1.IN5
ramadr[3] => Equal2.IN6
ramadr[4] => Equal0.IN2
ramadr[4] => Equal1.IN2
ramadr[4] => Equal2.IN2
ramadr[5] => Equal0.IN1
ramadr[5] => Equal1.IN1
ramadr[5] => Equal2.IN1
ramadr[6] => Equal0.IN0
ramadr[6] => Equal1.IN0
ramadr[6] => Equal2.IN0
ramadr[7] => Equal0.IN4
ramadr[7] => Equal1.IN4
ramadr[7] => Equal2.IN5
ramre => xicr_re.IN1
ramre => xifr_re.IN1
ramre => xmsk_re.IN1
ramwe => xicr_we.IN1
ramwe => xifr_we.IN1
ramwe => xmsk_we.IN1
dm_sel => sel_xicr.IN1
dm_sel => sel_xifr.IN1
dm_sel => sel_xmsk.IN1
x_int_in[0] => xifr.IN1
x_int_in[1] => xifr.IN1
x_int_in[2] => xifr.IN1
x_irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
x_irq_ack[0] => xifr.IN1
x_irq_ack[1] => xifr.IN1
x_irq_ack[2] => xifr.IN1


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst
clk => clk.IN1
rstn => rstn.IN1
clk_64mhz => ~NO_FANOUT~
clk_32mhz => ~NO_FANOUT~
clk_16mhz => ~NO_FANOUT~
clk_option2 => clk_option2.IN1
clk_option4 => clk_option4.IN1
en16mhz => ~NO_FANOUT~
en1mhz => ~NO_FANOUT~
en128khz => ~NO_FANOUT~
adr[0] => ~NO_FANOUT~
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
dbus_in[0] => dbus_in[0].IN1
dbus_in[1] => dbus_in[1].IN1
dbus_in[2] => dbus_in[2].IN1
dbus_in[3] => dbus_in[3].IN1
dbus_in[4] => dbus_in[4].IN1
dbus_in[5] => dbus_in[5].IN1
dbus_in[6] => dbus_in[6].IN1
dbus_in[7] => dbus_in[7].IN1
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
io_out_en <= xlr8_hdmi:hdmi_inst.io_out_en
iore => ~NO_FANOUT~
iowe => ~NO_FANOUT~
ramadr[0] => ramadr[0].IN1
ramadr[1] => ramadr[1].IN1
ramadr[2] => ramadr[2].IN1
ramadr[3] => ramadr[3].IN1
ramadr[4] => ramadr[4].IN1
ramadr[5] => ramadr[5].IN1
ramadr[6] => ramadr[6].IN1
ramadr[7] => ramadr[7].IN1
ramre => ramre.IN1
ramwe => ramwe.IN1
dm_sel => dm_sel.IN1
dm_dout_rg[0] => ~NO_FANOUT~
dm_dout_rg[1] => ~NO_FANOUT~
dm_dout_rg[2] => ~NO_FANOUT~
dm_dout_rg[3] => ~NO_FANOUT~
dm_dout_rg[4] => ~NO_FANOUT~
dm_dout_rg[5] => ~NO_FANOUT~
dm_dout_rg[6] => ~NO_FANOUT~
dm_dout_rg[7] => ~NO_FANOUT~
gprf[0] => ~NO_FANOUT~
gprf[1] => ~NO_FANOUT~
gprf[2] => ~NO_FANOUT~
gprf[3] => ~NO_FANOUT~
gprf[4] => ~NO_FANOUT~
gprf[5] => ~NO_FANOUT~
gprf[6] => ~NO_FANOUT~
gprf[7] => ~NO_FANOUT~
gprf[8] => ~NO_FANOUT~
gprf[9] => ~NO_FANOUT~
gprf[10] => ~NO_FANOUT~
gprf[11] => ~NO_FANOUT~
gprf[12] => ~NO_FANOUT~
gprf[13] => ~NO_FANOUT~
gprf[14] => ~NO_FANOUT~
gprf[15] => ~NO_FANOUT~
gprf[16] => ~NO_FANOUT~
gprf[17] => ~NO_FANOUT~
gprf[18] => ~NO_FANOUT~
gprf[19] => ~NO_FANOUT~
gprf[20] => ~NO_FANOUT~
gprf[21] => ~NO_FANOUT~
gprf[22] => ~NO_FANOUT~
gprf[23] => ~NO_FANOUT~
gprf[24] => ~NO_FANOUT~
gprf[25] => ~NO_FANOUT~
gprf[26] => ~NO_FANOUT~
gprf[27] => ~NO_FANOUT~
gprf[28] => ~NO_FANOUT~
gprf[29] => ~NO_FANOUT~
gprf[30] => ~NO_FANOUT~
gprf[31] => ~NO_FANOUT~
gprf[32] => ~NO_FANOUT~
gprf[33] => ~NO_FANOUT~
gprf[34] => ~NO_FANOUT~
gprf[35] => ~NO_FANOUT~
gprf[36] => ~NO_FANOUT~
gprf[37] => ~NO_FANOUT~
gprf[38] => ~NO_FANOUT~
gprf[39] => ~NO_FANOUT~
gprf[40] => ~NO_FANOUT~
gprf[41] => ~NO_FANOUT~
gprf[42] => ~NO_FANOUT~
gprf[43] => ~NO_FANOUT~
gprf[44] => ~NO_FANOUT~
gprf[45] => ~NO_FANOUT~
gprf[46] => ~NO_FANOUT~
gprf[47] => ~NO_FANOUT~
gprf[48] => ~NO_FANOUT~
gprf[49] => ~NO_FANOUT~
gprf[50] => ~NO_FANOUT~
gprf[51] => ~NO_FANOUT~
gprf[52] => ~NO_FANOUT~
gprf[53] => ~NO_FANOUT~
gprf[54] => ~NO_FANOUT~
gprf[55] => ~NO_FANOUT~
gprf[56] => ~NO_FANOUT~
gprf[57] => ~NO_FANOUT~
gprf[58] => ~NO_FANOUT~
gprf[59] => ~NO_FANOUT~
gprf[60] => ~NO_FANOUT~
gprf[61] => ~NO_FANOUT~
gprf[62] => ~NO_FANOUT~
gprf[63] => ~NO_FANOUT~
gprf[64] => ~NO_FANOUT~
gprf[65] => ~NO_FANOUT~
gprf[66] => ~NO_FANOUT~
gprf[67] => ~NO_FANOUT~
gprf[68] => ~NO_FANOUT~
gprf[69] => ~NO_FANOUT~
gprf[70] => ~NO_FANOUT~
gprf[71] => ~NO_FANOUT~
gprf[72] => ~NO_FANOUT~
gprf[73] => ~NO_FANOUT~
gprf[74] => ~NO_FANOUT~
gprf[75] => ~NO_FANOUT~
gprf[76] => ~NO_FANOUT~
gprf[77] => ~NO_FANOUT~
gprf[78] => ~NO_FANOUT~
gprf[79] => ~NO_FANOUT~
gprf[80] => ~NO_FANOUT~
gprf[81] => ~NO_FANOUT~
gprf[82] => ~NO_FANOUT~
gprf[83] => ~NO_FANOUT~
gprf[84] => ~NO_FANOUT~
gprf[85] => ~NO_FANOUT~
gprf[86] => ~NO_FANOUT~
gprf[87] => ~NO_FANOUT~
gprf[88] => ~NO_FANOUT~
gprf[89] => ~NO_FANOUT~
gprf[90] => ~NO_FANOUT~
gprf[91] => ~NO_FANOUT~
gprf[92] => ~NO_FANOUT~
gprf[93] => ~NO_FANOUT~
gprf[94] => ~NO_FANOUT~
gprf[95] => ~NO_FANOUT~
gprf[96] => ~NO_FANOUT~
gprf[97] => ~NO_FANOUT~
gprf[98] => ~NO_FANOUT~
gprf[99] => ~NO_FANOUT~
gprf[100] => ~NO_FANOUT~
gprf[101] => ~NO_FANOUT~
gprf[102] => ~NO_FANOUT~
gprf[103] => ~NO_FANOUT~
gprf[104] => ~NO_FANOUT~
gprf[105] => ~NO_FANOUT~
gprf[106] => ~NO_FANOUT~
gprf[107] => ~NO_FANOUT~
gprf[108] => ~NO_FANOUT~
gprf[109] => ~NO_FANOUT~
gprf[110] => ~NO_FANOUT~
gprf[111] => ~NO_FANOUT~
gprf[112] => ~NO_FANOUT~
gprf[113] => ~NO_FANOUT~
gprf[114] => ~NO_FANOUT~
gprf[115] => ~NO_FANOUT~
gprf[116] => ~NO_FANOUT~
gprf[117] => ~NO_FANOUT~
gprf[118] => ~NO_FANOUT~
gprf[119] => ~NO_FANOUT~
gprf[120] => ~NO_FANOUT~
gprf[121] => ~NO_FANOUT~
gprf[122] => ~NO_FANOUT~
gprf[123] => ~NO_FANOUT~
gprf[124] => ~NO_FANOUT~
gprf[125] => ~NO_FANOUT~
gprf[126] => ~NO_FANOUT~
gprf[127] => ~NO_FANOUT~
gprf[128] => ~NO_FANOUT~
gprf[129] => ~NO_FANOUT~
gprf[130] => ~NO_FANOUT~
gprf[131] => ~NO_FANOUT~
gprf[132] => ~NO_FANOUT~
gprf[133] => ~NO_FANOUT~
gprf[134] => ~NO_FANOUT~
gprf[135] => ~NO_FANOUT~
gprf[136] => ~NO_FANOUT~
gprf[137] => ~NO_FANOUT~
gprf[138] => ~NO_FANOUT~
gprf[139] => ~NO_FANOUT~
gprf[140] => ~NO_FANOUT~
gprf[141] => ~NO_FANOUT~
gprf[142] => ~NO_FANOUT~
gprf[143] => ~NO_FANOUT~
gprf[144] => ~NO_FANOUT~
gprf[145] => ~NO_FANOUT~
gprf[146] => ~NO_FANOUT~
gprf[147] => ~NO_FANOUT~
gprf[148] => ~NO_FANOUT~
gprf[149] => ~NO_FANOUT~
gprf[150] => ~NO_FANOUT~
gprf[151] => ~NO_FANOUT~
gprf[152] => ~NO_FANOUT~
gprf[153] => ~NO_FANOUT~
gprf[154] => ~NO_FANOUT~
gprf[155] => ~NO_FANOUT~
gprf[156] => ~NO_FANOUT~
gprf[157] => ~NO_FANOUT~
gprf[158] => ~NO_FANOUT~
gprf[159] => ~NO_FANOUT~
gprf[160] => ~NO_FANOUT~
gprf[161] => ~NO_FANOUT~
gprf[162] => ~NO_FANOUT~
gprf[163] => ~NO_FANOUT~
gprf[164] => ~NO_FANOUT~
gprf[165] => ~NO_FANOUT~
gprf[166] => ~NO_FANOUT~
gprf[167] => ~NO_FANOUT~
gprf[168] => ~NO_FANOUT~
gprf[169] => ~NO_FANOUT~
gprf[170] => ~NO_FANOUT~
gprf[171] => ~NO_FANOUT~
gprf[172] => ~NO_FANOUT~
gprf[173] => ~NO_FANOUT~
gprf[174] => ~NO_FANOUT~
gprf[175] => ~NO_FANOUT~
gprf[176] => ~NO_FANOUT~
gprf[177] => ~NO_FANOUT~
gprf[178] => ~NO_FANOUT~
gprf[179] => ~NO_FANOUT~
gprf[180] => ~NO_FANOUT~
gprf[181] => ~NO_FANOUT~
gprf[182] => ~NO_FANOUT~
gprf[183] => ~NO_FANOUT~
gprf[184] => ~NO_FANOUT~
gprf[185] => ~NO_FANOUT~
gprf[186] => ~NO_FANOUT~
gprf[187] => ~NO_FANOUT~
gprf[188] => ~NO_FANOUT~
gprf[189] => ~NO_FANOUT~
gprf[190] => ~NO_FANOUT~
gprf[191] => ~NO_FANOUT~
gprf[192] => ~NO_FANOUT~
gprf[193] => ~NO_FANOUT~
gprf[194] => ~NO_FANOUT~
gprf[195] => ~NO_FANOUT~
gprf[196] => ~NO_FANOUT~
gprf[197] => ~NO_FANOUT~
gprf[198] => ~NO_FANOUT~
gprf[199] => ~NO_FANOUT~
gprf[200] => ~NO_FANOUT~
gprf[201] => ~NO_FANOUT~
gprf[202] => ~NO_FANOUT~
gprf[203] => ~NO_FANOUT~
gprf[204] => ~NO_FANOUT~
gprf[205] => ~NO_FANOUT~
gprf[206] => ~NO_FANOUT~
gprf[207] => ~NO_FANOUT~
gprf[208] => ~NO_FANOUT~
gprf[209] => ~NO_FANOUT~
gprf[210] => ~NO_FANOUT~
gprf[211] => ~NO_FANOUT~
gprf[212] => ~NO_FANOUT~
gprf[213] => ~NO_FANOUT~
gprf[214] => ~NO_FANOUT~
gprf[215] => ~NO_FANOUT~
gprf[216] => ~NO_FANOUT~
gprf[217] => ~NO_FANOUT~
gprf[218] => ~NO_FANOUT~
gprf[219] => ~NO_FANOUT~
gprf[220] => ~NO_FANOUT~
gprf[221] => ~NO_FANOUT~
gprf[222] => ~NO_FANOUT~
gprf[223] => ~NO_FANOUT~
gprf[224] => ~NO_FANOUT~
gprf[225] => ~NO_FANOUT~
gprf[226] => ~NO_FANOUT~
gprf[227] => ~NO_FANOUT~
gprf[228] => ~NO_FANOUT~
gprf[229] => ~NO_FANOUT~
gprf[230] => ~NO_FANOUT~
gprf[231] => ~NO_FANOUT~
gprf[232] => ~NO_FANOUT~
gprf[233] => ~NO_FANOUT~
gprf[234] => ~NO_FANOUT~
gprf[235] => ~NO_FANOUT~
gprf[236] => ~NO_FANOUT~
gprf[237] => ~NO_FANOUT~
gprf[238] => ~NO_FANOUT~
gprf[239] => ~NO_FANOUT~
gprf[240] => ~NO_FANOUT~
gprf[241] => ~NO_FANOUT~
gprf[242] => ~NO_FANOUT~
gprf[243] => ~NO_FANOUT~
gprf[244] => ~NO_FANOUT~
gprf[245] => ~NO_FANOUT~
gprf[246] => ~NO_FANOUT~
gprf[247] => ~NO_FANOUT~
gprf[248] => ~NO_FANOUT~
gprf[249] => ~NO_FANOUT~
gprf[250] => ~NO_FANOUT~
gprf[251] => ~NO_FANOUT~
gprf[252] => ~NO_FANOUT~
gprf[253] => ~NO_FANOUT~
gprf[254] => ~NO_FANOUT~
gprf[255] => ~NO_FANOUT~
xb_pinx[0] => ~NO_FANOUT~
xb_pinx[1] => ~NO_FANOUT~
xb_pinx[2] => ~NO_FANOUT~
xb_pinx[3] => ~NO_FANOUT~
xb_pinx[4] => ~NO_FANOUT~
xb_pinx[5] => ~NO_FANOUT~
xb_pinx[6] => ~NO_FANOUT~
xb_pinx[7] => ~NO_FANOUT~
xb_pinx[8] => ~NO_FANOUT~
xb_pinx[9] => ~NO_FANOUT~
xb_pinx[10] => ~NO_FANOUT~
xb_pinx[11] => ~NO_FANOUT~
xb_pinx[12] => ~NO_FANOUT~
xb_pinx[13] => ~NO_FANOUT~
xb_pinx[14] => ~NO_FANOUT~
xb_pinx[15] => ~NO_FANOUT~
xb_pinx[16] => ~NO_FANOUT~
xb_pinx[17] => ~NO_FANOUT~
xb_pinx[18] => ~NO_FANOUT~
xb_pinx[19] => ~NO_FANOUT~
xb_pinx[20] => ~NO_FANOUT~
xb_pinx[21] => ~NO_FANOUT~
xb_pinx[22] => ~NO_FANOUT~
xb_pinx[23] => ~NO_FANOUT~
xb_pinx[24] => ~NO_FANOUT~
xb_pinx[25] => ~NO_FANOUT~
xb_pinx[26] => ~NO_FANOUT~
xb_pinx[27] => ~NO_FANOUT~
xb_pinx[28] => ~NO_FANOUT~
xb_pinx[29] => ~NO_FANOUT~
xb_pinx[30] => ~NO_FANOUT~
xb_pinx[31] => ~NO_FANOUT~
xb_pinx[32] => ~NO_FANOUT~
xb_pinx[33] => ~NO_FANOUT~
xb_pinx[34] => ~NO_FANOUT~
xb_pinx[35] => ~NO_FANOUT~
xb_pinx[36] => ~NO_FANOUT~
xb_pinx[37] => ~NO_FANOUT~
JT9 <> <UNC>
JT7 <> <UNC>
JT6 <> <UNC>
JT5 <> <UNC>
JT3 <> <UNC>
JT1 <> <UNC>
xb_ddoe[0] <= <GND>
xb_ddoe[1] <= <GND>
xb_ddoe[2] <= <GND>
xb_ddoe[3] <= <GND>
xb_ddoe[4] <= <GND>
xb_ddoe[5] <= <GND>
xb_ddoe[6] <= <GND>
xb_ddoe[7] <= <GND>
xb_ddoe[8] <= <GND>
xb_ddoe[9] <= <GND>
xb_ddoe[10] <= <GND>
xb_ddoe[11] <= <GND>
xb_ddoe[12] <= <GND>
xb_ddoe[13] <= <VCC>
xb_ddoe[14] <= <GND>
xb_ddoe[15] <= <GND>
xb_ddoe[16] <= <GND>
xb_ddoe[17] <= <GND>
xb_ddoe[18] <= <GND>
xb_ddoe[19] <= <GND>
xb_ddoe[20] <= <VCC>
xb_ddoe[21] <= <VCC>
xb_ddoe[22] <= <GND>
xb_ddoe[23] <= <GND>
xb_ddoe[24] <= <GND>
xb_ddoe[25] <= <GND>
xb_ddoe[26] <= <VCC>
xb_ddoe[27] <= <VCC>
xb_ddoe[28] <= <VCC>
xb_ddoe[29] <= <GND>
xb_ddoe[30] <= <GND>
xb_ddoe[31] <= <GND>
xb_ddoe[32] <= <VCC>
xb_ddoe[33] <= <VCC>
xb_ddoe[34] <= <VCC>
xb_ddoe[35] <= <GND>
xb_ddoe[36] <= <GND>
xb_ddoe[37] <= <GND>
xb_ddov[0] <= <GND>
xb_ddov[1] <= <GND>
xb_ddov[2] <= <GND>
xb_ddov[3] <= <GND>
xb_ddov[4] <= <GND>
xb_ddov[5] <= <GND>
xb_ddov[6] <= <GND>
xb_ddov[7] <= <GND>
xb_ddov[8] <= <GND>
xb_ddov[9] <= <GND>
xb_ddov[10] <= <GND>
xb_ddov[11] <= <GND>
xb_ddov[12] <= <GND>
xb_ddov[13] <= <VCC>
xb_ddov[14] <= <GND>
xb_ddov[15] <= <GND>
xb_ddov[16] <= <GND>
xb_ddov[17] <= <GND>
xb_ddov[18] <= <GND>
xb_ddov[19] <= <GND>
xb_ddov[20] <= <VCC>
xb_ddov[21] <= <VCC>
xb_ddov[22] <= <GND>
xb_ddov[23] <= <GND>
xb_ddov[24] <= <GND>
xb_ddov[25] <= <GND>
xb_ddov[26] <= <VCC>
xb_ddov[27] <= <VCC>
xb_ddov[28] <= <VCC>
xb_ddov[29] <= <GND>
xb_ddov[30] <= <GND>
xb_ddov[31] <= <GND>
xb_ddov[32] <= <VCC>
xb_ddov[33] <= <VCC>
xb_ddov[34] <= <VCC>
xb_ddov[35] <= <GND>
xb_ddov[36] <= <GND>
xb_ddov[37] <= <GND>
xb_pvoe[0] <= <GND>
xb_pvoe[1] <= <GND>
xb_pvoe[2] <= <GND>
xb_pvoe[3] <= <GND>
xb_pvoe[4] <= <GND>
xb_pvoe[5] <= <GND>
xb_pvoe[6] <= <GND>
xb_pvoe[7] <= <GND>
xb_pvoe[8] <= <GND>
xb_pvoe[9] <= <GND>
xb_pvoe[10] <= <GND>
xb_pvoe[11] <= <GND>
xb_pvoe[12] <= <GND>
xb_pvoe[13] <= <VCC>
xb_pvoe[14] <= <GND>
xb_pvoe[15] <= <GND>
xb_pvoe[16] <= <GND>
xb_pvoe[17] <= <GND>
xb_pvoe[18] <= <GND>
xb_pvoe[19] <= <GND>
xb_pvoe[20] <= <VCC>
xb_pvoe[21] <= <VCC>
xb_pvoe[22] <= <GND>
xb_pvoe[23] <= <GND>
xb_pvoe[24] <= <GND>
xb_pvoe[25] <= <GND>
xb_pvoe[26] <= <VCC>
xb_pvoe[27] <= <VCC>
xb_pvoe[28] <= <VCC>
xb_pvoe[29] <= <GND>
xb_pvoe[30] <= <GND>
xb_pvoe[31] <= <GND>
xb_pvoe[32] <= <VCC>
xb_pvoe[33] <= <VCC>
xb_pvoe[34] <= <VCC>
xb_pvoe[35] <= <GND>
xb_pvoe[36] <= <GND>
xb_pvoe[37] <= <GND>
xb_pvov[0] <= <GND>
xb_pvov[1] <= <GND>
xb_pvov[2] <= <GND>
xb_pvov[3] <= <GND>
xb_pvov[4] <= <GND>
xb_pvov[5] <= <GND>
xb_pvov[6] <= <GND>
xb_pvov[7] <= <GND>
xb_pvov[8] <= <GND>
xb_pvov[9] <= <GND>
xb_pvov[10] <= <GND>
xb_pvov[11] <= <GND>
xb_pvov[12] <= <GND>
xb_pvov[13] <= xlr8_hdmi:hdmi_inst.heartbeat
xb_pvov[14] <= <GND>
xb_pvov[15] <= <GND>
xb_pvov[16] <= <GND>
xb_pvov[17] <= <GND>
xb_pvov[18] <= <GND>
xb_pvov[19] <= <GND>
xb_pvov[20] <= xlr8_hdmi:hdmi_inst.datan
xb_pvov[21] <= xlr8_hdmi:hdmi_inst.datap
xb_pvov[22] <= <GND>
xb_pvov[23] <= <GND>
xb_pvov[24] <= <GND>
xb_pvov[25] <= <GND>
xb_pvov[26] <= xlr8_hdmi:hdmi_inst.datap
xb_pvov[27] <= xlr8_hdmi:hdmi_inst.datan
xb_pvov[28] <= xlr8_hdmi:hdmi_inst.clkp
xb_pvov[29] <= <GND>
xb_pvov[30] <= <GND>
xb_pvov[31] <= <GND>
xb_pvov[32] <= xlr8_hdmi:hdmi_inst.datan
xb_pvov[33] <= xlr8_hdmi:hdmi_inst.datap
xb_pvov[34] <= xlr8_hdmi:hdmi_inst.clkn
xb_pvov[35] <= <GND>
xb_pvov[36] <= <GND>
xb_pvov[37] <= <GND>
xb_irq <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst
clk_pixel => clk_pixel.IN3
clk_audio => clk_audio.IN1
clk_core => clk_core.IN1
rstn => ~NO_FANOUT~
clken => always0.IN1
clken => always1.IN1
clken => always2.IN1
clken => always3.IN1
clken => always4.IN1
clken => always5.IN1
dbus_in[0] => dbus_in[0].IN2
dbus_in[1] => dbus_in[1].IN2
dbus_in[2] => dbus_in[2].IN2
dbus_in[3] => dbus_in[3].IN2
dbus_in[4] => dbus_in[4].IN2
dbus_in[5] => dbus_in[5].IN2
dbus_in[6] => dbus_in[6].IN2
dbus_in[7] => dbus_in[7].IN2
dbus_out[0] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[1] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[2] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[3] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[4] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[5] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[6] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
dbus_out[7] <= dbus_out.DB_MAX_OUTPUT_PORT_TYPE
io_out_en <= io_out_en.DB_MAX_OUTPUT_PORT_TYPE
datap[0] <= hdmi_demo:hdmi_inst.HDMI_TX
datap[1] <= hdmi_demo:hdmi_inst.HDMI_TX
datap[2] <= hdmi_demo:hdmi_inst.HDMI_TX
datan[0] <= hdmi_demo:hdmi_inst.HDMI_TX_N
datan[1] <= hdmi_demo:hdmi_inst.HDMI_TX_N
datan[2] <= hdmi_demo:hdmi_inst.HDMI_TX_N
clkp <= hdmi_demo:hdmi_inst.HDMI_CLK
clkn <= hdmi_demo:hdmi_inst.HDMI_CLK_N
heartbeat <= hdmi_demo:hdmi_inst.heartbeat
ramadr[0] => Equal0.IN7
ramadr[0] => Equal1.IN3
ramadr[0] => Equal2.IN7
ramadr[0] => Equal3.IN4
ramadr[0] => Equal4.IN7
ramadr[0] => Equal5.IN4
ramadr[0] => Equal6.IN7
ramadr[0] => Equal7.IN5
ramadr[1] => Equal0.IN6
ramadr[1] => Equal1.IN7
ramadr[1] => Equal2.IN3
ramadr[1] => Equal3.IN3
ramadr[1] => Equal4.IN6
ramadr[1] => Equal5.IN7
ramadr[1] => Equal6.IN4
ramadr[1] => Equal7.IN4
ramadr[2] => Equal0.IN5
ramadr[2] => Equal1.IN6
ramadr[2] => Equal2.IN6
ramadr[2] => Equal3.IN7
ramadr[2] => Equal4.IN3
ramadr[2] => Equal5.IN3
ramadr[2] => Equal6.IN3
ramadr[2] => Equal7.IN3
ramadr[3] => Equal0.IN4
ramadr[3] => Equal1.IN5
ramadr[3] => Equal2.IN5
ramadr[3] => Equal3.IN6
ramadr[3] => Equal4.IN5
ramadr[3] => Equal5.IN6
ramadr[3] => Equal6.IN6
ramadr[3] => Equal7.IN7
ramadr[4] => Equal0.IN3
ramadr[4] => Equal1.IN4
ramadr[4] => Equal2.IN4
ramadr[4] => Equal3.IN5
ramadr[4] => Equal4.IN4
ramadr[4] => Equal5.IN5
ramadr[4] => Equal6.IN5
ramadr[4] => Equal7.IN6
ramadr[5] => Equal0.IN2
ramadr[5] => Equal1.IN2
ramadr[5] => Equal2.IN2
ramadr[5] => Equal3.IN2
ramadr[5] => Equal4.IN2
ramadr[5] => Equal5.IN2
ramadr[5] => Equal6.IN2
ramadr[5] => Equal7.IN2
ramadr[6] => Equal0.IN1
ramadr[6] => Equal1.IN1
ramadr[6] => Equal2.IN1
ramadr[6] => Equal3.IN1
ramadr[6] => Equal4.IN1
ramadr[6] => Equal5.IN1
ramadr[6] => Equal6.IN1
ramadr[6] => Equal7.IN1
ramadr[7] => Equal0.IN0
ramadr[7] => Equal1.IN0
ramadr[7] => Equal2.IN0
ramadr[7] => Equal3.IN0
ramadr[7] => Equal4.IN0
ramadr[7] => Equal5.IN0
ramadr[7] => Equal6.IN0
ramadr[7] => Equal7.IN0
ramre => volume_re.IN1
ramre => ram_address_lo_re.IN1
ramre => ram_address_hi_re.IN1
ramre => ram_char_data_re.IN1
ramre => ram_attr_data_re.IN1
ramre => ram_row_offset_re.IN1
ramre => wave_rate_re.IN1
ramre => wave_duration_re.IN1
ramwe => volume_we.IN1
ramwe => ram_address_lo_we.IN1
ramwe => ram_address_hi_we.IN1
ramwe => ram_char_data_we.IN1
ramwe => ram_attr_data_we.IN1
ramwe => ram_row_offset_we.IN1
ramwe => wave_rate_we.IN1
ramwe => wave_duration_we.IN1
dm_sel => volume_sel.IN1
dm_sel => ram_address_lo_sel.IN1
dm_sel => ram_address_hi_sel.IN1
dm_sel => ram_char_data_sel.IN1
dm_sel => ram_attr_data_sel.IN1
dm_sel => ram_row_offset_sel.IN1
dm_sel => wave_rate_sel.IN1
dm_sel => wave_duration_sel.IN1


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|ram:char_ram_inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|ram:char_ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_i2h2:auto_generated.wren_a
rden_a => altsyncram_i2h2:auto_generated.rden_a
wren_b => altsyncram_i2h2:auto_generated.wren_b
rden_b => altsyncram_i2h2:auto_generated.rden_b
data_a[0] => altsyncram_i2h2:auto_generated.data_a[0]
data_a[1] => altsyncram_i2h2:auto_generated.data_a[1]
data_a[2] => altsyncram_i2h2:auto_generated.data_a[2]
data_a[3] => altsyncram_i2h2:auto_generated.data_a[3]
data_a[4] => altsyncram_i2h2:auto_generated.data_a[4]
data_a[5] => altsyncram_i2h2:auto_generated.data_a[5]
data_a[6] => altsyncram_i2h2:auto_generated.data_a[6]
data_a[7] => altsyncram_i2h2:auto_generated.data_a[7]
data_b[0] => altsyncram_i2h2:auto_generated.data_b[0]
data_b[1] => altsyncram_i2h2:auto_generated.data_b[1]
data_b[2] => altsyncram_i2h2:auto_generated.data_b[2]
data_b[3] => altsyncram_i2h2:auto_generated.data_b[3]
data_b[4] => altsyncram_i2h2:auto_generated.data_b[4]
data_b[5] => altsyncram_i2h2:auto_generated.data_b[5]
data_b[6] => altsyncram_i2h2:auto_generated.data_b[6]
data_b[7] => altsyncram_i2h2:auto_generated.data_b[7]
address_a[0] => altsyncram_i2h2:auto_generated.address_a[0]
address_a[1] => altsyncram_i2h2:auto_generated.address_a[1]
address_a[2] => altsyncram_i2h2:auto_generated.address_a[2]
address_a[3] => altsyncram_i2h2:auto_generated.address_a[3]
address_a[4] => altsyncram_i2h2:auto_generated.address_a[4]
address_a[5] => altsyncram_i2h2:auto_generated.address_a[5]
address_a[6] => altsyncram_i2h2:auto_generated.address_a[6]
address_a[7] => altsyncram_i2h2:auto_generated.address_a[7]
address_a[8] => altsyncram_i2h2:auto_generated.address_a[8]
address_a[9] => altsyncram_i2h2:auto_generated.address_a[9]
address_a[10] => altsyncram_i2h2:auto_generated.address_a[10]
address_a[11] => altsyncram_i2h2:auto_generated.address_a[11]
address_a[12] => altsyncram_i2h2:auto_generated.address_a[12]
address_b[0] => altsyncram_i2h2:auto_generated.address_b[0]
address_b[1] => altsyncram_i2h2:auto_generated.address_b[1]
address_b[2] => altsyncram_i2h2:auto_generated.address_b[2]
address_b[3] => altsyncram_i2h2:auto_generated.address_b[3]
address_b[4] => altsyncram_i2h2:auto_generated.address_b[4]
address_b[5] => altsyncram_i2h2:auto_generated.address_b[5]
address_b[6] => altsyncram_i2h2:auto_generated.address_b[6]
address_b[7] => altsyncram_i2h2:auto_generated.address_b[7]
address_b[8] => altsyncram_i2h2:auto_generated.address_b[8]
address_b[9] => altsyncram_i2h2:auto_generated.address_b[9]
address_b[10] => altsyncram_i2h2:auto_generated.address_b[10]
address_b[11] => altsyncram_i2h2:auto_generated.address_b[11]
address_b[12] => altsyncram_i2h2:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2h2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i2h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i2h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i2h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i2h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i2h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i2h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i2h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i2h2:auto_generated.q_a[7]
q_b[0] <= altsyncram_i2h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i2h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i2h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i2h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i2h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i2h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i2h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i2h2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|ram:char_ram_inst|altsyncram:altsyncram_component|altsyncram_i2h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|ram:attr_ram_inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|ram:attr_ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_i2h2:auto_generated.wren_a
rden_a => altsyncram_i2h2:auto_generated.rden_a
wren_b => altsyncram_i2h2:auto_generated.wren_b
rden_b => altsyncram_i2h2:auto_generated.rden_b
data_a[0] => altsyncram_i2h2:auto_generated.data_a[0]
data_a[1] => altsyncram_i2h2:auto_generated.data_a[1]
data_a[2] => altsyncram_i2h2:auto_generated.data_a[2]
data_a[3] => altsyncram_i2h2:auto_generated.data_a[3]
data_a[4] => altsyncram_i2h2:auto_generated.data_a[4]
data_a[5] => altsyncram_i2h2:auto_generated.data_a[5]
data_a[6] => altsyncram_i2h2:auto_generated.data_a[6]
data_a[7] => altsyncram_i2h2:auto_generated.data_a[7]
data_b[0] => altsyncram_i2h2:auto_generated.data_b[0]
data_b[1] => altsyncram_i2h2:auto_generated.data_b[1]
data_b[2] => altsyncram_i2h2:auto_generated.data_b[2]
data_b[3] => altsyncram_i2h2:auto_generated.data_b[3]
data_b[4] => altsyncram_i2h2:auto_generated.data_b[4]
data_b[5] => altsyncram_i2h2:auto_generated.data_b[5]
data_b[6] => altsyncram_i2h2:auto_generated.data_b[6]
data_b[7] => altsyncram_i2h2:auto_generated.data_b[7]
address_a[0] => altsyncram_i2h2:auto_generated.address_a[0]
address_a[1] => altsyncram_i2h2:auto_generated.address_a[1]
address_a[2] => altsyncram_i2h2:auto_generated.address_a[2]
address_a[3] => altsyncram_i2h2:auto_generated.address_a[3]
address_a[4] => altsyncram_i2h2:auto_generated.address_a[4]
address_a[5] => altsyncram_i2h2:auto_generated.address_a[5]
address_a[6] => altsyncram_i2h2:auto_generated.address_a[6]
address_a[7] => altsyncram_i2h2:auto_generated.address_a[7]
address_a[8] => altsyncram_i2h2:auto_generated.address_a[8]
address_a[9] => altsyncram_i2h2:auto_generated.address_a[9]
address_a[10] => altsyncram_i2h2:auto_generated.address_a[10]
address_a[11] => altsyncram_i2h2:auto_generated.address_a[11]
address_a[12] => altsyncram_i2h2:auto_generated.address_a[12]
address_b[0] => altsyncram_i2h2:auto_generated.address_b[0]
address_b[1] => altsyncram_i2h2:auto_generated.address_b[1]
address_b[2] => altsyncram_i2h2:auto_generated.address_b[2]
address_b[3] => altsyncram_i2h2:auto_generated.address_b[3]
address_b[4] => altsyncram_i2h2:auto_generated.address_b[4]
address_b[5] => altsyncram_i2h2:auto_generated.address_b[5]
address_b[6] => altsyncram_i2h2:auto_generated.address_b[6]
address_b[7] => altsyncram_i2h2:auto_generated.address_b[7]
address_b[8] => altsyncram_i2h2:auto_generated.address_b[8]
address_b[9] => altsyncram_i2h2:auto_generated.address_b[9]
address_b[10] => altsyncram_i2h2:auto_generated.address_b[10]
address_b[11] => altsyncram_i2h2:auto_generated.address_b[11]
address_b[12] => altsyncram_i2h2:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2h2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i2h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i2h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i2h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i2h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i2h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i2h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i2h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i2h2:auto_generated.q_a[7]
q_b[0] <= altsyncram_i2h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i2h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i2h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i2h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i2h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i2h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i2h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i2h2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|ram:attr_ram_inst|altsyncram:altsyncram_component|altsyncram_i2h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst
CLOCK_PIXEL => CLOCK_PIXEL.IN3
CLOCK_AUDIO => CLOCK_AUDIO.IN1
CLOCK_CORE => ~NO_FANOUT~
HDMI_TX[0] <= hdmi:hdmi.tmds_p[0]
HDMI_TX[1] <= hdmi:hdmi.tmds_p[1]
HDMI_TX[2] <= hdmi:hdmi.tmds_p[2]
HDMI_TX_N[0] <= hdmi:hdmi.tmds_n[0]
HDMI_TX_N[1] <= hdmi:hdmi.tmds_n[1]
HDMI_TX_N[2] <= hdmi:hdmi.tmds_n[2]
HDMI_CLK <= hdmi:hdmi.tmds_clock_p
HDMI_CLK_N <= hdmi:hdmi.tmds_clock_n
VOLUME[0] => ShiftRight0.IN8
VOLUME[1] => ShiftRight0.IN7
VOLUME[2] => ShiftRight0.IN6
VOLUME[3] => ShiftRight0.IN5
VOLUME[4] => ShiftRight0.IN4
VOLUME[5] => ShiftRight0.IN3
VOLUME[6] => ShiftRight0.IN2
VOLUME[7] => ShiftRight0.IN1
heartbeat <= CLKDivider:U1.out
RAM_ADDRESS[0] <= RAM_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[1] <= RAM_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[2] <= RAM_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[3] <= RAM_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[4] <= RAM_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[5] <= RAM_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[6] <= RAM_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[7] <= RAM_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[8] <= RAM_ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[9] <= RAM_ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[10] <= RAM_ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[11] <= RAM_ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS[12] <= RAM_ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_CHAR_DATA[0] => RAM_CHAR_DATA[0].IN1
RAM_CHAR_DATA[1] => RAM_CHAR_DATA[1].IN1
RAM_CHAR_DATA[2] => RAM_CHAR_DATA[2].IN1
RAM_CHAR_DATA[3] => RAM_CHAR_DATA[3].IN1
RAM_CHAR_DATA[4] => RAM_CHAR_DATA[4].IN1
RAM_CHAR_DATA[5] => RAM_CHAR_DATA[5].IN1
RAM_CHAR_DATA[6] => RAM_CHAR_DATA[6].IN1
RAM_CHAR_DATA[7] => RAM_CHAR_DATA[7].IN1
RAM_ATTR_DATA[0] => RAM_ATTR_DATA[0].IN1
RAM_ATTR_DATA[1] => RAM_ATTR_DATA[1].IN1
RAM_ATTR_DATA[2] => RAM_ATTR_DATA[2].IN1
RAM_ATTR_DATA[3] => RAM_ATTR_DATA[3].IN1
RAM_ATTR_DATA[4] => RAM_ATTR_DATA[4].IN1
RAM_ATTR_DATA[5] => RAM_ATTR_DATA[5].IN1
RAM_ATTR_DATA[6] => RAM_ATTR_DATA[6].IN1
RAM_ATTR_DATA[7] => RAM_ATTR_DATA[7].IN1
RAM_CHAR_RE <= CLKDivider:U3.out
RAM_ATTR_RE <= CLKDivider:U3.out
RAM_ROW_OFFSET[0] => Add2.IN12
RAM_ROW_OFFSET[1] => Add2.IN11
RAM_ROW_OFFSET[2] => Add2.IN10
RAM_ROW_OFFSET[3] => Add2.IN9
RAM_ROW_OFFSET[4] => Add2.IN8
RAM_ROW_OFFSET[5] => Add2.IN7
RAM_ROW_OFFSET[6] => ~NO_FANOUT~
RAM_ROW_OFFSET[7] => ~NO_FANOUT~
WAVE_ENABLE => WAVE_ENABLE.IN1
WAVE_INCREMENT[0] => WAVE_INCREMENT[0].IN1
WAVE_INCREMENT[1] => WAVE_INCREMENT[1].IN1
WAVE_INCREMENT[2] => WAVE_INCREMENT[2].IN1
WAVE_INCREMENT[3] => WAVE_INCREMENT[3].IN1
WAVE_INCREMENT[4] => WAVE_INCREMENT[4].IN1
WAVE_INCREMENT[5] => WAVE_INCREMENT[5].IN1
WAVE_INCREMENT[6] => WAVE_INCREMENT[6].IN1
WAVE_INCREMENT[7] => WAVE_INCREMENT[7].IN1
WAVE_INCREMENT[8] => WAVE_INCREMENT[8].IN1
WAVE_INCREMENT[9] => WAVE_INCREMENT[9].IN1
WAVE_INCREMENT[10] => WAVE_INCREMENT[10].IN1
WAVE_INCREMENT[11] => WAVE_INCREMENT[11].IN1
WAVE_INCREMENT[12] => WAVE_INCREMENT[12].IN1
WAVE_INCREMENT[13] => WAVE_INCREMENT[13].IN1
WAVE_INCREMENT[14] => WAVE_INCREMENT[14].IN1
WAVE_INCREMENT[15] => WAVE_INCREMENT[15].IN1


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|CLKDivider:U1
in => out~reg0.CLK
in => counter[0].CLK
in => counter[1].CLK
in => counter[2].CLK
in => counter[3].CLK
in => counter[4].CLK
in => counter[5].CLK
in => counter[6].CLK
in => counter[7].CLK
in => counter[8].CLK
in => counter[9].CLK
in => counter[10].CLK
in => counter[11].CLK
in => counter[12].CLK
in => counter[13].CLK
in => counter[14].CLK
in => counter[15].CLK
in => counter[16].CLK
in => counter[17].CLK
in => counter[18].CLK
in => counter[19].CLK
in => counter[20].CLK
in => counter[21].CLK
in => counter[22].CLK
in => counter[23].CLK
in => counter[24].CLK
in => counter[25].CLK
in => counter[26].CLK
in => counter[27].CLK
in => counter[28].CLK
in => counter[29].CLK
in => counter[30].CLK
in => counter[31].CLK
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|CLKDivider:U2
in => out~reg0.CLK
in => counter[0].CLK
in => counter[1].CLK
in => counter[2].CLK
in => counter[3].CLK
in => counter[4].CLK
in => counter[5].CLK
in => counter[6].CLK
in => counter[7].CLK
in => counter[8].CLK
in => counter[9].CLK
in => counter[10].CLK
in => counter[11].CLK
in => counter[12].CLK
in => counter[13].CLK
in => counter[14].CLK
in => counter[15].CLK
in => counter[16].CLK
in => counter[17].CLK
in => counter[18].CLK
in => counter[19].CLK
in => counter[20].CLK
in => counter[21].CLK
in => counter[22].CLK
in => counter[23].CLK
in => counter[24].CLK
in => counter[25].CLK
in => counter[26].CLK
in => counter[27].CLK
in => counter[28].CLK
in => counter[29].CLK
in => counter[30].CLK
in => counter[31].CLK
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|sawtooth:sawtooth
clk_audio => level[0]~reg0.CLK
clk_audio => level[1]~reg0.CLK
clk_audio => level[2]~reg0.CLK
clk_audio => level[3]~reg0.CLK
clk_audio => level[4]~reg0.CLK
clk_audio => level[5]~reg0.CLK
clk_audio => level[6]~reg0.CLK
clk_audio => level[7]~reg0.CLK
clk_audio => level[8]~reg0.CLK
clk_audio => level[9]~reg0.CLK
clk_audio => level[10]~reg0.CLK
clk_audio => level[11]~reg0.CLK
clk_audio => level[12]~reg0.CLK
clk_audio => level[13]~reg0.CLK
clk_audio => level[14]~reg0.CLK
clk_audio => level[15]~reg0.CLK
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
enable => level.OUTPUTSELECT
wave_increment[0] => Add0.IN16
wave_increment[1] => Add0.IN15
wave_increment[2] => Add0.IN14
wave_increment[3] => Add0.IN13
wave_increment[4] => Add0.IN12
wave_increment[5] => Add0.IN11
wave_increment[6] => Add0.IN10
wave_increment[7] => Add0.IN9
wave_increment[8] => Add0.IN8
wave_increment[9] => Add0.IN7
wave_increment[10] => Add0.IN6
wave_increment[11] => Add0.IN5
wave_increment[12] => Add0.IN4
wave_increment[13] => Add0.IN3
wave_increment[14] => Add0.IN2
wave_increment[15] => Add0.IN1
level[0] <= level[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[1] <= level[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[2] <= level[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[3] <= level[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[4] <= level[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[5] <= level[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[6] <= level[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[7] <= level[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[8] <= level[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[9] <= level[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[10] <= level[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[11] <= level[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[12] <= level[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[13] <= level[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[14] <= level[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[15] <= level[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi
clk_pixel_x10 => tmds_shift_clk_pixel[0].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[1].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[2].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[3].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[4].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[5].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[6].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[7].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[8].CLK
clk_pixel_x10 => tmds_shift_clk_pixel[9].CLK
clk_pixel_x10 => tmds_shift[2][0].CLK
clk_pixel_x10 => tmds_shift[2][1].CLK
clk_pixel_x10 => tmds_shift[2][2].CLK
clk_pixel_x10 => tmds_shift[2][3].CLK
clk_pixel_x10 => tmds_shift[2][4].CLK
clk_pixel_x10 => tmds_shift[2][5].CLK
clk_pixel_x10 => tmds_shift[2][6].CLK
clk_pixel_x10 => tmds_shift[2][7].CLK
clk_pixel_x10 => tmds_shift[2][8].CLK
clk_pixel_x10 => tmds_shift[2][9].CLK
clk_pixel_x10 => tmds_shift[1][0].CLK
clk_pixel_x10 => tmds_shift[1][1].CLK
clk_pixel_x10 => tmds_shift[1][2].CLK
clk_pixel_x10 => tmds_shift[1][3].CLK
clk_pixel_x10 => tmds_shift[1][4].CLK
clk_pixel_x10 => tmds_shift[1][5].CLK
clk_pixel_x10 => tmds_shift[1][6].CLK
clk_pixel_x10 => tmds_shift[1][7].CLK
clk_pixel_x10 => tmds_shift[1][8].CLK
clk_pixel_x10 => tmds_shift[1][9].CLK
clk_pixel_x10 => tmds_shift[0][0].CLK
clk_pixel_x10 => tmds_shift[0][1].CLK
clk_pixel_x10 => tmds_shift[0][2].CLK
clk_pixel_x10 => tmds_shift[0][3].CLK
clk_pixel_x10 => tmds_shift[0][4].CLK
clk_pixel_x10 => tmds_shift[0][5].CLK
clk_pixel_x10 => tmds_shift[0][6].CLK
clk_pixel_x10 => tmds_shift[0][7].CLK
clk_pixel_x10 => tmds_shift[0][8].CLK
clk_pixel_x10 => tmds_shift[0][9].CLK
clk_pixel_x10 => tmds_control_synchronizer_chain[0].CLK
clk_pixel_x10 => tmds_control_synchronizer_chain[1].CLK
clk_pixel_x10 => tmds_control_synchronizer_chain[2].CLK
clk_pixel_x10 => tmds_control_synchronizer_chain[3].CLK
clk_pixel => packet_picker:true_hdmi_output.packet_picker.clk_pixel
clk_pixel => packet_assembler:true_hdmi_output.packet_assembler.clk_pixel
clk_pixel => tmds_channel:tmds_gen[0].tmds_channel.clk_pixel
clk_pixel => tmds_channel:tmds_gen[1].tmds_channel.clk_pixel
clk_pixel => tmds_channel:tmds_gen[2].tmds_channel.clk_pixel
clk_pixel => tmds_control.CLK
clk_pixel => data_island_data[0].CLK
clk_pixel => data_island_data[1].CLK
clk_pixel => data_island_data[2].CLK
clk_pixel => data_island_data[3].CLK
clk_pixel => data_island_data[4].CLK
clk_pixel => data_island_data[5].CLK
clk_pixel => data_island_data[6].CLK
clk_pixel => data_island_data[7].CLK
clk_pixel => data_island_data[8].CLK
clk_pixel => data_island_data[9].CLK
clk_pixel => data_island_data[10].CLK
clk_pixel => data_island_data[11].CLK
clk_pixel => control_data[0].CLK
clk_pixel => control_data[1].CLK
clk_pixel => control_data[2].CLK
clk_pixel => control_data[3].CLK
clk_pixel => control_data[4].CLK
clk_pixel => control_data[5].CLK
clk_pixel => video_data[0].CLK
clk_pixel => video_data[1].CLK
clk_pixel => video_data[2].CLK
clk_pixel => video_data[3].CLK
clk_pixel => video_data[4].CLK
clk_pixel => video_data[5].CLK
clk_pixel => video_data[6].CLK
clk_pixel => video_data[7].CLK
clk_pixel => video_data[8].CLK
clk_pixel => video_data[9].CLK
clk_pixel => video_data[10].CLK
clk_pixel => video_data[11].CLK
clk_pixel => video_data[12].CLK
clk_pixel => video_data[13].CLK
clk_pixel => video_data[14].CLK
clk_pixel => video_data[15].CLK
clk_pixel => video_data[16].CLK
clk_pixel => video_data[17].CLK
clk_pixel => video_data[18].CLK
clk_pixel => video_data[19].CLK
clk_pixel => video_data[20].CLK
clk_pixel => video_data[21].CLK
clk_pixel => video_data[22].CLK
clk_pixel => video_data[23].CLK
clk_pixel => mode[0].CLK
clk_pixel => mode[1].CLK
clk_pixel => mode[2].CLK
clk_pixel => true_hdmi_output.data_island_period.CLK
clk_pixel => true_hdmi_output.data_island_preamble.CLK
clk_pixel => true_hdmi_output.data_island_guard.CLK
clk_pixel => true_hdmi_output.video_preamble.CLK
clk_pixel => true_hdmi_output.video_guard.CLK
clk_pixel => video_data_period.CLK
clk_pixel => cy[0]~reg0.CLK
clk_pixel => cy[1]~reg0.CLK
clk_pixel => cy[2]~reg0.CLK
clk_pixel => cy[3]~reg0.CLK
clk_pixel => cy[4]~reg0.CLK
clk_pixel => cy[5]~reg0.CLK
clk_pixel => cy[6]~reg0.CLK
clk_pixel => cy[7]~reg0.CLK
clk_pixel => cy[8]~reg0.CLK
clk_pixel => cy[9]~reg0.CLK
clk_pixel => cx[0]~reg0.CLK
clk_pixel => cx[1]~reg0.CLK
clk_pixel => cx[2]~reg0.CLK
clk_pixel => cx[3]~reg0.CLK
clk_pixel => cx[4]~reg0.CLK
clk_pixel => cx[5]~reg0.CLK
clk_pixel => cx[6]~reg0.CLK
clk_pixel => cx[7]~reg0.CLK
clk_pixel => cx[8]~reg0.CLK
clk_pixel => cx[9]~reg0.CLK
clk_audio => packet_picker:true_hdmi_output.packet_picker.clk_audio
rgb[0] => video_data[0].DATAIN
rgb[1] => video_data[1].DATAIN
rgb[2] => video_data[2].DATAIN
rgb[3] => video_data[3].DATAIN
rgb[4] => video_data[4].DATAIN
rgb[5] => video_data[5].DATAIN
rgb[6] => video_data[6].DATAIN
rgb[7] => video_data[7].DATAIN
rgb[8] => video_data[8].DATAIN
rgb[9] => video_data[9].DATAIN
rgb[10] => video_data[10].DATAIN
rgb[11] => video_data[11].DATAIN
rgb[12] => video_data[12].DATAIN
rgb[13] => video_data[13].DATAIN
rgb[14] => video_data[14].DATAIN
rgb[15] => video_data[15].DATAIN
rgb[16] => video_data[16].DATAIN
rgb[17] => video_data[17].DATAIN
rgb[18] => video_data[18].DATAIN
rgb[19] => video_data[19].DATAIN
rgb[20] => video_data[20].DATAIN
rgb[21] => video_data[21].DATAIN
rgb[22] => video_data[22].DATAIN
rgb[23] => video_data[23].DATAIN
audio_sample_word[0][0] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][0]
audio_sample_word[0][1] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][1]
audio_sample_word[0][2] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][2]
audio_sample_word[0][3] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][3]
audio_sample_word[0][4] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][4]
audio_sample_word[0][5] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][5]
audio_sample_word[0][6] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][6]
audio_sample_word[0][7] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][7]
audio_sample_word[0][8] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][8]
audio_sample_word[0][9] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][9]
audio_sample_word[0][10] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][10]
audio_sample_word[0][11] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][11]
audio_sample_word[0][12] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][12]
audio_sample_word[0][13] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][13]
audio_sample_word[0][14] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][14]
audio_sample_word[0][15] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[0][15]
audio_sample_word[1][0] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][0]
audio_sample_word[1][1] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][1]
audio_sample_word[1][2] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][2]
audio_sample_word[1][3] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][3]
audio_sample_word[1][4] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][4]
audio_sample_word[1][5] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][5]
audio_sample_word[1][6] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][6]
audio_sample_word[1][7] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][7]
audio_sample_word[1][8] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][8]
audio_sample_word[1][9] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][9]
audio_sample_word[1][10] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][10]
audio_sample_word[1][11] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][11]
audio_sample_word[1][12] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][12]
audio_sample_word[1][13] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][13]
audio_sample_word[1][14] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][14]
audio_sample_word[1][15] => packet_picker:true_hdmi_output.packet_picker.audio_sample_word[1][15]
tmds_p[0] <= DifferentialSignal:comb_651.p
tmds_p[1] <= DifferentialSignal:comb_652.p
tmds_p[2] <= DifferentialSignal:comb_653.p
tmds_clock_p <= DifferentialSignal:comb_654.p
tmds_n[0] <= DifferentialSignal:comb_651.n
tmds_n[1] <= DifferentialSignal:comb_652.n
tmds_n[2] <= DifferentialSignal:comb_653.n
tmds_clock_n <= DifferentialSignal:comb_654.n
cx[0] <= cx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[7] <= cx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[8] <= cx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[9] <= cx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= cy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= cy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= cy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= cy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= cy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= cy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[6] <= cy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[7] <= cy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[8] <= cy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cy[9] <= cy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_width[0] <= <GND>
frame_width[1] <= <GND>
frame_width[2] <= <GND>
frame_width[3] <= <GND>
frame_width[4] <= <GND>
frame_width[5] <= <VCC>
frame_width[6] <= <GND>
frame_width[7] <= <GND>
frame_width[8] <= <VCC>
frame_width[9] <= <VCC>
frame_height[0] <= <VCC>
frame_height[1] <= <GND>
frame_height[2] <= <VCC>
frame_height[3] <= <VCC>
frame_height[4] <= <GND>
frame_height[5] <= <GND>
frame_height[6] <= <GND>
frame_height[7] <= <GND>
frame_height[8] <= <GND>
frame_height[9] <= <VCC>
screen_width[0] <= <GND>
screen_width[1] <= <GND>
screen_width[2] <= <GND>
screen_width[3] <= <GND>
screen_width[4] <= <GND>
screen_width[5] <= <GND>
screen_width[6] <= <GND>
screen_width[7] <= <VCC>
screen_width[8] <= <GND>
screen_width[9] <= <VCC>
screen_height[0] <= <GND>
screen_height[1] <= <GND>
screen_height[2] <= <GND>
screen_height[3] <= <GND>
screen_height[4] <= <GND>
screen_height[5] <= <VCC>
screen_height[6] <= <VCC>
screen_height[7] <= <VCC>
screen_height[8] <= <VCC>
screen_height[9] <= <GND>
screen_start_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_x[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
screen_start_y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker
clk_pixel => audio_clock_regeneration_packet:audio_clock_regeneration_packet.clk_pixel
clk_pixel => audio_sample_word_present_packet[0].CLK
clk_pixel => audio_sample_word_present_packet[1].CLK
clk_pixel => audio_sample_word_present_packet[2].CLK
clk_pixel => audio_sample_word_present_packet[3].CLK
clk_pixel => audio_sample_word_packet[0][0][0].CLK
clk_pixel => audio_sample_word_packet[0][0][1].CLK
clk_pixel => audio_sample_word_packet[0][0][2].CLK
clk_pixel => audio_sample_word_packet[0][0][3].CLK
clk_pixel => audio_sample_word_packet[0][0][4].CLK
clk_pixel => audio_sample_word_packet[0][0][5].CLK
clk_pixel => audio_sample_word_packet[0][0][6].CLK
clk_pixel => audio_sample_word_packet[0][0][7].CLK
clk_pixel => audio_sample_word_packet[0][0][8].CLK
clk_pixel => audio_sample_word_packet[0][0][9].CLK
clk_pixel => audio_sample_word_packet[0][0][10].CLK
clk_pixel => audio_sample_word_packet[0][0][11].CLK
clk_pixel => audio_sample_word_packet[0][0][12].CLK
clk_pixel => audio_sample_word_packet[0][0][13].CLK
clk_pixel => audio_sample_word_packet[0][0][14].CLK
clk_pixel => audio_sample_word_packet[0][0][15].CLK
clk_pixel => audio_sample_word_packet[0][0][16].CLK
clk_pixel => audio_sample_word_packet[0][0][17].CLK
clk_pixel => audio_sample_word_packet[0][0][18].CLK
clk_pixel => audio_sample_word_packet[0][0][19].CLK
clk_pixel => audio_sample_word_packet[0][0][20].CLK
clk_pixel => audio_sample_word_packet[0][0][21].CLK
clk_pixel => audio_sample_word_packet[0][0][22].CLK
clk_pixel => audio_sample_word_packet[0][0][23].CLK
clk_pixel => audio_sample_word_packet[0][1][0].CLK
clk_pixel => audio_sample_word_packet[0][1][1].CLK
clk_pixel => audio_sample_word_packet[0][1][2].CLK
clk_pixel => audio_sample_word_packet[0][1][3].CLK
clk_pixel => audio_sample_word_packet[0][1][4].CLK
clk_pixel => audio_sample_word_packet[0][1][5].CLK
clk_pixel => audio_sample_word_packet[0][1][6].CLK
clk_pixel => audio_sample_word_packet[0][1][7].CLK
clk_pixel => audio_sample_word_packet[0][1][8].CLK
clk_pixel => audio_sample_word_packet[0][1][9].CLK
clk_pixel => audio_sample_word_packet[0][1][10].CLK
clk_pixel => audio_sample_word_packet[0][1][11].CLK
clk_pixel => audio_sample_word_packet[0][1][12].CLK
clk_pixel => audio_sample_word_packet[0][1][13].CLK
clk_pixel => audio_sample_word_packet[0][1][14].CLK
clk_pixel => audio_sample_word_packet[0][1][15].CLK
clk_pixel => audio_sample_word_packet[0][1][16].CLK
clk_pixel => audio_sample_word_packet[0][1][17].CLK
clk_pixel => audio_sample_word_packet[0][1][18].CLK
clk_pixel => audio_sample_word_packet[0][1][19].CLK
clk_pixel => audio_sample_word_packet[0][1][20].CLK
clk_pixel => audio_sample_word_packet[0][1][21].CLK
clk_pixel => audio_sample_word_packet[0][1][22].CLK
clk_pixel => audio_sample_word_packet[0][1][23].CLK
clk_pixel => audio_sample_word_packet[1][0][0].CLK
clk_pixel => audio_sample_word_packet[1][0][1].CLK
clk_pixel => audio_sample_word_packet[1][0][2].CLK
clk_pixel => audio_sample_word_packet[1][0][3].CLK
clk_pixel => audio_sample_word_packet[1][0][4].CLK
clk_pixel => audio_sample_word_packet[1][0][5].CLK
clk_pixel => audio_sample_word_packet[1][0][6].CLK
clk_pixel => audio_sample_word_packet[1][0][7].CLK
clk_pixel => audio_sample_word_packet[1][0][8].CLK
clk_pixel => audio_sample_word_packet[1][0][9].CLK
clk_pixel => audio_sample_word_packet[1][0][10].CLK
clk_pixel => audio_sample_word_packet[1][0][11].CLK
clk_pixel => audio_sample_word_packet[1][0][12].CLK
clk_pixel => audio_sample_word_packet[1][0][13].CLK
clk_pixel => audio_sample_word_packet[1][0][14].CLK
clk_pixel => audio_sample_word_packet[1][0][15].CLK
clk_pixel => audio_sample_word_packet[1][0][16].CLK
clk_pixel => audio_sample_word_packet[1][0][17].CLK
clk_pixel => audio_sample_word_packet[1][0][18].CLK
clk_pixel => audio_sample_word_packet[1][0][19].CLK
clk_pixel => audio_sample_word_packet[1][0][20].CLK
clk_pixel => audio_sample_word_packet[1][0][21].CLK
clk_pixel => audio_sample_word_packet[1][0][22].CLK
clk_pixel => audio_sample_word_packet[1][0][23].CLK
clk_pixel => audio_sample_word_packet[1][1][0].CLK
clk_pixel => audio_sample_word_packet[1][1][1].CLK
clk_pixel => audio_sample_word_packet[1][1][2].CLK
clk_pixel => audio_sample_word_packet[1][1][3].CLK
clk_pixel => audio_sample_word_packet[1][1][4].CLK
clk_pixel => audio_sample_word_packet[1][1][5].CLK
clk_pixel => audio_sample_word_packet[1][1][6].CLK
clk_pixel => audio_sample_word_packet[1][1][7].CLK
clk_pixel => audio_sample_word_packet[1][1][8].CLK
clk_pixel => audio_sample_word_packet[1][1][9].CLK
clk_pixel => audio_sample_word_packet[1][1][10].CLK
clk_pixel => audio_sample_word_packet[1][1][11].CLK
clk_pixel => audio_sample_word_packet[1][1][12].CLK
clk_pixel => audio_sample_word_packet[1][1][13].CLK
clk_pixel => audio_sample_word_packet[1][1][14].CLK
clk_pixel => audio_sample_word_packet[1][1][15].CLK
clk_pixel => audio_sample_word_packet[1][1][16].CLK
clk_pixel => audio_sample_word_packet[1][1][17].CLK
clk_pixel => audio_sample_word_packet[1][1][18].CLK
clk_pixel => audio_sample_word_packet[1][1][19].CLK
clk_pixel => audio_sample_word_packet[1][1][20].CLK
clk_pixel => audio_sample_word_packet[1][1][21].CLK
clk_pixel => audio_sample_word_packet[1][1][22].CLK
clk_pixel => audio_sample_word_packet[1][1][23].CLK
clk_pixel => audio_sample_word_packet[2][0][0].CLK
clk_pixel => audio_sample_word_packet[2][0][1].CLK
clk_pixel => audio_sample_word_packet[2][0][2].CLK
clk_pixel => audio_sample_word_packet[2][0][3].CLK
clk_pixel => audio_sample_word_packet[2][0][4].CLK
clk_pixel => audio_sample_word_packet[2][0][5].CLK
clk_pixel => audio_sample_word_packet[2][0][6].CLK
clk_pixel => audio_sample_word_packet[2][0][7].CLK
clk_pixel => audio_sample_word_packet[2][0][8].CLK
clk_pixel => audio_sample_word_packet[2][0][9].CLK
clk_pixel => audio_sample_word_packet[2][0][10].CLK
clk_pixel => audio_sample_word_packet[2][0][11].CLK
clk_pixel => audio_sample_word_packet[2][0][12].CLK
clk_pixel => audio_sample_word_packet[2][0][13].CLK
clk_pixel => audio_sample_word_packet[2][0][14].CLK
clk_pixel => audio_sample_word_packet[2][0][15].CLK
clk_pixel => audio_sample_word_packet[2][0][16].CLK
clk_pixel => audio_sample_word_packet[2][0][17].CLK
clk_pixel => audio_sample_word_packet[2][0][18].CLK
clk_pixel => audio_sample_word_packet[2][0][19].CLK
clk_pixel => audio_sample_word_packet[2][0][20].CLK
clk_pixel => audio_sample_word_packet[2][0][21].CLK
clk_pixel => audio_sample_word_packet[2][0][22].CLK
clk_pixel => audio_sample_word_packet[2][0][23].CLK
clk_pixel => audio_sample_word_packet[2][1][0].CLK
clk_pixel => audio_sample_word_packet[2][1][1].CLK
clk_pixel => audio_sample_word_packet[2][1][2].CLK
clk_pixel => audio_sample_word_packet[2][1][3].CLK
clk_pixel => audio_sample_word_packet[2][1][4].CLK
clk_pixel => audio_sample_word_packet[2][1][5].CLK
clk_pixel => audio_sample_word_packet[2][1][6].CLK
clk_pixel => audio_sample_word_packet[2][1][7].CLK
clk_pixel => audio_sample_word_packet[2][1][8].CLK
clk_pixel => audio_sample_word_packet[2][1][9].CLK
clk_pixel => audio_sample_word_packet[2][1][10].CLK
clk_pixel => audio_sample_word_packet[2][1][11].CLK
clk_pixel => audio_sample_word_packet[2][1][12].CLK
clk_pixel => audio_sample_word_packet[2][1][13].CLK
clk_pixel => audio_sample_word_packet[2][1][14].CLK
clk_pixel => audio_sample_word_packet[2][1][15].CLK
clk_pixel => audio_sample_word_packet[2][1][16].CLK
clk_pixel => audio_sample_word_packet[2][1][17].CLK
clk_pixel => audio_sample_word_packet[2][1][18].CLK
clk_pixel => audio_sample_word_packet[2][1][19].CLK
clk_pixel => audio_sample_word_packet[2][1][20].CLK
clk_pixel => audio_sample_word_packet[2][1][21].CLK
clk_pixel => audio_sample_word_packet[2][1][22].CLK
clk_pixel => audio_sample_word_packet[2][1][23].CLK
clk_pixel => audio_sample_word_packet[3][0][0].CLK
clk_pixel => audio_sample_word_packet[3][0][1].CLK
clk_pixel => audio_sample_word_packet[3][0][2].CLK
clk_pixel => audio_sample_word_packet[3][0][3].CLK
clk_pixel => audio_sample_word_packet[3][0][4].CLK
clk_pixel => audio_sample_word_packet[3][0][5].CLK
clk_pixel => audio_sample_word_packet[3][0][6].CLK
clk_pixel => audio_sample_word_packet[3][0][7].CLK
clk_pixel => audio_sample_word_packet[3][0][8].CLK
clk_pixel => audio_sample_word_packet[3][0][9].CLK
clk_pixel => audio_sample_word_packet[3][0][10].CLK
clk_pixel => audio_sample_word_packet[3][0][11].CLK
clk_pixel => audio_sample_word_packet[3][0][12].CLK
clk_pixel => audio_sample_word_packet[3][0][13].CLK
clk_pixel => audio_sample_word_packet[3][0][14].CLK
clk_pixel => audio_sample_word_packet[3][0][15].CLK
clk_pixel => audio_sample_word_packet[3][0][16].CLK
clk_pixel => audio_sample_word_packet[3][0][17].CLK
clk_pixel => audio_sample_word_packet[3][0][18].CLK
clk_pixel => audio_sample_word_packet[3][0][19].CLK
clk_pixel => audio_sample_word_packet[3][0][20].CLK
clk_pixel => audio_sample_word_packet[3][0][21].CLK
clk_pixel => audio_sample_word_packet[3][0][22].CLK
clk_pixel => audio_sample_word_packet[3][0][23].CLK
clk_pixel => audio_sample_word_packet[3][1][0].CLK
clk_pixel => audio_sample_word_packet[3][1][1].CLK
clk_pixel => audio_sample_word_packet[3][1][2].CLK
clk_pixel => audio_sample_word_packet[3][1][3].CLK
clk_pixel => audio_sample_word_packet[3][1][4].CLK
clk_pixel => audio_sample_word_packet[3][1][5].CLK
clk_pixel => audio_sample_word_packet[3][1][6].CLK
clk_pixel => audio_sample_word_packet[3][1][7].CLK
clk_pixel => audio_sample_word_packet[3][1][8].CLK
clk_pixel => audio_sample_word_packet[3][1][9].CLK
clk_pixel => audio_sample_word_packet[3][1][10].CLK
clk_pixel => audio_sample_word_packet[3][1][11].CLK
clk_pixel => audio_sample_word_packet[3][1][12].CLK
clk_pixel => audio_sample_word_packet[3][1][13].CLK
clk_pixel => audio_sample_word_packet[3][1][14].CLK
clk_pixel => audio_sample_word_packet[3][1][15].CLK
clk_pixel => audio_sample_word_packet[3][1][16].CLK
clk_pixel => audio_sample_word_packet[3][1][17].CLK
clk_pixel => audio_sample_word_packet[3][1][18].CLK
clk_pixel => audio_sample_word_packet[3][1][19].CLK
clk_pixel => audio_sample_word_packet[3][1][20].CLK
clk_pixel => audio_sample_word_packet[3][1][21].CLK
clk_pixel => audio_sample_word_packet[3][1][22].CLK
clk_pixel => audio_sample_word_packet[3][1][23].CLK
clk_pixel => last_clk_audio_counter_wrap.CLK
clk_pixel => packet_type[0].CLK
clk_pixel => packet_type[1].CLK
clk_pixel => packet_type[2].CLK
clk_pixel => packet_type[3].CLK
clk_pixel => packet_type[4].CLK
clk_pixel => packet_type[5].CLK
clk_pixel => packet_type[6].CLK
clk_pixel => packet_type[7].CLK
clk_pixel => source_product_description_info_frame_sent.CLK
clk_pixel => auxiliary_video_information_info_frame_sent.CLK
clk_pixel => audio_info_frame_sent.CLK
clk_pixel => sample_buffer_used.CLK
clk_pixel => frame_counter[2].CLK
clk_pixel => frame_counter[3].CLK
clk_pixel => frame_counter[4].CLK
clk_pixel => frame_counter[5].CLK
clk_pixel => frame_counter[6].CLK
clk_pixel => frame_counter[7].CLK
clk_pixel => sample_buffer_current.CLK
clk_pixel => samples_remaining[0].CLK
clk_pixel => samples_remaining[1].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][0].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][1].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][2].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][3].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][4].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][5].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][6].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][7].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][8].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][9].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][10].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][11].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][12].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][13].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][14].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][15].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][16].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][17].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][18].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][19].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][20].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][21].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][22].CLK
clk_pixel => audio_sample_word_buffer[0][0][0][23].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][0].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][1].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][2].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][3].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][4].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][5].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][6].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][7].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][8].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][9].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][10].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][11].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][12].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][13].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][14].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][15].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][16].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][17].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][18].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][19].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][20].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][21].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][22].CLK
clk_pixel => audio_sample_word_buffer[0][0][1][23].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][0].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][1].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][2].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][3].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][4].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][5].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][6].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][7].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][8].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][9].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][10].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][11].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][12].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][13].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][14].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][15].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][16].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][17].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][18].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][19].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][20].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][21].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][22].CLK
clk_pixel => audio_sample_word_buffer[0][1][0][23].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][0].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][1].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][2].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][3].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][4].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][5].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][6].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][7].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][8].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][9].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][10].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][11].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][12].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][13].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][14].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][15].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][16].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][17].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][18].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][19].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][20].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][21].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][22].CLK
clk_pixel => audio_sample_word_buffer[0][1][1][23].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][0].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][1].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][2].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][3].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][4].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][5].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][6].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][7].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][8].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][9].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][10].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][11].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][12].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][13].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][14].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][15].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][16].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][17].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][18].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][19].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][20].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][21].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][22].CLK
clk_pixel => audio_sample_word_buffer[0][2][0][23].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][0].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][1].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][2].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][3].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][4].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][5].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][6].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][7].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][8].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][9].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][10].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][11].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][12].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][13].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][14].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][15].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][16].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][17].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][18].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][19].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][20].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][21].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][22].CLK
clk_pixel => audio_sample_word_buffer[0][2][1][23].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][0].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][1].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][2].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][3].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][4].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][5].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][6].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][7].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][8].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][9].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][10].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][11].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][12].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][13].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][14].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][15].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][16].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][17].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][18].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][19].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][20].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][21].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][22].CLK
clk_pixel => audio_sample_word_buffer[0][3][0][23].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][0].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][1].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][2].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][3].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][4].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][5].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][6].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][7].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][8].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][9].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][10].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][11].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][12].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][13].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][14].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][15].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][16].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][17].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][18].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][19].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][20].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][21].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][22].CLK
clk_pixel => audio_sample_word_buffer[0][3][1][23].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][0].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][1].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][2].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][3].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][4].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][5].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][6].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][7].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][8].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][9].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][10].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][11].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][12].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][13].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][14].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][15].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][16].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][17].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][18].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][19].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][20].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][21].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][22].CLK
clk_pixel => audio_sample_word_buffer[1][0][0][23].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][0].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][1].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][2].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][3].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][4].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][5].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][6].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][7].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][8].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][9].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][10].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][11].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][12].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][13].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][14].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][15].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][16].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][17].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][18].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][19].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][20].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][21].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][22].CLK
clk_pixel => audio_sample_word_buffer[1][0][1][23].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][0].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][1].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][2].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][3].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][4].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][5].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][6].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][7].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][8].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][9].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][10].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][11].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][12].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][13].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][14].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][15].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][16].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][17].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][18].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][19].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][20].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][21].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][22].CLK
clk_pixel => audio_sample_word_buffer[1][1][0][23].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][0].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][1].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][2].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][3].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][4].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][5].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][6].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][7].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][8].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][9].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][10].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][11].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][12].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][13].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][14].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][15].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][16].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][17].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][18].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][19].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][20].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][21].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][22].CLK
clk_pixel => audio_sample_word_buffer[1][1][1][23].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][0].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][1].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][2].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][3].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][4].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][5].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][6].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][7].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][8].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][9].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][10].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][11].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][12].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][13].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][14].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][15].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][16].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][17].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][18].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][19].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][20].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][21].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][22].CLK
clk_pixel => audio_sample_word_buffer[1][2][0][23].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][0].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][1].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][2].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][3].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][4].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][5].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][6].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][7].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][8].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][9].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][10].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][11].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][12].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][13].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][14].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][15].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][16].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][17].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][18].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][19].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][20].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][21].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][22].CLK
clk_pixel => audio_sample_word_buffer[1][2][1][23].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][0].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][1].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][2].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][3].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][4].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][5].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][6].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][7].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][8].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][9].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][10].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][11].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][12].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][13].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][14].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][15].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][16].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][17].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][18].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][19].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][20].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][21].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][22].CLK
clk_pixel => audio_sample_word_buffer[1][3][0][23].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][0].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][1].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][2].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][3].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][4].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][5].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][6].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][7].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][8].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][9].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][10].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][11].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][12].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][13].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][14].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][15].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][16].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][17].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][18].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][19].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][20].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][21].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][22].CLK
clk_pixel => audio_sample_word_buffer[1][3][1][23].CLK
clk_pixel => sample_buffer_ready.CLK
clk_pixel => audio_sample_word_transfer_control_synchronizer_chain[0].CLK
clk_pixel => audio_sample_word_transfer_control_synchronizer_chain[1].CLK
clk_audio => audio_clock_regeneration_packet:audio_clock_regeneration_packet.clk_audio
clk_audio => audio_sample_word_transfer_control.CLK
clk_audio => audio_sample_word_transfer[0][0].CLK
clk_audio => audio_sample_word_transfer[0][1].CLK
clk_audio => audio_sample_word_transfer[0][2].CLK
clk_audio => audio_sample_word_transfer[0][3].CLK
clk_audio => audio_sample_word_transfer[0][4].CLK
clk_audio => audio_sample_word_transfer[0][5].CLK
clk_audio => audio_sample_word_transfer[0][6].CLK
clk_audio => audio_sample_word_transfer[0][7].CLK
clk_audio => audio_sample_word_transfer[0][8].CLK
clk_audio => audio_sample_word_transfer[0][9].CLK
clk_audio => audio_sample_word_transfer[0][10].CLK
clk_audio => audio_sample_word_transfer[0][11].CLK
clk_audio => audio_sample_word_transfer[0][12].CLK
clk_audio => audio_sample_word_transfer[0][13].CLK
clk_audio => audio_sample_word_transfer[0][14].CLK
clk_audio => audio_sample_word_transfer[0][15].CLK
clk_audio => audio_sample_word_transfer[1][0].CLK
clk_audio => audio_sample_word_transfer[1][1].CLK
clk_audio => audio_sample_word_transfer[1][2].CLK
clk_audio => audio_sample_word_transfer[1][3].CLK
clk_audio => audio_sample_word_transfer[1][4].CLK
clk_audio => audio_sample_word_transfer[1][5].CLK
clk_audio => audio_sample_word_transfer[1][6].CLK
clk_audio => audio_sample_word_transfer[1][7].CLK
clk_audio => audio_sample_word_transfer[1][8].CLK
clk_audio => audio_sample_word_transfer[1][9].CLK
clk_audio => audio_sample_word_transfer[1][10].CLK
clk_audio => audio_sample_word_transfer[1][11].CLK
clk_audio => audio_sample_word_transfer[1][12].CLK
clk_audio => audio_sample_word_transfer[1][13].CLK
clk_audio => audio_sample_word_transfer[1][14].CLK
clk_audio => audio_sample_word_transfer[1][15].CLK
video_field_end => audio_info_frame_sent.OUTPUTSELECT
video_field_end => auxiliary_video_information_info_frame_sent.OUTPUTSELECT
video_field_end => source_product_description_info_frame_sent.OUTPUTSELECT
video_field_end => sample_buffer_used.OUTPUTSELECT
video_field_end => audio_sample_word_present_packet[1].ENA
video_field_end => audio_sample_word_present_packet[0].ENA
video_field_end => audio_sample_word_present_packet[2].ENA
video_field_end => audio_sample_word_present_packet[3].ENA
video_field_end => audio_sample_word_packet[0][0][0].ENA
video_field_end => audio_sample_word_packet[0][0][1].ENA
video_field_end => audio_sample_word_packet[0][0][2].ENA
video_field_end => audio_sample_word_packet[0][0][3].ENA
video_field_end => audio_sample_word_packet[0][0][4].ENA
video_field_end => audio_sample_word_packet[0][0][5].ENA
video_field_end => audio_sample_word_packet[0][0][6].ENA
video_field_end => audio_sample_word_packet[0][0][7].ENA
video_field_end => audio_sample_word_packet[0][0][8].ENA
video_field_end => audio_sample_word_packet[0][0][9].ENA
video_field_end => audio_sample_word_packet[0][0][10].ENA
video_field_end => audio_sample_word_packet[0][0][11].ENA
video_field_end => audio_sample_word_packet[0][0][12].ENA
video_field_end => audio_sample_word_packet[0][0][13].ENA
video_field_end => audio_sample_word_packet[0][0][14].ENA
video_field_end => audio_sample_word_packet[0][0][15].ENA
video_field_end => audio_sample_word_packet[0][0][16].ENA
video_field_end => audio_sample_word_packet[0][0][17].ENA
video_field_end => audio_sample_word_packet[0][0][18].ENA
video_field_end => audio_sample_word_packet[0][0][19].ENA
video_field_end => audio_sample_word_packet[0][0][20].ENA
video_field_end => audio_sample_word_packet[0][0][21].ENA
video_field_end => audio_sample_word_packet[0][0][22].ENA
video_field_end => audio_sample_word_packet[0][0][23].ENA
video_field_end => audio_sample_word_packet[0][1][0].ENA
video_field_end => audio_sample_word_packet[0][1][1].ENA
video_field_end => audio_sample_word_packet[0][1][2].ENA
video_field_end => audio_sample_word_packet[0][1][3].ENA
video_field_end => audio_sample_word_packet[0][1][4].ENA
video_field_end => audio_sample_word_packet[0][1][5].ENA
video_field_end => audio_sample_word_packet[0][1][6].ENA
video_field_end => audio_sample_word_packet[0][1][7].ENA
video_field_end => audio_sample_word_packet[0][1][8].ENA
video_field_end => audio_sample_word_packet[0][1][9].ENA
video_field_end => audio_sample_word_packet[0][1][10].ENA
video_field_end => audio_sample_word_packet[0][1][11].ENA
video_field_end => audio_sample_word_packet[0][1][12].ENA
video_field_end => audio_sample_word_packet[0][1][13].ENA
video_field_end => audio_sample_word_packet[0][1][14].ENA
video_field_end => audio_sample_word_packet[0][1][15].ENA
video_field_end => audio_sample_word_packet[0][1][16].ENA
video_field_end => audio_sample_word_packet[0][1][17].ENA
video_field_end => audio_sample_word_packet[0][1][18].ENA
video_field_end => audio_sample_word_packet[0][1][19].ENA
video_field_end => audio_sample_word_packet[0][1][20].ENA
video_field_end => audio_sample_word_packet[0][1][21].ENA
video_field_end => audio_sample_word_packet[0][1][22].ENA
video_field_end => audio_sample_word_packet[0][1][23].ENA
video_field_end => audio_sample_word_packet[1][0][0].ENA
video_field_end => audio_sample_word_packet[1][0][1].ENA
video_field_end => audio_sample_word_packet[1][0][2].ENA
video_field_end => audio_sample_word_packet[1][0][3].ENA
video_field_end => audio_sample_word_packet[1][0][4].ENA
video_field_end => audio_sample_word_packet[1][0][5].ENA
video_field_end => audio_sample_word_packet[1][0][6].ENA
video_field_end => audio_sample_word_packet[1][0][7].ENA
video_field_end => audio_sample_word_packet[1][0][8].ENA
video_field_end => audio_sample_word_packet[1][0][9].ENA
video_field_end => audio_sample_word_packet[1][0][10].ENA
video_field_end => audio_sample_word_packet[1][0][11].ENA
video_field_end => audio_sample_word_packet[1][0][12].ENA
video_field_end => audio_sample_word_packet[1][0][13].ENA
video_field_end => audio_sample_word_packet[1][0][14].ENA
video_field_end => audio_sample_word_packet[1][0][15].ENA
video_field_end => audio_sample_word_packet[1][0][16].ENA
video_field_end => audio_sample_word_packet[1][0][17].ENA
video_field_end => audio_sample_word_packet[1][0][18].ENA
video_field_end => audio_sample_word_packet[1][0][19].ENA
video_field_end => audio_sample_word_packet[1][0][20].ENA
video_field_end => audio_sample_word_packet[1][0][21].ENA
video_field_end => audio_sample_word_packet[1][0][22].ENA
video_field_end => audio_sample_word_packet[1][0][23].ENA
video_field_end => audio_sample_word_packet[1][1][0].ENA
video_field_end => audio_sample_word_packet[1][1][1].ENA
video_field_end => audio_sample_word_packet[1][1][2].ENA
video_field_end => audio_sample_word_packet[1][1][3].ENA
video_field_end => audio_sample_word_packet[1][1][4].ENA
video_field_end => audio_sample_word_packet[1][1][5].ENA
video_field_end => audio_sample_word_packet[1][1][6].ENA
video_field_end => audio_sample_word_packet[1][1][7].ENA
video_field_end => audio_sample_word_packet[1][1][8].ENA
video_field_end => audio_sample_word_packet[1][1][9].ENA
video_field_end => audio_sample_word_packet[1][1][10].ENA
video_field_end => audio_sample_word_packet[1][1][11].ENA
video_field_end => audio_sample_word_packet[1][1][12].ENA
video_field_end => audio_sample_word_packet[1][1][13].ENA
video_field_end => audio_sample_word_packet[1][1][14].ENA
video_field_end => audio_sample_word_packet[1][1][15].ENA
video_field_end => audio_sample_word_packet[1][1][16].ENA
video_field_end => audio_sample_word_packet[1][1][17].ENA
video_field_end => audio_sample_word_packet[1][1][18].ENA
video_field_end => audio_sample_word_packet[1][1][19].ENA
video_field_end => audio_sample_word_packet[1][1][20].ENA
video_field_end => audio_sample_word_packet[1][1][21].ENA
video_field_end => audio_sample_word_packet[1][1][22].ENA
video_field_end => audio_sample_word_packet[1][1][23].ENA
video_field_end => audio_sample_word_packet[2][0][0].ENA
video_field_end => audio_sample_word_packet[2][0][1].ENA
video_field_end => audio_sample_word_packet[2][0][2].ENA
video_field_end => audio_sample_word_packet[2][0][3].ENA
video_field_end => audio_sample_word_packet[2][0][4].ENA
video_field_end => audio_sample_word_packet[2][0][5].ENA
video_field_end => audio_sample_word_packet[2][0][6].ENA
video_field_end => audio_sample_word_packet[2][0][7].ENA
video_field_end => audio_sample_word_packet[2][0][8].ENA
video_field_end => audio_sample_word_packet[2][0][9].ENA
video_field_end => audio_sample_word_packet[2][0][10].ENA
video_field_end => audio_sample_word_packet[2][0][11].ENA
video_field_end => audio_sample_word_packet[2][0][12].ENA
video_field_end => audio_sample_word_packet[2][0][13].ENA
video_field_end => audio_sample_word_packet[2][0][14].ENA
video_field_end => audio_sample_word_packet[2][0][15].ENA
video_field_end => audio_sample_word_packet[2][0][16].ENA
video_field_end => audio_sample_word_packet[2][0][17].ENA
video_field_end => audio_sample_word_packet[2][0][18].ENA
video_field_end => audio_sample_word_packet[2][0][19].ENA
video_field_end => audio_sample_word_packet[2][0][20].ENA
video_field_end => audio_sample_word_packet[2][0][21].ENA
video_field_end => audio_sample_word_packet[2][0][22].ENA
video_field_end => audio_sample_word_packet[2][0][23].ENA
video_field_end => audio_sample_word_packet[2][1][0].ENA
video_field_end => audio_sample_word_packet[2][1][1].ENA
video_field_end => audio_sample_word_packet[2][1][2].ENA
video_field_end => audio_sample_word_packet[2][1][3].ENA
video_field_end => audio_sample_word_packet[2][1][4].ENA
video_field_end => audio_sample_word_packet[2][1][5].ENA
video_field_end => audio_sample_word_packet[2][1][6].ENA
video_field_end => audio_sample_word_packet[2][1][7].ENA
video_field_end => audio_sample_word_packet[2][1][8].ENA
video_field_end => audio_sample_word_packet[2][1][9].ENA
video_field_end => audio_sample_word_packet[2][1][10].ENA
video_field_end => audio_sample_word_packet[2][1][11].ENA
video_field_end => audio_sample_word_packet[2][1][12].ENA
video_field_end => audio_sample_word_packet[2][1][13].ENA
video_field_end => audio_sample_word_packet[2][1][14].ENA
video_field_end => audio_sample_word_packet[2][1][15].ENA
video_field_end => audio_sample_word_packet[2][1][16].ENA
video_field_end => audio_sample_word_packet[2][1][17].ENA
video_field_end => audio_sample_word_packet[2][1][18].ENA
video_field_end => audio_sample_word_packet[2][1][19].ENA
video_field_end => audio_sample_word_packet[2][1][20].ENA
video_field_end => audio_sample_word_packet[2][1][21].ENA
video_field_end => audio_sample_word_packet[2][1][22].ENA
video_field_end => audio_sample_word_packet[2][1][23].ENA
video_field_end => audio_sample_word_packet[3][0][0].ENA
video_field_end => audio_sample_word_packet[3][0][1].ENA
video_field_end => audio_sample_word_packet[3][0][2].ENA
video_field_end => audio_sample_word_packet[3][0][3].ENA
video_field_end => audio_sample_word_packet[3][0][4].ENA
video_field_end => audio_sample_word_packet[3][0][5].ENA
video_field_end => audio_sample_word_packet[3][0][6].ENA
video_field_end => audio_sample_word_packet[3][0][7].ENA
video_field_end => audio_sample_word_packet[3][0][8].ENA
video_field_end => audio_sample_word_packet[3][0][9].ENA
video_field_end => audio_sample_word_packet[3][0][10].ENA
video_field_end => audio_sample_word_packet[3][0][11].ENA
video_field_end => audio_sample_word_packet[3][0][12].ENA
video_field_end => audio_sample_word_packet[3][0][13].ENA
video_field_end => audio_sample_word_packet[3][0][14].ENA
video_field_end => audio_sample_word_packet[3][0][15].ENA
video_field_end => audio_sample_word_packet[3][0][16].ENA
video_field_end => audio_sample_word_packet[3][0][17].ENA
video_field_end => audio_sample_word_packet[3][0][18].ENA
video_field_end => audio_sample_word_packet[3][0][19].ENA
video_field_end => audio_sample_word_packet[3][0][20].ENA
video_field_end => audio_sample_word_packet[3][0][21].ENA
video_field_end => audio_sample_word_packet[3][0][22].ENA
video_field_end => audio_sample_word_packet[3][0][23].ENA
video_field_end => audio_sample_word_packet[3][1][0].ENA
video_field_end => audio_sample_word_packet[3][1][1].ENA
video_field_end => audio_sample_word_packet[3][1][2].ENA
video_field_end => audio_sample_word_packet[3][1][3].ENA
video_field_end => audio_sample_word_packet[3][1][4].ENA
video_field_end => audio_sample_word_packet[3][1][5].ENA
video_field_end => audio_sample_word_packet[3][1][6].ENA
video_field_end => audio_sample_word_packet[3][1][7].ENA
video_field_end => audio_sample_word_packet[3][1][8].ENA
video_field_end => audio_sample_word_packet[3][1][9].ENA
video_field_end => audio_sample_word_packet[3][1][10].ENA
video_field_end => audio_sample_word_packet[3][1][11].ENA
video_field_end => audio_sample_word_packet[3][1][12].ENA
video_field_end => audio_sample_word_packet[3][1][13].ENA
video_field_end => audio_sample_word_packet[3][1][14].ENA
video_field_end => audio_sample_word_packet[3][1][15].ENA
video_field_end => audio_sample_word_packet[3][1][16].ENA
video_field_end => audio_sample_word_packet[3][1][17].ENA
video_field_end => audio_sample_word_packet[3][1][18].ENA
video_field_end => audio_sample_word_packet[3][1][19].ENA
video_field_end => audio_sample_word_packet[3][1][20].ENA
video_field_end => audio_sample_word_packet[3][1][21].ENA
video_field_end => audio_sample_word_packet[3][1][22].ENA
video_field_end => audio_sample_word_packet[3][1][23].ENA
video_field_end => last_clk_audio_counter_wrap.ENA
packet_enable => last_clk_audio_counter_wrap.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_packet.OUTPUTSELECT
packet_enable => audio_sample_word_present_packet.OUTPUTSELECT
packet_enable => audio_sample_word_present_packet.OUTPUTSELECT
packet_enable => audio_sample_word_present_packet.OUTPUTSELECT
packet_enable => audio_sample_word_present_packet.OUTPUTSELECT
packet_enable => sample_buffer_used.OUTPUTSELECT
packet_enable => audio_info_frame_sent.OUTPUTSELECT
packet_enable => auxiliary_video_information_info_frame_sent.OUTPUTSELECT
packet_enable => source_product_description_info_frame_sent.OUTPUTSELECT
packet_enable => packet_type[0].ENA
packet_enable => packet_type[1].ENA
packet_enable => packet_type[2].ENA
packet_enable => packet_type[3].ENA
packet_enable => packet_type[4].ENA
packet_enable => packet_type[5].ENA
packet_enable => packet_type[6].ENA
packet_enable => packet_type[7].ENA
packet_pixel_counter[0] => Equal1.IN4
packet_pixel_counter[1] => Equal1.IN3
packet_pixel_counter[2] => Equal1.IN2
packet_pixel_counter[3] => Equal1.IN1
packet_pixel_counter[4] => Equal1.IN0
audio_sample_word[0][0] => audio_sample_word_transfer[0][0].DATAIN
audio_sample_word[0][1] => audio_sample_word_transfer[0][1].DATAIN
audio_sample_word[0][2] => audio_sample_word_transfer[0][2].DATAIN
audio_sample_word[0][3] => audio_sample_word_transfer[0][3].DATAIN
audio_sample_word[0][4] => audio_sample_word_transfer[0][4].DATAIN
audio_sample_word[0][5] => audio_sample_word_transfer[0][5].DATAIN
audio_sample_word[0][6] => audio_sample_word_transfer[0][6].DATAIN
audio_sample_word[0][7] => audio_sample_word_transfer[0][7].DATAIN
audio_sample_word[0][8] => audio_sample_word_transfer[0][8].DATAIN
audio_sample_word[0][9] => audio_sample_word_transfer[0][9].DATAIN
audio_sample_word[0][10] => audio_sample_word_transfer[0][10].DATAIN
audio_sample_word[0][11] => audio_sample_word_transfer[0][11].DATAIN
audio_sample_word[0][12] => audio_sample_word_transfer[0][12].DATAIN
audio_sample_word[0][13] => audio_sample_word_transfer[0][13].DATAIN
audio_sample_word[0][14] => audio_sample_word_transfer[0][14].DATAIN
audio_sample_word[0][15] => audio_sample_word_transfer[0][15].DATAIN
audio_sample_word[1][0] => audio_sample_word_transfer[1][0].DATAIN
audio_sample_word[1][1] => audio_sample_word_transfer[1][1].DATAIN
audio_sample_word[1][2] => audio_sample_word_transfer[1][2].DATAIN
audio_sample_word[1][3] => audio_sample_word_transfer[1][3].DATAIN
audio_sample_word[1][4] => audio_sample_word_transfer[1][4].DATAIN
audio_sample_word[1][5] => audio_sample_word_transfer[1][5].DATAIN
audio_sample_word[1][6] => audio_sample_word_transfer[1][6].DATAIN
audio_sample_word[1][7] => audio_sample_word_transfer[1][7].DATAIN
audio_sample_word[1][8] => audio_sample_word_transfer[1][8].DATAIN
audio_sample_word[1][9] => audio_sample_word_transfer[1][9].DATAIN
audio_sample_word[1][10] => audio_sample_word_transfer[1][10].DATAIN
audio_sample_word[1][11] => audio_sample_word_transfer[1][11].DATAIN
audio_sample_word[1][12] => audio_sample_word_transfer[1][12].DATAIN
audio_sample_word[1][13] => audio_sample_word_transfer[1][13].DATAIN
audio_sample_word[1][14] => audio_sample_word_transfer[1][14].DATAIN
audio_sample_word[1][15] => audio_sample_word_transfer[1][15].DATAIN
header[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
header[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
header[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
header[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
header[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
header[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
header[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
header[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
header[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
header[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
header[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
header[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
header[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
header[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
header[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
header[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
header[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
header[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
header[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
header[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
header[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
header[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
header[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
header[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sub[0][0] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
sub[0][1] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
sub[0][2] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
sub[0][3] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
sub[0][4] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
sub[0][5] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
sub[0][6] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
sub[0][7] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
sub[0][8] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
sub[0][9] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
sub[0][10] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
sub[0][11] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
sub[0][12] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
sub[0][13] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
sub[0][14] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
sub[0][15] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
sub[0][16] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
sub[0][17] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
sub[0][18] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
sub[0][19] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
sub[0][20] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
sub[0][21] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
sub[0][22] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
sub[0][23] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
sub[0][24] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
sub[0][25] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
sub[0][26] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
sub[0][27] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
sub[0][28] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
sub[0][29] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
sub[0][30] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
sub[0][31] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
sub[0][32] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
sub[0][33] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
sub[0][34] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
sub[0][35] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
sub[0][36] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
sub[0][37] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
sub[0][38] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
sub[0][39] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
sub[0][40] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
sub[0][41] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
sub[0][42] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
sub[0][43] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
sub[0][44] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
sub[0][45] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
sub[0][46] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
sub[0][47] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
sub[0][48] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
sub[0][49] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
sub[0][50] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
sub[0][51] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
sub[0][52] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
sub[0][53] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][54] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
sub[0][55] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
sub[1][0] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
sub[1][1] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
sub[1][2] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
sub[1][3] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
sub[1][4] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
sub[1][5] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
sub[1][6] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
sub[1][7] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
sub[1][8] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
sub[1][9] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
sub[1][10] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
sub[1][11] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
sub[1][12] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
sub[1][13] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
sub[1][14] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
sub[1][15] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
sub[1][16] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
sub[1][17] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
sub[1][18] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
sub[1][19] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
sub[1][20] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
sub[1][21] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
sub[1][22] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
sub[1][23] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
sub[1][24] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
sub[1][25] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
sub[1][26] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
sub[1][27] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
sub[1][28] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
sub[1][29] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
sub[1][30] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
sub[1][31] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
sub[1][32] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
sub[1][33] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
sub[1][34] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
sub[1][35] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
sub[1][36] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
sub[1][37] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
sub[1][38] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
sub[1][39] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
sub[1][40] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
sub[1][41] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
sub[1][42] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
sub[1][43] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
sub[1][44] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
sub[1][45] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
sub[1][46] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
sub[1][47] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
sub[1][48] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
sub[1][49] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
sub[1][50] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
sub[1][51] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
sub[1][52] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
sub[1][53] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
sub[1][54] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
sub[1][55] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
sub[2][0] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
sub[2][1] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
sub[2][2] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
sub[2][3] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
sub[2][4] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
sub[2][5] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
sub[2][6] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
sub[2][7] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
sub[2][8] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
sub[2][9] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
sub[2][10] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
sub[2][11] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
sub[2][12] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
sub[2][13] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
sub[2][14] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
sub[2][15] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
sub[2][16] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
sub[2][17] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
sub[2][18] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
sub[2][19] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
sub[2][20] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
sub[2][21] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
sub[2][22] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
sub[2][23] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
sub[2][24] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
sub[2][25] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
sub[2][26] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
sub[2][27] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
sub[2][28] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
sub[2][29] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
sub[2][30] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
sub[2][31] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
sub[2][32] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
sub[2][33] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
sub[2][34] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
sub[2][35] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
sub[2][36] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
sub[2][37] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
sub[2][38] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
sub[2][39] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
sub[2][40] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
sub[2][41] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
sub[2][42] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
sub[2][43] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
sub[2][44] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
sub[2][45] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
sub[2][46] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
sub[2][47] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
sub[2][48] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
sub[2][49] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
sub[2][50] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
sub[2][51] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
sub[2][52] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
sub[2][53] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
sub[2][54] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
sub[2][55] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
sub[3][0] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
sub[3][1] <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
sub[3][2] <= Mux245.DB_MAX_OUTPUT_PORT_TYPE
sub[3][3] <= Mux244.DB_MAX_OUTPUT_PORT_TYPE
sub[3][4] <= Mux243.DB_MAX_OUTPUT_PORT_TYPE
sub[3][5] <= Mux242.DB_MAX_OUTPUT_PORT_TYPE
sub[3][6] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
sub[3][7] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
sub[3][8] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
sub[3][9] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
sub[3][10] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
sub[3][11] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
sub[3][12] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
sub[3][13] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
sub[3][14] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
sub[3][15] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
sub[3][16] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
sub[3][17] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
sub[3][18] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
sub[3][19] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
sub[3][20] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
sub[3][21] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
sub[3][22] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
sub[3][23] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
sub[3][24] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
sub[3][25] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
sub[3][26] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
sub[3][27] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
sub[3][28] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
sub[3][29] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
sub[3][30] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
sub[3][31] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
sub[3][32] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
sub[3][33] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
sub[3][34] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
sub[3][35] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
sub[3][36] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
sub[3][37] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
sub[3][38] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
sub[3][39] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
sub[3][40] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
sub[3][41] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
sub[3][42] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
sub[3][43] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
sub[3][44] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
sub[3][45] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
sub[3][46] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
sub[3][47] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
sub[3][48] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
sub[3][49] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
sub[3][50] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
sub[3][51] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
sub[3][52] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
sub[3][53] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
sub[3][54] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
sub[3][55] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker|audio_clock_regeneration_packet:audio_clock_regeneration_packet
clk_pixel => clk_audio_counter_wrap~reg0.CLK
clk_pixel => cycle_time_stamp[0].CLK
clk_pixel => cycle_time_stamp[1].CLK
clk_pixel => cycle_time_stamp[2].CLK
clk_pixel => cycle_time_stamp[3].CLK
clk_pixel => cycle_time_stamp[4].CLK
clk_pixel => cycle_time_stamp[5].CLK
clk_pixel => cycle_time_stamp[6].CLK
clk_pixel => cycle_time_stamp[7].CLK
clk_pixel => cycle_time_stamp[8].CLK
clk_pixel => cycle_time_stamp[9].CLK
clk_pixel => cycle_time_stamp[10].CLK
clk_pixel => cycle_time_stamp[11].CLK
clk_pixel => cycle_time_stamp[12].CLK
clk_pixel => cycle_time_stamp[13].CLK
clk_pixel => cycle_time_stamp[14].CLK
clk_pixel => cycle_time_stamp[15].CLK
clk_pixel => cycle_time_stamp[16].CLK
clk_pixel => cycle_time_stamp[17].CLK
clk_pixel => cycle_time_stamp[18].CLK
clk_pixel => cycle_time_stamp[19].CLK
clk_pixel => cycle_time_stamp_counter[0].CLK
clk_pixel => cycle_time_stamp_counter[1].CLK
clk_pixel => cycle_time_stamp_counter[2].CLK
clk_pixel => cycle_time_stamp_counter[3].CLK
clk_pixel => cycle_time_stamp_counter[4].CLK
clk_pixel => cycle_time_stamp_counter[5].CLK
clk_pixel => cycle_time_stamp_counter[6].CLK
clk_pixel => cycle_time_stamp_counter[7].CLK
clk_pixel => cycle_time_stamp_counter[8].CLK
clk_pixel => cycle_time_stamp_counter[9].CLK
clk_pixel => cycle_time_stamp_counter[10].CLK
clk_pixel => cycle_time_stamp_counter[11].CLK
clk_pixel => cycle_time_stamp_counter[12].CLK
clk_pixel => cycle_time_stamp_counter[13].CLK
clk_pixel => cycle_time_stamp_counter[14].CLK
clk_pixel => clk_audio_counter_wrap_synchronizer_chain[0].CLK
clk_pixel => clk_audio_counter_wrap_synchronizer_chain[1].CLK
clk_audio => internal_clk_audio_counter_wrap.CLK
clk_audio => clk_audio_counter[0].CLK
clk_audio => clk_audio_counter[1].CLK
clk_audio => clk_audio_counter[2].CLK
clk_audio => clk_audio_counter[3].CLK
clk_audio => clk_audio_counter[4].CLK
clk_audio => clk_audio_counter[5].CLK
clk_audio_counter_wrap <= clk_audio_counter_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
header[0] <= <VCC>
header[1] <= <GND>
header[2] <= <GND>
header[3] <= <GND>
header[4] <= <GND>
header[5] <= <GND>
header[6] <= <GND>
header[7] <= <GND>
header[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
header[9] <= header[9].DB_MAX_OUTPUT_PORT_TYPE
header[10] <= header[10].DB_MAX_OUTPUT_PORT_TYPE
header[11] <= header[11].DB_MAX_OUTPUT_PORT_TYPE
header[12] <= header[12].DB_MAX_OUTPUT_PORT_TYPE
header[13] <= header[13].DB_MAX_OUTPUT_PORT_TYPE
header[14] <= header[14].DB_MAX_OUTPUT_PORT_TYPE
header[15] <= header[15].DB_MAX_OUTPUT_PORT_TYPE
header[16] <= header[16].DB_MAX_OUTPUT_PORT_TYPE
header[17] <= header[17].DB_MAX_OUTPUT_PORT_TYPE
header[18] <= header[18].DB_MAX_OUTPUT_PORT_TYPE
header[19] <= header[19].DB_MAX_OUTPUT_PORT_TYPE
header[20] <= header[20].DB_MAX_OUTPUT_PORT_TYPE
header[21] <= header[21].DB_MAX_OUTPUT_PORT_TYPE
header[22] <= header[22].DB_MAX_OUTPUT_PORT_TYPE
header[23] <= header[23].DB_MAX_OUTPUT_PORT_TYPE
sub[0][0] <= <GND>
sub[0][1] <= <GND>
sub[0][2] <= <GND>
sub[0][3] <= <GND>
sub[0][4] <= <GND>
sub[0][5] <= <GND>
sub[0][6] <= <GND>
sub[0][7] <= <GND>
sub[0][8] <= cycle_time_stamp[16].DB_MAX_OUTPUT_PORT_TYPE
sub[0][9] <= cycle_time_stamp[17].DB_MAX_OUTPUT_PORT_TYPE
sub[0][10] <= cycle_time_stamp[18].DB_MAX_OUTPUT_PORT_TYPE
sub[0][11] <= cycle_time_stamp[19].DB_MAX_OUTPUT_PORT_TYPE
sub[0][12] <= <GND>
sub[0][13] <= <GND>
sub[0][14] <= <GND>
sub[0][15] <= <GND>
sub[0][16] <= cycle_time_stamp[8].DB_MAX_OUTPUT_PORT_TYPE
sub[0][17] <= cycle_time_stamp[9].DB_MAX_OUTPUT_PORT_TYPE
sub[0][18] <= cycle_time_stamp[10].DB_MAX_OUTPUT_PORT_TYPE
sub[0][19] <= cycle_time_stamp[11].DB_MAX_OUTPUT_PORT_TYPE
sub[0][20] <= cycle_time_stamp[12].DB_MAX_OUTPUT_PORT_TYPE
sub[0][21] <= cycle_time_stamp[13].DB_MAX_OUTPUT_PORT_TYPE
sub[0][22] <= cycle_time_stamp[14].DB_MAX_OUTPUT_PORT_TYPE
sub[0][23] <= cycle_time_stamp[15].DB_MAX_OUTPUT_PORT_TYPE
sub[0][24] <= cycle_time_stamp[0].DB_MAX_OUTPUT_PORT_TYPE
sub[0][25] <= cycle_time_stamp[1].DB_MAX_OUTPUT_PORT_TYPE
sub[0][26] <= cycle_time_stamp[2].DB_MAX_OUTPUT_PORT_TYPE
sub[0][27] <= cycle_time_stamp[3].DB_MAX_OUTPUT_PORT_TYPE
sub[0][28] <= cycle_time_stamp[4].DB_MAX_OUTPUT_PORT_TYPE
sub[0][29] <= cycle_time_stamp[5].DB_MAX_OUTPUT_PORT_TYPE
sub[0][30] <= cycle_time_stamp[6].DB_MAX_OUTPUT_PORT_TYPE
sub[0][31] <= cycle_time_stamp[7].DB_MAX_OUTPUT_PORT_TYPE
sub[0][32] <= <GND>
sub[0][33] <= <GND>
sub[0][34] <= <GND>
sub[0][35] <= <GND>
sub[0][36] <= <GND>
sub[0][37] <= <GND>
sub[0][38] <= <GND>
sub[0][39] <= <GND>
sub[0][40] <= <GND>
sub[0][41] <= <GND>
sub[0][42] <= <GND>
sub[0][43] <= <VCC>
sub[0][44] <= <VCC>
sub[0][45] <= <GND>
sub[0][46] <= <GND>
sub[0][47] <= <GND>
sub[0][48] <= <GND>
sub[0][49] <= <GND>
sub[0][50] <= <GND>
sub[0][51] <= <GND>
sub[0][52] <= <GND>
sub[0][53] <= <GND>
sub[0][54] <= <GND>
sub[0][55] <= <GND>
sub[1][0] <= <GND>
sub[1][1] <= <GND>
sub[1][2] <= <GND>
sub[1][3] <= <GND>
sub[1][4] <= <GND>
sub[1][5] <= <GND>
sub[1][6] <= <GND>
sub[1][7] <= <GND>
sub[1][8] <= cycle_time_stamp[16].DB_MAX_OUTPUT_PORT_TYPE
sub[1][9] <= cycle_time_stamp[17].DB_MAX_OUTPUT_PORT_TYPE
sub[1][10] <= cycle_time_stamp[18].DB_MAX_OUTPUT_PORT_TYPE
sub[1][11] <= cycle_time_stamp[19].DB_MAX_OUTPUT_PORT_TYPE
sub[1][12] <= <GND>
sub[1][13] <= <GND>
sub[1][14] <= <GND>
sub[1][15] <= <GND>
sub[1][16] <= cycle_time_stamp[8].DB_MAX_OUTPUT_PORT_TYPE
sub[1][17] <= cycle_time_stamp[9].DB_MAX_OUTPUT_PORT_TYPE
sub[1][18] <= cycle_time_stamp[10].DB_MAX_OUTPUT_PORT_TYPE
sub[1][19] <= cycle_time_stamp[11].DB_MAX_OUTPUT_PORT_TYPE
sub[1][20] <= cycle_time_stamp[12].DB_MAX_OUTPUT_PORT_TYPE
sub[1][21] <= cycle_time_stamp[13].DB_MAX_OUTPUT_PORT_TYPE
sub[1][22] <= cycle_time_stamp[14].DB_MAX_OUTPUT_PORT_TYPE
sub[1][23] <= cycle_time_stamp[15].DB_MAX_OUTPUT_PORT_TYPE
sub[1][24] <= cycle_time_stamp[0].DB_MAX_OUTPUT_PORT_TYPE
sub[1][25] <= cycle_time_stamp[1].DB_MAX_OUTPUT_PORT_TYPE
sub[1][26] <= cycle_time_stamp[2].DB_MAX_OUTPUT_PORT_TYPE
sub[1][27] <= cycle_time_stamp[3].DB_MAX_OUTPUT_PORT_TYPE
sub[1][28] <= cycle_time_stamp[4].DB_MAX_OUTPUT_PORT_TYPE
sub[1][29] <= cycle_time_stamp[5].DB_MAX_OUTPUT_PORT_TYPE
sub[1][30] <= cycle_time_stamp[6].DB_MAX_OUTPUT_PORT_TYPE
sub[1][31] <= cycle_time_stamp[7].DB_MAX_OUTPUT_PORT_TYPE
sub[1][32] <= <GND>
sub[1][33] <= <GND>
sub[1][34] <= <GND>
sub[1][35] <= <GND>
sub[1][36] <= <GND>
sub[1][37] <= <GND>
sub[1][38] <= <GND>
sub[1][39] <= <GND>
sub[1][40] <= <GND>
sub[1][41] <= <GND>
sub[1][42] <= <GND>
sub[1][43] <= <VCC>
sub[1][44] <= <VCC>
sub[1][45] <= <GND>
sub[1][46] <= <GND>
sub[1][47] <= <GND>
sub[1][48] <= <GND>
sub[1][49] <= <GND>
sub[1][50] <= <GND>
sub[1][51] <= <GND>
sub[1][52] <= <GND>
sub[1][53] <= <GND>
sub[1][54] <= <GND>
sub[1][55] <= <GND>
sub[2][0] <= <GND>
sub[2][1] <= <GND>
sub[2][2] <= <GND>
sub[2][3] <= <GND>
sub[2][4] <= <GND>
sub[2][5] <= <GND>
sub[2][6] <= <GND>
sub[2][7] <= <GND>
sub[2][8] <= cycle_time_stamp[16].DB_MAX_OUTPUT_PORT_TYPE
sub[2][9] <= cycle_time_stamp[17].DB_MAX_OUTPUT_PORT_TYPE
sub[2][10] <= cycle_time_stamp[18].DB_MAX_OUTPUT_PORT_TYPE
sub[2][11] <= cycle_time_stamp[19].DB_MAX_OUTPUT_PORT_TYPE
sub[2][12] <= <GND>
sub[2][13] <= <GND>
sub[2][14] <= <GND>
sub[2][15] <= <GND>
sub[2][16] <= cycle_time_stamp[8].DB_MAX_OUTPUT_PORT_TYPE
sub[2][17] <= cycle_time_stamp[9].DB_MAX_OUTPUT_PORT_TYPE
sub[2][18] <= cycle_time_stamp[10].DB_MAX_OUTPUT_PORT_TYPE
sub[2][19] <= cycle_time_stamp[11].DB_MAX_OUTPUT_PORT_TYPE
sub[2][20] <= cycle_time_stamp[12].DB_MAX_OUTPUT_PORT_TYPE
sub[2][21] <= cycle_time_stamp[13].DB_MAX_OUTPUT_PORT_TYPE
sub[2][22] <= cycle_time_stamp[14].DB_MAX_OUTPUT_PORT_TYPE
sub[2][23] <= cycle_time_stamp[15].DB_MAX_OUTPUT_PORT_TYPE
sub[2][24] <= cycle_time_stamp[0].DB_MAX_OUTPUT_PORT_TYPE
sub[2][25] <= cycle_time_stamp[1].DB_MAX_OUTPUT_PORT_TYPE
sub[2][26] <= cycle_time_stamp[2].DB_MAX_OUTPUT_PORT_TYPE
sub[2][27] <= cycle_time_stamp[3].DB_MAX_OUTPUT_PORT_TYPE
sub[2][28] <= cycle_time_stamp[4].DB_MAX_OUTPUT_PORT_TYPE
sub[2][29] <= cycle_time_stamp[5].DB_MAX_OUTPUT_PORT_TYPE
sub[2][30] <= cycle_time_stamp[6].DB_MAX_OUTPUT_PORT_TYPE
sub[2][31] <= cycle_time_stamp[7].DB_MAX_OUTPUT_PORT_TYPE
sub[2][32] <= <GND>
sub[2][33] <= <GND>
sub[2][34] <= <GND>
sub[2][35] <= <GND>
sub[2][36] <= <GND>
sub[2][37] <= <GND>
sub[2][38] <= <GND>
sub[2][39] <= <GND>
sub[2][40] <= <GND>
sub[2][41] <= <GND>
sub[2][42] <= <GND>
sub[2][43] <= <VCC>
sub[2][44] <= <VCC>
sub[2][45] <= <GND>
sub[2][46] <= <GND>
sub[2][47] <= <GND>
sub[2][48] <= <GND>
sub[2][49] <= <GND>
sub[2][50] <= <GND>
sub[2][51] <= <GND>
sub[2][52] <= <GND>
sub[2][53] <= <GND>
sub[2][54] <= <GND>
sub[2][55] <= <GND>
sub[3][0] <= <GND>
sub[3][1] <= <GND>
sub[3][2] <= <GND>
sub[3][3] <= <GND>
sub[3][4] <= <GND>
sub[3][5] <= <GND>
sub[3][6] <= <GND>
sub[3][7] <= <GND>
sub[3][8] <= cycle_time_stamp[16].DB_MAX_OUTPUT_PORT_TYPE
sub[3][9] <= cycle_time_stamp[17].DB_MAX_OUTPUT_PORT_TYPE
sub[3][10] <= cycle_time_stamp[18].DB_MAX_OUTPUT_PORT_TYPE
sub[3][11] <= cycle_time_stamp[19].DB_MAX_OUTPUT_PORT_TYPE
sub[3][12] <= <GND>
sub[3][13] <= <GND>
sub[3][14] <= <GND>
sub[3][15] <= <GND>
sub[3][16] <= cycle_time_stamp[8].DB_MAX_OUTPUT_PORT_TYPE
sub[3][17] <= cycle_time_stamp[9].DB_MAX_OUTPUT_PORT_TYPE
sub[3][18] <= cycle_time_stamp[10].DB_MAX_OUTPUT_PORT_TYPE
sub[3][19] <= cycle_time_stamp[11].DB_MAX_OUTPUT_PORT_TYPE
sub[3][20] <= cycle_time_stamp[12].DB_MAX_OUTPUT_PORT_TYPE
sub[3][21] <= cycle_time_stamp[13].DB_MAX_OUTPUT_PORT_TYPE
sub[3][22] <= cycle_time_stamp[14].DB_MAX_OUTPUT_PORT_TYPE
sub[3][23] <= cycle_time_stamp[15].DB_MAX_OUTPUT_PORT_TYPE
sub[3][24] <= cycle_time_stamp[0].DB_MAX_OUTPUT_PORT_TYPE
sub[3][25] <= cycle_time_stamp[1].DB_MAX_OUTPUT_PORT_TYPE
sub[3][26] <= cycle_time_stamp[2].DB_MAX_OUTPUT_PORT_TYPE
sub[3][27] <= cycle_time_stamp[3].DB_MAX_OUTPUT_PORT_TYPE
sub[3][28] <= cycle_time_stamp[4].DB_MAX_OUTPUT_PORT_TYPE
sub[3][29] <= cycle_time_stamp[5].DB_MAX_OUTPUT_PORT_TYPE
sub[3][30] <= cycle_time_stamp[6].DB_MAX_OUTPUT_PORT_TYPE
sub[3][31] <= cycle_time_stamp[7].DB_MAX_OUTPUT_PORT_TYPE
sub[3][32] <= <GND>
sub[3][33] <= <GND>
sub[3][34] <= <GND>
sub[3][35] <= <GND>
sub[3][36] <= <GND>
sub[3][37] <= <GND>
sub[3][38] <= <GND>
sub[3][39] <= <GND>
sub[3][40] <= <GND>
sub[3][41] <= <GND>
sub[3][42] <= <GND>
sub[3][43] <= <VCC>
sub[3][44] <= <VCC>
sub[3][45] <= <GND>
sub[3][46] <= <GND>
sub[3][47] <= <GND>
sub[3][48] <= <GND>
sub[3][49] <= <GND>
sub[3][50] <= <GND>
sub[3][51] <= <GND>
sub[3][52] <= <GND>
sub[3][53] <= <GND>
sub[3][54] <= <GND>
sub[3][55] <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker|audio_sample_packet:audio_sample_packet
frame_counter[0] => LessThan0.IN16
frame_counter[0] => Add2.IN16
frame_counter[0] => LessThan2.IN16
frame_counter[0] => Add6.IN16
frame_counter[0] => Mux0.IN261
frame_counter[0] => Mux1.IN261
frame_counter[0] => Mux4.IN256
frame_counter[0] => Mux5.IN256
frame_counter[0] => Equal0.IN7
frame_counter[0] => Equal2.IN7
frame_counter[1] => LessThan0.IN15
frame_counter[1] => Add2.IN15
frame_counter[1] => Add4.IN14
frame_counter[1] => Add6.IN15
frame_counter[1] => Mux0.IN260
frame_counter[1] => Mux1.IN260
frame_counter[1] => Equal0.IN6
frame_counter[2] => LessThan0.IN14
frame_counter[2] => Add2.IN14
frame_counter[2] => Add4.IN13
frame_counter[2] => Add6.IN14
frame_counter[2] => Mux0.IN259
frame_counter[2] => Mux1.IN259
frame_counter[2] => Equal0.IN5
frame_counter[3] => LessThan0.IN13
frame_counter[3] => Add2.IN13
frame_counter[3] => Add4.IN12
frame_counter[3] => Add6.IN13
frame_counter[3] => Mux0.IN258
frame_counter[3] => Mux1.IN258
frame_counter[3] => Equal0.IN4
frame_counter[4] => LessThan0.IN12
frame_counter[4] => Add2.IN12
frame_counter[4] => Add4.IN11
frame_counter[4] => Add6.IN12
frame_counter[4] => Mux0.IN257
frame_counter[4] => Mux1.IN257
frame_counter[4] => Equal0.IN3
frame_counter[5] => LessThan0.IN11
frame_counter[5] => Add2.IN11
frame_counter[5] => Add4.IN10
frame_counter[5] => Add6.IN11
frame_counter[5] => Mux0.IN256
frame_counter[5] => Mux1.IN256
frame_counter[5] => Equal0.IN2
frame_counter[6] => LessThan0.IN10
frame_counter[6] => Add0.IN4
frame_counter[6] => aligned_frame_counter[0][6].DATAA
frame_counter[6] => Add2.IN10
frame_counter[6] => Add4.IN9
frame_counter[6] => Add6.IN10
frame_counter[7] => LessThan0.IN9
frame_counter[7] => Add0.IN3
frame_counter[7] => aligned_frame_counter[0][7].DATAA
frame_counter[7] => Add2.IN9
frame_counter[7] => Add4.IN8
frame_counter[7] => Add6.IN9
valid_bit[0][0] => WideXor0.IN1
valid_bit[0][0] => sub[0][48].DATAIN
valid_bit[0][1] => WideXor1.IN1
valid_bit[0][1] => sub[0][52].DATAIN
valid_bit[1][0] => WideXor2.IN1
valid_bit[1][0] => sub[1][48].DATAIN
valid_bit[1][1] => WideXor3.IN1
valid_bit[1][1] => sub[1][52].DATAIN
valid_bit[2][0] => WideXor4.IN1
valid_bit[2][0] => sub[2][48].DATAIN
valid_bit[2][1] => WideXor5.IN1
valid_bit[2][1] => sub[2][52].DATAIN
valid_bit[3][0] => WideXor6.IN1
valid_bit[3][0] => sub[3][48].DATAIN
valid_bit[3][1] => WideXor7.IN1
valid_bit[3][1] => sub[3][52].DATAIN
user_data_bit[0][0] => WideXor0.IN2
user_data_bit[0][0] => sub[0][49].DATAIN
user_data_bit[0][1] => WideXor1.IN2
user_data_bit[0][1] => sub[0][53].DATAIN
user_data_bit[1][0] => WideXor2.IN2
user_data_bit[1][0] => sub[1][49].DATAIN
user_data_bit[1][1] => WideXor3.IN2
user_data_bit[1][1] => sub[1][53].DATAIN
user_data_bit[2][0] => WideXor4.IN2
user_data_bit[2][0] => sub[2][49].DATAIN
user_data_bit[2][1] => WideXor5.IN2
user_data_bit[2][1] => sub[2][53].DATAIN
user_data_bit[3][0] => WideXor6.IN2
user_data_bit[3][0] => sub[3][49].DATAIN
user_data_bit[3][1] => WideXor7.IN2
user_data_bit[3][1] => sub[3][53].DATAIN
audio_sample_word[0][0][0] => WideXor0.IN3
audio_sample_word[0][0][0] => sub[0][0].DATAIN
audio_sample_word[0][0][1] => WideXor0.IN4
audio_sample_word[0][0][1] => sub[0][1].DATAIN
audio_sample_word[0][0][2] => WideXor0.IN5
audio_sample_word[0][0][2] => sub[0][2].DATAIN
audio_sample_word[0][0][3] => WideXor0.IN6
audio_sample_word[0][0][3] => sub[0][3].DATAIN
audio_sample_word[0][0][4] => WideXor0.IN7
audio_sample_word[0][0][4] => sub[0][4].DATAIN
audio_sample_word[0][0][5] => WideXor0.IN8
audio_sample_word[0][0][5] => sub[0][5].DATAIN
audio_sample_word[0][0][6] => WideXor0.IN9
audio_sample_word[0][0][6] => sub[0][6].DATAIN
audio_sample_word[0][0][7] => WideXor0.IN10
audio_sample_word[0][0][7] => sub[0][7].DATAIN
audio_sample_word[0][0][8] => WideXor0.IN11
audio_sample_word[0][0][8] => sub[0][8].DATAIN
audio_sample_word[0][0][9] => WideXor0.IN12
audio_sample_word[0][0][9] => sub[0][9].DATAIN
audio_sample_word[0][0][10] => WideXor0.IN13
audio_sample_word[0][0][10] => sub[0][10].DATAIN
audio_sample_word[0][0][11] => WideXor0.IN14
audio_sample_word[0][0][11] => sub[0][11].DATAIN
audio_sample_word[0][0][12] => WideXor0.IN15
audio_sample_word[0][0][12] => sub[0][12].DATAIN
audio_sample_word[0][0][13] => WideXor0.IN16
audio_sample_word[0][0][13] => sub[0][13].DATAIN
audio_sample_word[0][0][14] => WideXor0.IN17
audio_sample_word[0][0][14] => sub[0][14].DATAIN
audio_sample_word[0][0][15] => WideXor0.IN18
audio_sample_word[0][0][15] => sub[0][15].DATAIN
audio_sample_word[0][0][16] => WideXor0.IN19
audio_sample_word[0][0][16] => sub[0][16].DATAIN
audio_sample_word[0][0][17] => WideXor0.IN20
audio_sample_word[0][0][17] => sub[0][17].DATAIN
audio_sample_word[0][0][18] => WideXor0.IN21
audio_sample_word[0][0][18] => sub[0][18].DATAIN
audio_sample_word[0][0][19] => WideXor0.IN22
audio_sample_word[0][0][19] => sub[0][19].DATAIN
audio_sample_word[0][0][20] => WideXor0.IN23
audio_sample_word[0][0][20] => sub[0][20].DATAIN
audio_sample_word[0][0][21] => WideXor0.IN24
audio_sample_word[0][0][21] => sub[0][21].DATAIN
audio_sample_word[0][0][22] => WideXor0.IN25
audio_sample_word[0][0][22] => sub[0][22].DATAIN
audio_sample_word[0][0][23] => WideXor0.IN26
audio_sample_word[0][0][23] => sub[0][23].DATAIN
audio_sample_word[0][1][0] => WideXor1.IN3
audio_sample_word[0][1][0] => sub[0][24].DATAIN
audio_sample_word[0][1][1] => WideXor1.IN4
audio_sample_word[0][1][1] => sub[0][25].DATAIN
audio_sample_word[0][1][2] => WideXor1.IN5
audio_sample_word[0][1][2] => sub[0][26].DATAIN
audio_sample_word[0][1][3] => WideXor1.IN6
audio_sample_word[0][1][3] => sub[0][27].DATAIN
audio_sample_word[0][1][4] => WideXor1.IN7
audio_sample_word[0][1][4] => sub[0][28].DATAIN
audio_sample_word[0][1][5] => WideXor1.IN8
audio_sample_word[0][1][5] => sub[0][29].DATAIN
audio_sample_word[0][1][6] => WideXor1.IN9
audio_sample_word[0][1][6] => sub[0][30].DATAIN
audio_sample_word[0][1][7] => WideXor1.IN10
audio_sample_word[0][1][7] => sub[0][31].DATAIN
audio_sample_word[0][1][8] => WideXor1.IN11
audio_sample_word[0][1][8] => sub[0][32].DATAIN
audio_sample_word[0][1][9] => WideXor1.IN12
audio_sample_word[0][1][9] => sub[0][33].DATAIN
audio_sample_word[0][1][10] => WideXor1.IN13
audio_sample_word[0][1][10] => sub[0][34].DATAIN
audio_sample_word[0][1][11] => WideXor1.IN14
audio_sample_word[0][1][11] => sub[0][35].DATAIN
audio_sample_word[0][1][12] => WideXor1.IN15
audio_sample_word[0][1][12] => sub[0][36].DATAIN
audio_sample_word[0][1][13] => WideXor1.IN16
audio_sample_word[0][1][13] => sub[0][37].DATAIN
audio_sample_word[0][1][14] => WideXor1.IN17
audio_sample_word[0][1][14] => sub[0][38].DATAIN
audio_sample_word[0][1][15] => WideXor1.IN18
audio_sample_word[0][1][15] => sub[0][39].DATAIN
audio_sample_word[0][1][16] => WideXor1.IN19
audio_sample_word[0][1][16] => sub[0][40].DATAIN
audio_sample_word[0][1][17] => WideXor1.IN20
audio_sample_word[0][1][17] => sub[0][41].DATAIN
audio_sample_word[0][1][18] => WideXor1.IN21
audio_sample_word[0][1][18] => sub[0][42].DATAIN
audio_sample_word[0][1][19] => WideXor1.IN22
audio_sample_word[0][1][19] => sub[0][43].DATAIN
audio_sample_word[0][1][20] => WideXor1.IN23
audio_sample_word[0][1][20] => sub[0][44].DATAIN
audio_sample_word[0][1][21] => WideXor1.IN24
audio_sample_word[0][1][21] => sub[0][45].DATAIN
audio_sample_word[0][1][22] => WideXor1.IN25
audio_sample_word[0][1][22] => sub[0][46].DATAIN
audio_sample_word[0][1][23] => WideXor1.IN26
audio_sample_word[0][1][23] => sub[0][47].DATAIN
audio_sample_word[1][0][0] => WideXor2.IN3
audio_sample_word[1][0][0] => sub[1][0].DATAIN
audio_sample_word[1][0][1] => WideXor2.IN4
audio_sample_word[1][0][1] => sub[1][1].DATAIN
audio_sample_word[1][0][2] => WideXor2.IN5
audio_sample_word[1][0][2] => sub[1][2].DATAIN
audio_sample_word[1][0][3] => WideXor2.IN6
audio_sample_word[1][0][3] => sub[1][3].DATAIN
audio_sample_word[1][0][4] => WideXor2.IN7
audio_sample_word[1][0][4] => sub[1][4].DATAIN
audio_sample_word[1][0][5] => WideXor2.IN8
audio_sample_word[1][0][5] => sub[1][5].DATAIN
audio_sample_word[1][0][6] => WideXor2.IN9
audio_sample_word[1][0][6] => sub[1][6].DATAIN
audio_sample_word[1][0][7] => WideXor2.IN10
audio_sample_word[1][0][7] => sub[1][7].DATAIN
audio_sample_word[1][0][8] => WideXor2.IN11
audio_sample_word[1][0][8] => sub[1][8].DATAIN
audio_sample_word[1][0][9] => WideXor2.IN12
audio_sample_word[1][0][9] => sub[1][9].DATAIN
audio_sample_word[1][0][10] => WideXor2.IN13
audio_sample_word[1][0][10] => sub[1][10].DATAIN
audio_sample_word[1][0][11] => WideXor2.IN14
audio_sample_word[1][0][11] => sub[1][11].DATAIN
audio_sample_word[1][0][12] => WideXor2.IN15
audio_sample_word[1][0][12] => sub[1][12].DATAIN
audio_sample_word[1][0][13] => WideXor2.IN16
audio_sample_word[1][0][13] => sub[1][13].DATAIN
audio_sample_word[1][0][14] => WideXor2.IN17
audio_sample_word[1][0][14] => sub[1][14].DATAIN
audio_sample_word[1][0][15] => WideXor2.IN18
audio_sample_word[1][0][15] => sub[1][15].DATAIN
audio_sample_word[1][0][16] => WideXor2.IN19
audio_sample_word[1][0][16] => sub[1][16].DATAIN
audio_sample_word[1][0][17] => WideXor2.IN20
audio_sample_word[1][0][17] => sub[1][17].DATAIN
audio_sample_word[1][0][18] => WideXor2.IN21
audio_sample_word[1][0][18] => sub[1][18].DATAIN
audio_sample_word[1][0][19] => WideXor2.IN22
audio_sample_word[1][0][19] => sub[1][19].DATAIN
audio_sample_word[1][0][20] => WideXor2.IN23
audio_sample_word[1][0][20] => sub[1][20].DATAIN
audio_sample_word[1][0][21] => WideXor2.IN24
audio_sample_word[1][0][21] => sub[1][21].DATAIN
audio_sample_word[1][0][22] => WideXor2.IN25
audio_sample_word[1][0][22] => sub[1][22].DATAIN
audio_sample_word[1][0][23] => WideXor2.IN26
audio_sample_word[1][0][23] => sub[1][23].DATAIN
audio_sample_word[1][1][0] => WideXor3.IN3
audio_sample_word[1][1][0] => sub[1][24].DATAIN
audio_sample_word[1][1][1] => WideXor3.IN4
audio_sample_word[1][1][1] => sub[1][25].DATAIN
audio_sample_word[1][1][2] => WideXor3.IN5
audio_sample_word[1][1][2] => sub[1][26].DATAIN
audio_sample_word[1][1][3] => WideXor3.IN6
audio_sample_word[1][1][3] => sub[1][27].DATAIN
audio_sample_word[1][1][4] => WideXor3.IN7
audio_sample_word[1][1][4] => sub[1][28].DATAIN
audio_sample_word[1][1][5] => WideXor3.IN8
audio_sample_word[1][1][5] => sub[1][29].DATAIN
audio_sample_word[1][1][6] => WideXor3.IN9
audio_sample_word[1][1][6] => sub[1][30].DATAIN
audio_sample_word[1][1][7] => WideXor3.IN10
audio_sample_word[1][1][7] => sub[1][31].DATAIN
audio_sample_word[1][1][8] => WideXor3.IN11
audio_sample_word[1][1][8] => sub[1][32].DATAIN
audio_sample_word[1][1][9] => WideXor3.IN12
audio_sample_word[1][1][9] => sub[1][33].DATAIN
audio_sample_word[1][1][10] => WideXor3.IN13
audio_sample_word[1][1][10] => sub[1][34].DATAIN
audio_sample_word[1][1][11] => WideXor3.IN14
audio_sample_word[1][1][11] => sub[1][35].DATAIN
audio_sample_word[1][1][12] => WideXor3.IN15
audio_sample_word[1][1][12] => sub[1][36].DATAIN
audio_sample_word[1][1][13] => WideXor3.IN16
audio_sample_word[1][1][13] => sub[1][37].DATAIN
audio_sample_word[1][1][14] => WideXor3.IN17
audio_sample_word[1][1][14] => sub[1][38].DATAIN
audio_sample_word[1][1][15] => WideXor3.IN18
audio_sample_word[1][1][15] => sub[1][39].DATAIN
audio_sample_word[1][1][16] => WideXor3.IN19
audio_sample_word[1][1][16] => sub[1][40].DATAIN
audio_sample_word[1][1][17] => WideXor3.IN20
audio_sample_word[1][1][17] => sub[1][41].DATAIN
audio_sample_word[1][1][18] => WideXor3.IN21
audio_sample_word[1][1][18] => sub[1][42].DATAIN
audio_sample_word[1][1][19] => WideXor3.IN22
audio_sample_word[1][1][19] => sub[1][43].DATAIN
audio_sample_word[1][1][20] => WideXor3.IN23
audio_sample_word[1][1][20] => sub[1][44].DATAIN
audio_sample_word[1][1][21] => WideXor3.IN24
audio_sample_word[1][1][21] => sub[1][45].DATAIN
audio_sample_word[1][1][22] => WideXor3.IN25
audio_sample_word[1][1][22] => sub[1][46].DATAIN
audio_sample_word[1][1][23] => WideXor3.IN26
audio_sample_word[1][1][23] => sub[1][47].DATAIN
audio_sample_word[2][0][0] => WideXor4.IN3
audio_sample_word[2][0][0] => sub[2][0].DATAIN
audio_sample_word[2][0][1] => WideXor4.IN4
audio_sample_word[2][0][1] => sub[2][1].DATAIN
audio_sample_word[2][0][2] => WideXor4.IN5
audio_sample_word[2][0][2] => sub[2][2].DATAIN
audio_sample_word[2][0][3] => WideXor4.IN6
audio_sample_word[2][0][3] => sub[2][3].DATAIN
audio_sample_word[2][0][4] => WideXor4.IN7
audio_sample_word[2][0][4] => sub[2][4].DATAIN
audio_sample_word[2][0][5] => WideXor4.IN8
audio_sample_word[2][0][5] => sub[2][5].DATAIN
audio_sample_word[2][0][6] => WideXor4.IN9
audio_sample_word[2][0][6] => sub[2][6].DATAIN
audio_sample_word[2][0][7] => WideXor4.IN10
audio_sample_word[2][0][7] => sub[2][7].DATAIN
audio_sample_word[2][0][8] => WideXor4.IN11
audio_sample_word[2][0][8] => sub[2][8].DATAIN
audio_sample_word[2][0][9] => WideXor4.IN12
audio_sample_word[2][0][9] => sub[2][9].DATAIN
audio_sample_word[2][0][10] => WideXor4.IN13
audio_sample_word[2][0][10] => sub[2][10].DATAIN
audio_sample_word[2][0][11] => WideXor4.IN14
audio_sample_word[2][0][11] => sub[2][11].DATAIN
audio_sample_word[2][0][12] => WideXor4.IN15
audio_sample_word[2][0][12] => sub[2][12].DATAIN
audio_sample_word[2][0][13] => WideXor4.IN16
audio_sample_word[2][0][13] => sub[2][13].DATAIN
audio_sample_word[2][0][14] => WideXor4.IN17
audio_sample_word[2][0][14] => sub[2][14].DATAIN
audio_sample_word[2][0][15] => WideXor4.IN18
audio_sample_word[2][0][15] => sub[2][15].DATAIN
audio_sample_word[2][0][16] => WideXor4.IN19
audio_sample_word[2][0][16] => sub[2][16].DATAIN
audio_sample_word[2][0][17] => WideXor4.IN20
audio_sample_word[2][0][17] => sub[2][17].DATAIN
audio_sample_word[2][0][18] => WideXor4.IN21
audio_sample_word[2][0][18] => sub[2][18].DATAIN
audio_sample_word[2][0][19] => WideXor4.IN22
audio_sample_word[2][0][19] => sub[2][19].DATAIN
audio_sample_word[2][0][20] => WideXor4.IN23
audio_sample_word[2][0][20] => sub[2][20].DATAIN
audio_sample_word[2][0][21] => WideXor4.IN24
audio_sample_word[2][0][21] => sub[2][21].DATAIN
audio_sample_word[2][0][22] => WideXor4.IN25
audio_sample_word[2][0][22] => sub[2][22].DATAIN
audio_sample_word[2][0][23] => WideXor4.IN26
audio_sample_word[2][0][23] => sub[2][23].DATAIN
audio_sample_word[2][1][0] => WideXor5.IN3
audio_sample_word[2][1][0] => sub[2][24].DATAIN
audio_sample_word[2][1][1] => WideXor5.IN4
audio_sample_word[2][1][1] => sub[2][25].DATAIN
audio_sample_word[2][1][2] => WideXor5.IN5
audio_sample_word[2][1][2] => sub[2][26].DATAIN
audio_sample_word[2][1][3] => WideXor5.IN6
audio_sample_word[2][1][3] => sub[2][27].DATAIN
audio_sample_word[2][1][4] => WideXor5.IN7
audio_sample_word[2][1][4] => sub[2][28].DATAIN
audio_sample_word[2][1][5] => WideXor5.IN8
audio_sample_word[2][1][5] => sub[2][29].DATAIN
audio_sample_word[2][1][6] => WideXor5.IN9
audio_sample_word[2][1][6] => sub[2][30].DATAIN
audio_sample_word[2][1][7] => WideXor5.IN10
audio_sample_word[2][1][7] => sub[2][31].DATAIN
audio_sample_word[2][1][8] => WideXor5.IN11
audio_sample_word[2][1][8] => sub[2][32].DATAIN
audio_sample_word[2][1][9] => WideXor5.IN12
audio_sample_word[2][1][9] => sub[2][33].DATAIN
audio_sample_word[2][1][10] => WideXor5.IN13
audio_sample_word[2][1][10] => sub[2][34].DATAIN
audio_sample_word[2][1][11] => WideXor5.IN14
audio_sample_word[2][1][11] => sub[2][35].DATAIN
audio_sample_word[2][1][12] => WideXor5.IN15
audio_sample_word[2][1][12] => sub[2][36].DATAIN
audio_sample_word[2][1][13] => WideXor5.IN16
audio_sample_word[2][1][13] => sub[2][37].DATAIN
audio_sample_word[2][1][14] => WideXor5.IN17
audio_sample_word[2][1][14] => sub[2][38].DATAIN
audio_sample_word[2][1][15] => WideXor5.IN18
audio_sample_word[2][1][15] => sub[2][39].DATAIN
audio_sample_word[2][1][16] => WideXor5.IN19
audio_sample_word[2][1][16] => sub[2][40].DATAIN
audio_sample_word[2][1][17] => WideXor5.IN20
audio_sample_word[2][1][17] => sub[2][41].DATAIN
audio_sample_word[2][1][18] => WideXor5.IN21
audio_sample_word[2][1][18] => sub[2][42].DATAIN
audio_sample_word[2][1][19] => WideXor5.IN22
audio_sample_word[2][1][19] => sub[2][43].DATAIN
audio_sample_word[2][1][20] => WideXor5.IN23
audio_sample_word[2][1][20] => sub[2][44].DATAIN
audio_sample_word[2][1][21] => WideXor5.IN24
audio_sample_word[2][1][21] => sub[2][45].DATAIN
audio_sample_word[2][1][22] => WideXor5.IN25
audio_sample_word[2][1][22] => sub[2][46].DATAIN
audio_sample_word[2][1][23] => WideXor5.IN26
audio_sample_word[2][1][23] => sub[2][47].DATAIN
audio_sample_word[3][0][0] => WideXor6.IN3
audio_sample_word[3][0][0] => sub[3][0].DATAIN
audio_sample_word[3][0][1] => WideXor6.IN4
audio_sample_word[3][0][1] => sub[3][1].DATAIN
audio_sample_word[3][0][2] => WideXor6.IN5
audio_sample_word[3][0][2] => sub[3][2].DATAIN
audio_sample_word[3][0][3] => WideXor6.IN6
audio_sample_word[3][0][3] => sub[3][3].DATAIN
audio_sample_word[3][0][4] => WideXor6.IN7
audio_sample_word[3][0][4] => sub[3][4].DATAIN
audio_sample_word[3][0][5] => WideXor6.IN8
audio_sample_word[3][0][5] => sub[3][5].DATAIN
audio_sample_word[3][0][6] => WideXor6.IN9
audio_sample_word[3][0][6] => sub[3][6].DATAIN
audio_sample_word[3][0][7] => WideXor6.IN10
audio_sample_word[3][0][7] => sub[3][7].DATAIN
audio_sample_word[3][0][8] => WideXor6.IN11
audio_sample_word[3][0][8] => sub[3][8].DATAIN
audio_sample_word[3][0][9] => WideXor6.IN12
audio_sample_word[3][0][9] => sub[3][9].DATAIN
audio_sample_word[3][0][10] => WideXor6.IN13
audio_sample_word[3][0][10] => sub[3][10].DATAIN
audio_sample_word[3][0][11] => WideXor6.IN14
audio_sample_word[3][0][11] => sub[3][11].DATAIN
audio_sample_word[3][0][12] => WideXor6.IN15
audio_sample_word[3][0][12] => sub[3][12].DATAIN
audio_sample_word[3][0][13] => WideXor6.IN16
audio_sample_word[3][0][13] => sub[3][13].DATAIN
audio_sample_word[3][0][14] => WideXor6.IN17
audio_sample_word[3][0][14] => sub[3][14].DATAIN
audio_sample_word[3][0][15] => WideXor6.IN18
audio_sample_word[3][0][15] => sub[3][15].DATAIN
audio_sample_word[3][0][16] => WideXor6.IN19
audio_sample_word[3][0][16] => sub[3][16].DATAIN
audio_sample_word[3][0][17] => WideXor6.IN20
audio_sample_word[3][0][17] => sub[3][17].DATAIN
audio_sample_word[3][0][18] => WideXor6.IN21
audio_sample_word[3][0][18] => sub[3][18].DATAIN
audio_sample_word[3][0][19] => WideXor6.IN22
audio_sample_word[3][0][19] => sub[3][19].DATAIN
audio_sample_word[3][0][20] => WideXor6.IN23
audio_sample_word[3][0][20] => sub[3][20].DATAIN
audio_sample_word[3][0][21] => WideXor6.IN24
audio_sample_word[3][0][21] => sub[3][21].DATAIN
audio_sample_word[3][0][22] => WideXor6.IN25
audio_sample_word[3][0][22] => sub[3][22].DATAIN
audio_sample_word[3][0][23] => WideXor6.IN26
audio_sample_word[3][0][23] => sub[3][23].DATAIN
audio_sample_word[3][1][0] => WideXor7.IN3
audio_sample_word[3][1][0] => sub[3][24].DATAIN
audio_sample_word[3][1][1] => WideXor7.IN4
audio_sample_word[3][1][1] => sub[3][25].DATAIN
audio_sample_word[3][1][2] => WideXor7.IN5
audio_sample_word[3][1][2] => sub[3][26].DATAIN
audio_sample_word[3][1][3] => WideXor7.IN6
audio_sample_word[3][1][3] => sub[3][27].DATAIN
audio_sample_word[3][1][4] => WideXor7.IN7
audio_sample_word[3][1][4] => sub[3][28].DATAIN
audio_sample_word[3][1][5] => WideXor7.IN8
audio_sample_word[3][1][5] => sub[3][29].DATAIN
audio_sample_word[3][1][6] => WideXor7.IN9
audio_sample_word[3][1][6] => sub[3][30].DATAIN
audio_sample_word[3][1][7] => WideXor7.IN10
audio_sample_word[3][1][7] => sub[3][31].DATAIN
audio_sample_word[3][1][8] => WideXor7.IN11
audio_sample_word[3][1][8] => sub[3][32].DATAIN
audio_sample_word[3][1][9] => WideXor7.IN12
audio_sample_word[3][1][9] => sub[3][33].DATAIN
audio_sample_word[3][1][10] => WideXor7.IN13
audio_sample_word[3][1][10] => sub[3][34].DATAIN
audio_sample_word[3][1][11] => WideXor7.IN14
audio_sample_word[3][1][11] => sub[3][35].DATAIN
audio_sample_word[3][1][12] => WideXor7.IN15
audio_sample_word[3][1][12] => sub[3][36].DATAIN
audio_sample_word[3][1][13] => WideXor7.IN16
audio_sample_word[3][1][13] => sub[3][37].DATAIN
audio_sample_word[3][1][14] => WideXor7.IN17
audio_sample_word[3][1][14] => sub[3][38].DATAIN
audio_sample_word[3][1][15] => WideXor7.IN18
audio_sample_word[3][1][15] => sub[3][39].DATAIN
audio_sample_word[3][1][16] => WideXor7.IN19
audio_sample_word[3][1][16] => sub[3][40].DATAIN
audio_sample_word[3][1][17] => WideXor7.IN20
audio_sample_word[3][1][17] => sub[3][41].DATAIN
audio_sample_word[3][1][18] => WideXor7.IN21
audio_sample_word[3][1][18] => sub[3][42].DATAIN
audio_sample_word[3][1][19] => WideXor7.IN22
audio_sample_word[3][1][19] => sub[3][43].DATAIN
audio_sample_word[3][1][20] => WideXor7.IN23
audio_sample_word[3][1][20] => sub[3][44].DATAIN
audio_sample_word[3][1][21] => WideXor7.IN24
audio_sample_word[3][1][21] => sub[3][45].DATAIN
audio_sample_word[3][1][22] => WideXor7.IN25
audio_sample_word[3][1][22] => sub[3][46].DATAIN
audio_sample_word[3][1][23] => WideXor7.IN26
audio_sample_word[3][1][23] => sub[3][47].DATAIN
audio_sample_word_present[0] => header.IN1
audio_sample_word_present[0] => header[8].DATAIN
audio_sample_word_present[1] => header.IN1
audio_sample_word_present[1] => header[9].DATAIN
audio_sample_word_present[2] => header.IN1
audio_sample_word_present[2] => header[10].DATAIN
audio_sample_word_present[3] => header.IN1
audio_sample_word_present[3] => header[11].DATAIN
header[0] <= <GND>
header[1] <= <VCC>
header[2] <= <GND>
header[3] <= <GND>
header[4] <= <GND>
header[5] <= <GND>
header[6] <= <GND>
header[7] <= <GND>
header[8] <= audio_sample_word_present[0].DB_MAX_OUTPUT_PORT_TYPE
header[9] <= audio_sample_word_present[1].DB_MAX_OUTPUT_PORT_TYPE
header[10] <= audio_sample_word_present[2].DB_MAX_OUTPUT_PORT_TYPE
header[11] <= audio_sample_word_present[3].DB_MAX_OUTPUT_PORT_TYPE
header[12] <= <GND>
header[13] <= <GND>
header[14] <= <GND>
header[15] <= <GND>
header[16] <= <GND>
header[17] <= <GND>
header[18] <= <GND>
header[19] <= <GND>
header[20] <= header.DB_MAX_OUTPUT_PORT_TYPE
header[21] <= header.DB_MAX_OUTPUT_PORT_TYPE
header[22] <= header.DB_MAX_OUTPUT_PORT_TYPE
header[23] <= header.DB_MAX_OUTPUT_PORT_TYPE
sub[0][0] <= audio_sample_word[0][0][0].DB_MAX_OUTPUT_PORT_TYPE
sub[0][1] <= audio_sample_word[0][0][1].DB_MAX_OUTPUT_PORT_TYPE
sub[0][2] <= audio_sample_word[0][0][2].DB_MAX_OUTPUT_PORT_TYPE
sub[0][3] <= audio_sample_word[0][0][3].DB_MAX_OUTPUT_PORT_TYPE
sub[0][4] <= audio_sample_word[0][0][4].DB_MAX_OUTPUT_PORT_TYPE
sub[0][5] <= audio_sample_word[0][0][5].DB_MAX_OUTPUT_PORT_TYPE
sub[0][6] <= audio_sample_word[0][0][6].DB_MAX_OUTPUT_PORT_TYPE
sub[0][7] <= audio_sample_word[0][0][7].DB_MAX_OUTPUT_PORT_TYPE
sub[0][8] <= audio_sample_word[0][0][8].DB_MAX_OUTPUT_PORT_TYPE
sub[0][9] <= audio_sample_word[0][0][9].DB_MAX_OUTPUT_PORT_TYPE
sub[0][10] <= audio_sample_word[0][0][10].DB_MAX_OUTPUT_PORT_TYPE
sub[0][11] <= audio_sample_word[0][0][11].DB_MAX_OUTPUT_PORT_TYPE
sub[0][12] <= audio_sample_word[0][0][12].DB_MAX_OUTPUT_PORT_TYPE
sub[0][13] <= audio_sample_word[0][0][13].DB_MAX_OUTPUT_PORT_TYPE
sub[0][14] <= audio_sample_word[0][0][14].DB_MAX_OUTPUT_PORT_TYPE
sub[0][15] <= audio_sample_word[0][0][15].DB_MAX_OUTPUT_PORT_TYPE
sub[0][16] <= audio_sample_word[0][0][16].DB_MAX_OUTPUT_PORT_TYPE
sub[0][17] <= audio_sample_word[0][0][17].DB_MAX_OUTPUT_PORT_TYPE
sub[0][18] <= audio_sample_word[0][0][18].DB_MAX_OUTPUT_PORT_TYPE
sub[0][19] <= audio_sample_word[0][0][19].DB_MAX_OUTPUT_PORT_TYPE
sub[0][20] <= audio_sample_word[0][0][20].DB_MAX_OUTPUT_PORT_TYPE
sub[0][21] <= audio_sample_word[0][0][21].DB_MAX_OUTPUT_PORT_TYPE
sub[0][22] <= audio_sample_word[0][0][22].DB_MAX_OUTPUT_PORT_TYPE
sub[0][23] <= audio_sample_word[0][0][23].DB_MAX_OUTPUT_PORT_TYPE
sub[0][24] <= audio_sample_word[0][1][0].DB_MAX_OUTPUT_PORT_TYPE
sub[0][25] <= audio_sample_word[0][1][1].DB_MAX_OUTPUT_PORT_TYPE
sub[0][26] <= audio_sample_word[0][1][2].DB_MAX_OUTPUT_PORT_TYPE
sub[0][27] <= audio_sample_word[0][1][3].DB_MAX_OUTPUT_PORT_TYPE
sub[0][28] <= audio_sample_word[0][1][4].DB_MAX_OUTPUT_PORT_TYPE
sub[0][29] <= audio_sample_word[0][1][5].DB_MAX_OUTPUT_PORT_TYPE
sub[0][30] <= audio_sample_word[0][1][6].DB_MAX_OUTPUT_PORT_TYPE
sub[0][31] <= audio_sample_word[0][1][7].DB_MAX_OUTPUT_PORT_TYPE
sub[0][32] <= audio_sample_word[0][1][8].DB_MAX_OUTPUT_PORT_TYPE
sub[0][33] <= audio_sample_word[0][1][9].DB_MAX_OUTPUT_PORT_TYPE
sub[0][34] <= audio_sample_word[0][1][10].DB_MAX_OUTPUT_PORT_TYPE
sub[0][35] <= audio_sample_word[0][1][11].DB_MAX_OUTPUT_PORT_TYPE
sub[0][36] <= audio_sample_word[0][1][12].DB_MAX_OUTPUT_PORT_TYPE
sub[0][37] <= audio_sample_word[0][1][13].DB_MAX_OUTPUT_PORT_TYPE
sub[0][38] <= audio_sample_word[0][1][14].DB_MAX_OUTPUT_PORT_TYPE
sub[0][39] <= audio_sample_word[0][1][15].DB_MAX_OUTPUT_PORT_TYPE
sub[0][40] <= audio_sample_word[0][1][16].DB_MAX_OUTPUT_PORT_TYPE
sub[0][41] <= audio_sample_word[0][1][17].DB_MAX_OUTPUT_PORT_TYPE
sub[0][42] <= audio_sample_word[0][1][18].DB_MAX_OUTPUT_PORT_TYPE
sub[0][43] <= audio_sample_word[0][1][19].DB_MAX_OUTPUT_PORT_TYPE
sub[0][44] <= audio_sample_word[0][1][20].DB_MAX_OUTPUT_PORT_TYPE
sub[0][45] <= audio_sample_word[0][1][21].DB_MAX_OUTPUT_PORT_TYPE
sub[0][46] <= audio_sample_word[0][1][22].DB_MAX_OUTPUT_PORT_TYPE
sub[0][47] <= audio_sample_word[0][1][23].DB_MAX_OUTPUT_PORT_TYPE
sub[0][48] <= valid_bit[0][0].DB_MAX_OUTPUT_PORT_TYPE
sub[0][49] <= user_data_bit[0][0].DB_MAX_OUTPUT_PORT_TYPE
sub[0][50] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sub[0][51] <= WideXor0.DB_MAX_OUTPUT_PORT_TYPE
sub[0][52] <= valid_bit[0][1].DB_MAX_OUTPUT_PORT_TYPE
sub[0][53] <= user_data_bit[0][1].DB_MAX_OUTPUT_PORT_TYPE
sub[0][54] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sub[0][55] <= WideXor1.DB_MAX_OUTPUT_PORT_TYPE
sub[1][0] <= audio_sample_word[1][0][0].DB_MAX_OUTPUT_PORT_TYPE
sub[1][1] <= audio_sample_word[1][0][1].DB_MAX_OUTPUT_PORT_TYPE
sub[1][2] <= audio_sample_word[1][0][2].DB_MAX_OUTPUT_PORT_TYPE
sub[1][3] <= audio_sample_word[1][0][3].DB_MAX_OUTPUT_PORT_TYPE
sub[1][4] <= audio_sample_word[1][0][4].DB_MAX_OUTPUT_PORT_TYPE
sub[1][5] <= audio_sample_word[1][0][5].DB_MAX_OUTPUT_PORT_TYPE
sub[1][6] <= audio_sample_word[1][0][6].DB_MAX_OUTPUT_PORT_TYPE
sub[1][7] <= audio_sample_word[1][0][7].DB_MAX_OUTPUT_PORT_TYPE
sub[1][8] <= audio_sample_word[1][0][8].DB_MAX_OUTPUT_PORT_TYPE
sub[1][9] <= audio_sample_word[1][0][9].DB_MAX_OUTPUT_PORT_TYPE
sub[1][10] <= audio_sample_word[1][0][10].DB_MAX_OUTPUT_PORT_TYPE
sub[1][11] <= audio_sample_word[1][0][11].DB_MAX_OUTPUT_PORT_TYPE
sub[1][12] <= audio_sample_word[1][0][12].DB_MAX_OUTPUT_PORT_TYPE
sub[1][13] <= audio_sample_word[1][0][13].DB_MAX_OUTPUT_PORT_TYPE
sub[1][14] <= audio_sample_word[1][0][14].DB_MAX_OUTPUT_PORT_TYPE
sub[1][15] <= audio_sample_word[1][0][15].DB_MAX_OUTPUT_PORT_TYPE
sub[1][16] <= audio_sample_word[1][0][16].DB_MAX_OUTPUT_PORT_TYPE
sub[1][17] <= audio_sample_word[1][0][17].DB_MAX_OUTPUT_PORT_TYPE
sub[1][18] <= audio_sample_word[1][0][18].DB_MAX_OUTPUT_PORT_TYPE
sub[1][19] <= audio_sample_word[1][0][19].DB_MAX_OUTPUT_PORT_TYPE
sub[1][20] <= audio_sample_word[1][0][20].DB_MAX_OUTPUT_PORT_TYPE
sub[1][21] <= audio_sample_word[1][0][21].DB_MAX_OUTPUT_PORT_TYPE
sub[1][22] <= audio_sample_word[1][0][22].DB_MAX_OUTPUT_PORT_TYPE
sub[1][23] <= audio_sample_word[1][0][23].DB_MAX_OUTPUT_PORT_TYPE
sub[1][24] <= audio_sample_word[1][1][0].DB_MAX_OUTPUT_PORT_TYPE
sub[1][25] <= audio_sample_word[1][1][1].DB_MAX_OUTPUT_PORT_TYPE
sub[1][26] <= audio_sample_word[1][1][2].DB_MAX_OUTPUT_PORT_TYPE
sub[1][27] <= audio_sample_word[1][1][3].DB_MAX_OUTPUT_PORT_TYPE
sub[1][28] <= audio_sample_word[1][1][4].DB_MAX_OUTPUT_PORT_TYPE
sub[1][29] <= audio_sample_word[1][1][5].DB_MAX_OUTPUT_PORT_TYPE
sub[1][30] <= audio_sample_word[1][1][6].DB_MAX_OUTPUT_PORT_TYPE
sub[1][31] <= audio_sample_word[1][1][7].DB_MAX_OUTPUT_PORT_TYPE
sub[1][32] <= audio_sample_word[1][1][8].DB_MAX_OUTPUT_PORT_TYPE
sub[1][33] <= audio_sample_word[1][1][9].DB_MAX_OUTPUT_PORT_TYPE
sub[1][34] <= audio_sample_word[1][1][10].DB_MAX_OUTPUT_PORT_TYPE
sub[1][35] <= audio_sample_word[1][1][11].DB_MAX_OUTPUT_PORT_TYPE
sub[1][36] <= audio_sample_word[1][1][12].DB_MAX_OUTPUT_PORT_TYPE
sub[1][37] <= audio_sample_word[1][1][13].DB_MAX_OUTPUT_PORT_TYPE
sub[1][38] <= audio_sample_word[1][1][14].DB_MAX_OUTPUT_PORT_TYPE
sub[1][39] <= audio_sample_word[1][1][15].DB_MAX_OUTPUT_PORT_TYPE
sub[1][40] <= audio_sample_word[1][1][16].DB_MAX_OUTPUT_PORT_TYPE
sub[1][41] <= audio_sample_word[1][1][17].DB_MAX_OUTPUT_PORT_TYPE
sub[1][42] <= audio_sample_word[1][1][18].DB_MAX_OUTPUT_PORT_TYPE
sub[1][43] <= audio_sample_word[1][1][19].DB_MAX_OUTPUT_PORT_TYPE
sub[1][44] <= audio_sample_word[1][1][20].DB_MAX_OUTPUT_PORT_TYPE
sub[1][45] <= audio_sample_word[1][1][21].DB_MAX_OUTPUT_PORT_TYPE
sub[1][46] <= audio_sample_word[1][1][22].DB_MAX_OUTPUT_PORT_TYPE
sub[1][47] <= audio_sample_word[1][1][23].DB_MAX_OUTPUT_PORT_TYPE
sub[1][48] <= valid_bit[1][0].DB_MAX_OUTPUT_PORT_TYPE
sub[1][49] <= user_data_bit[1][0].DB_MAX_OUTPUT_PORT_TYPE
sub[1][50] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sub[1][51] <= WideXor2.DB_MAX_OUTPUT_PORT_TYPE
sub[1][52] <= valid_bit[1][1].DB_MAX_OUTPUT_PORT_TYPE
sub[1][53] <= user_data_bit[1][1].DB_MAX_OUTPUT_PORT_TYPE
sub[1][54] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sub[1][55] <= WideXor3.DB_MAX_OUTPUT_PORT_TYPE
sub[2][0] <= audio_sample_word[2][0][0].DB_MAX_OUTPUT_PORT_TYPE
sub[2][1] <= audio_sample_word[2][0][1].DB_MAX_OUTPUT_PORT_TYPE
sub[2][2] <= audio_sample_word[2][0][2].DB_MAX_OUTPUT_PORT_TYPE
sub[2][3] <= audio_sample_word[2][0][3].DB_MAX_OUTPUT_PORT_TYPE
sub[2][4] <= audio_sample_word[2][0][4].DB_MAX_OUTPUT_PORT_TYPE
sub[2][5] <= audio_sample_word[2][0][5].DB_MAX_OUTPUT_PORT_TYPE
sub[2][6] <= audio_sample_word[2][0][6].DB_MAX_OUTPUT_PORT_TYPE
sub[2][7] <= audio_sample_word[2][0][7].DB_MAX_OUTPUT_PORT_TYPE
sub[2][8] <= audio_sample_word[2][0][8].DB_MAX_OUTPUT_PORT_TYPE
sub[2][9] <= audio_sample_word[2][0][9].DB_MAX_OUTPUT_PORT_TYPE
sub[2][10] <= audio_sample_word[2][0][10].DB_MAX_OUTPUT_PORT_TYPE
sub[2][11] <= audio_sample_word[2][0][11].DB_MAX_OUTPUT_PORT_TYPE
sub[2][12] <= audio_sample_word[2][0][12].DB_MAX_OUTPUT_PORT_TYPE
sub[2][13] <= audio_sample_word[2][0][13].DB_MAX_OUTPUT_PORT_TYPE
sub[2][14] <= audio_sample_word[2][0][14].DB_MAX_OUTPUT_PORT_TYPE
sub[2][15] <= audio_sample_word[2][0][15].DB_MAX_OUTPUT_PORT_TYPE
sub[2][16] <= audio_sample_word[2][0][16].DB_MAX_OUTPUT_PORT_TYPE
sub[2][17] <= audio_sample_word[2][0][17].DB_MAX_OUTPUT_PORT_TYPE
sub[2][18] <= audio_sample_word[2][0][18].DB_MAX_OUTPUT_PORT_TYPE
sub[2][19] <= audio_sample_word[2][0][19].DB_MAX_OUTPUT_PORT_TYPE
sub[2][20] <= audio_sample_word[2][0][20].DB_MAX_OUTPUT_PORT_TYPE
sub[2][21] <= audio_sample_word[2][0][21].DB_MAX_OUTPUT_PORT_TYPE
sub[2][22] <= audio_sample_word[2][0][22].DB_MAX_OUTPUT_PORT_TYPE
sub[2][23] <= audio_sample_word[2][0][23].DB_MAX_OUTPUT_PORT_TYPE
sub[2][24] <= audio_sample_word[2][1][0].DB_MAX_OUTPUT_PORT_TYPE
sub[2][25] <= audio_sample_word[2][1][1].DB_MAX_OUTPUT_PORT_TYPE
sub[2][26] <= audio_sample_word[2][1][2].DB_MAX_OUTPUT_PORT_TYPE
sub[2][27] <= audio_sample_word[2][1][3].DB_MAX_OUTPUT_PORT_TYPE
sub[2][28] <= audio_sample_word[2][1][4].DB_MAX_OUTPUT_PORT_TYPE
sub[2][29] <= audio_sample_word[2][1][5].DB_MAX_OUTPUT_PORT_TYPE
sub[2][30] <= audio_sample_word[2][1][6].DB_MAX_OUTPUT_PORT_TYPE
sub[2][31] <= audio_sample_word[2][1][7].DB_MAX_OUTPUT_PORT_TYPE
sub[2][32] <= audio_sample_word[2][1][8].DB_MAX_OUTPUT_PORT_TYPE
sub[2][33] <= audio_sample_word[2][1][9].DB_MAX_OUTPUT_PORT_TYPE
sub[2][34] <= audio_sample_word[2][1][10].DB_MAX_OUTPUT_PORT_TYPE
sub[2][35] <= audio_sample_word[2][1][11].DB_MAX_OUTPUT_PORT_TYPE
sub[2][36] <= audio_sample_word[2][1][12].DB_MAX_OUTPUT_PORT_TYPE
sub[2][37] <= audio_sample_word[2][1][13].DB_MAX_OUTPUT_PORT_TYPE
sub[2][38] <= audio_sample_word[2][1][14].DB_MAX_OUTPUT_PORT_TYPE
sub[2][39] <= audio_sample_word[2][1][15].DB_MAX_OUTPUT_PORT_TYPE
sub[2][40] <= audio_sample_word[2][1][16].DB_MAX_OUTPUT_PORT_TYPE
sub[2][41] <= audio_sample_word[2][1][17].DB_MAX_OUTPUT_PORT_TYPE
sub[2][42] <= audio_sample_word[2][1][18].DB_MAX_OUTPUT_PORT_TYPE
sub[2][43] <= audio_sample_word[2][1][19].DB_MAX_OUTPUT_PORT_TYPE
sub[2][44] <= audio_sample_word[2][1][20].DB_MAX_OUTPUT_PORT_TYPE
sub[2][45] <= audio_sample_word[2][1][21].DB_MAX_OUTPUT_PORT_TYPE
sub[2][46] <= audio_sample_word[2][1][22].DB_MAX_OUTPUT_PORT_TYPE
sub[2][47] <= audio_sample_word[2][1][23].DB_MAX_OUTPUT_PORT_TYPE
sub[2][48] <= valid_bit[2][0].DB_MAX_OUTPUT_PORT_TYPE
sub[2][49] <= user_data_bit[2][0].DB_MAX_OUTPUT_PORT_TYPE
sub[2][50] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sub[2][51] <= WideXor4.DB_MAX_OUTPUT_PORT_TYPE
sub[2][52] <= valid_bit[2][1].DB_MAX_OUTPUT_PORT_TYPE
sub[2][53] <= user_data_bit[2][1].DB_MAX_OUTPUT_PORT_TYPE
sub[2][54] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sub[2][55] <= WideXor5.DB_MAX_OUTPUT_PORT_TYPE
sub[3][0] <= audio_sample_word[3][0][0].DB_MAX_OUTPUT_PORT_TYPE
sub[3][1] <= audio_sample_word[3][0][1].DB_MAX_OUTPUT_PORT_TYPE
sub[3][2] <= audio_sample_word[3][0][2].DB_MAX_OUTPUT_PORT_TYPE
sub[3][3] <= audio_sample_word[3][0][3].DB_MAX_OUTPUT_PORT_TYPE
sub[3][4] <= audio_sample_word[3][0][4].DB_MAX_OUTPUT_PORT_TYPE
sub[3][5] <= audio_sample_word[3][0][5].DB_MAX_OUTPUT_PORT_TYPE
sub[3][6] <= audio_sample_word[3][0][6].DB_MAX_OUTPUT_PORT_TYPE
sub[3][7] <= audio_sample_word[3][0][7].DB_MAX_OUTPUT_PORT_TYPE
sub[3][8] <= audio_sample_word[3][0][8].DB_MAX_OUTPUT_PORT_TYPE
sub[3][9] <= audio_sample_word[3][0][9].DB_MAX_OUTPUT_PORT_TYPE
sub[3][10] <= audio_sample_word[3][0][10].DB_MAX_OUTPUT_PORT_TYPE
sub[3][11] <= audio_sample_word[3][0][11].DB_MAX_OUTPUT_PORT_TYPE
sub[3][12] <= audio_sample_word[3][0][12].DB_MAX_OUTPUT_PORT_TYPE
sub[3][13] <= audio_sample_word[3][0][13].DB_MAX_OUTPUT_PORT_TYPE
sub[3][14] <= audio_sample_word[3][0][14].DB_MAX_OUTPUT_PORT_TYPE
sub[3][15] <= audio_sample_word[3][0][15].DB_MAX_OUTPUT_PORT_TYPE
sub[3][16] <= audio_sample_word[3][0][16].DB_MAX_OUTPUT_PORT_TYPE
sub[3][17] <= audio_sample_word[3][0][17].DB_MAX_OUTPUT_PORT_TYPE
sub[3][18] <= audio_sample_word[3][0][18].DB_MAX_OUTPUT_PORT_TYPE
sub[3][19] <= audio_sample_word[3][0][19].DB_MAX_OUTPUT_PORT_TYPE
sub[3][20] <= audio_sample_word[3][0][20].DB_MAX_OUTPUT_PORT_TYPE
sub[3][21] <= audio_sample_word[3][0][21].DB_MAX_OUTPUT_PORT_TYPE
sub[3][22] <= audio_sample_word[3][0][22].DB_MAX_OUTPUT_PORT_TYPE
sub[3][23] <= audio_sample_word[3][0][23].DB_MAX_OUTPUT_PORT_TYPE
sub[3][24] <= audio_sample_word[3][1][0].DB_MAX_OUTPUT_PORT_TYPE
sub[3][25] <= audio_sample_word[3][1][1].DB_MAX_OUTPUT_PORT_TYPE
sub[3][26] <= audio_sample_word[3][1][2].DB_MAX_OUTPUT_PORT_TYPE
sub[3][27] <= audio_sample_word[3][1][3].DB_MAX_OUTPUT_PORT_TYPE
sub[3][28] <= audio_sample_word[3][1][4].DB_MAX_OUTPUT_PORT_TYPE
sub[3][29] <= audio_sample_word[3][1][5].DB_MAX_OUTPUT_PORT_TYPE
sub[3][30] <= audio_sample_word[3][1][6].DB_MAX_OUTPUT_PORT_TYPE
sub[3][31] <= audio_sample_word[3][1][7].DB_MAX_OUTPUT_PORT_TYPE
sub[3][32] <= audio_sample_word[3][1][8].DB_MAX_OUTPUT_PORT_TYPE
sub[3][33] <= audio_sample_word[3][1][9].DB_MAX_OUTPUT_PORT_TYPE
sub[3][34] <= audio_sample_word[3][1][10].DB_MAX_OUTPUT_PORT_TYPE
sub[3][35] <= audio_sample_word[3][1][11].DB_MAX_OUTPUT_PORT_TYPE
sub[3][36] <= audio_sample_word[3][1][12].DB_MAX_OUTPUT_PORT_TYPE
sub[3][37] <= audio_sample_word[3][1][13].DB_MAX_OUTPUT_PORT_TYPE
sub[3][38] <= audio_sample_word[3][1][14].DB_MAX_OUTPUT_PORT_TYPE
sub[3][39] <= audio_sample_word[3][1][15].DB_MAX_OUTPUT_PORT_TYPE
sub[3][40] <= audio_sample_word[3][1][16].DB_MAX_OUTPUT_PORT_TYPE
sub[3][41] <= audio_sample_word[3][1][17].DB_MAX_OUTPUT_PORT_TYPE
sub[3][42] <= audio_sample_word[3][1][18].DB_MAX_OUTPUT_PORT_TYPE
sub[3][43] <= audio_sample_word[3][1][19].DB_MAX_OUTPUT_PORT_TYPE
sub[3][44] <= audio_sample_word[3][1][20].DB_MAX_OUTPUT_PORT_TYPE
sub[3][45] <= audio_sample_word[3][1][21].DB_MAX_OUTPUT_PORT_TYPE
sub[3][46] <= audio_sample_word[3][1][22].DB_MAX_OUTPUT_PORT_TYPE
sub[3][47] <= audio_sample_word[3][1][23].DB_MAX_OUTPUT_PORT_TYPE
sub[3][48] <= valid_bit[3][0].DB_MAX_OUTPUT_PORT_TYPE
sub[3][49] <= user_data_bit[3][0].DB_MAX_OUTPUT_PORT_TYPE
sub[3][50] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sub[3][51] <= WideXor6.DB_MAX_OUTPUT_PORT_TYPE
sub[3][52] <= valid_bit[3][1].DB_MAX_OUTPUT_PORT_TYPE
sub[3][53] <= user_data_bit[3][1].DB_MAX_OUTPUT_PORT_TYPE
sub[3][54] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sub[3][55] <= WideXor7.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker|auxiliary_video_information_info_frame:auxiliary_video_information_info_frame
header[0] <= <GND>
header[1] <= <VCC>
header[2] <= <GND>
header[3] <= <GND>
header[4] <= <GND>
header[5] <= <GND>
header[6] <= <GND>
header[7] <= <VCC>
header[8] <= <GND>
header[9] <= <VCC>
header[10] <= <GND>
header[11] <= <GND>
header[12] <= <GND>
header[13] <= <GND>
header[14] <= <GND>
header[15] <= <GND>
header[16] <= <VCC>
header[17] <= <GND>
header[18] <= <VCC>
header[19] <= <VCC>
header[20] <= <GND>
header[21] <= <GND>
header[22] <= <GND>
header[23] <= <GND>
sub[0][0] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][1] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][2] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][3] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][4] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][5] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][6] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][7] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
sub[0][8] <= <GND>
sub[0][9] <= <GND>
sub[0][10] <= <GND>
sub[0][11] <= <GND>
sub[0][12] <= <GND>
sub[0][13] <= <GND>
sub[0][14] <= <GND>
sub[0][15] <= <GND>
sub[0][16] <= <GND>
sub[0][17] <= <GND>
sub[0][18] <= <GND>
sub[0][19] <= <VCC>
sub[0][20] <= <GND>
sub[0][21] <= <GND>
sub[0][22] <= <GND>
sub[0][23] <= <GND>
sub[0][24] <= <GND>
sub[0][25] <= <GND>
sub[0][26] <= <GND>
sub[0][27] <= <GND>
sub[0][28] <= <GND>
sub[0][29] <= <GND>
sub[0][30] <= <GND>
sub[0][31] <= <GND>
sub[0][32] <= <VCC>
sub[0][33] <= <GND>
sub[0][34] <= <GND>
sub[0][35] <= <GND>
sub[0][36] <= <GND>
sub[0][37] <= <GND>
sub[0][38] <= <GND>
sub[0][39] <= <GND>
sub[0][40] <= <GND>
sub[0][41] <= <GND>
sub[0][42] <= <GND>
sub[0][43] <= <GND>
sub[0][44] <= <GND>
sub[0][45] <= <GND>
sub[0][46] <= <GND>
sub[0][47] <= <GND>
sub[0][48] <= <GND>
sub[0][49] <= <GND>
sub[0][50] <= <GND>
sub[0][51] <= <GND>
sub[0][52] <= <GND>
sub[0][53] <= <GND>
sub[0][54] <= <GND>
sub[0][55] <= <GND>
sub[1][0] <= <GND>
sub[1][1] <= <GND>
sub[1][2] <= <GND>
sub[1][3] <= <GND>
sub[1][4] <= <GND>
sub[1][5] <= <GND>
sub[1][6] <= <GND>
sub[1][7] <= <GND>
sub[1][8] <= <GND>
sub[1][9] <= <GND>
sub[1][10] <= <GND>
sub[1][11] <= <GND>
sub[1][12] <= <GND>
sub[1][13] <= <GND>
sub[1][14] <= <GND>
sub[1][15] <= <GND>
sub[1][16] <= <GND>
sub[1][17] <= <GND>
sub[1][18] <= <GND>
sub[1][19] <= <GND>
sub[1][20] <= <GND>
sub[1][21] <= <GND>
sub[1][22] <= <GND>
sub[1][23] <= <GND>
sub[1][24] <= <GND>
sub[1][25] <= <GND>
sub[1][26] <= <GND>
sub[1][27] <= <GND>
sub[1][28] <= <GND>
sub[1][29] <= <GND>
sub[1][30] <= <GND>
sub[1][31] <= <GND>
sub[1][32] <= <GND>
sub[1][33] <= <GND>
sub[1][34] <= <GND>
sub[1][35] <= <GND>
sub[1][36] <= <GND>
sub[1][37] <= <GND>
sub[1][38] <= <GND>
sub[1][39] <= <GND>
sub[1][40] <= <GND>
sub[1][41] <= <GND>
sub[1][42] <= <GND>
sub[1][43] <= <GND>
sub[1][44] <= <GND>
sub[1][45] <= <GND>
sub[1][46] <= <GND>
sub[1][47] <= <GND>
sub[1][48] <= <GND>
sub[1][49] <= <GND>
sub[1][50] <= <GND>
sub[1][51] <= <GND>
sub[1][52] <= <GND>
sub[1][53] <= <GND>
sub[1][54] <= <GND>
sub[1][55] <= <GND>
sub[2][0] <= <GND>
sub[2][1] <= <GND>
sub[2][2] <= <GND>
sub[2][3] <= <GND>
sub[2][4] <= <GND>
sub[2][5] <= <GND>
sub[2][6] <= <GND>
sub[2][7] <= <GND>
sub[2][8] <= <GND>
sub[2][9] <= <GND>
sub[2][10] <= <GND>
sub[2][11] <= <GND>
sub[2][12] <= <GND>
sub[2][13] <= <GND>
sub[2][14] <= <GND>
sub[2][15] <= <GND>
sub[2][16] <= <GND>
sub[2][17] <= <GND>
sub[2][18] <= <GND>
sub[2][19] <= <GND>
sub[2][20] <= <GND>
sub[2][21] <= <GND>
sub[2][22] <= <GND>
sub[2][23] <= <GND>
sub[2][24] <= <GND>
sub[2][25] <= <GND>
sub[2][26] <= <GND>
sub[2][27] <= <GND>
sub[2][28] <= <GND>
sub[2][29] <= <GND>
sub[2][30] <= <GND>
sub[2][31] <= <GND>
sub[2][32] <= <GND>
sub[2][33] <= <GND>
sub[2][34] <= <GND>
sub[2][35] <= <GND>
sub[2][36] <= <GND>
sub[2][37] <= <GND>
sub[2][38] <= <GND>
sub[2][39] <= <GND>
sub[2][40] <= <GND>
sub[2][41] <= <GND>
sub[2][42] <= <GND>
sub[2][43] <= <GND>
sub[2][44] <= <GND>
sub[2][45] <= <GND>
sub[2][46] <= <GND>
sub[2][47] <= <GND>
sub[2][48] <= <GND>
sub[2][49] <= <GND>
sub[2][50] <= <GND>
sub[2][51] <= <GND>
sub[2][52] <= <GND>
sub[2][53] <= <GND>
sub[2][54] <= <GND>
sub[2][55] <= <GND>
sub[3][0] <= <GND>
sub[3][1] <= <GND>
sub[3][2] <= <GND>
sub[3][3] <= <GND>
sub[3][4] <= <GND>
sub[3][5] <= <GND>
sub[3][6] <= <GND>
sub[3][7] <= <GND>
sub[3][8] <= <GND>
sub[3][9] <= <GND>
sub[3][10] <= <GND>
sub[3][11] <= <GND>
sub[3][12] <= <GND>
sub[3][13] <= <GND>
sub[3][14] <= <GND>
sub[3][15] <= <GND>
sub[3][16] <= <GND>
sub[3][17] <= <GND>
sub[3][18] <= <GND>
sub[3][19] <= <GND>
sub[3][20] <= <GND>
sub[3][21] <= <GND>
sub[3][22] <= <GND>
sub[3][23] <= <GND>
sub[3][24] <= <GND>
sub[3][25] <= <GND>
sub[3][26] <= <GND>
sub[3][27] <= <GND>
sub[3][28] <= <GND>
sub[3][29] <= <GND>
sub[3][30] <= <GND>
sub[3][31] <= <GND>
sub[3][32] <= <GND>
sub[3][33] <= <GND>
sub[3][34] <= <GND>
sub[3][35] <= <GND>
sub[3][36] <= <GND>
sub[3][37] <= <GND>
sub[3][38] <= <GND>
sub[3][39] <= <GND>
sub[3][40] <= <GND>
sub[3][41] <= <GND>
sub[3][42] <= <GND>
sub[3][43] <= <GND>
sub[3][44] <= <GND>
sub[3][45] <= <GND>
sub[3][46] <= <GND>
sub[3][47] <= <GND>
sub[3][48] <= <GND>
sub[3][49] <= <GND>
sub[3][50] <= <GND>
sub[3][51] <= <GND>
sub[3][52] <= <GND>
sub[3][53] <= <GND>
sub[3][54] <= <GND>
sub[3][55] <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker|source_product_description_info_frame:source_product_description_info_frame
header[0] <= <VCC>
header[1] <= <VCC>
header[2] <= <GND>
header[3] <= <GND>
header[4] <= <GND>
header[5] <= <GND>
header[6] <= <GND>
header[7] <= <VCC>
header[8] <= <VCC>
header[9] <= <GND>
header[10] <= <GND>
header[11] <= <GND>
header[12] <= <GND>
header[13] <= <GND>
header[14] <= <GND>
header[15] <= <GND>
header[16] <= <VCC>
header[17] <= <GND>
header[18] <= <GND>
header[19] <= <VCC>
header[20] <= <VCC>
header[21] <= <GND>
header[22] <= <GND>
header[23] <= <GND>
sub[0][0] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][1] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][2] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][3] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][4] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][5] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][6] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][7] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
sub[0][8] <= <GND>
sub[0][9] <= <GND>
sub[0][10] <= <GND>
sub[0][11] <= <GND>
sub[0][12] <= <GND>
sub[0][13] <= <GND>
sub[0][14] <= <GND>
sub[0][15] <= <GND>
sub[0][16] <= <VCC>
sub[0][17] <= <GND>
sub[0][18] <= <VCC>
sub[0][19] <= <GND>
sub[0][20] <= <VCC>
sub[0][21] <= <GND>
sub[0][22] <= <VCC>
sub[0][23] <= <GND>
sub[0][24] <= <GND>
sub[0][25] <= <VCC>
sub[0][26] <= <VCC>
sub[0][27] <= <VCC>
sub[0][28] <= <GND>
sub[0][29] <= <VCC>
sub[0][30] <= <VCC>
sub[0][31] <= <GND>
sub[0][32] <= <VCC>
sub[0][33] <= <VCC>
sub[0][34] <= <GND>
sub[0][35] <= <VCC>
sub[0][36] <= <GND>
sub[0][37] <= <VCC>
sub[0][38] <= <VCC>
sub[0][39] <= <GND>
sub[0][40] <= <GND>
sub[0][41] <= <VCC>
sub[0][42] <= <VCC>
sub[0][43] <= <VCC>
sub[0][44] <= <GND>
sub[0][45] <= <VCC>
sub[0][46] <= <VCC>
sub[0][47] <= <GND>
sub[0][48] <= <VCC>
sub[0][49] <= <VCC>
sub[0][50] <= <VCC>
sub[0][51] <= <VCC>
sub[0][52] <= <GND>
sub[0][53] <= <VCC>
sub[0][54] <= <VCC>
sub[0][55] <= <GND>
sub[1][0] <= <VCC>
sub[1][1] <= <VCC>
sub[1][2] <= <VCC>
sub[1][3] <= <GND>
sub[1][4] <= <VCC>
sub[1][5] <= <VCC>
sub[1][6] <= <VCC>
sub[1][7] <= <GND>
sub[1][8] <= <GND>
sub[1][9] <= <VCC>
sub[1][10] <= <VCC>
sub[1][11] <= <VCC>
sub[1][12] <= <GND>
sub[1][13] <= <VCC>
sub[1][14] <= <VCC>
sub[1][15] <= <GND>
sub[1][16] <= <GND>
sub[1][17] <= <GND>
sub[1][18] <= <GND>
sub[1][19] <= <GND>
sub[1][20] <= <GND>
sub[1][21] <= <GND>
sub[1][22] <= <GND>
sub[1][23] <= <GND>
sub[1][24] <= <GND>
sub[1][25] <= <GND>
sub[1][26] <= <GND>
sub[1][27] <= <GND>
sub[1][28] <= <GND>
sub[1][29] <= <GND>
sub[1][30] <= <GND>
sub[1][31] <= <GND>
sub[1][32] <= <GND>
sub[1][33] <= <GND>
sub[1][34] <= <GND>
sub[1][35] <= <GND>
sub[1][36] <= <GND>
sub[1][37] <= <GND>
sub[1][38] <= <GND>
sub[1][39] <= <GND>
sub[1][40] <= <GND>
sub[1][41] <= <GND>
sub[1][42] <= <GND>
sub[1][43] <= <GND>
sub[1][44] <= <GND>
sub[1][45] <= <GND>
sub[1][46] <= <GND>
sub[1][47] <= <GND>
sub[1][48] <= <GND>
sub[1][49] <= <GND>
sub[1][50] <= <GND>
sub[1][51] <= <GND>
sub[1][52] <= <GND>
sub[1][53] <= <GND>
sub[1][54] <= <GND>
sub[1][55] <= <GND>
sub[2][0] <= <GND>
sub[2][1] <= <GND>
sub[2][2] <= <GND>
sub[2][3] <= <GND>
sub[2][4] <= <GND>
sub[2][5] <= <GND>
sub[2][6] <= <GND>
sub[2][7] <= <GND>
sub[2][8] <= <GND>
sub[2][9] <= <GND>
sub[2][10] <= <GND>
sub[2][11] <= <GND>
sub[2][12] <= <GND>
sub[2][13] <= <GND>
sub[2][14] <= <GND>
sub[2][15] <= <GND>
sub[2][16] <= <GND>
sub[2][17] <= <GND>
sub[2][18] <= <GND>
sub[2][19] <= <GND>
sub[2][20] <= <GND>
sub[2][21] <= <GND>
sub[2][22] <= <GND>
sub[2][23] <= <GND>
sub[2][24] <= <GND>
sub[2][25] <= <GND>
sub[2][26] <= <GND>
sub[2][27] <= <GND>
sub[2][28] <= <GND>
sub[2][29] <= <GND>
sub[2][30] <= <GND>
sub[2][31] <= <GND>
sub[2][32] <= <GND>
sub[2][33] <= <GND>
sub[2][34] <= <GND>
sub[2][35] <= <GND>
sub[2][36] <= <GND>
sub[2][37] <= <GND>
sub[2][38] <= <GND>
sub[2][39] <= <GND>
sub[2][40] <= <GND>
sub[2][41] <= <GND>
sub[2][42] <= <GND>
sub[2][43] <= <GND>
sub[2][44] <= <GND>
sub[2][45] <= <GND>
sub[2][46] <= <GND>
sub[2][47] <= <GND>
sub[2][48] <= <GND>
sub[2][49] <= <GND>
sub[2][50] <= <GND>
sub[2][51] <= <GND>
sub[2][52] <= <GND>
sub[2][53] <= <GND>
sub[2][54] <= <GND>
sub[2][55] <= <GND>
sub[3][0] <= <GND>
sub[3][1] <= <VCC>
sub[3][2] <= <VCC>
sub[3][3] <= <GND>
sub[3][4] <= <GND>
sub[3][5] <= <GND>
sub[3][6] <= <VCC>
sub[3][7] <= <GND>
sub[3][8] <= <GND>
sub[3][9] <= <GND>
sub[3][10] <= <GND>
sub[3][11] <= <GND>
sub[3][12] <= <VCC>
sub[3][13] <= <GND>
sub[3][14] <= <VCC>
sub[3][15] <= <GND>
sub[3][16] <= <VCC>
sub[3][17] <= <VCC>
sub[3][18] <= <VCC>
sub[3][19] <= <GND>
sub[3][20] <= <GND>
sub[3][21] <= <GND>
sub[3][22] <= <VCC>
sub[3][23] <= <GND>
sub[3][24] <= <VCC>
sub[3][25] <= <GND>
sub[3][26] <= <GND>
sub[3][27] <= <GND>
sub[3][28] <= <GND>
sub[3][29] <= <GND>
sub[3][30] <= <VCC>
sub[3][31] <= <GND>
sub[3][32] <= <GND>
sub[3][33] <= <GND>
sub[3][34] <= <GND>
sub[3][35] <= <GND>
sub[3][36] <= <GND>
sub[3][37] <= <GND>
sub[3][38] <= <GND>
sub[3][39] <= <GND>
sub[3][40] <= <GND>
sub[3][41] <= <GND>
sub[3][42] <= <GND>
sub[3][43] <= <GND>
sub[3][44] <= <GND>
sub[3][45] <= <GND>
sub[3][46] <= <GND>
sub[3][47] <= <GND>
sub[3][48] <= <GND>
sub[3][49] <= <GND>
sub[3][50] <= <GND>
sub[3][51] <= <GND>
sub[3][52] <= <GND>
sub[3][53] <= <GND>
sub[3][54] <= <GND>
sub[3][55] <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker|audio_info_frame:audio_info_frame
header[0] <= <GND>
header[1] <= <GND>
header[2] <= <VCC>
header[3] <= <GND>
header[4] <= <GND>
header[5] <= <GND>
header[6] <= <GND>
header[7] <= <VCC>
header[8] <= <VCC>
header[9] <= <GND>
header[10] <= <GND>
header[11] <= <GND>
header[12] <= <GND>
header[13] <= <GND>
header[14] <= <GND>
header[15] <= <GND>
header[16] <= <GND>
header[17] <= <VCC>
header[18] <= <GND>
header[19] <= <VCC>
header[20] <= <GND>
header[21] <= <GND>
header[22] <= <GND>
header[23] <= <GND>
sub[0][0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
sub[0][8] <= <VCC>
sub[0][9] <= <GND>
sub[0][10] <= <GND>
sub[0][11] <= <GND>
sub[0][12] <= <GND>
sub[0][13] <= <GND>
sub[0][14] <= <GND>
sub[0][15] <= <GND>
sub[0][16] <= <GND>
sub[0][17] <= <GND>
sub[0][18] <= <GND>
sub[0][19] <= <GND>
sub[0][20] <= <GND>
sub[0][21] <= <GND>
sub[0][22] <= <GND>
sub[0][23] <= <GND>
sub[0][24] <= <GND>
sub[0][25] <= <GND>
sub[0][26] <= <GND>
sub[0][27] <= <GND>
sub[0][28] <= <GND>
sub[0][29] <= <GND>
sub[0][30] <= <GND>
sub[0][31] <= <GND>
sub[0][32] <= <GND>
sub[0][33] <= <GND>
sub[0][34] <= <GND>
sub[0][35] <= <GND>
sub[0][36] <= <GND>
sub[0][37] <= <GND>
sub[0][38] <= <GND>
sub[0][39] <= <GND>
sub[0][40] <= <GND>
sub[0][41] <= <GND>
sub[0][42] <= <GND>
sub[0][43] <= <GND>
sub[0][44] <= <GND>
sub[0][45] <= <GND>
sub[0][46] <= <GND>
sub[0][47] <= <GND>
sub[0][48] <= <GND>
sub[0][49] <= <GND>
sub[0][50] <= <GND>
sub[0][51] <= <GND>
sub[0][52] <= <GND>
sub[0][53] <= <GND>
sub[0][54] <= <GND>
sub[0][55] <= <GND>
sub[1][0] <= <GND>
sub[1][1] <= <GND>
sub[1][2] <= <GND>
sub[1][3] <= <GND>
sub[1][4] <= <GND>
sub[1][5] <= <GND>
sub[1][6] <= <GND>
sub[1][7] <= <GND>
sub[1][8] <= <GND>
sub[1][9] <= <GND>
sub[1][10] <= <GND>
sub[1][11] <= <GND>
sub[1][12] <= <GND>
sub[1][13] <= <GND>
sub[1][14] <= <GND>
sub[1][15] <= <GND>
sub[1][16] <= <GND>
sub[1][17] <= <GND>
sub[1][18] <= <GND>
sub[1][19] <= <GND>
sub[1][20] <= <GND>
sub[1][21] <= <GND>
sub[1][22] <= <GND>
sub[1][23] <= <GND>
sub[1][24] <= <GND>
sub[1][25] <= <GND>
sub[1][26] <= <GND>
sub[1][27] <= <GND>
sub[1][28] <= <GND>
sub[1][29] <= <GND>
sub[1][30] <= <GND>
sub[1][31] <= <GND>
sub[1][32] <= <GND>
sub[1][33] <= <GND>
sub[1][34] <= <GND>
sub[1][35] <= <GND>
sub[1][36] <= <GND>
sub[1][37] <= <GND>
sub[1][38] <= <GND>
sub[1][39] <= <GND>
sub[1][40] <= <GND>
sub[1][41] <= <GND>
sub[1][42] <= <GND>
sub[1][43] <= <GND>
sub[1][44] <= <GND>
sub[1][45] <= <GND>
sub[1][46] <= <GND>
sub[1][47] <= <GND>
sub[1][48] <= <GND>
sub[1][49] <= <GND>
sub[1][50] <= <GND>
sub[1][51] <= <GND>
sub[1][52] <= <GND>
sub[1][53] <= <GND>
sub[1][54] <= <GND>
sub[1][55] <= <GND>
sub[2][0] <= <GND>
sub[2][1] <= <GND>
sub[2][2] <= <GND>
sub[2][3] <= <GND>
sub[2][4] <= <GND>
sub[2][5] <= <GND>
sub[2][6] <= <GND>
sub[2][7] <= <GND>
sub[2][8] <= <GND>
sub[2][9] <= <GND>
sub[2][10] <= <GND>
sub[2][11] <= <GND>
sub[2][12] <= <GND>
sub[2][13] <= <GND>
sub[2][14] <= <GND>
sub[2][15] <= <GND>
sub[2][16] <= <GND>
sub[2][17] <= <GND>
sub[2][18] <= <GND>
sub[2][19] <= <GND>
sub[2][20] <= <GND>
sub[2][21] <= <GND>
sub[2][22] <= <GND>
sub[2][23] <= <GND>
sub[2][24] <= <GND>
sub[2][25] <= <GND>
sub[2][26] <= <GND>
sub[2][27] <= <GND>
sub[2][28] <= <GND>
sub[2][29] <= <GND>
sub[2][30] <= <GND>
sub[2][31] <= <GND>
sub[2][32] <= <GND>
sub[2][33] <= <GND>
sub[2][34] <= <GND>
sub[2][35] <= <GND>
sub[2][36] <= <GND>
sub[2][37] <= <GND>
sub[2][38] <= <GND>
sub[2][39] <= <GND>
sub[2][40] <= <GND>
sub[2][41] <= <GND>
sub[2][42] <= <GND>
sub[2][43] <= <GND>
sub[2][44] <= <GND>
sub[2][45] <= <GND>
sub[2][46] <= <GND>
sub[2][47] <= <GND>
sub[2][48] <= <GND>
sub[2][49] <= <GND>
sub[2][50] <= <GND>
sub[2][51] <= <GND>
sub[2][52] <= <GND>
sub[2][53] <= <GND>
sub[2][54] <= <GND>
sub[2][55] <= <GND>
sub[3][0] <= <GND>
sub[3][1] <= <GND>
sub[3][2] <= <GND>
sub[3][3] <= <GND>
sub[3][4] <= <GND>
sub[3][5] <= <GND>
sub[3][6] <= <GND>
sub[3][7] <= <GND>
sub[3][8] <= <GND>
sub[3][9] <= <GND>
sub[3][10] <= <GND>
sub[3][11] <= <GND>
sub[3][12] <= <GND>
sub[3][13] <= <GND>
sub[3][14] <= <GND>
sub[3][15] <= <GND>
sub[3][16] <= <GND>
sub[3][17] <= <GND>
sub[3][18] <= <GND>
sub[3][19] <= <GND>
sub[3][20] <= <GND>
sub[3][21] <= <GND>
sub[3][22] <= <GND>
sub[3][23] <= <GND>
sub[3][24] <= <GND>
sub[3][25] <= <GND>
sub[3][26] <= <GND>
sub[3][27] <= <GND>
sub[3][28] <= <GND>
sub[3][29] <= <GND>
sub[3][30] <= <GND>
sub[3][31] <= <GND>
sub[3][32] <= <GND>
sub[3][33] <= <GND>
sub[3][34] <= <GND>
sub[3][35] <= <GND>
sub[3][36] <= <GND>
sub[3][37] <= <GND>
sub[3][38] <= <GND>
sub[3][39] <= <GND>
sub[3][40] <= <GND>
sub[3][41] <= <GND>
sub[3][42] <= <GND>
sub[3][43] <= <GND>
sub[3][44] <= <GND>
sub[3][45] <= <GND>
sub[3][46] <= <GND>
sub[3][47] <= <GND>
sub[3][48] <= <GND>
sub[3][49] <= <GND>
sub[3][50] <= <GND>
sub[3][51] <= <GND>
sub[3][52] <= <GND>
sub[3][53] <= <GND>
sub[3][54] <= <GND>
sub[3][55] <= <GND>


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_assembler:true_hdmi_output.packet_assembler
clk_pixel => parity[0][0].CLK
clk_pixel => parity[0][1].CLK
clk_pixel => parity[0][2].CLK
clk_pixel => parity[0][3].CLK
clk_pixel => parity[0][4].CLK
clk_pixel => parity[0][5].CLK
clk_pixel => parity[0][6].CLK
clk_pixel => parity[0][7].CLK
clk_pixel => parity[1][0].CLK
clk_pixel => parity[1][1].CLK
clk_pixel => parity[1][2].CLK
clk_pixel => parity[1][3].CLK
clk_pixel => parity[1][4].CLK
clk_pixel => parity[1][5].CLK
clk_pixel => parity[1][6].CLK
clk_pixel => parity[1][7].CLK
clk_pixel => parity[2][0].CLK
clk_pixel => parity[2][1].CLK
clk_pixel => parity[2][2].CLK
clk_pixel => parity[2][3].CLK
clk_pixel => parity[2][4].CLK
clk_pixel => parity[2][5].CLK
clk_pixel => parity[2][6].CLK
clk_pixel => parity[2][7].CLK
clk_pixel => parity[3][0].CLK
clk_pixel => parity[3][1].CLK
clk_pixel => parity[3][2].CLK
clk_pixel => parity[3][3].CLK
clk_pixel => parity[3][4].CLK
clk_pixel => parity[3][5].CLK
clk_pixel => parity[3][6].CLK
clk_pixel => parity[3][7].CLK
clk_pixel => parity[4][0].CLK
clk_pixel => parity[4][1].CLK
clk_pixel => parity[4][2].CLK
clk_pixel => parity[4][3].CLK
clk_pixel => parity[4][4].CLK
clk_pixel => parity[4][5].CLK
clk_pixel => parity[4][6].CLK
clk_pixel => parity[4][7].CLK
clk_pixel => counter[0]~reg0.CLK
clk_pixel => counter[1]~reg0.CLK
clk_pixel => counter[2]~reg0.CLK
clk_pixel => counter[3]~reg0.CLK
clk_pixel => counter[4]~reg0.CLK
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => parity.OUTPUTSELECT
data_island_period => counter[0]~reg0.ENA
data_island_period => counter[1]~reg0.ENA
data_island_period => counter[2]~reg0.ENA
data_island_period => counter[3]~reg0.ENA
data_island_period => counter[4]~reg0.ENA
header[0] => Mux8.IN36
header[0] => Mux17.IN36
header[1] => Mux8.IN35
header[1] => Mux17.IN35
header[2] => Mux8.IN34
header[2] => Mux17.IN34
header[3] => Mux8.IN33
header[3] => Mux17.IN33
header[4] => Mux8.IN32
header[4] => Mux17.IN32
header[5] => Mux8.IN31
header[5] => Mux17.IN31
header[6] => Mux8.IN30
header[6] => Mux17.IN30
header[7] => Mux8.IN29
header[7] => Mux17.IN29
header[8] => Mux8.IN28
header[8] => Mux17.IN28
header[9] => Mux8.IN27
header[9] => Mux17.IN27
header[10] => Mux8.IN26
header[10] => Mux17.IN26
header[11] => Mux8.IN25
header[11] => Mux17.IN25
header[12] => Mux8.IN24
header[12] => Mux17.IN24
header[13] => Mux8.IN23
header[13] => Mux17.IN23
header[14] => Mux8.IN22
header[14] => Mux17.IN22
header[15] => Mux8.IN21
header[15] => Mux17.IN21
header[16] => Mux8.IN20
header[16] => Mux17.IN20
header[17] => Mux8.IN19
header[17] => Mux17.IN19
header[18] => Mux8.IN18
header[18] => Mux17.IN18
header[19] => Mux8.IN17
header[19] => Mux17.IN17
header[20] => Mux8.IN16
header[20] => Mux17.IN16
header[21] => Mux8.IN15
header[21] => Mux17.IN15
header[22] => Mux8.IN14
header[22] => Mux17.IN14
header[23] => Mux8.IN13
header[23] => Mux17.IN13
sub[0][0] => Mux7.IN68
sub[0][0] => Mux9.IN68
sub[0][1] => Mux3.IN68
sub[0][1] => Mux10.IN68
sub[0][2] => Mux7.IN66
sub[0][2] => Mux9.IN66
sub[0][3] => Mux3.IN66
sub[0][3] => Mux10.IN66
sub[0][4] => Mux7.IN64
sub[0][4] => Mux9.IN64
sub[0][5] => Mux3.IN64
sub[0][5] => Mux10.IN64
sub[0][6] => Mux7.IN62
sub[0][6] => Mux9.IN62
sub[0][7] => Mux3.IN62
sub[0][7] => Mux10.IN62
sub[0][8] => Mux7.IN60
sub[0][8] => Mux9.IN60
sub[0][9] => Mux3.IN60
sub[0][9] => Mux10.IN60
sub[0][10] => Mux7.IN58
sub[0][10] => Mux9.IN58
sub[0][11] => Mux3.IN58
sub[0][11] => Mux10.IN58
sub[0][12] => Mux7.IN56
sub[0][12] => Mux9.IN56
sub[0][13] => Mux3.IN56
sub[0][13] => Mux10.IN56
sub[0][14] => Mux7.IN54
sub[0][14] => Mux9.IN54
sub[0][15] => Mux3.IN54
sub[0][15] => Mux10.IN54
sub[0][16] => Mux7.IN52
sub[0][16] => Mux9.IN52
sub[0][17] => Mux3.IN52
sub[0][17] => Mux10.IN52
sub[0][18] => Mux7.IN50
sub[0][18] => Mux9.IN50
sub[0][19] => Mux3.IN50
sub[0][19] => Mux10.IN50
sub[0][20] => Mux7.IN48
sub[0][20] => Mux9.IN48
sub[0][21] => Mux3.IN48
sub[0][21] => Mux10.IN48
sub[0][22] => Mux7.IN46
sub[0][22] => Mux9.IN46
sub[0][23] => Mux3.IN46
sub[0][23] => Mux10.IN46
sub[0][24] => Mux7.IN44
sub[0][24] => Mux9.IN44
sub[0][25] => Mux3.IN44
sub[0][25] => Mux10.IN44
sub[0][26] => Mux7.IN42
sub[0][26] => Mux9.IN42
sub[0][27] => Mux3.IN42
sub[0][27] => Mux10.IN42
sub[0][28] => Mux7.IN40
sub[0][28] => Mux9.IN40
sub[0][29] => Mux3.IN40
sub[0][29] => Mux10.IN40
sub[0][30] => Mux7.IN38
sub[0][30] => Mux9.IN38
sub[0][31] => Mux3.IN38
sub[0][31] => Mux10.IN38
sub[0][32] => Mux7.IN36
sub[0][32] => Mux9.IN36
sub[0][33] => Mux3.IN36
sub[0][33] => Mux10.IN36
sub[0][34] => Mux7.IN34
sub[0][34] => Mux9.IN34
sub[0][35] => Mux3.IN34
sub[0][35] => Mux10.IN34
sub[0][36] => Mux7.IN32
sub[0][36] => Mux9.IN32
sub[0][37] => Mux3.IN32
sub[0][37] => Mux10.IN32
sub[0][38] => Mux7.IN30
sub[0][38] => Mux9.IN30
sub[0][39] => Mux3.IN30
sub[0][39] => Mux10.IN30
sub[0][40] => Mux7.IN28
sub[0][40] => Mux9.IN28
sub[0][41] => Mux3.IN28
sub[0][41] => Mux10.IN28
sub[0][42] => Mux7.IN26
sub[0][42] => Mux9.IN26
sub[0][43] => Mux3.IN26
sub[0][43] => Mux10.IN26
sub[0][44] => Mux7.IN24
sub[0][44] => Mux9.IN24
sub[0][45] => Mux3.IN24
sub[0][45] => Mux10.IN24
sub[0][46] => Mux7.IN22
sub[0][46] => Mux9.IN22
sub[0][47] => Mux3.IN22
sub[0][47] => Mux10.IN22
sub[0][48] => Mux7.IN20
sub[0][48] => Mux9.IN20
sub[0][49] => Mux3.IN20
sub[0][49] => Mux10.IN20
sub[0][50] => Mux7.IN18
sub[0][50] => Mux9.IN18
sub[0][51] => Mux3.IN18
sub[0][51] => Mux10.IN18
sub[0][52] => Mux7.IN16
sub[0][52] => Mux9.IN16
sub[0][53] => Mux3.IN16
sub[0][53] => Mux10.IN16
sub[0][54] => Mux7.IN14
sub[0][54] => Mux9.IN14
sub[0][55] => Mux3.IN14
sub[0][55] => Mux10.IN14
sub[1][0] => Mux6.IN68
sub[1][0] => Mux11.IN68
sub[1][1] => Mux2.IN68
sub[1][1] => Mux12.IN68
sub[1][2] => Mux6.IN66
sub[1][2] => Mux11.IN66
sub[1][3] => Mux2.IN66
sub[1][3] => Mux12.IN66
sub[1][4] => Mux6.IN64
sub[1][4] => Mux11.IN64
sub[1][5] => Mux2.IN64
sub[1][5] => Mux12.IN64
sub[1][6] => Mux6.IN62
sub[1][6] => Mux11.IN62
sub[1][7] => Mux2.IN62
sub[1][7] => Mux12.IN62
sub[1][8] => Mux6.IN60
sub[1][8] => Mux11.IN60
sub[1][9] => Mux2.IN60
sub[1][9] => Mux12.IN60
sub[1][10] => Mux6.IN58
sub[1][10] => Mux11.IN58
sub[1][11] => Mux2.IN58
sub[1][11] => Mux12.IN58
sub[1][12] => Mux6.IN56
sub[1][12] => Mux11.IN56
sub[1][13] => Mux2.IN56
sub[1][13] => Mux12.IN56
sub[1][14] => Mux6.IN54
sub[1][14] => Mux11.IN54
sub[1][15] => Mux2.IN54
sub[1][15] => Mux12.IN54
sub[1][16] => Mux6.IN52
sub[1][16] => Mux11.IN52
sub[1][17] => Mux2.IN52
sub[1][17] => Mux12.IN52
sub[1][18] => Mux6.IN50
sub[1][18] => Mux11.IN50
sub[1][19] => Mux2.IN50
sub[1][19] => Mux12.IN50
sub[1][20] => Mux6.IN48
sub[1][20] => Mux11.IN48
sub[1][21] => Mux2.IN48
sub[1][21] => Mux12.IN48
sub[1][22] => Mux6.IN46
sub[1][22] => Mux11.IN46
sub[1][23] => Mux2.IN46
sub[1][23] => Mux12.IN46
sub[1][24] => Mux6.IN44
sub[1][24] => Mux11.IN44
sub[1][25] => Mux2.IN44
sub[1][25] => Mux12.IN44
sub[1][26] => Mux6.IN42
sub[1][26] => Mux11.IN42
sub[1][27] => Mux2.IN42
sub[1][27] => Mux12.IN42
sub[1][28] => Mux6.IN40
sub[1][28] => Mux11.IN40
sub[1][29] => Mux2.IN40
sub[1][29] => Mux12.IN40
sub[1][30] => Mux6.IN38
sub[1][30] => Mux11.IN38
sub[1][31] => Mux2.IN38
sub[1][31] => Mux12.IN38
sub[1][32] => Mux6.IN36
sub[1][32] => Mux11.IN36
sub[1][33] => Mux2.IN36
sub[1][33] => Mux12.IN36
sub[1][34] => Mux6.IN34
sub[1][34] => Mux11.IN34
sub[1][35] => Mux2.IN34
sub[1][35] => Mux12.IN34
sub[1][36] => Mux6.IN32
sub[1][36] => Mux11.IN32
sub[1][37] => Mux2.IN32
sub[1][37] => Mux12.IN32
sub[1][38] => Mux6.IN30
sub[1][38] => Mux11.IN30
sub[1][39] => Mux2.IN30
sub[1][39] => Mux12.IN30
sub[1][40] => Mux6.IN28
sub[1][40] => Mux11.IN28
sub[1][41] => Mux2.IN28
sub[1][41] => Mux12.IN28
sub[1][42] => Mux6.IN26
sub[1][42] => Mux11.IN26
sub[1][43] => Mux2.IN26
sub[1][43] => Mux12.IN26
sub[1][44] => Mux6.IN24
sub[1][44] => Mux11.IN24
sub[1][45] => Mux2.IN24
sub[1][45] => Mux12.IN24
sub[1][46] => Mux6.IN22
sub[1][46] => Mux11.IN22
sub[1][47] => Mux2.IN22
sub[1][47] => Mux12.IN22
sub[1][48] => Mux6.IN20
sub[1][48] => Mux11.IN20
sub[1][49] => Mux2.IN20
sub[1][49] => Mux12.IN20
sub[1][50] => Mux6.IN18
sub[1][50] => Mux11.IN18
sub[1][51] => Mux2.IN18
sub[1][51] => Mux12.IN18
sub[1][52] => Mux6.IN16
sub[1][52] => Mux11.IN16
sub[1][53] => Mux2.IN16
sub[1][53] => Mux12.IN16
sub[1][54] => Mux6.IN14
sub[1][54] => Mux11.IN14
sub[1][55] => Mux2.IN14
sub[1][55] => Mux12.IN14
sub[2][0] => Mux5.IN68
sub[2][0] => Mux13.IN68
sub[2][1] => Mux1.IN68
sub[2][1] => Mux14.IN68
sub[2][2] => Mux5.IN66
sub[2][2] => Mux13.IN66
sub[2][3] => Mux1.IN66
sub[2][3] => Mux14.IN66
sub[2][4] => Mux5.IN64
sub[2][4] => Mux13.IN64
sub[2][5] => Mux1.IN64
sub[2][5] => Mux14.IN64
sub[2][6] => Mux5.IN62
sub[2][6] => Mux13.IN62
sub[2][7] => Mux1.IN62
sub[2][7] => Mux14.IN62
sub[2][8] => Mux5.IN60
sub[2][8] => Mux13.IN60
sub[2][9] => Mux1.IN60
sub[2][9] => Mux14.IN60
sub[2][10] => Mux5.IN58
sub[2][10] => Mux13.IN58
sub[2][11] => Mux1.IN58
sub[2][11] => Mux14.IN58
sub[2][12] => Mux5.IN56
sub[2][12] => Mux13.IN56
sub[2][13] => Mux1.IN56
sub[2][13] => Mux14.IN56
sub[2][14] => Mux5.IN54
sub[2][14] => Mux13.IN54
sub[2][15] => Mux1.IN54
sub[2][15] => Mux14.IN54
sub[2][16] => Mux5.IN52
sub[2][16] => Mux13.IN52
sub[2][17] => Mux1.IN52
sub[2][17] => Mux14.IN52
sub[2][18] => Mux5.IN50
sub[2][18] => Mux13.IN50
sub[2][19] => Mux1.IN50
sub[2][19] => Mux14.IN50
sub[2][20] => Mux5.IN48
sub[2][20] => Mux13.IN48
sub[2][21] => Mux1.IN48
sub[2][21] => Mux14.IN48
sub[2][22] => Mux5.IN46
sub[2][22] => Mux13.IN46
sub[2][23] => Mux1.IN46
sub[2][23] => Mux14.IN46
sub[2][24] => Mux5.IN44
sub[2][24] => Mux13.IN44
sub[2][25] => Mux1.IN44
sub[2][25] => Mux14.IN44
sub[2][26] => Mux5.IN42
sub[2][26] => Mux13.IN42
sub[2][27] => Mux1.IN42
sub[2][27] => Mux14.IN42
sub[2][28] => Mux5.IN40
sub[2][28] => Mux13.IN40
sub[2][29] => Mux1.IN40
sub[2][29] => Mux14.IN40
sub[2][30] => Mux5.IN38
sub[2][30] => Mux13.IN38
sub[2][31] => Mux1.IN38
sub[2][31] => Mux14.IN38
sub[2][32] => Mux5.IN36
sub[2][32] => Mux13.IN36
sub[2][33] => Mux1.IN36
sub[2][33] => Mux14.IN36
sub[2][34] => Mux5.IN34
sub[2][34] => Mux13.IN34
sub[2][35] => Mux1.IN34
sub[2][35] => Mux14.IN34
sub[2][36] => Mux5.IN32
sub[2][36] => Mux13.IN32
sub[2][37] => Mux1.IN32
sub[2][37] => Mux14.IN32
sub[2][38] => Mux5.IN30
sub[2][38] => Mux13.IN30
sub[2][39] => Mux1.IN30
sub[2][39] => Mux14.IN30
sub[2][40] => Mux5.IN28
sub[2][40] => Mux13.IN28
sub[2][41] => Mux1.IN28
sub[2][41] => Mux14.IN28
sub[2][42] => Mux5.IN26
sub[2][42] => Mux13.IN26
sub[2][43] => Mux1.IN26
sub[2][43] => Mux14.IN26
sub[2][44] => Mux5.IN24
sub[2][44] => Mux13.IN24
sub[2][45] => Mux1.IN24
sub[2][45] => Mux14.IN24
sub[2][46] => Mux5.IN22
sub[2][46] => Mux13.IN22
sub[2][47] => Mux1.IN22
sub[2][47] => Mux14.IN22
sub[2][48] => Mux5.IN20
sub[2][48] => Mux13.IN20
sub[2][49] => Mux1.IN20
sub[2][49] => Mux14.IN20
sub[2][50] => Mux5.IN18
sub[2][50] => Mux13.IN18
sub[2][51] => Mux1.IN18
sub[2][51] => Mux14.IN18
sub[2][52] => Mux5.IN16
sub[2][52] => Mux13.IN16
sub[2][53] => Mux1.IN16
sub[2][53] => Mux14.IN16
sub[2][54] => Mux5.IN14
sub[2][54] => Mux13.IN14
sub[2][55] => Mux1.IN14
sub[2][55] => Mux14.IN14
sub[3][0] => Mux4.IN68
sub[3][0] => Mux15.IN68
sub[3][1] => Mux0.IN68
sub[3][1] => Mux16.IN68
sub[3][2] => Mux4.IN66
sub[3][2] => Mux15.IN66
sub[3][3] => Mux0.IN66
sub[3][3] => Mux16.IN66
sub[3][4] => Mux4.IN64
sub[3][4] => Mux15.IN64
sub[3][5] => Mux0.IN64
sub[3][5] => Mux16.IN64
sub[3][6] => Mux4.IN62
sub[3][6] => Mux15.IN62
sub[3][7] => Mux0.IN62
sub[3][7] => Mux16.IN62
sub[3][8] => Mux4.IN60
sub[3][8] => Mux15.IN60
sub[3][9] => Mux0.IN60
sub[3][9] => Mux16.IN60
sub[3][10] => Mux4.IN58
sub[3][10] => Mux15.IN58
sub[3][11] => Mux0.IN58
sub[3][11] => Mux16.IN58
sub[3][12] => Mux4.IN56
sub[3][12] => Mux15.IN56
sub[3][13] => Mux0.IN56
sub[3][13] => Mux16.IN56
sub[3][14] => Mux4.IN54
sub[3][14] => Mux15.IN54
sub[3][15] => Mux0.IN54
sub[3][15] => Mux16.IN54
sub[3][16] => Mux4.IN52
sub[3][16] => Mux15.IN52
sub[3][17] => Mux0.IN52
sub[3][17] => Mux16.IN52
sub[3][18] => Mux4.IN50
sub[3][18] => Mux15.IN50
sub[3][19] => Mux0.IN50
sub[3][19] => Mux16.IN50
sub[3][20] => Mux4.IN48
sub[3][20] => Mux15.IN48
sub[3][21] => Mux0.IN48
sub[3][21] => Mux16.IN48
sub[3][22] => Mux4.IN46
sub[3][22] => Mux15.IN46
sub[3][23] => Mux0.IN46
sub[3][23] => Mux16.IN46
sub[3][24] => Mux4.IN44
sub[3][24] => Mux15.IN44
sub[3][25] => Mux0.IN44
sub[3][25] => Mux16.IN44
sub[3][26] => Mux4.IN42
sub[3][26] => Mux15.IN42
sub[3][27] => Mux0.IN42
sub[3][27] => Mux16.IN42
sub[3][28] => Mux4.IN40
sub[3][28] => Mux15.IN40
sub[3][29] => Mux0.IN40
sub[3][29] => Mux16.IN40
sub[3][30] => Mux4.IN38
sub[3][30] => Mux15.IN38
sub[3][31] => Mux0.IN38
sub[3][31] => Mux16.IN38
sub[3][32] => Mux4.IN36
sub[3][32] => Mux15.IN36
sub[3][33] => Mux0.IN36
sub[3][33] => Mux16.IN36
sub[3][34] => Mux4.IN34
sub[3][34] => Mux15.IN34
sub[3][35] => Mux0.IN34
sub[3][35] => Mux16.IN34
sub[3][36] => Mux4.IN32
sub[3][36] => Mux15.IN32
sub[3][37] => Mux0.IN32
sub[3][37] => Mux16.IN32
sub[3][38] => Mux4.IN30
sub[3][38] => Mux15.IN30
sub[3][39] => Mux0.IN30
sub[3][39] => Mux16.IN30
sub[3][40] => Mux4.IN28
sub[3][40] => Mux15.IN28
sub[3][41] => Mux0.IN28
sub[3][41] => Mux16.IN28
sub[3][42] => Mux4.IN26
sub[3][42] => Mux15.IN26
sub[3][43] => Mux0.IN26
sub[3][43] => Mux16.IN26
sub[3][44] => Mux4.IN24
sub[3][44] => Mux15.IN24
sub[3][45] => Mux0.IN24
sub[3][45] => Mux16.IN24
sub[3][46] => Mux4.IN22
sub[3][46] => Mux15.IN22
sub[3][47] => Mux0.IN22
sub[3][47] => Mux16.IN22
sub[3][48] => Mux4.IN20
sub[3][48] => Mux15.IN20
sub[3][49] => Mux0.IN20
sub[3][49] => Mux16.IN20
sub[3][50] => Mux4.IN18
sub[3][50] => Mux15.IN18
sub[3][51] => Mux0.IN18
sub[3][51] => Mux16.IN18
sub[3][52] => Mux4.IN16
sub[3][52] => Mux15.IN16
sub[3][53] => Mux0.IN16
sub[3][53] => Mux16.IN16
sub[3][54] => Mux4.IN14
sub[3][54] => Mux15.IN14
sub[3][55] => Mux0.IN14
sub[3][55] => Mux16.IN14
packet_data[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
packet_data[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
packet_data[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
packet_data[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
packet_data[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
packet_data[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
packet_data[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
packet_data[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
packet_data[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|tmds_channel:tmds_gen[0].tmds_channel
clk_pixel => tmds[0]~reg0.CLK
clk_pixel => tmds[1]~reg0.CLK
clk_pixel => tmds[2]~reg0.CLK
clk_pixel => tmds[3]~reg0.CLK
clk_pixel => tmds[4]~reg0.CLK
clk_pixel => tmds[5]~reg0.CLK
clk_pixel => tmds[6]~reg0.CLK
clk_pixel => tmds[7]~reg0.CLK
clk_pixel => tmds[8]~reg0.CLK
clk_pixel => tmds[9]~reg0.CLK
clk_pixel => acc[0].CLK
clk_pixel => acc[1].CLK
clk_pixel => acc[2].CLK
clk_pixel => acc[3].CLK
clk_pixel => acc[4].CLK
video_data[0] => Add0.IN2
video_data[0] => q_m.IN0
video_data[0] => q_m.IN0
video_data[0] => q_out.DATAB
video_data[0] => q_out.DATAA
video_data[0] => Add7.IN1
video_data[0] => always1.IN1
video_data[0] => q_out.DATAB
video_data[0] => q_out.DATAA
video_data[1] => Add0.IN1
video_data[1] => q_m.IN1
video_data[1] => q_m.IN1
video_data[2] => Add1.IN4
video_data[2] => q_m.IN1
video_data[2] => q_m.IN1
video_data[3] => Add2.IN6
video_data[3] => q_m.IN1
video_data[3] => q_m.IN1
video_data[4] => Add3.IN8
video_data[4] => q_m.IN1
video_data[4] => q_m.IN1
video_data[5] => Add4.IN8
video_data[5] => q_m.IN1
video_data[5] => q_m.IN1
video_data[6] => Add5.IN8
video_data[6] => q_m.IN1
video_data[6] => q_m.IN1
video_data[7] => Add6.IN8
video_data[7] => q_m.IN1
video_data[7] => q_m.IN1
data_island_data[0] => Decoder5.IN3
data_island_data[1] => Decoder5.IN2
data_island_data[2] => Decoder5.IN1
data_island_data[3] => Decoder5.IN0
control_data[0] => Decoder4.IN1
control_data[0] => Mux1.IN8
control_data[0] => Mux2.IN8
control_data[0] => Mux3.IN8
control_data[0] => Mux4.IN8
control_data[0] => Mux5.IN8
control_data[0] => Mux6.IN8
control_data[0] => Mux7.IN8
control_data[0] => Mux8.IN8
control_data[0] => Mux9.IN8
control_data[0] => Equal4.IN1
control_data[0] => Equal5.IN1
control_data[0] => Equal6.IN0
control_data[1] => Decoder4.IN0
control_data[1] => Equal4.IN0
control_data[1] => Equal5.IN0
control_data[1] => Equal6.IN1
mode[0] => Mux0.IN3
mode[0] => Mux1.IN3
mode[0] => Mux2.IN3
mode[0] => Mux3.IN3
mode[0] => Mux4.IN3
mode[0] => Mux5.IN3
mode[0] => Mux6.IN3
mode[0] => Mux7.IN3
mode[0] => Mux8.IN3
mode[0] => Mux9.IN3
mode[0] => Equal3.IN2
mode[1] => Mux0.IN2
mode[1] => Mux1.IN2
mode[1] => Mux2.IN2
mode[1] => Mux3.IN2
mode[1] => Mux4.IN2
mode[1] => Mux5.IN2
mode[1] => Mux6.IN2
mode[1] => Mux7.IN2
mode[1] => Mux8.IN2
mode[1] => Mux9.IN2
mode[1] => Equal3.IN1
mode[2] => Mux0.IN1
mode[2] => Mux1.IN1
mode[2] => Mux2.IN1
mode[2] => Mux3.IN1
mode[2] => Mux4.IN1
mode[2] => Mux5.IN1
mode[2] => Mux6.IN1
mode[2] => Mux7.IN1
mode[2] => Mux8.IN1
mode[2] => Mux9.IN1
mode[2] => Equal3.IN0
tmds[0] <= tmds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[1] <= tmds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[2] <= tmds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[3] <= tmds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[4] <= tmds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[5] <= tmds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[6] <= tmds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[7] <= tmds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[8] <= tmds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[9] <= tmds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|tmds_channel:tmds_gen[1].tmds_channel
clk_pixel => tmds[0]~reg0.CLK
clk_pixel => tmds[1]~reg0.CLK
clk_pixel => tmds[2]~reg0.CLK
clk_pixel => tmds[3]~reg0.CLK
clk_pixel => tmds[4]~reg0.CLK
clk_pixel => tmds[5]~reg0.CLK
clk_pixel => tmds[6]~reg0.CLK
clk_pixel => tmds[7]~reg0.CLK
clk_pixel => tmds[8]~reg0.CLK
clk_pixel => tmds[9]~reg0.CLK
clk_pixel => acc[0].CLK
clk_pixel => acc[1].CLK
clk_pixel => acc[2].CLK
clk_pixel => acc[3].CLK
clk_pixel => acc[4].CLK
video_data[0] => Add0.IN2
video_data[0] => q_m.IN0
video_data[0] => q_m.IN0
video_data[0] => q_out.DATAB
video_data[0] => q_out.DATAA
video_data[0] => Add7.IN1
video_data[0] => always1.IN1
video_data[0] => q_out.DATAB
video_data[0] => q_out.DATAA
video_data[1] => Add0.IN1
video_data[1] => q_m.IN1
video_data[1] => q_m.IN1
video_data[2] => Add1.IN4
video_data[2] => q_m.IN1
video_data[2] => q_m.IN1
video_data[3] => Add2.IN6
video_data[3] => q_m.IN1
video_data[3] => q_m.IN1
video_data[4] => Add3.IN8
video_data[4] => q_m.IN1
video_data[4] => q_m.IN1
video_data[5] => Add4.IN8
video_data[5] => q_m.IN1
video_data[5] => q_m.IN1
video_data[6] => Add5.IN8
video_data[6] => q_m.IN1
video_data[6] => q_m.IN1
video_data[7] => Add6.IN8
video_data[7] => q_m.IN1
video_data[7] => q_m.IN1
data_island_data[0] => Decoder5.IN3
data_island_data[1] => Decoder5.IN2
data_island_data[2] => Decoder5.IN1
data_island_data[3] => Decoder5.IN0
control_data[0] => Decoder4.IN1
control_data[0] => Mux1.IN9
control_data[0] => Mux2.IN9
control_data[0] => Mux3.IN9
control_data[0] => Mux4.IN9
control_data[0] => Mux5.IN9
control_data[0] => Mux6.IN9
control_data[0] => Mux7.IN9
control_data[0] => Mux8.IN9
control_data[0] => Mux9.IN9
control_data[1] => Decoder4.IN0
mode[0] => Mux0.IN4
mode[0] => Mux1.IN4
mode[0] => Mux2.IN4
mode[0] => Mux3.IN4
mode[0] => Mux4.IN4
mode[0] => Mux5.IN4
mode[0] => Mux6.IN4
mode[0] => Mux7.IN4
mode[0] => Mux8.IN4
mode[0] => Mux9.IN4
mode[0] => Equal3.IN2
mode[1] => Mux0.IN3
mode[1] => Mux1.IN3
mode[1] => Mux2.IN3
mode[1] => Mux3.IN3
mode[1] => Mux4.IN3
mode[1] => Mux5.IN3
mode[1] => Mux6.IN3
mode[1] => Mux7.IN3
mode[1] => Mux8.IN3
mode[1] => Mux9.IN3
mode[1] => Equal3.IN1
mode[2] => Mux0.IN2
mode[2] => Mux1.IN2
mode[2] => Mux2.IN2
mode[2] => Mux3.IN2
mode[2] => Mux4.IN2
mode[2] => Mux5.IN2
mode[2] => Mux6.IN2
mode[2] => Mux7.IN2
mode[2] => Mux8.IN2
mode[2] => Mux9.IN2
mode[2] => Equal3.IN0
tmds[0] <= tmds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[1] <= tmds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[2] <= tmds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[3] <= tmds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[4] <= tmds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[5] <= tmds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[6] <= tmds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[7] <= tmds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[8] <= tmds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[9] <= tmds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|tmds_channel:tmds_gen[2].tmds_channel
clk_pixel => tmds[0]~reg0.CLK
clk_pixel => tmds[1]~reg0.CLK
clk_pixel => tmds[2]~reg0.CLK
clk_pixel => tmds[3]~reg0.CLK
clk_pixel => tmds[4]~reg0.CLK
clk_pixel => tmds[5]~reg0.CLK
clk_pixel => tmds[6]~reg0.CLK
clk_pixel => tmds[7]~reg0.CLK
clk_pixel => tmds[8]~reg0.CLK
clk_pixel => tmds[9]~reg0.CLK
clk_pixel => acc[0].CLK
clk_pixel => acc[1].CLK
clk_pixel => acc[2].CLK
clk_pixel => acc[3].CLK
clk_pixel => acc[4].CLK
video_data[0] => Add0.IN2
video_data[0] => q_m.IN0
video_data[0] => q_m.IN0
video_data[0] => q_out.DATAB
video_data[0] => q_out.DATAA
video_data[0] => Add7.IN1
video_data[0] => always1.IN1
video_data[0] => q_out.DATAB
video_data[0] => q_out.DATAA
video_data[1] => Add0.IN1
video_data[1] => q_m.IN1
video_data[1] => q_m.IN1
video_data[2] => Add1.IN4
video_data[2] => q_m.IN1
video_data[2] => q_m.IN1
video_data[3] => Add2.IN6
video_data[3] => q_m.IN1
video_data[3] => q_m.IN1
video_data[4] => Add3.IN8
video_data[4] => q_m.IN1
video_data[4] => q_m.IN1
video_data[5] => Add4.IN8
video_data[5] => q_m.IN1
video_data[5] => q_m.IN1
video_data[6] => Add5.IN8
video_data[6] => q_m.IN1
video_data[6] => q_m.IN1
video_data[7] => Add6.IN8
video_data[7] => q_m.IN1
video_data[7] => q_m.IN1
data_island_data[0] => Decoder5.IN3
data_island_data[1] => Decoder5.IN2
data_island_data[2] => Decoder5.IN1
data_island_data[3] => Decoder5.IN0
control_data[0] => Decoder4.IN1
control_data[0] => Mux1.IN9
control_data[0] => Mux2.IN9
control_data[0] => Mux3.IN9
control_data[0] => Mux4.IN9
control_data[0] => Mux5.IN9
control_data[0] => Mux6.IN9
control_data[0] => Mux7.IN9
control_data[0] => Mux8.IN9
control_data[0] => Mux9.IN9
control_data[1] => Decoder4.IN0
mode[0] => Mux0.IN4
mode[0] => Mux1.IN4
mode[0] => Mux2.IN4
mode[0] => Mux3.IN4
mode[0] => Mux4.IN4
mode[0] => Mux5.IN4
mode[0] => Mux6.IN4
mode[0] => Mux7.IN4
mode[0] => Mux8.IN4
mode[0] => Mux9.IN4
mode[0] => Equal3.IN2
mode[1] => Mux0.IN3
mode[1] => Mux1.IN3
mode[1] => Mux2.IN3
mode[1] => Mux3.IN3
mode[1] => Mux4.IN3
mode[1] => Mux5.IN3
mode[1] => Mux6.IN3
mode[1] => Mux7.IN3
mode[1] => Mux8.IN3
mode[1] => Mux9.IN3
mode[1] => Equal3.IN1
mode[2] => Mux0.IN2
mode[2] => Mux1.IN2
mode[2] => Mux2.IN2
mode[2] => Mux3.IN2
mode[2] => Mux4.IN2
mode[2] => Mux5.IN2
mode[2] => Mux6.IN2
mode[2] => Mux7.IN2
mode[2] => Mux8.IN2
mode[2] => Mux9.IN2
mode[2] => Equal3.IN0
tmds[0] <= tmds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[1] <= tmds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[2] <= tmds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[3] <= tmds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[4] <= tmds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[5] <= tmds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[6] <= tmds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[7] <= tmds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[8] <= tmds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tmds[9] <= tmds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|DifferentialSignal:comb_651
in => p.DATAIN
in => n.DATAIN
p <= in.DB_MAX_OUTPUT_PORT_TYPE
n <= in.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|DifferentialSignal:comb_652
in => p.DATAIN
in => n.DATAIN
p <= in.DB_MAX_OUTPUT_PORT_TYPE
n <= in.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|DifferentialSignal:comb_653
in => p.DATAIN
in => n.DATAIN
p <= in.DB_MAX_OUTPUT_PORT_TYPE
n <= in.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|DifferentialSignal:comb_654
in => p.DATAIN
in => n.DATAIN
p <= in.DB_MAX_OUTPUT_PORT_TYPE
n <= in.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|CLKDivider:U3
in => out~reg0.CLK
in => counter[0].CLK
in => counter[1].CLK
in => counter[2].CLK
in => counter[3].CLK
in => counter[4].CLK
in => counter[5].CLK
in => counter[6].CLK
in => counter[7].CLK
in => counter[8].CLK
in => counter[9].CLK
in => counter[10].CLK
in => counter[11].CLK
in => counter[12].CLK
in => counter[13].CLK
in => counter[14].CLK
in => counter[15].CLK
in => counter[16].CLK
in => counter[17].CLK
in => counter[18].CLK
in => counter[19].CLK
in => counter[20].CLK
in => counter[21].CLK
in => counter[22].CLK
in => counter[23].CLK
in => counter[24].CLK
in => counter[25].CLK
in => counter[26].CLK
in => counter[27].CLK
in => counter[28].CLK
in => counter[29].CLK
in => counter[30].CLK
in => counter[31].CLK
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|console:console
clk_pixel => rgb[0]~reg0.CLK
clk_pixel => rgb[1]~reg0.CLK
clk_pixel => rgb[2]~reg0.CLK
clk_pixel => rgb[3]~reg0.CLK
clk_pixel => rgb[4]~reg0.CLK
clk_pixel => rgb[5]~reg0.CLK
clk_pixel => rgb[6]~reg0.CLK
clk_pixel => rgb[7]~reg0.CLK
clk_pixel => rgb[8]~reg0.CLK
clk_pixel => rgb[9]~reg0.CLK
clk_pixel => rgb[10]~reg0.CLK
clk_pixel => rgb[11]~reg0.CLK
clk_pixel => rgb[12]~reg0.CLK
clk_pixel => rgb[13]~reg0.CLK
clk_pixel => rgb[14]~reg0.CLK
clk_pixel => rgb[15]~reg0.CLK
clk_pixel => rgb[16]~reg0.CLK
clk_pixel => rgb[17]~reg0.CLK
clk_pixel => rgb[18]~reg0.CLK
clk_pixel => rgb[19]~reg0.CLK
clk_pixel => rgb[20]~reg0.CLK
clk_pixel => rgb[21]~reg0.CLK
clk_pixel => rgb[22]~reg0.CLK
clk_pixel => rgb[23]~reg0.CLK
clk_pixel => blink_timer[0].CLK
clk_pixel => blink_timer[1].CLK
clk_pixel => blink_timer[2].CLK
clk_pixel => blink_timer[3].CLK
clk_pixel => blink_timer[4].CLK
clk_pixel => blink_timer[5].CLK
clk_pixel => hindex[0].CLK
clk_pixel => hindex[1].CLK
clk_pixel => hindex[2].CLK
clk_pixel => vindex[0].CLK
clk_pixel => vindex[1].CLK
clk_pixel => vindex[2].CLK
clk_pixel => vindex[3].CLK
clk_pixel => prevcy[0].CLK
clk_pixel => prevcy[1].CLK
clk_pixel => prevcy[2].CLK
clk_pixel => prevcy[3].CLK
clk_pixel => prevcy[4].CLK
clk_pixel => prevcy[5].CLK
clk_pixel => prevcy[6].CLK
clk_pixel => prevcy[7].CLK
clk_pixel => prevcy[8].CLK
clk_pixel => prevcy[9].CLK
clk_pixel => prevcy[10].CLK
codepoint[0] => codepoint[0].IN1
codepoint[1] => codepoint[1].IN1
codepoint[2] => codepoint[2].IN1
codepoint[3] => codepoint[3].IN1
codepoint[4] => codepoint[4].IN1
codepoint[5] => codepoint[5].IN1
codepoint[6] => codepoint[6].IN1
codepoint[7] => codepoint[7].IN1
attribute[0] => attribute[0].IN1
attribute[1] => attribute[1].IN1
attribute[2] => attribute[2].IN1
attribute[3] => attribute[3].IN1
attribute[4] => attribute[4].IN1
attribute[5] => attribute[5].IN1
attribute[6] => attribute[6].IN1
attribute[7] => attribute[7].IN1
cx[0] => Equal0.IN31
cx[1] => Equal0.IN30
cx[2] => Equal0.IN29
cx[3] => Equal0.IN28
cx[4] => Equal0.IN27
cx[5] => Equal0.IN1
cx[6] => Equal0.IN26
cx[7] => Equal0.IN0
cx[8] => Equal0.IN25
cx[9] => Equal0.IN24
cx[10] => Equal0.IN23
cx[11] => Equal0.IN22
cy[0] => Equal2.IN10
cy[0] => prevcy.DATAB
cy[0] => Equal1.IN3
cy[1] => Equal2.IN9
cy[1] => prevcy.DATAB
cy[1] => Equal1.IN31
cy[2] => Equal2.IN8
cy[2] => prevcy.DATAB
cy[2] => Equal1.IN2
cy[3] => Equal2.IN7
cy[3] => prevcy.DATAB
cy[3] => Equal1.IN1
cy[4] => Equal2.IN6
cy[4] => prevcy.DATAB
cy[4] => Equal1.IN30
cy[5] => Equal2.IN5
cy[5] => prevcy.DATAB
cy[5] => Equal1.IN0
cy[6] => Equal2.IN4
cy[6] => prevcy.DATAB
cy[6] => Equal1.IN29
cy[7] => Equal2.IN3
cy[7] => prevcy.DATAB
cy[7] => Equal1.IN28
cy[8] => Equal2.IN2
cy[8] => prevcy.DATAB
cy[8] => Equal1.IN27
cy[9] => Equal2.IN1
cy[9] => prevcy.DATAB
cy[9] => Equal1.IN26
cy[10] => Equal2.IN0
cy[10] => prevcy.DATAB
cy[10] => Equal1.IN25
rgb[0] <= rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[12] <= rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[13] <= rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[14] <= rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[15] <= rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[16] <= rgb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[17] <= rgb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[18] <= rgb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[19] <= rgb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[20] <= rgb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[21] <= rgb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[22] <= rgb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb[23] <= rgb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|console:console|glyphmap:glyphmap
codepoint[0] => Equal0.IN7
codepoint[0] => Equal1.IN0
codepoint[0] => Equal2.IN7
codepoint[0] => Equal3.IN1
codepoint[0] => Equal4.IN7
codepoint[0] => Equal5.IN1
codepoint[0] => Equal6.IN7
codepoint[0] => Equal7.IN2
codepoint[0] => Equal8.IN7
codepoint[0] => Equal9.IN1
codepoint[0] => Equal10.IN7
codepoint[0] => Equal11.IN2
codepoint[0] => Equal12.IN7
codepoint[0] => Equal13.IN2
codepoint[0] => Equal14.IN7
codepoint[0] => Equal15.IN3
codepoint[0] => Equal16.IN7
codepoint[0] => Equal17.IN1
codepoint[0] => Equal18.IN7
codepoint[0] => Equal19.IN2
codepoint[0] => Equal20.IN7
codepoint[0] => Equal21.IN2
codepoint[0] => Equal22.IN7
codepoint[0] => Equal23.IN3
codepoint[0] => Equal24.IN7
codepoint[0] => Equal25.IN2
codepoint[0] => Equal26.IN7
codepoint[0] => Equal27.IN3
codepoint[0] => Equal28.IN7
codepoint[0] => Equal29.IN3
codepoint[0] => Equal30.IN7
codepoint[0] => Equal31.IN4
codepoint[0] => Equal32.IN7
codepoint[0] => Equal33.IN1
codepoint[0] => Equal34.IN7
codepoint[0] => Equal35.IN2
codepoint[0] => Equal36.IN7
codepoint[0] => Equal37.IN2
codepoint[0] => Equal38.IN7
codepoint[0] => Equal39.IN3
codepoint[0] => Equal40.IN7
codepoint[0] => Equal41.IN2
codepoint[0] => Equal42.IN7
codepoint[0] => Equal43.IN3
codepoint[0] => Equal44.IN7
codepoint[0] => Equal45.IN3
codepoint[0] => Equal46.IN7
codepoint[0] => Equal47.IN4
codepoint[0] => Equal48.IN7
codepoint[0] => Equal49.IN2
codepoint[0] => Equal50.IN7
codepoint[0] => Equal51.IN3
codepoint[0] => Equal52.IN7
codepoint[0] => Equal53.IN3
codepoint[0] => Equal54.IN7
codepoint[0] => Equal55.IN4
codepoint[0] => Equal56.IN7
codepoint[0] => Equal57.IN3
codepoint[0] => Equal58.IN7
codepoint[0] => Equal59.IN4
codepoint[0] => Equal60.IN7
codepoint[0] => Equal61.IN4
codepoint[0] => Equal62.IN7
codepoint[0] => Equal63.IN5
codepoint[0] => Equal64.IN7
codepoint[0] => Equal65.IN1
codepoint[0] => Equal66.IN7
codepoint[0] => Equal67.IN2
codepoint[0] => Equal68.IN7
codepoint[0] => Equal69.IN2
codepoint[0] => Equal70.IN7
codepoint[0] => Equal71.IN3
codepoint[0] => Equal72.IN7
codepoint[0] => Equal73.IN2
codepoint[0] => Equal74.IN7
codepoint[0] => Equal75.IN3
codepoint[0] => Equal76.IN7
codepoint[0] => Equal77.IN3
codepoint[0] => Equal78.IN7
codepoint[0] => Equal79.IN4
codepoint[0] => Equal80.IN7
codepoint[0] => Equal81.IN2
codepoint[0] => Equal82.IN7
codepoint[0] => Equal83.IN3
codepoint[0] => Equal84.IN7
codepoint[0] => Equal85.IN3
codepoint[0] => Equal86.IN7
codepoint[0] => Equal87.IN4
codepoint[0] => Equal88.IN7
codepoint[0] => Equal89.IN3
codepoint[0] => Equal90.IN7
codepoint[0] => Equal91.IN4
codepoint[0] => Equal92.IN7
codepoint[0] => Equal93.IN4
codepoint[0] => Equal94.IN7
codepoint[0] => Equal95.IN5
codepoint[0] => Equal96.IN7
codepoint[0] => Equal97.IN2
codepoint[0] => Equal98.IN7
codepoint[0] => Equal99.IN3
codepoint[0] => Equal100.IN7
codepoint[0] => Equal101.IN3
codepoint[0] => Equal102.IN7
codepoint[0] => Equal103.IN4
codepoint[0] => Equal104.IN7
codepoint[0] => Equal105.IN3
codepoint[0] => Equal106.IN7
codepoint[0] => Equal107.IN4
codepoint[0] => Equal108.IN7
codepoint[0] => Equal109.IN4
codepoint[0] => Equal110.IN7
codepoint[0] => Equal111.IN5
codepoint[0] => Equal112.IN7
codepoint[0] => Equal113.IN3
codepoint[0] => Equal114.IN7
codepoint[0] => Equal115.IN4
codepoint[0] => Equal116.IN7
codepoint[0] => Equal117.IN4
codepoint[0] => Equal118.IN7
codepoint[0] => Equal119.IN5
codepoint[0] => Equal120.IN7
codepoint[0] => Equal121.IN4
codepoint[0] => Equal122.IN7
codepoint[0] => Equal123.IN5
codepoint[0] => Equal124.IN7
codepoint[0] => Equal125.IN5
codepoint[0] => Equal126.IN7
codepoint[0] => Equal127.IN6
codepoint[0] => Equal128.IN7
codepoint[0] => Equal129.IN1
codepoint[0] => Equal130.IN7
codepoint[0] => Equal131.IN2
codepoint[0] => Equal132.IN7
codepoint[0] => Equal133.IN2
codepoint[0] => Equal134.IN7
codepoint[0] => Equal135.IN3
codepoint[0] => Equal136.IN7
codepoint[0] => Equal137.IN2
codepoint[0] => Equal138.IN7
codepoint[0] => Equal139.IN3
codepoint[0] => Equal140.IN7
codepoint[0] => Equal141.IN3
codepoint[0] => Equal142.IN7
codepoint[0] => Equal143.IN4
codepoint[0] => Equal144.IN7
codepoint[0] => Equal145.IN2
codepoint[0] => Equal146.IN7
codepoint[0] => Equal147.IN3
codepoint[0] => Equal148.IN7
codepoint[0] => Equal149.IN3
codepoint[0] => Equal150.IN7
codepoint[0] => Equal151.IN4
codepoint[0] => Equal152.IN7
codepoint[0] => Equal153.IN3
codepoint[0] => Equal154.IN7
codepoint[0] => Equal155.IN4
codepoint[0] => Equal156.IN7
codepoint[0] => Equal157.IN4
codepoint[0] => Equal158.IN7
codepoint[0] => Equal159.IN5
codepoint[0] => Equal160.IN7
codepoint[0] => Equal161.IN2
codepoint[0] => Equal162.IN7
codepoint[0] => Equal163.IN3
codepoint[0] => Equal164.IN7
codepoint[0] => Equal165.IN3
codepoint[0] => Equal166.IN7
codepoint[0] => Equal167.IN4
codepoint[0] => Equal168.IN7
codepoint[0] => Equal169.IN3
codepoint[0] => Equal170.IN7
codepoint[0] => Equal171.IN4
codepoint[0] => Equal172.IN7
codepoint[0] => Equal173.IN4
codepoint[0] => Equal174.IN7
codepoint[0] => Equal175.IN5
codepoint[0] => Equal176.IN7
codepoint[0] => Equal177.IN3
codepoint[0] => Equal178.IN7
codepoint[0] => Equal179.IN4
codepoint[0] => Equal180.IN7
codepoint[0] => Equal181.IN4
codepoint[0] => Equal182.IN7
codepoint[0] => Equal183.IN5
codepoint[0] => Equal184.IN7
codepoint[0] => Equal185.IN4
codepoint[0] => Equal186.IN7
codepoint[0] => Equal187.IN5
codepoint[0] => Equal188.IN7
codepoint[0] => Equal189.IN5
codepoint[0] => Equal190.IN7
codepoint[0] => Equal191.IN6
codepoint[0] => Equal192.IN7
codepoint[0] => Equal193.IN2
codepoint[0] => Equal194.IN7
codepoint[0] => Equal195.IN3
codepoint[0] => Equal196.IN7
codepoint[0] => Equal197.IN3
codepoint[0] => Equal198.IN7
codepoint[0] => Equal199.IN4
codepoint[0] => Equal200.IN7
codepoint[0] => Equal201.IN3
codepoint[0] => Equal202.IN7
codepoint[0] => Equal203.IN4
codepoint[0] => Equal204.IN7
codepoint[0] => Equal205.IN4
codepoint[0] => Equal206.IN7
codepoint[0] => Equal207.IN5
codepoint[0] => Equal208.IN7
codepoint[0] => Equal209.IN3
codepoint[0] => Equal210.IN7
codepoint[0] => Equal211.IN4
codepoint[0] => Equal212.IN7
codepoint[0] => Equal213.IN4
codepoint[0] => Equal214.IN7
codepoint[0] => Equal215.IN5
codepoint[0] => Equal216.IN7
codepoint[0] => Equal217.IN4
codepoint[0] => Equal218.IN7
codepoint[0] => Equal219.IN5
codepoint[0] => Equal220.IN7
codepoint[0] => Equal221.IN5
codepoint[0] => Equal222.IN7
codepoint[0] => Equal223.IN6
codepoint[0] => Equal224.IN7
codepoint[0] => Equal225.IN3
codepoint[0] => Equal226.IN7
codepoint[0] => Equal227.IN4
codepoint[0] => Equal228.IN7
codepoint[0] => Equal229.IN4
codepoint[0] => Equal230.IN7
codepoint[0] => Equal231.IN5
codepoint[0] => Equal232.IN7
codepoint[0] => Equal233.IN4
codepoint[0] => Equal234.IN7
codepoint[0] => Equal235.IN5
codepoint[0] => Equal236.IN7
codepoint[0] => Equal237.IN5
codepoint[0] => Equal238.IN7
codepoint[0] => Equal239.IN6
codepoint[0] => Equal240.IN7
codepoint[0] => Equal241.IN4
codepoint[0] => Equal242.IN7
codepoint[0] => Equal243.IN5
codepoint[0] => Equal244.IN7
codepoint[0] => Equal245.IN5
codepoint[0] => Equal246.IN7
codepoint[0] => Equal247.IN6
codepoint[0] => Equal248.IN7
codepoint[0] => Equal249.IN5
codepoint[0] => Equal250.IN7
codepoint[0] => Equal251.IN6
codepoint[0] => Equal252.IN7
codepoint[0] => Equal253.IN6
codepoint[0] => Equal254.IN7
codepoint[1] => Equal0.IN6
codepoint[1] => Equal1.IN7
codepoint[1] => Equal2.IN0
codepoint[1] => Equal3.IN0
codepoint[1] => Equal4.IN6
codepoint[1] => Equal5.IN7
codepoint[1] => Equal6.IN1
codepoint[1] => Equal7.IN1
codepoint[1] => Equal8.IN6
codepoint[1] => Equal9.IN7
codepoint[1] => Equal10.IN1
codepoint[1] => Equal11.IN1
codepoint[1] => Equal12.IN6
codepoint[1] => Equal13.IN7
codepoint[1] => Equal14.IN2
codepoint[1] => Equal15.IN2
codepoint[1] => Equal16.IN6
codepoint[1] => Equal17.IN7
codepoint[1] => Equal18.IN1
codepoint[1] => Equal19.IN1
codepoint[1] => Equal20.IN6
codepoint[1] => Equal21.IN7
codepoint[1] => Equal22.IN2
codepoint[1] => Equal23.IN2
codepoint[1] => Equal24.IN6
codepoint[1] => Equal25.IN7
codepoint[1] => Equal26.IN2
codepoint[1] => Equal27.IN2
codepoint[1] => Equal28.IN6
codepoint[1] => Equal29.IN7
codepoint[1] => Equal30.IN3
codepoint[1] => Equal31.IN3
codepoint[1] => Equal32.IN6
codepoint[1] => Equal33.IN7
codepoint[1] => Equal34.IN1
codepoint[1] => Equal35.IN1
codepoint[1] => Equal36.IN6
codepoint[1] => Equal37.IN7
codepoint[1] => Equal38.IN2
codepoint[1] => Equal39.IN2
codepoint[1] => Equal40.IN6
codepoint[1] => Equal41.IN7
codepoint[1] => Equal42.IN2
codepoint[1] => Equal43.IN2
codepoint[1] => Equal44.IN6
codepoint[1] => Equal45.IN7
codepoint[1] => Equal46.IN3
codepoint[1] => Equal47.IN3
codepoint[1] => Equal48.IN6
codepoint[1] => Equal49.IN7
codepoint[1] => Equal50.IN2
codepoint[1] => Equal51.IN2
codepoint[1] => Equal52.IN6
codepoint[1] => Equal53.IN7
codepoint[1] => Equal54.IN3
codepoint[1] => Equal55.IN3
codepoint[1] => Equal56.IN6
codepoint[1] => Equal57.IN7
codepoint[1] => Equal58.IN3
codepoint[1] => Equal59.IN3
codepoint[1] => Equal60.IN6
codepoint[1] => Equal61.IN7
codepoint[1] => Equal62.IN4
codepoint[1] => Equal63.IN4
codepoint[1] => Equal64.IN6
codepoint[1] => Equal65.IN7
codepoint[1] => Equal66.IN1
codepoint[1] => Equal67.IN1
codepoint[1] => Equal68.IN6
codepoint[1] => Equal69.IN7
codepoint[1] => Equal70.IN2
codepoint[1] => Equal71.IN2
codepoint[1] => Equal72.IN6
codepoint[1] => Equal73.IN7
codepoint[1] => Equal74.IN2
codepoint[1] => Equal75.IN2
codepoint[1] => Equal76.IN6
codepoint[1] => Equal77.IN7
codepoint[1] => Equal78.IN3
codepoint[1] => Equal79.IN3
codepoint[1] => Equal80.IN6
codepoint[1] => Equal81.IN7
codepoint[1] => Equal82.IN2
codepoint[1] => Equal83.IN2
codepoint[1] => Equal84.IN6
codepoint[1] => Equal85.IN7
codepoint[1] => Equal86.IN3
codepoint[1] => Equal87.IN3
codepoint[1] => Equal88.IN6
codepoint[1] => Equal89.IN7
codepoint[1] => Equal90.IN3
codepoint[1] => Equal91.IN3
codepoint[1] => Equal92.IN6
codepoint[1] => Equal93.IN7
codepoint[1] => Equal94.IN4
codepoint[1] => Equal95.IN4
codepoint[1] => Equal96.IN6
codepoint[1] => Equal97.IN7
codepoint[1] => Equal98.IN2
codepoint[1] => Equal99.IN2
codepoint[1] => Equal100.IN6
codepoint[1] => Equal101.IN7
codepoint[1] => Equal102.IN3
codepoint[1] => Equal103.IN3
codepoint[1] => Equal104.IN6
codepoint[1] => Equal105.IN7
codepoint[1] => Equal106.IN3
codepoint[1] => Equal107.IN3
codepoint[1] => Equal108.IN6
codepoint[1] => Equal109.IN7
codepoint[1] => Equal110.IN4
codepoint[1] => Equal111.IN4
codepoint[1] => Equal112.IN6
codepoint[1] => Equal113.IN7
codepoint[1] => Equal114.IN3
codepoint[1] => Equal115.IN3
codepoint[1] => Equal116.IN6
codepoint[1] => Equal117.IN7
codepoint[1] => Equal118.IN4
codepoint[1] => Equal119.IN4
codepoint[1] => Equal120.IN6
codepoint[1] => Equal121.IN7
codepoint[1] => Equal122.IN4
codepoint[1] => Equal123.IN4
codepoint[1] => Equal124.IN6
codepoint[1] => Equal125.IN7
codepoint[1] => Equal126.IN5
codepoint[1] => Equal127.IN5
codepoint[1] => Equal128.IN6
codepoint[1] => Equal129.IN7
codepoint[1] => Equal130.IN1
codepoint[1] => Equal131.IN1
codepoint[1] => Equal132.IN6
codepoint[1] => Equal133.IN7
codepoint[1] => Equal134.IN2
codepoint[1] => Equal135.IN2
codepoint[1] => Equal136.IN6
codepoint[1] => Equal137.IN7
codepoint[1] => Equal138.IN2
codepoint[1] => Equal139.IN2
codepoint[1] => Equal140.IN6
codepoint[1] => Equal141.IN7
codepoint[1] => Equal142.IN3
codepoint[1] => Equal143.IN3
codepoint[1] => Equal144.IN6
codepoint[1] => Equal145.IN7
codepoint[1] => Equal146.IN2
codepoint[1] => Equal147.IN2
codepoint[1] => Equal148.IN6
codepoint[1] => Equal149.IN7
codepoint[1] => Equal150.IN3
codepoint[1] => Equal151.IN3
codepoint[1] => Equal152.IN6
codepoint[1] => Equal153.IN7
codepoint[1] => Equal154.IN3
codepoint[1] => Equal155.IN3
codepoint[1] => Equal156.IN6
codepoint[1] => Equal157.IN7
codepoint[1] => Equal158.IN4
codepoint[1] => Equal159.IN4
codepoint[1] => Equal160.IN6
codepoint[1] => Equal161.IN7
codepoint[1] => Equal162.IN2
codepoint[1] => Equal163.IN2
codepoint[1] => Equal164.IN6
codepoint[1] => Equal165.IN7
codepoint[1] => Equal166.IN3
codepoint[1] => Equal167.IN3
codepoint[1] => Equal168.IN6
codepoint[1] => Equal169.IN7
codepoint[1] => Equal170.IN3
codepoint[1] => Equal171.IN3
codepoint[1] => Equal172.IN6
codepoint[1] => Equal173.IN7
codepoint[1] => Equal174.IN4
codepoint[1] => Equal175.IN4
codepoint[1] => Equal176.IN6
codepoint[1] => Equal177.IN7
codepoint[1] => Equal178.IN3
codepoint[1] => Equal179.IN3
codepoint[1] => Equal180.IN6
codepoint[1] => Equal181.IN7
codepoint[1] => Equal182.IN4
codepoint[1] => Equal183.IN4
codepoint[1] => Equal184.IN6
codepoint[1] => Equal185.IN7
codepoint[1] => Equal186.IN4
codepoint[1] => Equal187.IN4
codepoint[1] => Equal188.IN6
codepoint[1] => Equal189.IN7
codepoint[1] => Equal190.IN5
codepoint[1] => Equal191.IN5
codepoint[1] => Equal192.IN6
codepoint[1] => Equal193.IN7
codepoint[1] => Equal194.IN2
codepoint[1] => Equal195.IN2
codepoint[1] => Equal196.IN6
codepoint[1] => Equal197.IN7
codepoint[1] => Equal198.IN3
codepoint[1] => Equal199.IN3
codepoint[1] => Equal200.IN6
codepoint[1] => Equal201.IN7
codepoint[1] => Equal202.IN3
codepoint[1] => Equal203.IN3
codepoint[1] => Equal204.IN6
codepoint[1] => Equal205.IN7
codepoint[1] => Equal206.IN4
codepoint[1] => Equal207.IN4
codepoint[1] => Equal208.IN6
codepoint[1] => Equal209.IN7
codepoint[1] => Equal210.IN3
codepoint[1] => Equal211.IN3
codepoint[1] => Equal212.IN6
codepoint[1] => Equal213.IN7
codepoint[1] => Equal214.IN4
codepoint[1] => Equal215.IN4
codepoint[1] => Equal216.IN6
codepoint[1] => Equal217.IN7
codepoint[1] => Equal218.IN4
codepoint[1] => Equal219.IN4
codepoint[1] => Equal220.IN6
codepoint[1] => Equal221.IN7
codepoint[1] => Equal222.IN5
codepoint[1] => Equal223.IN5
codepoint[1] => Equal224.IN6
codepoint[1] => Equal225.IN7
codepoint[1] => Equal226.IN3
codepoint[1] => Equal227.IN3
codepoint[1] => Equal228.IN6
codepoint[1] => Equal229.IN7
codepoint[1] => Equal230.IN4
codepoint[1] => Equal231.IN4
codepoint[1] => Equal232.IN6
codepoint[1] => Equal233.IN7
codepoint[1] => Equal234.IN4
codepoint[1] => Equal235.IN4
codepoint[1] => Equal236.IN6
codepoint[1] => Equal237.IN7
codepoint[1] => Equal238.IN5
codepoint[1] => Equal239.IN5
codepoint[1] => Equal240.IN6
codepoint[1] => Equal241.IN7
codepoint[1] => Equal242.IN4
codepoint[1] => Equal243.IN4
codepoint[1] => Equal244.IN6
codepoint[1] => Equal245.IN7
codepoint[1] => Equal246.IN5
codepoint[1] => Equal247.IN5
codepoint[1] => Equal248.IN6
codepoint[1] => Equal249.IN7
codepoint[1] => Equal250.IN5
codepoint[1] => Equal251.IN5
codepoint[1] => Equal252.IN6
codepoint[1] => Equal253.IN7
codepoint[1] => Equal254.IN6
codepoint[2] => Equal0.IN5
codepoint[2] => Equal1.IN6
codepoint[2] => Equal2.IN6
codepoint[2] => Equal3.IN7
codepoint[2] => Equal4.IN0
codepoint[2] => Equal5.IN0
codepoint[2] => Equal6.IN0
codepoint[2] => Equal7.IN0
codepoint[2] => Equal8.IN5
codepoint[2] => Equal9.IN6
codepoint[2] => Equal10.IN6
codepoint[2] => Equal11.IN7
codepoint[2] => Equal12.IN1
codepoint[2] => Equal13.IN1
codepoint[2] => Equal14.IN1
codepoint[2] => Equal15.IN1
codepoint[2] => Equal16.IN5
codepoint[2] => Equal17.IN6
codepoint[2] => Equal18.IN6
codepoint[2] => Equal19.IN7
codepoint[2] => Equal20.IN1
codepoint[2] => Equal21.IN1
codepoint[2] => Equal22.IN1
codepoint[2] => Equal23.IN1
codepoint[2] => Equal24.IN5
codepoint[2] => Equal25.IN6
codepoint[2] => Equal26.IN6
codepoint[2] => Equal27.IN7
codepoint[2] => Equal28.IN2
codepoint[2] => Equal29.IN2
codepoint[2] => Equal30.IN2
codepoint[2] => Equal31.IN2
codepoint[2] => Equal32.IN5
codepoint[2] => Equal33.IN6
codepoint[2] => Equal34.IN6
codepoint[2] => Equal35.IN7
codepoint[2] => Equal36.IN1
codepoint[2] => Equal37.IN1
codepoint[2] => Equal38.IN1
codepoint[2] => Equal39.IN1
codepoint[2] => Equal40.IN5
codepoint[2] => Equal41.IN6
codepoint[2] => Equal42.IN6
codepoint[2] => Equal43.IN7
codepoint[2] => Equal44.IN2
codepoint[2] => Equal45.IN2
codepoint[2] => Equal46.IN2
codepoint[2] => Equal47.IN2
codepoint[2] => Equal48.IN5
codepoint[2] => Equal49.IN6
codepoint[2] => Equal50.IN6
codepoint[2] => Equal51.IN7
codepoint[2] => Equal52.IN2
codepoint[2] => Equal53.IN2
codepoint[2] => Equal54.IN2
codepoint[2] => Equal55.IN2
codepoint[2] => Equal56.IN5
codepoint[2] => Equal57.IN6
codepoint[2] => Equal58.IN6
codepoint[2] => Equal59.IN7
codepoint[2] => Equal60.IN3
codepoint[2] => Equal61.IN3
codepoint[2] => Equal62.IN3
codepoint[2] => Equal63.IN3
codepoint[2] => Equal64.IN5
codepoint[2] => Equal65.IN6
codepoint[2] => Equal66.IN6
codepoint[2] => Equal67.IN7
codepoint[2] => Equal68.IN1
codepoint[2] => Equal69.IN1
codepoint[2] => Equal70.IN1
codepoint[2] => Equal71.IN1
codepoint[2] => Equal72.IN5
codepoint[2] => Equal73.IN6
codepoint[2] => Equal74.IN6
codepoint[2] => Equal75.IN7
codepoint[2] => Equal76.IN2
codepoint[2] => Equal77.IN2
codepoint[2] => Equal78.IN2
codepoint[2] => Equal79.IN2
codepoint[2] => Equal80.IN5
codepoint[2] => Equal81.IN6
codepoint[2] => Equal82.IN6
codepoint[2] => Equal83.IN7
codepoint[2] => Equal84.IN2
codepoint[2] => Equal85.IN2
codepoint[2] => Equal86.IN2
codepoint[2] => Equal87.IN2
codepoint[2] => Equal88.IN5
codepoint[2] => Equal89.IN6
codepoint[2] => Equal90.IN6
codepoint[2] => Equal91.IN7
codepoint[2] => Equal92.IN3
codepoint[2] => Equal93.IN3
codepoint[2] => Equal94.IN3
codepoint[2] => Equal95.IN3
codepoint[2] => Equal96.IN5
codepoint[2] => Equal97.IN6
codepoint[2] => Equal98.IN6
codepoint[2] => Equal99.IN7
codepoint[2] => Equal100.IN2
codepoint[2] => Equal101.IN2
codepoint[2] => Equal102.IN2
codepoint[2] => Equal103.IN2
codepoint[2] => Equal104.IN5
codepoint[2] => Equal105.IN6
codepoint[2] => Equal106.IN6
codepoint[2] => Equal107.IN7
codepoint[2] => Equal108.IN3
codepoint[2] => Equal109.IN3
codepoint[2] => Equal110.IN3
codepoint[2] => Equal111.IN3
codepoint[2] => Equal112.IN5
codepoint[2] => Equal113.IN6
codepoint[2] => Equal114.IN6
codepoint[2] => Equal115.IN7
codepoint[2] => Equal116.IN3
codepoint[2] => Equal117.IN3
codepoint[2] => Equal118.IN3
codepoint[2] => Equal119.IN3
codepoint[2] => Equal120.IN5
codepoint[2] => Equal121.IN6
codepoint[2] => Equal122.IN6
codepoint[2] => Equal123.IN7
codepoint[2] => Equal124.IN4
codepoint[2] => Equal125.IN4
codepoint[2] => Equal126.IN4
codepoint[2] => Equal127.IN4
codepoint[2] => Equal128.IN5
codepoint[2] => Equal129.IN6
codepoint[2] => Equal130.IN6
codepoint[2] => Equal131.IN7
codepoint[2] => Equal132.IN1
codepoint[2] => Equal133.IN1
codepoint[2] => Equal134.IN1
codepoint[2] => Equal135.IN1
codepoint[2] => Equal136.IN5
codepoint[2] => Equal137.IN6
codepoint[2] => Equal138.IN6
codepoint[2] => Equal139.IN7
codepoint[2] => Equal140.IN2
codepoint[2] => Equal141.IN2
codepoint[2] => Equal142.IN2
codepoint[2] => Equal143.IN2
codepoint[2] => Equal144.IN5
codepoint[2] => Equal145.IN6
codepoint[2] => Equal146.IN6
codepoint[2] => Equal147.IN7
codepoint[2] => Equal148.IN2
codepoint[2] => Equal149.IN2
codepoint[2] => Equal150.IN2
codepoint[2] => Equal151.IN2
codepoint[2] => Equal152.IN5
codepoint[2] => Equal153.IN6
codepoint[2] => Equal154.IN6
codepoint[2] => Equal155.IN7
codepoint[2] => Equal156.IN3
codepoint[2] => Equal157.IN3
codepoint[2] => Equal158.IN3
codepoint[2] => Equal159.IN3
codepoint[2] => Equal160.IN5
codepoint[2] => Equal161.IN6
codepoint[2] => Equal162.IN6
codepoint[2] => Equal163.IN7
codepoint[2] => Equal164.IN2
codepoint[2] => Equal165.IN2
codepoint[2] => Equal166.IN2
codepoint[2] => Equal167.IN2
codepoint[2] => Equal168.IN5
codepoint[2] => Equal169.IN6
codepoint[2] => Equal170.IN6
codepoint[2] => Equal171.IN7
codepoint[2] => Equal172.IN3
codepoint[2] => Equal173.IN3
codepoint[2] => Equal174.IN3
codepoint[2] => Equal175.IN3
codepoint[2] => Equal176.IN5
codepoint[2] => Equal177.IN6
codepoint[2] => Equal178.IN6
codepoint[2] => Equal179.IN7
codepoint[2] => Equal180.IN3
codepoint[2] => Equal181.IN3
codepoint[2] => Equal182.IN3
codepoint[2] => Equal183.IN3
codepoint[2] => Equal184.IN5
codepoint[2] => Equal185.IN6
codepoint[2] => Equal186.IN6
codepoint[2] => Equal187.IN7
codepoint[2] => Equal188.IN4
codepoint[2] => Equal189.IN4
codepoint[2] => Equal190.IN4
codepoint[2] => Equal191.IN4
codepoint[2] => Equal192.IN5
codepoint[2] => Equal193.IN6
codepoint[2] => Equal194.IN6
codepoint[2] => Equal195.IN7
codepoint[2] => Equal196.IN2
codepoint[2] => Equal197.IN2
codepoint[2] => Equal198.IN2
codepoint[2] => Equal199.IN2
codepoint[2] => Equal200.IN5
codepoint[2] => Equal201.IN6
codepoint[2] => Equal202.IN6
codepoint[2] => Equal203.IN7
codepoint[2] => Equal204.IN3
codepoint[2] => Equal205.IN3
codepoint[2] => Equal206.IN3
codepoint[2] => Equal207.IN3
codepoint[2] => Equal208.IN5
codepoint[2] => Equal209.IN6
codepoint[2] => Equal210.IN6
codepoint[2] => Equal211.IN7
codepoint[2] => Equal212.IN3
codepoint[2] => Equal213.IN3
codepoint[2] => Equal214.IN3
codepoint[2] => Equal215.IN3
codepoint[2] => Equal216.IN5
codepoint[2] => Equal217.IN6
codepoint[2] => Equal218.IN6
codepoint[2] => Equal219.IN7
codepoint[2] => Equal220.IN4
codepoint[2] => Equal221.IN4
codepoint[2] => Equal222.IN4
codepoint[2] => Equal223.IN4
codepoint[2] => Equal224.IN5
codepoint[2] => Equal225.IN6
codepoint[2] => Equal226.IN6
codepoint[2] => Equal227.IN7
codepoint[2] => Equal228.IN3
codepoint[2] => Equal229.IN3
codepoint[2] => Equal230.IN3
codepoint[2] => Equal231.IN3
codepoint[2] => Equal232.IN5
codepoint[2] => Equal233.IN6
codepoint[2] => Equal234.IN6
codepoint[2] => Equal235.IN7
codepoint[2] => Equal236.IN4
codepoint[2] => Equal237.IN4
codepoint[2] => Equal238.IN4
codepoint[2] => Equal239.IN4
codepoint[2] => Equal240.IN5
codepoint[2] => Equal241.IN6
codepoint[2] => Equal242.IN6
codepoint[2] => Equal243.IN7
codepoint[2] => Equal244.IN4
codepoint[2] => Equal245.IN4
codepoint[2] => Equal246.IN4
codepoint[2] => Equal247.IN4
codepoint[2] => Equal248.IN5
codepoint[2] => Equal249.IN6
codepoint[2] => Equal250.IN6
codepoint[2] => Equal251.IN7
codepoint[2] => Equal252.IN5
codepoint[2] => Equal253.IN5
codepoint[2] => Equal254.IN5
codepoint[3] => Equal0.IN4
codepoint[3] => Equal1.IN5
codepoint[3] => Equal2.IN5
codepoint[3] => Equal3.IN6
codepoint[3] => Equal4.IN5
codepoint[3] => Equal5.IN6
codepoint[3] => Equal6.IN6
codepoint[3] => Equal7.IN7
codepoint[3] => Equal8.IN0
codepoint[3] => Equal9.IN0
codepoint[3] => Equal10.IN0
codepoint[3] => Equal11.IN0
codepoint[3] => Equal12.IN0
codepoint[3] => Equal13.IN0
codepoint[3] => Equal14.IN0
codepoint[3] => Equal15.IN0
codepoint[3] => Equal16.IN4
codepoint[3] => Equal17.IN5
codepoint[3] => Equal18.IN5
codepoint[3] => Equal19.IN6
codepoint[3] => Equal20.IN5
codepoint[3] => Equal21.IN6
codepoint[3] => Equal22.IN6
codepoint[3] => Equal23.IN7
codepoint[3] => Equal24.IN1
codepoint[3] => Equal25.IN1
codepoint[3] => Equal26.IN1
codepoint[3] => Equal27.IN1
codepoint[3] => Equal28.IN1
codepoint[3] => Equal29.IN1
codepoint[3] => Equal30.IN1
codepoint[3] => Equal31.IN1
codepoint[3] => Equal32.IN4
codepoint[3] => Equal33.IN5
codepoint[3] => Equal34.IN5
codepoint[3] => Equal35.IN6
codepoint[3] => Equal36.IN5
codepoint[3] => Equal37.IN6
codepoint[3] => Equal38.IN6
codepoint[3] => Equal39.IN7
codepoint[3] => Equal40.IN1
codepoint[3] => Equal41.IN1
codepoint[3] => Equal42.IN1
codepoint[3] => Equal43.IN1
codepoint[3] => Equal44.IN1
codepoint[3] => Equal45.IN1
codepoint[3] => Equal46.IN1
codepoint[3] => Equal47.IN1
codepoint[3] => Equal48.IN4
codepoint[3] => Equal49.IN5
codepoint[3] => Equal50.IN5
codepoint[3] => Equal51.IN6
codepoint[3] => Equal52.IN5
codepoint[3] => Equal53.IN6
codepoint[3] => Equal54.IN6
codepoint[3] => Equal55.IN7
codepoint[3] => Equal56.IN2
codepoint[3] => Equal57.IN2
codepoint[3] => Equal58.IN2
codepoint[3] => Equal59.IN2
codepoint[3] => Equal60.IN2
codepoint[3] => Equal61.IN2
codepoint[3] => Equal62.IN2
codepoint[3] => Equal63.IN2
codepoint[3] => Equal64.IN4
codepoint[3] => Equal65.IN5
codepoint[3] => Equal66.IN5
codepoint[3] => Equal67.IN6
codepoint[3] => Equal68.IN5
codepoint[3] => Equal69.IN6
codepoint[3] => Equal70.IN6
codepoint[3] => Equal71.IN7
codepoint[3] => Equal72.IN1
codepoint[3] => Equal73.IN1
codepoint[3] => Equal74.IN1
codepoint[3] => Equal75.IN1
codepoint[3] => Equal76.IN1
codepoint[3] => Equal77.IN1
codepoint[3] => Equal78.IN1
codepoint[3] => Equal79.IN1
codepoint[3] => Equal80.IN4
codepoint[3] => Equal81.IN5
codepoint[3] => Equal82.IN5
codepoint[3] => Equal83.IN6
codepoint[3] => Equal84.IN5
codepoint[3] => Equal85.IN6
codepoint[3] => Equal86.IN6
codepoint[3] => Equal87.IN7
codepoint[3] => Equal88.IN2
codepoint[3] => Equal89.IN2
codepoint[3] => Equal90.IN2
codepoint[3] => Equal91.IN2
codepoint[3] => Equal92.IN2
codepoint[3] => Equal93.IN2
codepoint[3] => Equal94.IN2
codepoint[3] => Equal95.IN2
codepoint[3] => Equal96.IN4
codepoint[3] => Equal97.IN5
codepoint[3] => Equal98.IN5
codepoint[3] => Equal99.IN6
codepoint[3] => Equal100.IN5
codepoint[3] => Equal101.IN6
codepoint[3] => Equal102.IN6
codepoint[3] => Equal103.IN7
codepoint[3] => Equal104.IN2
codepoint[3] => Equal105.IN2
codepoint[3] => Equal106.IN2
codepoint[3] => Equal107.IN2
codepoint[3] => Equal108.IN2
codepoint[3] => Equal109.IN2
codepoint[3] => Equal110.IN2
codepoint[3] => Equal111.IN2
codepoint[3] => Equal112.IN4
codepoint[3] => Equal113.IN5
codepoint[3] => Equal114.IN5
codepoint[3] => Equal115.IN6
codepoint[3] => Equal116.IN5
codepoint[3] => Equal117.IN6
codepoint[3] => Equal118.IN6
codepoint[3] => Equal119.IN7
codepoint[3] => Equal120.IN3
codepoint[3] => Equal121.IN3
codepoint[3] => Equal122.IN3
codepoint[3] => Equal123.IN3
codepoint[3] => Equal124.IN3
codepoint[3] => Equal125.IN3
codepoint[3] => Equal126.IN3
codepoint[3] => Equal127.IN3
codepoint[3] => Equal128.IN4
codepoint[3] => Equal129.IN5
codepoint[3] => Equal130.IN5
codepoint[3] => Equal131.IN6
codepoint[3] => Equal132.IN5
codepoint[3] => Equal133.IN6
codepoint[3] => Equal134.IN6
codepoint[3] => Equal135.IN7
codepoint[3] => Equal136.IN1
codepoint[3] => Equal137.IN1
codepoint[3] => Equal138.IN1
codepoint[3] => Equal139.IN1
codepoint[3] => Equal140.IN1
codepoint[3] => Equal141.IN1
codepoint[3] => Equal142.IN1
codepoint[3] => Equal143.IN1
codepoint[3] => Equal144.IN4
codepoint[3] => Equal145.IN5
codepoint[3] => Equal146.IN5
codepoint[3] => Equal147.IN6
codepoint[3] => Equal148.IN5
codepoint[3] => Equal149.IN6
codepoint[3] => Equal150.IN6
codepoint[3] => Equal151.IN7
codepoint[3] => Equal152.IN2
codepoint[3] => Equal153.IN2
codepoint[3] => Equal154.IN2
codepoint[3] => Equal155.IN2
codepoint[3] => Equal156.IN2
codepoint[3] => Equal157.IN2
codepoint[3] => Equal158.IN2
codepoint[3] => Equal159.IN2
codepoint[3] => Equal160.IN4
codepoint[3] => Equal161.IN5
codepoint[3] => Equal162.IN5
codepoint[3] => Equal163.IN6
codepoint[3] => Equal164.IN5
codepoint[3] => Equal165.IN6
codepoint[3] => Equal166.IN6
codepoint[3] => Equal167.IN7
codepoint[3] => Equal168.IN2
codepoint[3] => Equal169.IN2
codepoint[3] => Equal170.IN2
codepoint[3] => Equal171.IN2
codepoint[3] => Equal172.IN2
codepoint[3] => Equal173.IN2
codepoint[3] => Equal174.IN2
codepoint[3] => Equal175.IN2
codepoint[3] => Equal176.IN4
codepoint[3] => Equal177.IN5
codepoint[3] => Equal178.IN5
codepoint[3] => Equal179.IN6
codepoint[3] => Equal180.IN5
codepoint[3] => Equal181.IN6
codepoint[3] => Equal182.IN6
codepoint[3] => Equal183.IN7
codepoint[3] => Equal184.IN3
codepoint[3] => Equal185.IN3
codepoint[3] => Equal186.IN3
codepoint[3] => Equal187.IN3
codepoint[3] => Equal188.IN3
codepoint[3] => Equal189.IN3
codepoint[3] => Equal190.IN3
codepoint[3] => Equal191.IN3
codepoint[3] => Equal192.IN4
codepoint[3] => Equal193.IN5
codepoint[3] => Equal194.IN5
codepoint[3] => Equal195.IN6
codepoint[3] => Equal196.IN5
codepoint[3] => Equal197.IN6
codepoint[3] => Equal198.IN6
codepoint[3] => Equal199.IN7
codepoint[3] => Equal200.IN2
codepoint[3] => Equal201.IN2
codepoint[3] => Equal202.IN2
codepoint[3] => Equal203.IN2
codepoint[3] => Equal204.IN2
codepoint[3] => Equal205.IN2
codepoint[3] => Equal206.IN2
codepoint[3] => Equal207.IN2
codepoint[3] => Equal208.IN4
codepoint[3] => Equal209.IN5
codepoint[3] => Equal210.IN5
codepoint[3] => Equal211.IN6
codepoint[3] => Equal212.IN5
codepoint[3] => Equal213.IN6
codepoint[3] => Equal214.IN6
codepoint[3] => Equal215.IN7
codepoint[3] => Equal216.IN3
codepoint[3] => Equal217.IN3
codepoint[3] => Equal218.IN3
codepoint[3] => Equal219.IN3
codepoint[3] => Equal220.IN3
codepoint[3] => Equal221.IN3
codepoint[3] => Equal222.IN3
codepoint[3] => Equal223.IN3
codepoint[3] => Equal224.IN4
codepoint[3] => Equal225.IN5
codepoint[3] => Equal226.IN5
codepoint[3] => Equal227.IN6
codepoint[3] => Equal228.IN5
codepoint[3] => Equal229.IN6
codepoint[3] => Equal230.IN6
codepoint[3] => Equal231.IN7
codepoint[3] => Equal232.IN3
codepoint[3] => Equal233.IN3
codepoint[3] => Equal234.IN3
codepoint[3] => Equal235.IN3
codepoint[3] => Equal236.IN3
codepoint[3] => Equal237.IN3
codepoint[3] => Equal238.IN3
codepoint[3] => Equal239.IN3
codepoint[3] => Equal240.IN4
codepoint[3] => Equal241.IN5
codepoint[3] => Equal242.IN5
codepoint[3] => Equal243.IN6
codepoint[3] => Equal244.IN5
codepoint[3] => Equal245.IN6
codepoint[3] => Equal246.IN6
codepoint[3] => Equal247.IN7
codepoint[3] => Equal248.IN4
codepoint[3] => Equal249.IN4
codepoint[3] => Equal250.IN4
codepoint[3] => Equal251.IN4
codepoint[3] => Equal252.IN4
codepoint[3] => Equal253.IN4
codepoint[3] => Equal254.IN4
codepoint[4] => Equal0.IN3
codepoint[4] => Equal1.IN4
codepoint[4] => Equal2.IN4
codepoint[4] => Equal3.IN5
codepoint[4] => Equal4.IN4
codepoint[4] => Equal5.IN5
codepoint[4] => Equal6.IN5
codepoint[4] => Equal7.IN6
codepoint[4] => Equal8.IN4
codepoint[4] => Equal9.IN5
codepoint[4] => Equal10.IN5
codepoint[4] => Equal11.IN6
codepoint[4] => Equal12.IN5
codepoint[4] => Equal13.IN6
codepoint[4] => Equal14.IN6
codepoint[4] => Equal15.IN7
codepoint[4] => Equal16.IN0
codepoint[4] => Equal17.IN0
codepoint[4] => Equal18.IN0
codepoint[4] => Equal19.IN0
codepoint[4] => Equal20.IN0
codepoint[4] => Equal21.IN0
codepoint[4] => Equal22.IN0
codepoint[4] => Equal23.IN0
codepoint[4] => Equal24.IN0
codepoint[4] => Equal25.IN0
codepoint[4] => Equal26.IN0
codepoint[4] => Equal27.IN0
codepoint[4] => Equal28.IN0
codepoint[4] => Equal29.IN0
codepoint[4] => Equal30.IN0
codepoint[4] => Equal31.IN0
codepoint[4] => Equal32.IN3
codepoint[4] => Equal33.IN4
codepoint[4] => Equal34.IN4
codepoint[4] => Equal35.IN5
codepoint[4] => Equal36.IN4
codepoint[4] => Equal37.IN5
codepoint[4] => Equal38.IN5
codepoint[4] => Equal39.IN6
codepoint[4] => Equal40.IN4
codepoint[4] => Equal41.IN5
codepoint[4] => Equal42.IN5
codepoint[4] => Equal43.IN6
codepoint[4] => Equal44.IN5
codepoint[4] => Equal45.IN6
codepoint[4] => Equal46.IN6
codepoint[4] => Equal47.IN7
codepoint[4] => Equal48.IN1
codepoint[4] => Equal49.IN1
codepoint[4] => Equal50.IN1
codepoint[4] => Equal51.IN1
codepoint[4] => Equal52.IN1
codepoint[4] => Equal53.IN1
codepoint[4] => Equal54.IN1
codepoint[4] => Equal55.IN1
codepoint[4] => Equal56.IN1
codepoint[4] => Equal57.IN1
codepoint[4] => Equal58.IN1
codepoint[4] => Equal59.IN1
codepoint[4] => Equal60.IN1
codepoint[4] => Equal61.IN1
codepoint[4] => Equal62.IN1
codepoint[4] => Equal63.IN1
codepoint[4] => Equal64.IN3
codepoint[4] => Equal65.IN4
codepoint[4] => Equal66.IN4
codepoint[4] => Equal67.IN5
codepoint[4] => Equal68.IN4
codepoint[4] => Equal69.IN5
codepoint[4] => Equal70.IN5
codepoint[4] => Equal71.IN6
codepoint[4] => Equal72.IN4
codepoint[4] => Equal73.IN5
codepoint[4] => Equal74.IN5
codepoint[4] => Equal75.IN6
codepoint[4] => Equal76.IN5
codepoint[4] => Equal77.IN6
codepoint[4] => Equal78.IN6
codepoint[4] => Equal79.IN7
codepoint[4] => Equal80.IN1
codepoint[4] => Equal81.IN1
codepoint[4] => Equal82.IN1
codepoint[4] => Equal83.IN1
codepoint[4] => Equal84.IN1
codepoint[4] => Equal85.IN1
codepoint[4] => Equal86.IN1
codepoint[4] => Equal87.IN1
codepoint[4] => Equal88.IN1
codepoint[4] => Equal89.IN1
codepoint[4] => Equal90.IN1
codepoint[4] => Equal91.IN1
codepoint[4] => Equal92.IN1
codepoint[4] => Equal93.IN1
codepoint[4] => Equal94.IN1
codepoint[4] => Equal95.IN1
codepoint[4] => Equal96.IN3
codepoint[4] => Equal97.IN4
codepoint[4] => Equal98.IN4
codepoint[4] => Equal99.IN5
codepoint[4] => Equal100.IN4
codepoint[4] => Equal101.IN5
codepoint[4] => Equal102.IN5
codepoint[4] => Equal103.IN6
codepoint[4] => Equal104.IN4
codepoint[4] => Equal105.IN5
codepoint[4] => Equal106.IN5
codepoint[4] => Equal107.IN6
codepoint[4] => Equal108.IN5
codepoint[4] => Equal109.IN6
codepoint[4] => Equal110.IN6
codepoint[4] => Equal111.IN7
codepoint[4] => Equal112.IN2
codepoint[4] => Equal113.IN2
codepoint[4] => Equal114.IN2
codepoint[4] => Equal115.IN2
codepoint[4] => Equal116.IN2
codepoint[4] => Equal117.IN2
codepoint[4] => Equal118.IN2
codepoint[4] => Equal119.IN2
codepoint[4] => Equal120.IN2
codepoint[4] => Equal121.IN2
codepoint[4] => Equal122.IN2
codepoint[4] => Equal123.IN2
codepoint[4] => Equal124.IN2
codepoint[4] => Equal125.IN2
codepoint[4] => Equal126.IN2
codepoint[4] => Equal127.IN2
codepoint[4] => Equal128.IN3
codepoint[4] => Equal129.IN4
codepoint[4] => Equal130.IN4
codepoint[4] => Equal131.IN5
codepoint[4] => Equal132.IN4
codepoint[4] => Equal133.IN5
codepoint[4] => Equal134.IN5
codepoint[4] => Equal135.IN6
codepoint[4] => Equal136.IN4
codepoint[4] => Equal137.IN5
codepoint[4] => Equal138.IN5
codepoint[4] => Equal139.IN6
codepoint[4] => Equal140.IN5
codepoint[4] => Equal141.IN6
codepoint[4] => Equal142.IN6
codepoint[4] => Equal143.IN7
codepoint[4] => Equal144.IN1
codepoint[4] => Equal145.IN1
codepoint[4] => Equal146.IN1
codepoint[4] => Equal147.IN1
codepoint[4] => Equal148.IN1
codepoint[4] => Equal149.IN1
codepoint[4] => Equal150.IN1
codepoint[4] => Equal151.IN1
codepoint[4] => Equal152.IN1
codepoint[4] => Equal153.IN1
codepoint[4] => Equal154.IN1
codepoint[4] => Equal155.IN1
codepoint[4] => Equal156.IN1
codepoint[4] => Equal157.IN1
codepoint[4] => Equal158.IN1
codepoint[4] => Equal159.IN1
codepoint[4] => Equal160.IN3
codepoint[4] => Equal161.IN4
codepoint[4] => Equal162.IN4
codepoint[4] => Equal163.IN5
codepoint[4] => Equal164.IN4
codepoint[4] => Equal165.IN5
codepoint[4] => Equal166.IN5
codepoint[4] => Equal167.IN6
codepoint[4] => Equal168.IN4
codepoint[4] => Equal169.IN5
codepoint[4] => Equal170.IN5
codepoint[4] => Equal171.IN6
codepoint[4] => Equal172.IN5
codepoint[4] => Equal173.IN6
codepoint[4] => Equal174.IN6
codepoint[4] => Equal175.IN7
codepoint[4] => Equal176.IN2
codepoint[4] => Equal177.IN2
codepoint[4] => Equal178.IN2
codepoint[4] => Equal179.IN2
codepoint[4] => Equal180.IN2
codepoint[4] => Equal181.IN2
codepoint[4] => Equal182.IN2
codepoint[4] => Equal183.IN2
codepoint[4] => Equal184.IN2
codepoint[4] => Equal185.IN2
codepoint[4] => Equal186.IN2
codepoint[4] => Equal187.IN2
codepoint[4] => Equal188.IN2
codepoint[4] => Equal189.IN2
codepoint[4] => Equal190.IN2
codepoint[4] => Equal191.IN2
codepoint[4] => Equal192.IN3
codepoint[4] => Equal193.IN4
codepoint[4] => Equal194.IN4
codepoint[4] => Equal195.IN5
codepoint[4] => Equal196.IN4
codepoint[4] => Equal197.IN5
codepoint[4] => Equal198.IN5
codepoint[4] => Equal199.IN6
codepoint[4] => Equal200.IN4
codepoint[4] => Equal201.IN5
codepoint[4] => Equal202.IN5
codepoint[4] => Equal203.IN6
codepoint[4] => Equal204.IN5
codepoint[4] => Equal205.IN6
codepoint[4] => Equal206.IN6
codepoint[4] => Equal207.IN7
codepoint[4] => Equal208.IN2
codepoint[4] => Equal209.IN2
codepoint[4] => Equal210.IN2
codepoint[4] => Equal211.IN2
codepoint[4] => Equal212.IN2
codepoint[4] => Equal213.IN2
codepoint[4] => Equal214.IN2
codepoint[4] => Equal215.IN2
codepoint[4] => Equal216.IN2
codepoint[4] => Equal217.IN2
codepoint[4] => Equal218.IN2
codepoint[4] => Equal219.IN2
codepoint[4] => Equal220.IN2
codepoint[4] => Equal221.IN2
codepoint[4] => Equal222.IN2
codepoint[4] => Equal223.IN2
codepoint[4] => Equal224.IN3
codepoint[4] => Equal225.IN4
codepoint[4] => Equal226.IN4
codepoint[4] => Equal227.IN5
codepoint[4] => Equal228.IN4
codepoint[4] => Equal229.IN5
codepoint[4] => Equal230.IN5
codepoint[4] => Equal231.IN6
codepoint[4] => Equal232.IN4
codepoint[4] => Equal233.IN5
codepoint[4] => Equal234.IN5
codepoint[4] => Equal235.IN6
codepoint[4] => Equal236.IN5
codepoint[4] => Equal237.IN6
codepoint[4] => Equal238.IN6
codepoint[4] => Equal239.IN7
codepoint[4] => Equal240.IN3
codepoint[4] => Equal241.IN3
codepoint[4] => Equal242.IN3
codepoint[4] => Equal243.IN3
codepoint[4] => Equal244.IN3
codepoint[4] => Equal245.IN3
codepoint[4] => Equal246.IN3
codepoint[4] => Equal247.IN3
codepoint[4] => Equal248.IN3
codepoint[4] => Equal249.IN3
codepoint[4] => Equal250.IN3
codepoint[4] => Equal251.IN3
codepoint[4] => Equal252.IN3
codepoint[4] => Equal253.IN3
codepoint[4] => Equal254.IN3
codepoint[5] => Equal0.IN2
codepoint[5] => Equal1.IN3
codepoint[5] => Equal2.IN3
codepoint[5] => Equal3.IN4
codepoint[5] => Equal4.IN3
codepoint[5] => Equal5.IN4
codepoint[5] => Equal6.IN4
codepoint[5] => Equal7.IN5
codepoint[5] => Equal8.IN3
codepoint[5] => Equal9.IN4
codepoint[5] => Equal10.IN4
codepoint[5] => Equal11.IN5
codepoint[5] => Equal12.IN4
codepoint[5] => Equal13.IN5
codepoint[5] => Equal14.IN5
codepoint[5] => Equal15.IN6
codepoint[5] => Equal16.IN3
codepoint[5] => Equal17.IN4
codepoint[5] => Equal18.IN4
codepoint[5] => Equal19.IN5
codepoint[5] => Equal20.IN4
codepoint[5] => Equal21.IN5
codepoint[5] => Equal22.IN5
codepoint[5] => Equal23.IN6
codepoint[5] => Equal24.IN4
codepoint[5] => Equal25.IN5
codepoint[5] => Equal26.IN5
codepoint[5] => Equal27.IN6
codepoint[5] => Equal28.IN5
codepoint[5] => Equal29.IN6
codepoint[5] => Equal30.IN6
codepoint[5] => Equal31.IN7
codepoint[5] => Equal32.IN0
codepoint[5] => Equal33.IN0
codepoint[5] => Equal34.IN0
codepoint[5] => Equal35.IN0
codepoint[5] => Equal36.IN0
codepoint[5] => Equal37.IN0
codepoint[5] => Equal38.IN0
codepoint[5] => Equal39.IN0
codepoint[5] => Equal40.IN0
codepoint[5] => Equal41.IN0
codepoint[5] => Equal42.IN0
codepoint[5] => Equal43.IN0
codepoint[5] => Equal44.IN0
codepoint[5] => Equal45.IN0
codepoint[5] => Equal46.IN0
codepoint[5] => Equal47.IN0
codepoint[5] => Equal48.IN0
codepoint[5] => Equal49.IN0
codepoint[5] => Equal50.IN0
codepoint[5] => Equal51.IN0
codepoint[5] => Equal52.IN0
codepoint[5] => Equal53.IN0
codepoint[5] => Equal54.IN0
codepoint[5] => Equal55.IN0
codepoint[5] => Equal56.IN0
codepoint[5] => Equal57.IN0
codepoint[5] => Equal58.IN0
codepoint[5] => Equal59.IN0
codepoint[5] => Equal60.IN0
codepoint[5] => Equal61.IN0
codepoint[5] => Equal62.IN0
codepoint[5] => Equal63.IN0
codepoint[5] => Equal64.IN2
codepoint[5] => Equal65.IN3
codepoint[5] => Equal66.IN3
codepoint[5] => Equal67.IN4
codepoint[5] => Equal68.IN3
codepoint[5] => Equal69.IN4
codepoint[5] => Equal70.IN4
codepoint[5] => Equal71.IN5
codepoint[5] => Equal72.IN3
codepoint[5] => Equal73.IN4
codepoint[5] => Equal74.IN4
codepoint[5] => Equal75.IN5
codepoint[5] => Equal76.IN4
codepoint[5] => Equal77.IN5
codepoint[5] => Equal78.IN5
codepoint[5] => Equal79.IN6
codepoint[5] => Equal80.IN3
codepoint[5] => Equal81.IN4
codepoint[5] => Equal82.IN4
codepoint[5] => Equal83.IN5
codepoint[5] => Equal84.IN4
codepoint[5] => Equal85.IN5
codepoint[5] => Equal86.IN5
codepoint[5] => Equal87.IN6
codepoint[5] => Equal88.IN4
codepoint[5] => Equal89.IN5
codepoint[5] => Equal90.IN5
codepoint[5] => Equal91.IN6
codepoint[5] => Equal92.IN5
codepoint[5] => Equal93.IN6
codepoint[5] => Equal94.IN6
codepoint[5] => Equal95.IN7
codepoint[5] => Equal96.IN1
codepoint[5] => Equal97.IN1
codepoint[5] => Equal98.IN1
codepoint[5] => Equal99.IN1
codepoint[5] => Equal100.IN1
codepoint[5] => Equal101.IN1
codepoint[5] => Equal102.IN1
codepoint[5] => Equal103.IN1
codepoint[5] => Equal104.IN1
codepoint[5] => Equal105.IN1
codepoint[5] => Equal106.IN1
codepoint[5] => Equal107.IN1
codepoint[5] => Equal108.IN1
codepoint[5] => Equal109.IN1
codepoint[5] => Equal110.IN1
codepoint[5] => Equal111.IN1
codepoint[5] => Equal112.IN1
codepoint[5] => Equal113.IN1
codepoint[5] => Equal114.IN1
codepoint[5] => Equal115.IN1
codepoint[5] => Equal116.IN1
codepoint[5] => Equal117.IN1
codepoint[5] => Equal118.IN1
codepoint[5] => Equal119.IN1
codepoint[5] => Equal120.IN1
codepoint[5] => Equal121.IN1
codepoint[5] => Equal122.IN1
codepoint[5] => Equal123.IN1
codepoint[5] => Equal124.IN1
codepoint[5] => Equal125.IN1
codepoint[5] => Equal126.IN1
codepoint[5] => Equal127.IN1
codepoint[5] => Equal128.IN2
codepoint[5] => Equal129.IN3
codepoint[5] => Equal130.IN3
codepoint[5] => Equal131.IN4
codepoint[5] => Equal132.IN3
codepoint[5] => Equal133.IN4
codepoint[5] => Equal134.IN4
codepoint[5] => Equal135.IN5
codepoint[5] => Equal136.IN3
codepoint[5] => Equal137.IN4
codepoint[5] => Equal138.IN4
codepoint[5] => Equal139.IN5
codepoint[5] => Equal140.IN4
codepoint[5] => Equal141.IN5
codepoint[5] => Equal142.IN5
codepoint[5] => Equal143.IN6
codepoint[5] => Equal144.IN3
codepoint[5] => Equal145.IN4
codepoint[5] => Equal146.IN4
codepoint[5] => Equal147.IN5
codepoint[5] => Equal148.IN4
codepoint[5] => Equal149.IN5
codepoint[5] => Equal150.IN5
codepoint[5] => Equal151.IN6
codepoint[5] => Equal152.IN4
codepoint[5] => Equal153.IN5
codepoint[5] => Equal154.IN5
codepoint[5] => Equal155.IN6
codepoint[5] => Equal156.IN5
codepoint[5] => Equal157.IN6
codepoint[5] => Equal158.IN6
codepoint[5] => Equal159.IN7
codepoint[5] => Equal160.IN1
codepoint[5] => Equal161.IN1
codepoint[5] => Equal162.IN1
codepoint[5] => Equal163.IN1
codepoint[5] => Equal164.IN1
codepoint[5] => Equal165.IN1
codepoint[5] => Equal166.IN1
codepoint[5] => Equal167.IN1
codepoint[5] => Equal168.IN1
codepoint[5] => Equal169.IN1
codepoint[5] => Equal170.IN1
codepoint[5] => Equal171.IN1
codepoint[5] => Equal172.IN1
codepoint[5] => Equal173.IN1
codepoint[5] => Equal174.IN1
codepoint[5] => Equal175.IN1
codepoint[5] => Equal176.IN1
codepoint[5] => Equal177.IN1
codepoint[5] => Equal178.IN1
codepoint[5] => Equal179.IN1
codepoint[5] => Equal180.IN1
codepoint[5] => Equal181.IN1
codepoint[5] => Equal182.IN1
codepoint[5] => Equal183.IN1
codepoint[5] => Equal184.IN1
codepoint[5] => Equal185.IN1
codepoint[5] => Equal186.IN1
codepoint[5] => Equal187.IN1
codepoint[5] => Equal188.IN1
codepoint[5] => Equal189.IN1
codepoint[5] => Equal190.IN1
codepoint[5] => Equal191.IN1
codepoint[5] => Equal192.IN2
codepoint[5] => Equal193.IN3
codepoint[5] => Equal194.IN3
codepoint[5] => Equal195.IN4
codepoint[5] => Equal196.IN3
codepoint[5] => Equal197.IN4
codepoint[5] => Equal198.IN4
codepoint[5] => Equal199.IN5
codepoint[5] => Equal200.IN3
codepoint[5] => Equal201.IN4
codepoint[5] => Equal202.IN4
codepoint[5] => Equal203.IN5
codepoint[5] => Equal204.IN4
codepoint[5] => Equal205.IN5
codepoint[5] => Equal206.IN5
codepoint[5] => Equal207.IN6
codepoint[5] => Equal208.IN3
codepoint[5] => Equal209.IN4
codepoint[5] => Equal210.IN4
codepoint[5] => Equal211.IN5
codepoint[5] => Equal212.IN4
codepoint[5] => Equal213.IN5
codepoint[5] => Equal214.IN5
codepoint[5] => Equal215.IN6
codepoint[5] => Equal216.IN4
codepoint[5] => Equal217.IN5
codepoint[5] => Equal218.IN5
codepoint[5] => Equal219.IN6
codepoint[5] => Equal220.IN5
codepoint[5] => Equal221.IN6
codepoint[5] => Equal222.IN6
codepoint[5] => Equal223.IN7
codepoint[5] => Equal224.IN2
codepoint[5] => Equal225.IN2
codepoint[5] => Equal226.IN2
codepoint[5] => Equal227.IN2
codepoint[5] => Equal228.IN2
codepoint[5] => Equal229.IN2
codepoint[5] => Equal230.IN2
codepoint[5] => Equal231.IN2
codepoint[5] => Equal232.IN2
codepoint[5] => Equal233.IN2
codepoint[5] => Equal234.IN2
codepoint[5] => Equal235.IN2
codepoint[5] => Equal236.IN2
codepoint[5] => Equal237.IN2
codepoint[5] => Equal238.IN2
codepoint[5] => Equal239.IN2
codepoint[5] => Equal240.IN2
codepoint[5] => Equal241.IN2
codepoint[5] => Equal242.IN2
codepoint[5] => Equal243.IN2
codepoint[5] => Equal244.IN2
codepoint[5] => Equal245.IN2
codepoint[5] => Equal246.IN2
codepoint[5] => Equal247.IN2
codepoint[5] => Equal248.IN2
codepoint[5] => Equal249.IN2
codepoint[5] => Equal250.IN2
codepoint[5] => Equal251.IN2
codepoint[5] => Equal252.IN2
codepoint[5] => Equal253.IN2
codepoint[5] => Equal254.IN2
codepoint[6] => Equal0.IN1
codepoint[6] => Equal1.IN2
codepoint[6] => Equal2.IN2
codepoint[6] => Equal3.IN3
codepoint[6] => Equal4.IN2
codepoint[6] => Equal5.IN3
codepoint[6] => Equal6.IN3
codepoint[6] => Equal7.IN4
codepoint[6] => Equal8.IN2
codepoint[6] => Equal9.IN3
codepoint[6] => Equal10.IN3
codepoint[6] => Equal11.IN4
codepoint[6] => Equal12.IN3
codepoint[6] => Equal13.IN4
codepoint[6] => Equal14.IN4
codepoint[6] => Equal15.IN5
codepoint[6] => Equal16.IN2
codepoint[6] => Equal17.IN3
codepoint[6] => Equal18.IN3
codepoint[6] => Equal19.IN4
codepoint[6] => Equal20.IN3
codepoint[6] => Equal21.IN4
codepoint[6] => Equal22.IN4
codepoint[6] => Equal23.IN5
codepoint[6] => Equal24.IN3
codepoint[6] => Equal25.IN4
codepoint[6] => Equal26.IN4
codepoint[6] => Equal27.IN5
codepoint[6] => Equal28.IN4
codepoint[6] => Equal29.IN5
codepoint[6] => Equal30.IN5
codepoint[6] => Equal31.IN6
codepoint[6] => Equal32.IN2
codepoint[6] => Equal33.IN3
codepoint[6] => Equal34.IN3
codepoint[6] => Equal35.IN4
codepoint[6] => Equal36.IN3
codepoint[6] => Equal37.IN4
codepoint[6] => Equal38.IN4
codepoint[6] => Equal39.IN5
codepoint[6] => Equal40.IN3
codepoint[6] => Equal41.IN4
codepoint[6] => Equal42.IN4
codepoint[6] => Equal43.IN5
codepoint[6] => Equal44.IN4
codepoint[6] => Equal45.IN5
codepoint[6] => Equal46.IN5
codepoint[6] => Equal47.IN6
codepoint[6] => Equal48.IN3
codepoint[6] => Equal49.IN4
codepoint[6] => Equal50.IN4
codepoint[6] => Equal51.IN5
codepoint[6] => Equal52.IN4
codepoint[6] => Equal53.IN5
codepoint[6] => Equal54.IN5
codepoint[6] => Equal55.IN6
codepoint[6] => Equal56.IN4
codepoint[6] => Equal57.IN5
codepoint[6] => Equal58.IN5
codepoint[6] => Equal59.IN6
codepoint[6] => Equal60.IN5
codepoint[6] => Equal61.IN6
codepoint[6] => Equal62.IN6
codepoint[6] => Equal63.IN7
codepoint[6] => Equal64.IN0
codepoint[6] => Equal65.IN0
codepoint[6] => Equal66.IN0
codepoint[6] => Equal67.IN0
codepoint[6] => Equal68.IN0
codepoint[6] => Equal69.IN0
codepoint[6] => Equal70.IN0
codepoint[6] => Equal71.IN0
codepoint[6] => Equal72.IN0
codepoint[6] => Equal73.IN0
codepoint[6] => Equal74.IN0
codepoint[6] => Equal75.IN0
codepoint[6] => Equal76.IN0
codepoint[6] => Equal77.IN0
codepoint[6] => Equal78.IN0
codepoint[6] => Equal79.IN0
codepoint[6] => Equal80.IN0
codepoint[6] => Equal81.IN0
codepoint[6] => Equal82.IN0
codepoint[6] => Equal83.IN0
codepoint[6] => Equal84.IN0
codepoint[6] => Equal85.IN0
codepoint[6] => Equal86.IN0
codepoint[6] => Equal87.IN0
codepoint[6] => Equal88.IN0
codepoint[6] => Equal89.IN0
codepoint[6] => Equal90.IN0
codepoint[6] => Equal91.IN0
codepoint[6] => Equal92.IN0
codepoint[6] => Equal93.IN0
codepoint[6] => Equal94.IN0
codepoint[6] => Equal95.IN0
codepoint[6] => Equal96.IN0
codepoint[6] => Equal97.IN0
codepoint[6] => Equal98.IN0
codepoint[6] => Equal99.IN0
codepoint[6] => Equal100.IN0
codepoint[6] => Equal101.IN0
codepoint[6] => Equal102.IN0
codepoint[6] => Equal103.IN0
codepoint[6] => Equal104.IN0
codepoint[6] => Equal105.IN0
codepoint[6] => Equal106.IN0
codepoint[6] => Equal107.IN0
codepoint[6] => Equal108.IN0
codepoint[6] => Equal109.IN0
codepoint[6] => Equal110.IN0
codepoint[6] => Equal111.IN0
codepoint[6] => Equal112.IN0
codepoint[6] => Equal113.IN0
codepoint[6] => Equal114.IN0
codepoint[6] => Equal115.IN0
codepoint[6] => Equal116.IN0
codepoint[6] => Equal117.IN0
codepoint[6] => Equal118.IN0
codepoint[6] => Equal119.IN0
codepoint[6] => Equal120.IN0
codepoint[6] => Equal121.IN0
codepoint[6] => Equal122.IN0
codepoint[6] => Equal123.IN0
codepoint[6] => Equal124.IN0
codepoint[6] => Equal125.IN0
codepoint[6] => Equal126.IN0
codepoint[6] => Equal127.IN0
codepoint[6] => Equal128.IN1
codepoint[6] => Equal129.IN2
codepoint[6] => Equal130.IN2
codepoint[6] => Equal131.IN3
codepoint[6] => Equal132.IN2
codepoint[6] => Equal133.IN3
codepoint[6] => Equal134.IN3
codepoint[6] => Equal135.IN4
codepoint[6] => Equal136.IN2
codepoint[6] => Equal137.IN3
codepoint[6] => Equal138.IN3
codepoint[6] => Equal139.IN4
codepoint[6] => Equal140.IN3
codepoint[6] => Equal141.IN4
codepoint[6] => Equal142.IN4
codepoint[6] => Equal143.IN5
codepoint[6] => Equal144.IN2
codepoint[6] => Equal145.IN3
codepoint[6] => Equal146.IN3
codepoint[6] => Equal147.IN4
codepoint[6] => Equal148.IN3
codepoint[6] => Equal149.IN4
codepoint[6] => Equal150.IN4
codepoint[6] => Equal151.IN5
codepoint[6] => Equal152.IN3
codepoint[6] => Equal153.IN4
codepoint[6] => Equal154.IN4
codepoint[6] => Equal155.IN5
codepoint[6] => Equal156.IN4
codepoint[6] => Equal157.IN5
codepoint[6] => Equal158.IN5
codepoint[6] => Equal159.IN6
codepoint[6] => Equal160.IN2
codepoint[6] => Equal161.IN3
codepoint[6] => Equal162.IN3
codepoint[6] => Equal163.IN4
codepoint[6] => Equal164.IN3
codepoint[6] => Equal165.IN4
codepoint[6] => Equal166.IN4
codepoint[6] => Equal167.IN5
codepoint[6] => Equal168.IN3
codepoint[6] => Equal169.IN4
codepoint[6] => Equal170.IN4
codepoint[6] => Equal171.IN5
codepoint[6] => Equal172.IN4
codepoint[6] => Equal173.IN5
codepoint[6] => Equal174.IN5
codepoint[6] => Equal175.IN6
codepoint[6] => Equal176.IN3
codepoint[6] => Equal177.IN4
codepoint[6] => Equal178.IN4
codepoint[6] => Equal179.IN5
codepoint[6] => Equal180.IN4
codepoint[6] => Equal181.IN5
codepoint[6] => Equal182.IN5
codepoint[6] => Equal183.IN6
codepoint[6] => Equal184.IN4
codepoint[6] => Equal185.IN5
codepoint[6] => Equal186.IN5
codepoint[6] => Equal187.IN6
codepoint[6] => Equal188.IN5
codepoint[6] => Equal189.IN6
codepoint[6] => Equal190.IN6
codepoint[6] => Equal191.IN7
codepoint[6] => Equal192.IN1
codepoint[6] => Equal193.IN1
codepoint[6] => Equal194.IN1
codepoint[6] => Equal195.IN1
codepoint[6] => Equal196.IN1
codepoint[6] => Equal197.IN1
codepoint[6] => Equal198.IN1
codepoint[6] => Equal199.IN1
codepoint[6] => Equal200.IN1
codepoint[6] => Equal201.IN1
codepoint[6] => Equal202.IN1
codepoint[6] => Equal203.IN1
codepoint[6] => Equal204.IN1
codepoint[6] => Equal205.IN1
codepoint[6] => Equal206.IN1
codepoint[6] => Equal207.IN1
codepoint[6] => Equal208.IN1
codepoint[6] => Equal209.IN1
codepoint[6] => Equal210.IN1
codepoint[6] => Equal211.IN1
codepoint[6] => Equal212.IN1
codepoint[6] => Equal213.IN1
codepoint[6] => Equal214.IN1
codepoint[6] => Equal215.IN1
codepoint[6] => Equal216.IN1
codepoint[6] => Equal217.IN1
codepoint[6] => Equal218.IN1
codepoint[6] => Equal219.IN1
codepoint[6] => Equal220.IN1
codepoint[6] => Equal221.IN1
codepoint[6] => Equal222.IN1
codepoint[6] => Equal223.IN1
codepoint[6] => Equal224.IN1
codepoint[6] => Equal225.IN1
codepoint[6] => Equal226.IN1
codepoint[6] => Equal227.IN1
codepoint[6] => Equal228.IN1
codepoint[6] => Equal229.IN1
codepoint[6] => Equal230.IN1
codepoint[6] => Equal231.IN1
codepoint[6] => Equal232.IN1
codepoint[6] => Equal233.IN1
codepoint[6] => Equal234.IN1
codepoint[6] => Equal235.IN1
codepoint[6] => Equal236.IN1
codepoint[6] => Equal237.IN1
codepoint[6] => Equal238.IN1
codepoint[6] => Equal239.IN1
codepoint[6] => Equal240.IN1
codepoint[6] => Equal241.IN1
codepoint[6] => Equal242.IN1
codepoint[6] => Equal243.IN1
codepoint[6] => Equal244.IN1
codepoint[6] => Equal245.IN1
codepoint[6] => Equal246.IN1
codepoint[6] => Equal247.IN1
codepoint[6] => Equal248.IN1
codepoint[6] => Equal249.IN1
codepoint[6] => Equal250.IN1
codepoint[6] => Equal251.IN1
codepoint[6] => Equal252.IN1
codepoint[6] => Equal253.IN1
codepoint[6] => Equal254.IN1
codepoint[7] => Equal0.IN0
codepoint[7] => Equal1.IN1
codepoint[7] => Equal2.IN1
codepoint[7] => Equal3.IN2
codepoint[7] => Equal4.IN1
codepoint[7] => Equal5.IN2
codepoint[7] => Equal6.IN2
codepoint[7] => Equal7.IN3
codepoint[7] => Equal8.IN1
codepoint[7] => Equal9.IN2
codepoint[7] => Equal10.IN2
codepoint[7] => Equal11.IN3
codepoint[7] => Equal12.IN2
codepoint[7] => Equal13.IN3
codepoint[7] => Equal14.IN3
codepoint[7] => Equal15.IN4
codepoint[7] => Equal16.IN1
codepoint[7] => Equal17.IN2
codepoint[7] => Equal18.IN2
codepoint[7] => Equal19.IN3
codepoint[7] => Equal20.IN2
codepoint[7] => Equal21.IN3
codepoint[7] => Equal22.IN3
codepoint[7] => Equal23.IN4
codepoint[7] => Equal24.IN2
codepoint[7] => Equal25.IN3
codepoint[7] => Equal26.IN3
codepoint[7] => Equal27.IN4
codepoint[7] => Equal28.IN3
codepoint[7] => Equal29.IN4
codepoint[7] => Equal30.IN4
codepoint[7] => Equal31.IN5
codepoint[7] => Equal32.IN1
codepoint[7] => Equal33.IN2
codepoint[7] => Equal34.IN2
codepoint[7] => Equal35.IN3
codepoint[7] => Equal36.IN2
codepoint[7] => Equal37.IN3
codepoint[7] => Equal38.IN3
codepoint[7] => Equal39.IN4
codepoint[7] => Equal40.IN2
codepoint[7] => Equal41.IN3
codepoint[7] => Equal42.IN3
codepoint[7] => Equal43.IN4
codepoint[7] => Equal44.IN3
codepoint[7] => Equal45.IN4
codepoint[7] => Equal46.IN4
codepoint[7] => Equal47.IN5
codepoint[7] => Equal48.IN2
codepoint[7] => Equal49.IN3
codepoint[7] => Equal50.IN3
codepoint[7] => Equal51.IN4
codepoint[7] => Equal52.IN3
codepoint[7] => Equal53.IN4
codepoint[7] => Equal54.IN4
codepoint[7] => Equal55.IN5
codepoint[7] => Equal56.IN3
codepoint[7] => Equal57.IN4
codepoint[7] => Equal58.IN4
codepoint[7] => Equal59.IN5
codepoint[7] => Equal60.IN4
codepoint[7] => Equal61.IN5
codepoint[7] => Equal62.IN5
codepoint[7] => Equal63.IN6
codepoint[7] => Equal64.IN1
codepoint[7] => Equal65.IN2
codepoint[7] => Equal66.IN2
codepoint[7] => Equal67.IN3
codepoint[7] => Equal68.IN2
codepoint[7] => Equal69.IN3
codepoint[7] => Equal70.IN3
codepoint[7] => Equal71.IN4
codepoint[7] => Equal72.IN2
codepoint[7] => Equal73.IN3
codepoint[7] => Equal74.IN3
codepoint[7] => Equal75.IN4
codepoint[7] => Equal76.IN3
codepoint[7] => Equal77.IN4
codepoint[7] => Equal78.IN4
codepoint[7] => Equal79.IN5
codepoint[7] => Equal80.IN2
codepoint[7] => Equal81.IN3
codepoint[7] => Equal82.IN3
codepoint[7] => Equal83.IN4
codepoint[7] => Equal84.IN3
codepoint[7] => Equal85.IN4
codepoint[7] => Equal86.IN4
codepoint[7] => Equal87.IN5
codepoint[7] => Equal88.IN3
codepoint[7] => Equal89.IN4
codepoint[7] => Equal90.IN4
codepoint[7] => Equal91.IN5
codepoint[7] => Equal92.IN4
codepoint[7] => Equal93.IN5
codepoint[7] => Equal94.IN5
codepoint[7] => Equal95.IN6
codepoint[7] => Equal96.IN2
codepoint[7] => Equal97.IN3
codepoint[7] => Equal98.IN3
codepoint[7] => Equal99.IN4
codepoint[7] => Equal100.IN3
codepoint[7] => Equal101.IN4
codepoint[7] => Equal102.IN4
codepoint[7] => Equal103.IN5
codepoint[7] => Equal104.IN3
codepoint[7] => Equal105.IN4
codepoint[7] => Equal106.IN4
codepoint[7] => Equal107.IN5
codepoint[7] => Equal108.IN4
codepoint[7] => Equal109.IN5
codepoint[7] => Equal110.IN5
codepoint[7] => Equal111.IN6
codepoint[7] => Equal112.IN3
codepoint[7] => Equal113.IN4
codepoint[7] => Equal114.IN4
codepoint[7] => Equal115.IN5
codepoint[7] => Equal116.IN4
codepoint[7] => Equal117.IN5
codepoint[7] => Equal118.IN5
codepoint[7] => Equal119.IN6
codepoint[7] => Equal120.IN4
codepoint[7] => Equal121.IN5
codepoint[7] => Equal122.IN5
codepoint[7] => Equal123.IN6
codepoint[7] => Equal124.IN5
codepoint[7] => Equal125.IN6
codepoint[7] => Equal126.IN6
codepoint[7] => Equal127.IN7
codepoint[7] => Equal128.IN0
codepoint[7] => Equal129.IN0
codepoint[7] => Equal130.IN0
codepoint[7] => Equal131.IN0
codepoint[7] => Equal132.IN0
codepoint[7] => Equal133.IN0
codepoint[7] => Equal134.IN0
codepoint[7] => Equal135.IN0
codepoint[7] => Equal136.IN0
codepoint[7] => Equal137.IN0
codepoint[7] => Equal138.IN0
codepoint[7] => Equal139.IN0
codepoint[7] => Equal140.IN0
codepoint[7] => Equal141.IN0
codepoint[7] => Equal142.IN0
codepoint[7] => Equal143.IN0
codepoint[7] => Equal144.IN0
codepoint[7] => Equal145.IN0
codepoint[7] => Equal146.IN0
codepoint[7] => Equal147.IN0
codepoint[7] => Equal148.IN0
codepoint[7] => Equal149.IN0
codepoint[7] => Equal150.IN0
codepoint[7] => Equal151.IN0
codepoint[7] => Equal152.IN0
codepoint[7] => Equal153.IN0
codepoint[7] => Equal154.IN0
codepoint[7] => Equal155.IN0
codepoint[7] => Equal156.IN0
codepoint[7] => Equal157.IN0
codepoint[7] => Equal158.IN0
codepoint[7] => Equal159.IN0
codepoint[7] => Equal160.IN0
codepoint[7] => Equal161.IN0
codepoint[7] => Equal162.IN0
codepoint[7] => Equal163.IN0
codepoint[7] => Equal164.IN0
codepoint[7] => Equal165.IN0
codepoint[7] => Equal166.IN0
codepoint[7] => Equal167.IN0
codepoint[7] => Equal168.IN0
codepoint[7] => Equal169.IN0
codepoint[7] => Equal170.IN0
codepoint[7] => Equal171.IN0
codepoint[7] => Equal172.IN0
codepoint[7] => Equal173.IN0
codepoint[7] => Equal174.IN0
codepoint[7] => Equal175.IN0
codepoint[7] => Equal176.IN0
codepoint[7] => Equal177.IN0
codepoint[7] => Equal178.IN0
codepoint[7] => Equal179.IN0
codepoint[7] => Equal180.IN0
codepoint[7] => Equal181.IN0
codepoint[7] => Equal182.IN0
codepoint[7] => Equal183.IN0
codepoint[7] => Equal184.IN0
codepoint[7] => Equal185.IN0
codepoint[7] => Equal186.IN0
codepoint[7] => Equal187.IN0
codepoint[7] => Equal188.IN0
codepoint[7] => Equal189.IN0
codepoint[7] => Equal190.IN0
codepoint[7] => Equal191.IN0
codepoint[7] => Equal192.IN0
codepoint[7] => Equal193.IN0
codepoint[7] => Equal194.IN0
codepoint[7] => Equal195.IN0
codepoint[7] => Equal196.IN0
codepoint[7] => Equal197.IN0
codepoint[7] => Equal198.IN0
codepoint[7] => Equal199.IN0
codepoint[7] => Equal200.IN0
codepoint[7] => Equal201.IN0
codepoint[7] => Equal202.IN0
codepoint[7] => Equal203.IN0
codepoint[7] => Equal204.IN0
codepoint[7] => Equal205.IN0
codepoint[7] => Equal206.IN0
codepoint[7] => Equal207.IN0
codepoint[7] => Equal208.IN0
codepoint[7] => Equal209.IN0
codepoint[7] => Equal210.IN0
codepoint[7] => Equal211.IN0
codepoint[7] => Equal212.IN0
codepoint[7] => Equal213.IN0
codepoint[7] => Equal214.IN0
codepoint[7] => Equal215.IN0
codepoint[7] => Equal216.IN0
codepoint[7] => Equal217.IN0
codepoint[7] => Equal218.IN0
codepoint[7] => Equal219.IN0
codepoint[7] => Equal220.IN0
codepoint[7] => Equal221.IN0
codepoint[7] => Equal222.IN0
codepoint[7] => Equal223.IN0
codepoint[7] => Equal224.IN0
codepoint[7] => Equal225.IN0
codepoint[7] => Equal226.IN0
codepoint[7] => Equal227.IN0
codepoint[7] => Equal228.IN0
codepoint[7] => Equal229.IN0
codepoint[7] => Equal230.IN0
codepoint[7] => Equal231.IN0
codepoint[7] => Equal232.IN0
codepoint[7] => Equal233.IN0
codepoint[7] => Equal234.IN0
codepoint[7] => Equal235.IN0
codepoint[7] => Equal236.IN0
codepoint[7] => Equal237.IN0
codepoint[7] => Equal238.IN0
codepoint[7] => Equal239.IN0
codepoint[7] => Equal240.IN0
codepoint[7] => Equal241.IN0
codepoint[7] => Equal242.IN0
codepoint[7] => Equal243.IN0
codepoint[7] => Equal244.IN0
codepoint[7] => Equal245.IN0
codepoint[7] => Equal246.IN0
codepoint[7] => Equal247.IN0
codepoint[7] => Equal248.IN0
codepoint[7] => Equal249.IN0
codepoint[7] => Equal250.IN0
codepoint[7] => Equal251.IN0
codepoint[7] => Equal252.IN0
codepoint[7] => Equal253.IN0
codepoint[7] => Equal254.IN0
glyph[0] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[1] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[2] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[3] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[4] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[5] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[6] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[7] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[8] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[9] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[10] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[11] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[12] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[13] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[14] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[15] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[16] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[17] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[18] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[19] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[20] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[21] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[22] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[23] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[24] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[25] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[26] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[27] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[28] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[29] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[30] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[31] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[32] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[33] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[34] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[35] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[36] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[37] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[38] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[39] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[40] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[41] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[42] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[43] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[44] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[45] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[46] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[47] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[48] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[49] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[50] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[51] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[52] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[53] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[54] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[55] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[56] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[57] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[58] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[59] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[60] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[61] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[62] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[63] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[64] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[65] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[66] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[67] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[68] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[69] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[70] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[71] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[72] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[73] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[74] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[75] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[76] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[77] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[78] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[79] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[80] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[81] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[82] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[83] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[84] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[85] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[86] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[87] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[88] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[89] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[90] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[91] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[92] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[93] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[94] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[95] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[96] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[97] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[98] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[99] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[100] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[101] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[102] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[103] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[104] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[105] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[106] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[107] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[108] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[109] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[110] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[111] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[112] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[113] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[114] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[115] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[116] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[117] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[118] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[119] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[120] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[121] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[122] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[123] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[124] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[125] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[126] <= glyph.DB_MAX_OUTPUT_PORT_TYPE
glyph[127] <= glyph.DB_MAX_OUTPUT_PORT_TYPE


|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|console:console|attributemap:attributemap
attribute[0] => Equal8.IN3
attribute[0] => Equal9.IN0
attribute[0] => Equal10.IN3
attribute[0] => Equal11.IN1
attribute[0] => Equal12.IN3
attribute[0] => Equal13.IN1
attribute[0] => Equal14.IN3
attribute[0] => Equal15.IN2
attribute[0] => Equal16.IN3
attribute[0] => Equal17.IN1
attribute[0] => Equal18.IN3
attribute[0] => Equal19.IN2
attribute[0] => Equal20.IN3
attribute[0] => Equal21.IN2
attribute[0] => Equal22.IN3
attribute[0] => Equal23.IN3
attribute[1] => Equal8.IN2
attribute[1] => Equal9.IN3
attribute[1] => Equal10.IN0
attribute[1] => Equal11.IN0
attribute[1] => Equal12.IN2
attribute[1] => Equal13.IN3
attribute[1] => Equal14.IN1
attribute[1] => Equal15.IN1
attribute[1] => Equal16.IN2
attribute[1] => Equal17.IN3
attribute[1] => Equal18.IN1
attribute[1] => Equal19.IN1
attribute[1] => Equal20.IN2
attribute[1] => Equal21.IN3
attribute[1] => Equal22.IN2
attribute[1] => Equal23.IN2
attribute[2] => Equal8.IN1
attribute[2] => Equal9.IN2
attribute[2] => Equal10.IN2
attribute[2] => Equal11.IN3
attribute[2] => Equal12.IN0
attribute[2] => Equal13.IN0
attribute[2] => Equal14.IN0
attribute[2] => Equal15.IN0
attribute[2] => Equal16.IN1
attribute[2] => Equal17.IN2
attribute[2] => Equal18.IN2
attribute[2] => Equal19.IN3
attribute[2] => Equal20.IN1
attribute[2] => Equal21.IN1
attribute[2] => Equal22.IN1
attribute[2] => Equal23.IN1
attribute[3] => Equal8.IN0
attribute[3] => Equal9.IN1
attribute[3] => Equal10.IN1
attribute[3] => Equal11.IN2
attribute[3] => Equal12.IN1
attribute[3] => Equal13.IN2
attribute[3] => Equal14.IN2
attribute[3] => Equal15.IN3
attribute[3] => Equal16.IN0
attribute[3] => Equal17.IN0
attribute[3] => Equal18.IN0
attribute[3] => Equal19.IN0
attribute[3] => Equal20.IN0
attribute[3] => Equal21.IN0
attribute[3] => Equal22.IN0
attribute[3] => Equal23.IN0
attribute[4] => Equal0.IN2
attribute[4] => Equal1.IN0
attribute[4] => Equal2.IN2
attribute[4] => Equal3.IN1
attribute[4] => Equal4.IN2
attribute[4] => Equal5.IN1
attribute[4] => Equal6.IN2
attribute[4] => Equal7.IN2
attribute[5] => Equal0.IN1
attribute[5] => Equal1.IN2
attribute[5] => Equal2.IN0
attribute[5] => Equal3.IN0
attribute[5] => Equal4.IN1
attribute[5] => Equal5.IN2
attribute[5] => Equal6.IN1
attribute[5] => Equal7.IN1
attribute[6] => Equal0.IN0
attribute[6] => Equal1.IN1
attribute[6] => Equal2.IN1
attribute[6] => Equal3.IN2
attribute[6] => Equal4.IN0
attribute[6] => Equal5.IN0
attribute[6] => Equal6.IN0
attribute[6] => Equal7.IN0
attribute[7] => blink.DATAIN
fgrgb[0] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[1] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[2] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[3] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[4] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[5] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[6] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[7] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[8] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[9] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[10] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[11] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[12] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[13] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[14] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[15] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[16] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[17] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[18] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[19] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[20] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[21] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[22] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
fgrgb[23] <= fgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[0] <= <GND>
bgrgb[1] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[2] <= <GND>
bgrgb[3] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[4] <= <GND>
bgrgb[5] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[6] <= <GND>
bgrgb[7] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[8] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[9] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[10] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[11] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[12] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[13] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[14] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[15] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[16] <= <GND>
bgrgb[17] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[18] <= <GND>
bgrgb[19] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[20] <= <GND>
bgrgb[21] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
bgrgb[22] <= <GND>
bgrgb[23] <= bgrgb.DB_MAX_OUTPUT_PORT_TYPE
blink <= attribute[7].DB_MAX_OUTPUT_PORT_TYPE


