{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 3,
    "design__inferred_latch__count": 0,
    "design__instance__count": 13396,
    "design__instance__area": 157645,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1085,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 5,
    "power__internal__total": 0.0016930203419178724,
    "power__switching__total": 0.0008514089277014136,
    "power__leakage__total": 1.540146001843823e-07,
    "power__total": 0.0025445830542594194,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.264067,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.264067,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.313872,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.343798,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.313872,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.330818,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1996,
    "design__max_fanout_violation__count": 139,
    "design__max_cap_violation__count": 724,
    "clock__skew__worst_hold": -0.792942,
    "clock__skew__worst_setup": -2.353387,
    "timing__hold__ws": 0.11121,
    "timing__setup__ws": 7.635827,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.11121,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 10.20333,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 13395,
    "design__instance__area__stdcell": 103030,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.698157,
    "design__instance__utilization__stdcell": 0.601858,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 425409,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 522,
    "antenna__violating__nets": 36,
    "antenna__violating__pins": 41,
    "route__antenna_violation__count": 36,
    "route__net": 11085,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 15757,
    "route__wirelength__iter:1": 518023,
    "route__drc_errors__iter:2": 9777,
    "route__wirelength__iter:2": 513067,
    "route__drc_errors__iter:3": 9114,
    "route__wirelength__iter:3": 511902,
    "route__drc_errors__iter:4": 3499,
    "route__wirelength__iter:4": 511538,
    "route__drc_errors__iter:5": 1279,
    "route__wirelength__iter:5": 511574,
    "route__drc_errors__iter:6": 503,
    "route__wirelength__iter:6": 511584,
    "route__drc_errors__iter:7": 310,
    "route__wirelength__iter:7": 511516,
    "route__drc_errors__iter:8": 224,
    "route__wirelength__iter:8": 511483,
    "route__drc_errors__iter:9": 221,
    "route__wirelength__iter:9": 511509,
    "route__drc_errors__iter:10": 134,
    "route__wirelength__iter:10": 511411,
    "route__drc_errors__iter:11": 36,
    "route__wirelength__iter:11": 511449,
    "route__drc_errors__iter:12": 10,
    "route__wirelength__iter:12": 511464,
    "route__drc_errors__iter:13": 10,
    "route__wirelength__iter:13": 511464,
    "route__drc_errors__iter:14": 10,
    "route__wirelength__iter:14": 511464,
    "route__drc_errors__iter:15": 0,
    "route__wirelength__iter:15": 511467,
    "route__drc_errors": 0,
    "route__wirelength": 511467,
    "route__vias": 95775,
    "route__vias__singlecut": 95775,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1142.15,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 62,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1826,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 654,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.302866,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.302866,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.868544,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 7.753121,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.868544,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 10.495011,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 62,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 592,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 4,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.835645,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.835645,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.114267,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.374074,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114267,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.592041,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 62,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 993,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.197012,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.197012,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.309327,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.452388,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.309327,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.581598,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 62,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1671,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 547,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.184667,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.184667,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.859593,
    "timing__setup__ws__corner:min_ss_100C_1v60": 7.939248,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.859593,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 10.976655,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 62,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 401,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.792942,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.792942,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11121,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.455827,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11121,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 18.760368,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 62,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1155,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 7,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.294002,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.294002,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.317926,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.271137,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.317926,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.17975,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 62,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1996,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 724,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.353387,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.353387,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.877987,
    "timing__setup__ws__corner:max_ss_100C_1v60": 7.635827,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.877987,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 10.20333,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 62,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 632,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 6,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.856271,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.856271,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.117447,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 11.318779,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117447,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.493818,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 62,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 62,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79977,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 4.02469e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000231917,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000564978,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.53043e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000564978,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.02e-05,
    "ir__drop__worst": 0.000232,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}