slowDDR3.v
.bsp/
.bloop/
.metals/
.vscode/
project/
target/

# testing
ddr3-sdram-verilog-model.zip
model-unpatched/
model/
# iverilog
tb-iverilog
tb-iverilog-trace
tb.fst
# questa
work/
transcript
