Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TimeTaggerController.ngc ...
WARNING:NetListWriters:298 - No output is written to TimeTaggerController.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus output_buffer/ramctrl/sdram_a_mux0000<9
   : 0> on block TimeTaggerController is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   tagger/tagger_purifier/tagger_serializer/write_data<31 : 0> on block
   TimeTaggerController is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file TimeTaggerController.edif ...
ngc2edif: Total memory usage is 145552 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 103752 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design PurifierBuffer.ngc ...
WARNING:NetListWriters:298 - No output is written to PurifierBuffer.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file PurifierBuffer.edif ...
ngc2edif: Total memory usage is 104272 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCore.ngc ...
WARNING:NetListWriters:298 - No output is written to okCore.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd_ti_addr_addsub0000_cy<5 : 2> on
   block okCore is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file okCore.edif ...
ngc2edif: Total memory usage is 104152 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 103720 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 103832 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RamFifo_Output.ngc ...
WARNING:NetListWriters:298 - No output is written to RamFifo_Output.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RamFifo_Output.edif ...
ngc2edif: Total memory usage is 104920 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RamFifo_Input.ngc ...
WARNING:NetListWriters:298 - No output is written to RamFifo_Input.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RamFifo_Input.edif ...
ngc2edif: Total memory usage is 104760 kilobytes

