// Seed: 3491215643
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(negedge 1) 1)
  else $display(1'd0 * id_2, id_2, 1'b0);
  assign id_1[1'd0] = 1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
