5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd null_stmt1.7.vcd -o null_stmt1.7.cdd -v null_stmt1.7.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt1.7.v 10 30 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" null_stmt1.7.v 0 18 1
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 a
2 4 15 10008 1 37 16 2 3
2 5 16 c000f 1 0 21004 0 0 1 16 0 0
2 6 16 70007 1 1 1004 0 0 1 1 b
2 7 16 7000f 2 11 1048 5 6 1 18 0 1 0 1 0 0
2 8 16 10011 2 59 100a 7 0 1 18 0 1 0 0 0 0
2 9 17 50008 1 0 21008 0 0 1 16 1 0
2 10 17 10001 0 1 1410 0 0 1 1 a
2 11 17 10008 1 37 1a 9 10
4 11 0 0 0
4 8 0 11 0
4 4 11 8 8
3 1 main.$u1 "main.$u1" null_stmt1.7.v 0 28 1
