PHV ALLOCATION SUCCESSFUL
PHV Allocation
+-----------+-------+-----------------+----------------------------------------------------+
|Container  |Gress  |Container Slice  |Field Slice                                         |
+-----------+-------+-----------------+----------------------------------------------------+
|B0         |I-HW   |[2:0]            |ingress::ig_intr_md_for_dprsr.mirror_type           |
|           |       |                 |                                                    |
|B1         |I-HW   |[2:0]            |ingress::ig_intr_md_for_dprsr.drop_ctl              |
|           |       |[3]              |ingress::ig_intr_md_for_tm.bypass_egress            |
|           |       |[5:4]            |ingress::meta.do_action                             |
|           |       |[6]              |ingress::meta.first_in                              |
|           |       |[6]              |ingress::meta.first_out                             |
|           |       |[7]              |ingress::meta.hash_value[16]                        |
|           |       |                 |                                                    |
|B2         |I-HW   |[3:0]            |ingress::hdr.tcp.res                                |
|           |       |[7:4]            |ingress::hdr.tcp.data_offset                        |
|           |       |                 |                                                    |
|B3         |I-HW   |[3:0]            |ingress::meta.data_offset                           |
|           |       |[7:4]            |ingress::$pad4                                      |
|           |       |                 |                                                    |
|B4         |I-HW   |[3:0]            |ingress::hdr.ipv4.ihl                               |
|           |       |[7:4]            |ingress::hdr.ipv4.version                           |
|           |       |                 |                                                    |
|B5         |I-HW   |                 |ingress::hdr.ipv4.protocol                          |
|           |       |                 |                                                    |
|B6         |I-HW   |                 |ingress::meta.times                                 |
|           |       |                 |                                                    |
|B7         |I-HW   |[0]              |ingress::hdr.ethernet.$valid                        |
|           |       |[1]              |ingress::hdr.record.$valid                          |
|           |       |[2]              |ingress::hdr.ipv4.$valid                            |
|           |       |[3]              |ingress::hdr.tcp.$valid                             |
|           |       |[4]              |ingress::hdr.udp.$valid                             |
|           |       |[5]              |ingress::meta.next_table                            |
|           |       |[6]              |ingress::meta.set_rule                              |
|           |       |[7]              |ingress::meta.hash_value2[16]                       |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|H0         |I-HW   |[8:0]            |ingress::ig_intr_md_for_tm.ucast_egress_port        |
|           |       |                 |                                                    |
|H1         |I-HW   |[9:0]            |ingress::meta.mirror_session                        |
|           |       |                 |                                                    |
|H2         |I-HW   |                 |ingress::hdr.udp.dst_port                           |
|           |       |                 |ingress::hdr.tcp.dst_port                           |
|           |       |                 |                                                    |
|H3         |I-HW   |                 |ingress::meta.dst_port                              |
|           |       |                 |                                                    |
|H4         |I-HW   |                 |ingress::hdr.udp.src_port                           |
|           |       |                 |ingress::hdr.tcp.src_port                           |
|           |       |                 |                                                    |
|H5         |I-HW   |                 |ingress::meta.src_port                              |
|           |       |                 |                                                    |
|H6         |I-HW   |                 |ingress::ig_intr_md_from_prsr.global_tstamp[47:32]  |
|           |       |                 |                                                    |
|H7         |I-HW   |                 |ingress::hdr.record.in_time[47:32]                  |
|           |       |                 |                                                    |
|H8         |I-HW   |                 |ingress::meta.in_time[47:32]                        |
|           |       |                 |                                                    |
|H9         |I-HW   |                 |ingress::hdr.ethernet.ether_type                    |
|           |       |                 |                                                    |
|H10        |I-HW   |                 |ingress::hdr.ipv4.total_len                         |
|           |       |                 |                                                    |
|H11        |I-HW   |                 |ingress::meta.hash_value[15:0]                      |
|           |       |                 |                                                    |
|H12        |I-HW   |                 |ingress::meta.hash_value2[15:0]                     |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|H16        |E-HW   |[8:0]            |egress::eg_intr_md.egress_port                      |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|W0         |I-HW   |                 |ingress::ig_intr_md_from_prsr.global_tstamp[31:0]   |
|           |       |                 |                                                    |
|W1         |I-HW   |                 |ingress::hdr.record.in_time[31:0]                   |
|           |       |                 |                                                    |
|W2         |I-HW   |                 |ingress::meta.in_time[31:0]                         |
|           |       |                 |                                                    |
|W3         |I-HW   |                 |ingress::hdr.ipv4.src_addr                          |
|           |       |                 |                                                    |
|W4         |I-HW   |                 |ingress::hdr.ipv4.dst_addr                          |
|           |       |                 |                                                    |
|W5         |I-HW   |[16:0]           |ingress::meta.hash_value3                           |
|           |       |[17]             |ingress::first_in1_0                                |
|           |       |[18]             |ingress::first_in2_0                                |
|           |       |[19]             |ingress::first_in3_0                                |
|           |       |[17]             |ingress::first_out1_0                               |
|           |       |[18]             |ingress::first_out2_0                               |
|           |       |[19]             |ingress::first_out3_0                               |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|TB0        |I      |[0]              |ingress::hdr.tcp.fin                                |
|           |       |[1]              |ingress::hdr.tcp.syn                                |
|           |       |[2]              |ingress::hdr.tcp.reset                              |
|           |       |[3]              |ingress::hdr.tcp.push                               |
|           |       |[4]              |ingress::hdr.tcp.ack                                |
|           |       |[5]              |ingress::hdr.tcp.urg                                |
|           |       |[6]              |ingress::hdr.tcp.ecn                                |
|           |       |[7]              |ingress::hdr.tcp.cwr                                |
|           |       |                 |                                                    |
|TH0        |I      |                 |ingress::hdr.tcp.ack_no[15:0]                       |
|           |       |                 |                                                    |
|TW0        |I      |[12:0]           |ingress::hdr.ipv4.frag_offset                       |
|           |       |[15:13]          |ingress::hdr.ipv4.flags                             |
|           |       |[31:16]          |ingress::hdr.ipv4.identification                    |
|           |       |                 |                                                    |
|TB1        |I      |                 |ingress::hdr.ipv4.ttl                               |
|           |       |                 |                                                    |
|TH1        |I      |                 |ingress::hdr.tcp.ack_no[31:16]                      |
|           |       |                 |                                                    |
|TW1        |I      |[15:0]           |ingress::hdr.udp.checksum                           |
|           |       |[31:16]          |ingress::hdr.udp.hdr_length                         |
|           |       |[15:0]           |ingress::hdr.tcp.urgent_ptr                         |
|           |       |[31:16]          |ingress::hdr.tcp.checksum                           |
|           |       |                 |                                                    |
|TB2        |I      |                 |ingress::hdr.ipv4.diffserv                          |
|           |       |                 |                                                    |
|TH2        |I      |                 |ingress::hdr.tcp.seq_no[15:0]                       |
|           |       |                 |                                                    |
|TW2        |I      |                 |ingress::hdr.ethernet.src_addr[31:0]                |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|TH3        |I      |                 |ingress::hdr.tcp.seq_no[31:16]                      |
|           |       |                 |                                                    |
|TW3        |I      |                 |ingress::hdr.ethernet.dst_addr[31:0]                |
|           |       |                 |                                                    |
|TH4        |I      |                 |ingress::hdr.ethernet.src_addr[47:32]               |
|           |       |                 |                                                    |
|TH5        |I      |                 |ingress::hdr.ethernet.dst_addr[47:32]               |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|TH6        |I      |                 |ingress::hdr.ipv4.hdr_checksum                      |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
|TH7        |I      |                 |ingress::hdr.tcp.window                             |
|           |       |                 |                                                    |
|...        |       |                 |                                                    |
|           |       |                 |                                                    |
+-----------+-------+-----------------+----------------------------------------------------+


POV Allocation (ingress):
+-----------+-----------------+------------------------------+
|Container  |Container Slice  |Field Slice                   |
+-----------+-----------------+------------------------------+
|B7         |[0]              |ingress::hdr.ethernet.$valid  |
|           |[1]              |ingress::hdr.record.$valid    |
|           |[2]              |ingress::hdr.ipv4.$valid      |
|           |[3]              |ingress::hdr.tcp.$valid       |
|           |[4]              |ingress::hdr.udp.$valid       |
+-----------+-----------------+------------------------------+
|           |Total Bits Used  |5 / 256 ( 1.95 %)             |
|           |Pack Density     |5 / 8 ( 62.5 %)               |
+-----------+-----------------+------------------------------+

+----------------------------------------------------+------------+-----------+----------------+-----------------+
|Field Slice                                         |Live Range  |Container  |Container Type  |Container Slice  |
+----------------------------------------------------+------------+-----------+----------------+-----------------+
|ingress::ig_intr_md_from_prsr.global_tstamp[47:32]  |[-1r, 8w]   |H6         |H               |                 |
|ingress::ig_intr_md_from_prsr.global_tstamp[31:0]   |[-1r, 8w]   |W0         |W               |                 |
|ingress::hdr.ethernet.dst_addr[47:32]               |[-1r, 8w]   |TH5        |TH              |                 |
|ingress::hdr.ethernet.dst_addr[31:0]                |[-1r, 8w]   |TW3        |TW              |                 |
|ingress::hdr.ethernet.src_addr[47:32]               |[-1r, 8w]   |TH4        |TH              |                 |
|ingress::hdr.ethernet.src_addr[31:0]                |[-1r, 8w]   |TW2        |TW              |                 |
|ingress::hdr.ethernet.ether_type                    |[-1r, 8w]   |H9         |H               |                 |
|ingress::hdr.record.in_time[47:32]                  |[-1r, 8w]   |H7         |H               |                 |
|ingress::hdr.record.in_time[31:0]                   |[-1r, 8w]   |W1         |W               |                 |
|ingress::hdr.ipv4.version                           |[-1r, 8w]   |B4         |B               |[7:4]            |
|ingress::hdr.ipv4.ihl                               |[-1r, 8w]   |B4         |B               |[3:0]            |
|ingress::hdr.ipv4.diffserv                          |[-1r, 8w]   |TB2        |TB              |                 |
|ingress::hdr.ipv4.total_len                         |[-1r, 8w]   |H10        |H               |                 |
|ingress::hdr.ipv4.identification                    |[-1r, 8w]   |TW0        |TW              |[31:16]          |
|ingress::hdr.ipv4.flags                             |[-1r, 8w]   |TW0        |TW              |[15:13]          |
|ingress::hdr.ipv4.frag_offset                       |[-1r, 8w]   |TW0        |TW              |[12:0]           |
|ingress::hdr.ipv4.ttl                               |[-1r, 8w]   |TB1        |TB              |                 |
|ingress::hdr.ipv4.protocol                          |[-1r, 8w]   |B5         |B               |                 |
|ingress::hdr.ipv4.hdr_checksum                      |[-1r, 8w]   |TH6        |TH              |                 |
|ingress::hdr.ipv4.src_addr                          |[-1r, 8w]   |W3         |W               |                 |
|ingress::hdr.ipv4.dst_addr                          |[-1r, 8w]   |W4         |W               |                 |
|ingress::hdr.tcp.src_port                           |[-1r, 8w]   |H4         |H               |                 |
|ingress::hdr.tcp.dst_port                           |[-1r, 8w]   |H2         |H               |                 |
|ingress::hdr.tcp.seq_no[15:0]                       |[-1r, 8w]   |TH2        |TH              |                 |
|ingress::hdr.tcp.seq_no[31:16]                      |[-1r, 8w]   |TH3        |TH              |                 |
|ingress::hdr.tcp.ack_no[15:0]                       |[-1r, 8w]   |TH0        |TH              |                 |
|ingress::hdr.tcp.ack_no[31:16]                      |[-1r, 8w]   |TH1        |TH              |                 |
|ingress::hdr.tcp.data_offset                        |[-1r, 8w]   |B2         |B               |[7:4]            |
|ingress::hdr.tcp.res                                |[-1r, 8w]   |B2         |B               |[3:0]            |
|ingress::hdr.tcp.cwr                                |[-1r, 8w]   |TB0        |TB              |[7]              |
|ingress::hdr.tcp.ecn                                |[-1r, 8w]   |TB0        |TB              |[6]              |
|ingress::hdr.tcp.urg                                |[-1r, 8w]   |TB0        |TB              |[5]              |
|ingress::hdr.tcp.ack                                |[-1r, 8w]   |TB0        |TB              |[4]              |
|ingress::hdr.tcp.push                               |[-1r, 8w]   |TB0        |TB              |[3]              |
|ingress::hdr.tcp.reset                              |[-1r, 8w]   |TB0        |TB              |[2]              |
|ingress::hdr.tcp.syn                                |[-1r, 8w]   |TB0        |TB              |[1]              |
|ingress::hdr.tcp.fin                                |[-1r, 8w]   |TB0        |TB              |[0]              |
|ingress::hdr.tcp.window                             |[-1r, 8w]   |TH7        |TH              |                 |
|ingress::hdr.tcp.checksum                           |[-1r, 8w]   |TW1        |TW              |[31:16]          |
|ingress::hdr.tcp.urgent_ptr                         |[-1r, 8w]   |TW1        |TW              |[15:0]           |
|ingress::hdr.udp.src_port                           |[-1r, 8w]   |H4         |H               |                 |
|ingress::hdr.udp.dst_port                           |[-1r, 8w]   |H2         |H               |                 |
|ingress::hdr.udp.hdr_length                         |[-1r, 8w]   |TW1        |TW              |[31:16]          |
|ingress::hdr.udp.checksum                           |[-1r, 8w]   |TW1        |TW              |[15:0]           |
|ingress::ig_intr_md_for_dprsr.drop_ctl              |[-1r, 8w]   |B1         |B               |[2:0]            |
|ingress::ig_intr_md_for_dprsr.mirror_type           |[-1r, 8w]   |B0         |B               |[2:0]            |
|ingress::meta.mirror_session                        |[-1r, 8w]   |H1         |H               |[9:0]            |
|ingress::meta.do_action                             |[-1r, 8w]   |B1         |B               |[5:4]            |
|ingress::meta.next_table                            |[-1r, 8w]   |B7         |B               |[5]              |
|ingress::meta.first_in                              |[-1r, 8w]   |B1         |B               |[6]              |
|ingress::meta.first_out                             |[-1r, 8w]   |B1         |B               |[6]              |
|ingress::meta.set_rule                              |[-1r, 8w]   |B7         |B               |[6]              |
|ingress::meta.src_port                              |[-1r, 8w]   |H5         |H               |                 |
|ingress::meta.dst_port                              |[-1r, 8w]   |H3         |H               |                 |
|ingress::meta.hash_value[16]                        |[-1r, 8w]   |B1         |B               |[7]              |
|ingress::meta.hash_value[15:0]                      |[-1r, 8w]   |H11        |H               |                 |
|ingress::meta.hash_value2[16]                       |[-1r, 8w]   |B7         |B               |[7]              |
|ingress::meta.hash_value2[15:0]                     |[-1r, 8w]   |H12        |H               |                 |
|ingress::meta.hash_value3                           |[-1r, 8w]   |W5         |W               |[16:0]           |
|ingress::meta.in_time[47:32]                        |[-1r, 8w]   |H8         |H               |                 |
|ingress::meta.in_time[31:0]                         |[-1r, 8w]   |W2         |W               |                 |
|ingress::meta.data_offset                           |[-1r, 8w]   |B3         |B               |[3:0]            |
|ingress::meta.times                                 |[-1r, 8w]   |B6         |B               |                 |
|ingress::first_in1_0                                |[-1r, 8w]   |W5         |W               |[17]             |
|ingress::first_in2_0                                |[-1r, 8w]   |W5         |W               |[18]             |
|ingress::first_in3_0                                |[-1r, 8w]   |W5         |W               |[19]             |
|ingress::ig_intr_md_for_tm.ucast_egress_port        |[-1r, 8w]   |H0         |H               |[8:0]            |
|ingress::ig_intr_md_for_tm.bypass_egress            |[-1r, 8w]   |B1         |B               |[3]              |
|ingress::first_out1_0                               |[-1r, 8w]   |W5         |W               |[17]             |
|ingress::first_out2_0                               |[-1r, 8w]   |W5         |W               |[18]             |
|ingress::first_out3_0                               |[-1r, 8w]   |W5         |W               |[19]             |
|ingress::$pad4                                      |[-1r, 8w]   |B3         |B               |[7:4]            |
|egress::eg_intr_md.egress_port                      |[-1r, 8w]   |H16        |H               |[8:0]            |
|ingress::hdr.ethernet.$valid                        |[-1r, 8w]   |B7         |B               |[0]              |
|ingress::hdr.record.$valid                          |[-1r, 8w]   |B7         |B               |[1]              |
|ingress::hdr.ipv4.$valid                            |[-1r, 8w]   |B7         |B               |[2]              |
|ingress::hdr.tcp.$valid                             |[-1r, 8w]   |B7         |B               |[3]              |
|ingress::hdr.udp.$valid                             |[-1r, 8w]   |B7         |B               |[4]              |
+----------------------------------------------------+------------+-----------+----------------+-----------------+





PHV Allocation State

MAU Groups:
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|     MAU Group     | Containers Used |   Bits Used   | Bits Used on Ingress | Bits Used on Egress | Bits Allocated | Bits Allocated on Ingress | Bits Allocated on Egress | Available Bits |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|       B0-15       |   8 (  50  %)   | 59 ( 46.1 %)  |     59 ( 46.1 %)     |     0 (   0  %)     |  60 ( 46.9 %)  |       60 ( 46.9 %)        |       0 (   0  %)        |      128       |
|      B16-31       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      128       |
|      B32-47       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      128       |
|      B48-63       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      128       |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|       H0-15       |  13 ( 81.2 %)   | 195 ( 76.2 %) |    195 ( 76.2 %)     |     0 (   0  %)     | 227 ( 88.7 %)  |       227 ( 88.7 %)       |       0 (   0  %)        |      256       |
|      H16-31       |   1 ( 6.25 %)   |  9 ( 3.52 %)  |     0 (   0  %)      |     9 ( 3.52 %)     |  9 ( 3.52 %)   |        0 (   0  %)        |       9 ( 3.52 %)        |      256       |
|      H32-47       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H48-63       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H64-79       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
|      H80-95       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      256       |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|       W0-15       |   6 ( 37.5 %)   | 180 ( 35.2 %) |    180 ( 35.2 %)     |     0 (   0  %)     | 183 ( 35.7 %)  |       183 ( 35.7 %)       |       0 (   0  %)        |      512       |
|      W16-31       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      512       |
|      W32-47       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      512       |
|      W48-63       |   0 (   0  %)   |  0 (   0  %)  |     0 (   0  %)      |     0 (   0  %)     |  0 (   0  %)   |        0 (   0  %)        |       0 (   0  %)        |      512       |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
|   Usage for 8b    |   8 ( 12.5 %)   | 59 ( 11.5 %)  |     59 ( 11.5 %)     |     0 (   0  %)     |  60 ( 11.7 %)  |       60 ( 11.7 %)        |       0 (   0  %)        |      512       |
|   Usage for 16b   |  14 ( 14.6 %)   | 204 ( 13.3 %) |    195 ( 12.7 %)     |     9 ( 0.586%)     | 236 ( 15.4 %)  |       227 ( 14.8 %)       |       9 ( 0.586%)        |      1536      |
|   Usage for 32b   |   6 ( 9.38 %)   | 180 ( 8.79 %) |    180 ( 8.79 %)     |     0 (   0  %)     | 183 ( 8.94 %)  |       183 ( 8.94 %)       |       0 (   0  %)        |      2048      |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+
| Overall PHV Usage |  28 ( 12.5 %)   | 443 ( 10.8 %) |    434 ( 10.6 %)     |     9 ( 0.22 %)     | 479 ( 11.7 %)  |       470 ( 11.5 %)       |       9 ( 0.22 %)        |      4096      |
+-------------------+-----------------+---------------+----------------------+---------------------+----------------+---------------------------+--------------------------+----------------+


Tagalong Collections:
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+
|  Collection|  Gress|  8b Containers Used|  16b Containers Used|  32b Containers Used|      Bits Used|  Bits Allocated|
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+
|           0|      I|         3 (  75  %)|          6 (  100 %)|          4 (  100 %)|  248 ( 96.9 %)|   280 (  109 %)|
|           1|      I|         0 (   0  %)|          2 ( 33.3 %)|          0 (   0  %)|   32 ( 12.5 %)|    32 ( 12.5 %)|
|           2|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           3|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           4|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           5|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           6|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
|           7|       |         0 (   0  %)|          0 (   0  %)|          0 (   0  %)|    0 (   0  %)|     0 (   0  %)|
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+
|       Total|       |         3 ( 9.38 %)|          8 ( 16.7 %)|          4 ( 12.5 %)|  280 ( 13.7 %)|   312 ( 15.2 %)|
+------------+-------+--------------------+---------------------+---------------------+---------------+----------------+



