
KalmanLab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009680  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  08009840  08009840  00019840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ddc  08009ddc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009ddc  08009ddc  00019ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009de4  08009de4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009de4  08009de4  00019de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009de8  08009de8  00019de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009dec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  200001d4  08009fc0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000081c  08009fc0  0002081c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b61  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ee3  00000000  00000000  00039da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  0003cc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000117f  00000000  00000000  0003e310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002daa1  00000000  00000000  0003f48f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aa3d  00000000  00000000  0006cf30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011e79b  00000000  00000000  0008796d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000706c  00000000  00000000  001a6108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001ad174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009828 	.word	0x08009828

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	08009828 	.word	0x08009828

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <KalmanFilter.0>:
//  	}
//  	return 0;
//  }

  // C
  int KalmanFilter(float* InputArray, float* OutputArray, struct kalman_state * kstate, int length){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b089      	sub	sp, #36	; 0x24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6178      	str	r0, [r7, #20]
 8000edc:	6139      	str	r1, [r7, #16]
 8000ede:	60fa      	str	r2, [r7, #12]
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	f8c7 c004 	str.w	ip, [r7, #4]
    	for (int i = 0; i<length; i++){
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
 8000eea:	e04b      	b.n	8000f84 <KalmanFilter.0+0xb0>

    		kstate->p = kstate->p + kstate->q;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	ed93 7a03 	vldr	s14, [r3, #12]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	edd3 7a00 	vldr	s15, [r3]
 8000ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	edc3 7a03 	vstr	s15, [r3, #12]
    		kstate->k = kstate->p/(kstate->p + kstate->r);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	edd3 6a03 	vldr	s13, [r3, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	ed93 7a03 	vldr	s14, [r3, #12]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	edc3 7a04 	vstr	s15, [r3, #16]
    		kstate->x = kstate->x + (kstate->k)*(InputArray[i]-kstate->x);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	edd3 6a04 	vldr	s13, [r3, #16]
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	697a      	ldr	r2, [r7, #20]
 8000f34:	4413      	add	r3, r2
 8000f36:	ed93 6a00 	vldr	s12, [r3]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f40:	ee76 7a67 	vsub.f32	s15, s12, s15
 8000f44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	edc3 7a02 	vstr	s15, [r3, #8]
    		kstate->p = (1-kstate->k)*kstate->p;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	edc3 7a03 	vstr	s15, [r3, #12]
    		OutputArray[i] = kstate->x;
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4413      	add	r3, r2
 8000f78:	68fa      	ldr	r2, [r7, #12]
 8000f7a:	6892      	ldr	r2, [r2, #8]
 8000f7c:	601a      	str	r2, [r3, #0]
    	for (int i = 0; i<length; i++){
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3301      	adds	r3, #1
 8000f82:	61fb      	str	r3, [r7, #28]
 8000f84:	69fa      	ldr	r2, [r7, #28]
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	dbaf      	blt.n	8000eec <KalmanFilter.0+0x18>
    	}
    	return 0;
 8000f8c:	2300      	movs	r3, #0
    }
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3724      	adds	r7, #36	; 0x24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <main>:
{
 8000f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fa0:	b0f4      	sub	sp, #464	; 0x1d0
 8000fa2:	af00      	add	r7, sp, #0
int main(void)
 8000fa4:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8000fa8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
  HAL_Init();
 8000fac:	f001 fa53 	bl	8002456 <HAL_Init>
  SystemClock_Config();
 8000fb0:	f000 f882 	bl	80010b8 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000fb4:	f000 f8e2 	bl	800117c <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000fb8:	f000 fc38 	bl	800182c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000fbc:	f000 f90e 	bl	80011dc <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000fc0:	f000 f970 	bl	80012a4 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8000fc4:	f000 f9a6 	bl	8001314 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000fc8:	f000 f9e4 	bl	8001394 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000fcc:	f000 fa22 	bl	8001414 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 8000fd0:	f000 fa76 	bl	80014c0 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000fd4:	f000 fab2 	bl	800153c <MX_SPI3_Init>
  MX_UART4_Init();
 8000fd8:	f000 faee 	bl	80015b8 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000fdc:	f000 fb38 	bl	8001650 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000fe0:	f000 fb82 	bl	80016e8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000fe4:	f000 fbce 	bl	8001784 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8000fe8:	f000 fc18 	bl	800181c <MX_USB_OTG_FS_USB_Init>
  float TEST_ARRAY[] = {10.4915760032, 10.1349974709, 9.53992591829, 9.60311878706,
 8000fec:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000ff0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8000ff4:	4a2d      	ldr	r2, [pc, #180]	; (80010ac <main+0x110>)
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	4611      	mov	r1, r2
 8000ffa:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8000ffe:	461a      	mov	r2, r3
 8001000:	f006 fcb5 	bl	800796e <memcpy>
  float measurement[] = {0,1,2,3,4};
 8001004:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8001008:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800100c:	4a28      	ldr	r2, [pc, #160]	; (80010b0 <main+0x114>)
 800100e:	461c      	mov	r4, r3
 8001010:	4615      	mov	r5, r2
 8001012:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001014:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001016:	682b      	ldr	r3, [r5, #0]
 8001018:	6023      	str	r3, [r4, #0]
  struct kalman_state SValue = {0.1,0.1,5,0.1,0};
 800101a:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 800101e:	f5a3 73e6 	sub.w	r3, r3, #460	; 0x1cc
 8001022:	4a24      	ldr	r2, [pc, #144]	; (80010b4 <main+0x118>)
 8001024:	461c      	mov	r4, r3
 8001026:	4615      	mov	r5, r2
 8001028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800102c:	682b      	ldr	r3, [r5, #0]
 800102e:	6023      	str	r3, [r4, #0]
  int Length = sizeof(measurement)/sizeof(measurement[0]);
 8001030:	2305      	movs	r3, #5
 8001032:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  float OutputArray[Length];
 8001036:	f8d7 11cc 	ldr.w	r1, [r7, #460]	; 0x1cc
 800103a:	1e4b      	subs	r3, r1, #1
 800103c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001040:	460a      	mov	r2, r1
 8001042:	2300      	movs	r3, #0
 8001044:	4692      	mov	sl, r2
 8001046:	469b      	mov	fp, r3
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8001054:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8001058:	ea4f 124a 	mov.w	r2, sl, lsl #5
 800105c:	460a      	mov	r2, r1
 800105e:	2300      	movs	r3, #0
 8001060:	4690      	mov	r8, r2
 8001062:	4699      	mov	r9, r3
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001070:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001074:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001078:	460b      	mov	r3, r1
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	3307      	adds	r3, #7
 800107e:	08db      	lsrs	r3, r3, #3
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	ebad 0d03 	sub.w	sp, sp, r3
 8001086:	466b      	mov	r3, sp
 8001088:	3303      	adds	r3, #3
 800108a:	089b      	lsrs	r3, r3, #2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
  {
//	int ArraySize = sizeof(TEST_ARRAY)/sizeof(TEST_ARRAY[0]);
//    int MeasurementSize = sizeof(measurement)/sizeof(measurement[0]);
//	for (int i = 0; i<MeasurementSize;i++){
//		kalman(&SValue, measurement[i]);
	KalmanFilter(&measurement,&OutputArray,&SValue, Length);
 8001092:	1d3a      	adds	r2, r7, #4
 8001094:	f107 0018 	add.w	r0, r7, #24
 8001098:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 800109c:	469c      	mov	ip, r3
 800109e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80010a2:	f8d7 11c4 	ldr.w	r1, [r7, #452]	; 0x1c4
 80010a6:	f7ff ff15 	bl	8000ed4 <KalmanFilter.0>
 80010aa:	e7f2      	b.n	8001092 <main+0xf6>
 80010ac:	08009840 	.word	0x08009840
 80010b0:	080099d4 	.word	0x080099d4
 80010b4:	080099e8 	.word	0x080099e8

080010b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b096      	sub	sp, #88	; 0x58
 80010bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	2244      	movs	r2, #68	; 0x44
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f006 fc18 	bl	80078fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010cc:	463b      	mov	r3, r7
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80010da:	2000      	movs	r0, #0
 80010dc:	f003 fb36 	bl	800474c <HAL_PWREx_ControlVoltageScaling>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <SystemClock_Config+0x32>
  {
    Error_Handler();
 80010e6:	f000 fce3 	bl	8001ab0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010ea:	f003 faff 	bl	80046ec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010ee:	4b22      	ldr	r3, [pc, #136]	; (8001178 <SystemClock_Config+0xc0>)
 80010f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010f4:	4a20      	ldr	r2, [pc, #128]	; (8001178 <SystemClock_Config+0xc0>)
 80010f6:	f023 0318 	bic.w	r3, r3, #24
 80010fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010fe:	2314      	movs	r3, #20
 8001100:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001102:	2301      	movs	r3, #1
 8001104:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001106:	2301      	movs	r3, #1
 8001108:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800110e:	2360      	movs	r3, #96	; 0x60
 8001110:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001112:	2302      	movs	r3, #2
 8001114:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001116:	2301      	movs	r3, #1
 8001118:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800111a:	2301      	movs	r3, #1
 800111c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800111e:	233c      	movs	r3, #60	; 0x3c
 8001120:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001122:	2302      	movs	r3, #2
 8001124:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001126:	2302      	movs	r3, #2
 8001128:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800112a:	2302      	movs	r3, #2
 800112c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4618      	mov	r0, r3
 8001134:	f003 fbae 	bl	8004894 <HAL_RCC_OscConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800113e:	f000 fcb7 	bl	8001ab0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001142:	230f      	movs	r3, #15
 8001144:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001146:	2303      	movs	r3, #3
 8001148:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001156:	463b      	mov	r3, r7
 8001158:	2105      	movs	r1, #5
 800115a:	4618      	mov	r0, r3
 800115c:	f003 ffb4 	bl	80050c8 <HAL_RCC_ClockConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001166:	f000 fca3 	bl	8001ab0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800116a:	f004 fd9b 	bl	8005ca4 <HAL_RCCEx_EnableMSIPLLMode>
}
 800116e:	bf00      	nop
 8001170:	3758      	adds	r7, #88	; 0x58
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40021000 	.word	0x40021000

0800117c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b0a6      	sub	sp, #152	; 0x98
 8001180:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	2294      	movs	r2, #148	; 0x94
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f006 fbb7 	bl	80078fc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800118e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001192:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001194:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001198:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800119c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80011a0:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80011a2:	2301      	movs	r3, #1
 80011a4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80011aa:	2318      	movs	r3, #24
 80011ac:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80011ae:	2302      	movs	r3, #2
 80011b0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80011b2:	2302      	movs	r3, #2
 80011b4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80011b6:	2302      	movs	r3, #2
 80011b8:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 80011ba:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 80011be:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4618      	mov	r0, r3
 80011c4:	f004 fa3e 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80011ce:	f000 fc6f 	bl	8001ab0 <Error_Handler>
  }
}
 80011d2:	bf00      	nop
 80011d4:	3798      	adds	r7, #152	; 0x98
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011e2:	463b      	mov	r3, r7
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
 80011f0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011f2:	4b29      	ldr	r3, [pc, #164]	; (8001298 <MX_ADC1_Init+0xbc>)
 80011f4:	4a29      	ldr	r2, [pc, #164]	; (800129c <MX_ADC1_Init+0xc0>)
 80011f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <MX_ADC1_Init+0xbc>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011fe:	4b26      	ldr	r3, [pc, #152]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001204:	4b24      	ldr	r3, [pc, #144]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001206:	2200      	movs	r2, #0
 8001208:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800120a:	4b23      	ldr	r3, [pc, #140]	; (8001298 <MX_ADC1_Init+0xbc>)
 800120c:	2200      	movs	r2, #0
 800120e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001210:	4b21      	ldr	r3, [pc, #132]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001212:	2204      	movs	r2, #4
 8001214:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001216:	4b20      	ldr	r3, [pc, #128]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001218:	2200      	movs	r2, #0
 800121a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800121c:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <MX_ADC1_Init+0xbc>)
 800121e:	2200      	movs	r2, #0
 8001220:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001222:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001224:	2201      	movs	r2, #1
 8001226:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001228:	4b1b      	ldr	r3, [pc, #108]	; (8001298 <MX_ADC1_Init+0xbc>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001230:	4b19      	ldr	r3, [pc, #100]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001232:	2200      	movs	r2, #0
 8001234:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001236:	4b18      	ldr	r3, [pc, #96]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001238:	2200      	movs	r2, #0
 800123a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <MX_ADC1_Init+0xbc>)
 800123e:	2200      	movs	r2, #0
 8001240:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001246:	2200      	movs	r2, #0
 8001248:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800124a:	4b13      	ldr	r3, [pc, #76]	; (8001298 <MX_ADC1_Init+0xbc>)
 800124c:	2200      	movs	r2, #0
 800124e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001252:	4811      	ldr	r0, [pc, #68]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001254:	f001 fb14 	bl	8002880 <HAL_ADC_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800125e:	f000 fc27 	bl	8001ab0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <MX_ADC1_Init+0xc4>)
 8001264:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001266:	2306      	movs	r3, #6
 8001268:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800126e:	237f      	movs	r3, #127	; 0x7f
 8001270:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001272:	2304      	movs	r3, #4
 8001274:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127a:	463b      	mov	r3, r7
 800127c:	4619      	mov	r1, r3
 800127e:	4806      	ldr	r0, [pc, #24]	; (8001298 <MX_ADC1_Init+0xbc>)
 8001280:	f001 fc44 	bl	8002b0c <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800128a:	f000 fc11 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200001f0 	.word	0x200001f0
 800129c:	50040000 	.word	0x50040000
 80012a0:	04300002 	.word	0x04300002

080012a4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80012a8:	4b18      	ldr	r3, [pc, #96]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012aa:	4a19      	ldr	r2, [pc, #100]	; (8001310 <MX_DFSDM1_Init+0x6c>)
 80012ac:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80012ae:	4b17      	ldr	r3, [pc, #92]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 80012ba:	4b14      	ldr	r3, [pc, #80]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012bc:	2202      	movs	r2, #2
 80012be:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012da:	2204      	movs	r2, #4
 80012dc:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <MX_DFSDM1_Init+0x68>)
 80012f8:	f002 f916 	bl	8003528 <HAL_DFSDM_ChannelInit>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8001302:	f000 fbd5 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000258 	.word	0x20000258
 8001310:	40016040 	.word	0x40016040

08001314 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001318:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <MX_I2C1_Init+0x74>)
 800131a:	4a1c      	ldr	r2, [pc, #112]	; (800138c <MX_I2C1_Init+0x78>)
 800131c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 800131e:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <MX_I2C1_Init+0x74>)
 8001320:	4a1b      	ldr	r2, [pc, #108]	; (8001390 <MX_I2C1_Init+0x7c>)
 8001322:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001324:	4b18      	ldr	r3, [pc, #96]	; (8001388 <MX_I2C1_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800132a:	4b17      	ldr	r3, [pc, #92]	; (8001388 <MX_I2C1_Init+0x74>)
 800132c:	2201      	movs	r2, #1
 800132e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001330:	4b15      	ldr	r3, [pc, #84]	; (8001388 <MX_I2C1_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001336:	4b14      	ldr	r3, [pc, #80]	; (8001388 <MX_I2C1_Init+0x74>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800133c:	4b12      	ldr	r3, [pc, #72]	; (8001388 <MX_I2C1_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <MX_I2C1_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001348:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <MX_I2C1_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800134e:	480e      	ldr	r0, [pc, #56]	; (8001388 <MX_I2C1_Init+0x74>)
 8001350:	f002 fbc3 	bl	8003ada <HAL_I2C_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800135a:	f000 fba9 	bl	8001ab0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800135e:	2100      	movs	r1, #0
 8001360:	4809      	ldr	r0, [pc, #36]	; (8001388 <MX_I2C1_Init+0x74>)
 8001362:	f002 fc55 	bl	8003c10 <HAL_I2CEx_ConfigAnalogFilter>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800136c:	f000 fba0 	bl	8001ab0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001370:	2100      	movs	r1, #0
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <MX_I2C1_Init+0x74>)
 8001374:	f002 fc97 	bl	8003ca6 <HAL_I2CEx_ConfigDigitalFilter>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800137e:	f000 fb97 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000290 	.word	0x20000290
 800138c:	40005400 	.word	0x40005400
 8001390:	307075b1 	.word	0x307075b1

08001394 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001398:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <MX_I2C2_Init+0x74>)
 800139a:	4a1c      	ldr	r2, [pc, #112]	; (800140c <MX_I2C2_Init+0x78>)
 800139c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 800139e:	4b1a      	ldr	r3, [pc, #104]	; (8001408 <MX_I2C2_Init+0x74>)
 80013a0:	4a1b      	ldr	r2, [pc, #108]	; (8001410 <MX_I2C2_Init+0x7c>)
 80013a2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80013a4:	4b18      	ldr	r3, [pc, #96]	; (8001408 <MX_I2C2_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <MX_I2C2_Init+0x74>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b0:	4b15      	ldr	r3, [pc, #84]	; (8001408 <MX_I2C2_Init+0x74>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80013b6:	4b14      	ldr	r3, [pc, #80]	; (8001408 <MX_I2C2_Init+0x74>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <MX_I2C2_Init+0x74>)
 80013be:	2200      	movs	r2, #0
 80013c0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c2:	4b11      	ldr	r3, [pc, #68]	; (8001408 <MX_I2C2_Init+0x74>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <MX_I2C2_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013ce:	480e      	ldr	r0, [pc, #56]	; (8001408 <MX_I2C2_Init+0x74>)
 80013d0:	f002 fb83 	bl	8003ada <HAL_I2C_Init>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80013da:	f000 fb69 	bl	8001ab0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013de:	2100      	movs	r1, #0
 80013e0:	4809      	ldr	r0, [pc, #36]	; (8001408 <MX_I2C2_Init+0x74>)
 80013e2:	f002 fc15 	bl	8003c10 <HAL_I2CEx_ConfigAnalogFilter>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80013ec:	f000 fb60 	bl	8001ab0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013f0:	2100      	movs	r1, #0
 80013f2:	4805      	ldr	r0, [pc, #20]	; (8001408 <MX_I2C2_Init+0x74>)
 80013f4:	f002 fc57 	bl	8003ca6 <HAL_I2CEx_ConfigDigitalFilter>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013fe:	f000 fb57 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200002e4 	.word	0x200002e4
 800140c:	40005800 	.word	0x40005800
 8001410:	307075b1 	.word	0x307075b1

08001414 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001428:	4b23      	ldr	r3, [pc, #140]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 800142a:	4a24      	ldr	r2, [pc, #144]	; (80014bc <MX_OCTOSPI1_Init+0xa8>)
 800142c:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800142e:	4b22      	ldr	r3, [pc, #136]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001430:	2201      	movs	r2, #1
 8001432:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001434:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800143a:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 800143c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001440:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001442:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001444:	2220      	movs	r2, #32
 8001446:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001448:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 800144a:	2201      	movs	r2, #1
 800144c:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800144e:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001454:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 800145c:	2201      	movs	r2, #1
 800145e:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001468:	2200      	movs	r2, #0
 800146a:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 800146e:	2200      	movs	r2, #0
 8001470:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 8001474:	2208      	movs	r2, #8
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001478:	480f      	ldr	r0, [pc, #60]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 800147a:	f002 fc61 	bl	8003d40 <HAL_OSPI_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001484:	f000 fb14 	bl	8001ab0 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001488:	2301      	movs	r3, #1
 800148a:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 800148c:	2301      	movs	r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001490:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8001494:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	f241 3288 	movw	r2, #5000	; 0x1388
 800149c:	4619      	mov	r1, r3
 800149e:	4806      	ldr	r0, [pc, #24]	; (80014b8 <MX_OCTOSPI1_Init+0xa4>)
 80014a0:	f002 fd08 	bl	8003eb4 <HAL_OSPIM_Config>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 80014aa:	f000 fb01 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000338 	.word	0x20000338
 80014bc:	a0001000 	.word	0xa0001000

080014c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014c4:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <MX_SPI1_Init+0x74>)
 80014c6:	4a1c      	ldr	r2, [pc, #112]	; (8001538 <MX_SPI1_Init+0x78>)
 80014c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014ca:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <MX_SPI1_Init+0x74>)
 80014cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <MX_SPI1_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80014d8:	4b16      	ldr	r3, [pc, #88]	; (8001534 <MX_SPI1_Init+0x74>)
 80014da:	f44f 7240 	mov.w	r2, #768	; 0x300
 80014de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014e0:	4b14      	ldr	r3, [pc, #80]	; (8001534 <MX_SPI1_Init+0x74>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014e6:	4b13      	ldr	r3, [pc, #76]	; (8001534 <MX_SPI1_Init+0x74>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014ec:	4b11      	ldr	r3, [pc, #68]	; (8001534 <MX_SPI1_Init+0x74>)
 80014ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <MX_SPI1_Init+0x74>)
 80014f6:	2208      	movs	r2, #8
 80014f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014fa:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <MX_SPI1_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001500:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <MX_SPI1_Init+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001506:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <MX_SPI1_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800150c:	4b09      	ldr	r3, [pc, #36]	; (8001534 <MX_SPI1_Init+0x74>)
 800150e:	2207      	movs	r2, #7
 8001510:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <MX_SPI1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <MX_SPI1_Init+0x74>)
 800151a:	2208      	movs	r2, #8
 800151c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_SPI1_Init+0x74>)
 8001520:	f004 fdb8 	bl	8006094 <HAL_SPI_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800152a:	f000 fac1 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000388 	.word	0x20000388
 8001538:	40013000 	.word	0x40013000

0800153c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <MX_SPI3_Init+0x78>)
 8001544:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001548:	f44f 7282 	mov.w	r2, #260	; 0x104
 800154c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001556:	f44f 7240 	mov.w	r2, #768	; 0x300
 800155a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <MX_SPI3_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_SPI3_Init+0x74>)
 800156a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001572:	2208      	movs	r2, #8
 8001574:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <MX_SPI3_Init+0x74>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_SPI3_Init+0x74>)
 800158a:	2207      	movs	r2, #7
 800158c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_SPI3_Init+0x74>)
 8001596:	2208      	movs	r2, #8
 8001598:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_SPI3_Init+0x74>)
 800159c:	f004 fd7a 	bl	8006094 <HAL_SPI_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80015a6:	f000 fa83 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200003ec 	.word	0x200003ec
 80015b4:	40003c00 	.word	0x40003c00

080015b8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015bc:	4b22      	ldr	r3, [pc, #136]	; (8001648 <MX_UART4_Init+0x90>)
 80015be:	4a23      	ldr	r2, [pc, #140]	; (800164c <MX_UART4_Init+0x94>)
 80015c0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80015c2:	4b21      	ldr	r3, [pc, #132]	; (8001648 <MX_UART4_Init+0x90>)
 80015c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015c8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015ca:	4b1f      	ldr	r3, [pc, #124]	; (8001648 <MX_UART4_Init+0x90>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015d0:	4b1d      	ldr	r3, [pc, #116]	; (8001648 <MX_UART4_Init+0x90>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015d6:	4b1c      	ldr	r3, [pc, #112]	; (8001648 <MX_UART4_Init+0x90>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015dc:	4b1a      	ldr	r3, [pc, #104]	; (8001648 <MX_UART4_Init+0x90>)
 80015de:	220c      	movs	r2, #12
 80015e0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e2:	4b19      	ldr	r3, [pc, #100]	; (8001648 <MX_UART4_Init+0x90>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e8:	4b17      	ldr	r3, [pc, #92]	; (8001648 <MX_UART4_Init+0x90>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <MX_UART4_Init+0x90>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015f4:	4b14      	ldr	r3, [pc, #80]	; (8001648 <MX_UART4_Init+0x90>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015fa:	4b13      	ldr	r3, [pc, #76]	; (8001648 <MX_UART4_Init+0x90>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001600:	4811      	ldr	r0, [pc, #68]	; (8001648 <MX_UART4_Init+0x90>)
 8001602:	f004 fdea 	bl	80061da <HAL_UART_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800160c:	f000 fa50 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001610:	2100      	movs	r1, #0
 8001612:	480d      	ldr	r0, [pc, #52]	; (8001648 <MX_UART4_Init+0x90>)
 8001614:	f005 fb80 	bl	8006d18 <HAL_UARTEx_SetTxFifoThreshold>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800161e:	f000 fa47 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001622:	2100      	movs	r1, #0
 8001624:	4808      	ldr	r0, [pc, #32]	; (8001648 <MX_UART4_Init+0x90>)
 8001626:	f005 fbb5 	bl	8006d94 <HAL_UARTEx_SetRxFifoThreshold>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001630:	f000 fa3e 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001634:	4804      	ldr	r0, [pc, #16]	; (8001648 <MX_UART4_Init+0x90>)
 8001636:	f005 fb36 	bl	8006ca6 <HAL_UARTEx_DisableFifoMode>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001640:	f000 fa36 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000450 	.word	0x20000450
 800164c:	40004c00 	.word	0x40004c00

08001650 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001654:	4b22      	ldr	r3, [pc, #136]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001656:	4a23      	ldr	r2, [pc, #140]	; (80016e4 <MX_USART1_UART_Init+0x94>)
 8001658:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800165a:	4b21      	ldr	r3, [pc, #132]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 800165c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001660:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001662:	4b1f      	ldr	r3, [pc, #124]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001668:	4b1d      	ldr	r3, [pc, #116]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800166e:	4b1c      	ldr	r3, [pc, #112]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001674:	4b1a      	ldr	r3, [pc, #104]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001676:	220c      	movs	r2, #12
 8001678:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167a:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001680:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001686:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001688:	2200      	movs	r2, #0
 800168a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800168c:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 800168e:	2200      	movs	r2, #0
 8001690:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001692:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 8001694:	2200      	movs	r2, #0
 8001696:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001698:	4811      	ldr	r0, [pc, #68]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 800169a:	f004 fd9e 	bl	80061da <HAL_UART_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016a4:	f000 fa04 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016a8:	2100      	movs	r1, #0
 80016aa:	480d      	ldr	r0, [pc, #52]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 80016ac:	f005 fb34 	bl	8006d18 <HAL_UARTEx_SetTxFifoThreshold>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016b6:	f000 f9fb 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ba:	2100      	movs	r1, #0
 80016bc:	4808      	ldr	r0, [pc, #32]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 80016be:	f005 fb69 	bl	8006d94 <HAL_UARTEx_SetRxFifoThreshold>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016c8:	f000 f9f2 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016cc:	4804      	ldr	r0, [pc, #16]	; (80016e0 <MX_USART1_UART_Init+0x90>)
 80016ce:	f005 faea 	bl	8006ca6 <HAL_UARTEx_DisableFifoMode>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80016d8:	f000 f9ea 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	200004e4 	.word	0x200004e4
 80016e4:	40013800 	.word	0x40013800

080016e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016ec:	4b23      	ldr	r3, [pc, #140]	; (800177c <MX_USART2_UART_Init+0x94>)
 80016ee:	4a24      	ldr	r2, [pc, #144]	; (8001780 <MX_USART2_UART_Init+0x98>)
 80016f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016f2:	4b22      	ldr	r3, [pc, #136]	; (800177c <MX_USART2_UART_Init+0x94>)
 80016f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016fa:	4b20      	ldr	r3, [pc, #128]	; (800177c <MX_USART2_UART_Init+0x94>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001700:	4b1e      	ldr	r3, [pc, #120]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001706:	4b1d      	ldr	r3, [pc, #116]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800170c:	4b1b      	ldr	r3, [pc, #108]	; (800177c <MX_USART2_UART_Init+0x94>)
 800170e:	220c      	movs	r2, #12
 8001710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001712:	4b1a      	ldr	r3, [pc, #104]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001714:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001718:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800171a:	4b18      	ldr	r3, [pc, #96]	; (800177c <MX_USART2_UART_Init+0x94>)
 800171c:	2200      	movs	r2, #0
 800171e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001720:	4b16      	ldr	r3, [pc, #88]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001722:	2200      	movs	r2, #0
 8001724:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001726:	4b15      	ldr	r3, [pc, #84]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001728:	2200      	movs	r2, #0
 800172a:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800172c:	4b13      	ldr	r3, [pc, #76]	; (800177c <MX_USART2_UART_Init+0x94>)
 800172e:	2200      	movs	r2, #0
 8001730:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001732:	4812      	ldr	r0, [pc, #72]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001734:	f004 fd51 	bl	80061da <HAL_UART_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800173e:	f000 f9b7 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001742:	2100      	movs	r1, #0
 8001744:	480d      	ldr	r0, [pc, #52]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001746:	f005 fae7 	bl	8006d18 <HAL_UARTEx_SetTxFifoThreshold>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001750:	f000 f9ae 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001754:	2100      	movs	r1, #0
 8001756:	4809      	ldr	r0, [pc, #36]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001758:	f005 fb1c 	bl	8006d94 <HAL_UARTEx_SetRxFifoThreshold>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8001762:	f000 f9a5 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001766:	4805      	ldr	r0, [pc, #20]	; (800177c <MX_USART2_UART_Init+0x94>)
 8001768:	f005 fa9d 	bl	8006ca6 <HAL_UARTEx_DisableFifoMode>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8001772:	f000 f99d 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000578 	.word	0x20000578
 8001780:	40004400 	.word	0x40004400

08001784 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <MX_USART3_UART_Init+0x90>)
 800178a:	4a23      	ldr	r2, [pc, #140]	; (8001818 <MX_USART3_UART_Init+0x94>)
 800178c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800178e:	4b21      	ldr	r3, [pc, #132]	; (8001814 <MX_USART3_UART_Init+0x90>)
 8001790:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001794:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <MX_USART3_UART_Init+0x90>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <MX_USART3_UART_Init+0x90>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b19      	ldr	r3, [pc, #100]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b17      	ldr	r3, [pc, #92]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017c0:	4b14      	ldr	r3, [pc, #80]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c6:	4b13      	ldr	r3, [pc, #76]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017cc:	4811      	ldr	r0, [pc, #68]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017ce:	f004 fd04 	bl	80061da <HAL_UART_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80017d8:	f000 f96a 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017dc:	2100      	movs	r1, #0
 80017de:	480d      	ldr	r0, [pc, #52]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017e0:	f005 fa9a 	bl	8006d18 <HAL_UARTEx_SetTxFifoThreshold>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80017ea:	f000 f961 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ee:	2100      	movs	r1, #0
 80017f0:	4808      	ldr	r0, [pc, #32]	; (8001814 <MX_USART3_UART_Init+0x90>)
 80017f2:	f005 facf 	bl	8006d94 <HAL_UARTEx_SetRxFifoThreshold>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80017fc:	f000 f958 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001800:	4804      	ldr	r0, [pc, #16]	; (8001814 <MX_USART3_UART_Init+0x90>)
 8001802:	f005 fa50 	bl	8006ca6 <HAL_UARTEx_DisableFifoMode>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800180c:	f000 f950 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	2000060c 	.word	0x2000060c
 8001818:	40004800 	.word	0x40004800

0800181c <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08c      	sub	sp, #48	; 0x30
 8001830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001832:	f107 031c 	add.w	r3, r7, #28
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
 8001840:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001842:	4b96      	ldr	r3, [pc, #600]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001846:	4a95      	ldr	r2, [pc, #596]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001848:	f043 0310 	orr.w	r3, r3, #16
 800184c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800184e:	4b93      	ldr	r3, [pc, #588]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	61bb      	str	r3, [r7, #24]
 8001858:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800185a:	4b90      	ldr	r3, [pc, #576]	; (8001a9c <MX_GPIO_Init+0x270>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185e:	4a8f      	ldr	r2, [pc, #572]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001860:	f043 0304 	orr.w	r3, r3, #4
 8001864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001866:	4b8d      	ldr	r3, [pc, #564]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186a:	f003 0304 	and.w	r3, r3, #4
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001872:	4b8a      	ldr	r3, [pc, #552]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001876:	4a89      	ldr	r2, [pc, #548]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800187c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187e:	4b87      	ldr	r3, [pc, #540]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800188a:	4b84      	ldr	r3, [pc, #528]	; (8001a9c <MX_GPIO_Init+0x270>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	4a83      	ldr	r2, [pc, #524]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001896:	4b81      	ldr	r3, [pc, #516]	; (8001a9c <MX_GPIO_Init+0x270>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a2:	4b7e      	ldr	r3, [pc, #504]	; (8001a9c <MX_GPIO_Init+0x270>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a6:	4a7d      	ldr	r2, [pc, #500]	; (8001a9c <MX_GPIO_Init+0x270>)
 80018a8:	f043 0302 	orr.w	r3, r3, #2
 80018ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ae:	4b7b      	ldr	r3, [pc, #492]	; (8001a9c <MX_GPIO_Init+0x270>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ba:	4b78      	ldr	r3, [pc, #480]	; (8001a9c <MX_GPIO_Init+0x270>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	4a77      	ldr	r2, [pc, #476]	; (8001a9c <MX_GPIO_Init+0x270>)
 80018c0:	f043 0308 	orr.w	r3, r3, #8
 80018c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c6:	4b75      	ldr	r3, [pc, #468]	; (8001a9c <MX_GPIO_Init+0x270>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ca:	f003 0308 	and.w	r3, r3, #8
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	f240 1105 	movw	r1, #261	; 0x105
 80018d8:	4871      	ldr	r0, [pc, #452]	; (8001aa0 <MX_GPIO_Init+0x274>)
 80018da:	f002 f8c3 	bl	8003a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 80018de:	2200      	movs	r2, #0
 80018e0:	f248 111c 	movw	r1, #33052	; 0x811c
 80018e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018e8:	f002 f8bc 	bl	8003a64 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80018ec:	2200      	movs	r2, #0
 80018ee:	f24f 0134 	movw	r1, #61492	; 0xf034
 80018f2:	486c      	ldr	r0, [pc, #432]	; (8001aa4 <MX_GPIO_Init+0x278>)
 80018f4:	f002 f8b6 	bl	8003a64 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 80018f8:	2200      	movs	r2, #0
 80018fa:	f242 0183 	movw	r1, #8323	; 0x2083
 80018fe:	486a      	ldr	r0, [pc, #424]	; (8001aa8 <MX_GPIO_Init+0x27c>)
 8001900:	f002 f8b0 	bl	8003a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	f44f 7110 	mov.w	r1, #576	; 0x240
 800190a:	4868      	ldr	r0, [pc, #416]	; (8001aac <MX_GPIO_Init+0x280>)
 800190c:	f002 f8aa 	bl	8003a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001910:	f240 1305 	movw	r3, #261	; 0x105
 8001914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001916:	2301      	movs	r3, #1
 8001918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	2300      	movs	r3, #0
 8001920:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001922:	f107 031c 	add.w	r3, r7, #28
 8001926:	4619      	mov	r1, r3
 8001928:	485d      	ldr	r0, [pc, #372]	; (8001aa0 <MX_GPIO_Init+0x274>)
 800192a:	f001 ff09 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 800192e:	237a      	movs	r3, #122	; 0x7a
 8001930:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001932:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800193c:	f107 031c 	add.w	r3, r7, #28
 8001940:	4619      	mov	r1, r3
 8001942:	4857      	ldr	r0, [pc, #348]	; (8001aa0 <MX_GPIO_Init+0x274>)
 8001944:	f001 fefc 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001948:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 800194c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800194e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	4853      	ldr	r0, [pc, #332]	; (8001aac <MX_GPIO_Init+0x280>)
 8001960:	f001 feee 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001964:	f248 131c 	movw	r3, #33052	; 0x811c
 8001968:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196a:	2301      	movs	r3, #1
 800196c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	f107 031c 	add.w	r3, r7, #28
 800197a:	4619      	mov	r1, r3
 800197c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001980:	f001 fede 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001984:	2301      	movs	r3, #1
 8001986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001988:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800198c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4619      	mov	r1, r3
 8001998:	4842      	ldr	r0, [pc, #264]	; (8001aa4 <MX_GPIO_Init+0x278>)
 800199a:	f001 fed1 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800199e:	2302      	movs	r3, #2
 80019a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019aa:	2300      	movs	r3, #0
 80019ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019ae:	2302      	movs	r3, #2
 80019b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80019b2:	f107 031c 	add.w	r3, r7, #28
 80019b6:	4619      	mov	r1, r3
 80019b8:	483a      	ldr	r0, [pc, #232]	; (8001aa4 <MX_GPIO_Init+0x278>)
 80019ba:	f001 fec1 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80019be:	f24f 0334 	movw	r3, #61492	; 0xf034
 80019c2:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c4:	2301      	movs	r3, #1
 80019c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d0:	f107 031c 	add.w	r3, r7, #28
 80019d4:	4619      	mov	r1, r3
 80019d6:	4833      	ldr	r0, [pc, #204]	; (8001aa4 <MX_GPIO_Init+0x278>)
 80019d8:	f001 feb2 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 80019dc:	f64d 4304 	movw	r3, #56324	; 0xdc04
 80019e0:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ec:	f107 031c 	add.w	r3, r7, #28
 80019f0:	4619      	mov	r1, r3
 80019f2:	482d      	ldr	r0, [pc, #180]	; (8001aa8 <MX_GPIO_Init+0x27c>)
 80019f4:	f001 fea4 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 80019f8:	f242 0383 	movw	r3, #8323	; 0x2083
 80019fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fe:	2301      	movs	r3, #1
 8001a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a06:	2300      	movs	r3, #0
 8001a08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a0a:	f107 031c 	add.w	r3, r7, #28
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4825      	ldr	r0, [pc, #148]	; (8001aa8 <MX_GPIO_Init+0x27c>)
 8001a12:	f001 fe95 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001a16:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481f      	ldr	r0, [pc, #124]	; (8001aac <MX_GPIO_Init+0x280>)
 8001a30:	f001 fe86 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001a34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a42:	f107 031c 	add.w	r3, r7, #28
 8001a46:	4619      	mov	r1, r3
 8001a48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4c:	f001 fe78 	bl	8003740 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001a50:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a62:	230a      	movs	r3, #10
 8001a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a66:	f107 031c 	add.w	r3, r7, #28
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a70:	f001 fe66 	bl	8003740 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2100      	movs	r1, #0
 8001a78:	2017      	movs	r0, #23
 8001a7a:	f001 fd1e 	bl	80034ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a7e:	2017      	movs	r0, #23
 8001a80:	f001 fd37 	bl	80034f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a84:	2200      	movs	r2, #0
 8001a86:	2100      	movs	r1, #0
 8001a88:	2028      	movs	r0, #40	; 0x28
 8001a8a:	f001 fd16 	bl	80034ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a8e:	2028      	movs	r0, #40	; 0x28
 8001a90:	f001 fd2f 	bl	80034f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a94:	bf00      	nop
 8001a96:	3730      	adds	r7, #48	; 0x30
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	48001000 	.word	0x48001000
 8001aa4:	48000400 	.word	0x48000400
 8001aa8:	48000c00 	.word	0x48000c00
 8001aac:	48000800 	.word	0x48000800

08001ab0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab4:	b672      	cpsid	i
}
 8001ab6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <Error_Handler+0x8>
	...

08001abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_MspInit+0x44>)
 8001ac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac6:	4a0e      	ldr	r2, [pc, #56]	; (8001b00 <HAL_MspInit+0x44>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6613      	str	r3, [r2, #96]	; 0x60
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <HAL_MspInit+0x44>)
 8001ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_MspInit+0x44>)
 8001adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ade:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <HAL_MspInit+0x44>)
 8001ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_MspInit+0x44>)
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aee:	603b      	str	r3, [r7, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40021000 	.word	0x40021000

08001b04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a15      	ldr	r2, [pc, #84]	; (8001b78 <HAL_ADC_MspInit+0x74>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d123      	bne.n	8001b6e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <HAL_ADC_MspInit+0x78>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2a:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <HAL_ADC_MspInit+0x78>)
 8001b2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b32:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <HAL_ADC_MspInit+0x78>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	; (8001b7c <HAL_ADC_MspInit+0x78>)
 8001b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b42:	4a0e      	ldr	r2, [pc, #56]	; (8001b7c <HAL_ADC_MspInit+0x78>)
 8001b44:	f043 0304 	orr.w	r3, r3, #4
 8001b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <HAL_ADC_MspInit+0x78>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001b56:	233f      	movs	r3, #63	; 0x3f
 8001b58:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b5a:	230b      	movs	r3, #11
 8001b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	4805      	ldr	r0, [pc, #20]	; (8001b80 <HAL_ADC_MspInit+0x7c>)
 8001b6a:	f001 fde9 	bl	8003740 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b6e:	bf00      	nop
 8001b70:	3728      	adds	r7, #40	; 0x28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	50040000 	.word	0x50040000
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	48000800 	.word	0x48000800

08001b84 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b0ae      	sub	sp, #184	; 0xb8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b9c:	f107 0310 	add.w	r3, r7, #16
 8001ba0:	2294      	movs	r2, #148	; 0x94
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f005 fea9 	bl	80078fc <memset>
  if(DFSDM1_Init == 0)
 8001baa:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d142      	bne.n	8001c38 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001bb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bb6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bbe:	f107 0310 	add.w	r3, r7, #16
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f003 fd3e 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001bce:	f7ff ff6f 	bl	8001ab0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001bd2:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd6:	4a1b      	ldr	r2, [pc, #108]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001bd8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bdc:	6613      	str	r3, [r2, #96]	; 0x60
 8001bde:	4b19      	ldr	r3, [pc, #100]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001be2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bea:	4b16      	ldr	r3, [pc, #88]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bee:	4a15      	ldr	r2, [pc, #84]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001bf0:	f043 0310 	orr.w	r3, r3, #16
 8001bf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf6:	4b13      	ldr	r3, [pc, #76]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfa:	f003 0310 	and.w	r3, r3, #16
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001c02:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c16:	2300      	movs	r3, #0
 8001c18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001c1c:	2306      	movs	r3, #6
 8001c1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c22:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001c26:	4619      	mov	r1, r3
 8001c28:	4807      	ldr	r0, [pc, #28]	; (8001c48 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001c2a:	f001 fd89 	bl	8003740 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001c2e:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	3301      	adds	r3, #1
 8001c34:	4a02      	ldr	r2, [pc, #8]	; (8001c40 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001c36:	6013      	str	r3, [r2, #0]
  }

}
 8001c38:	bf00      	nop
 8001c3a:	37b8      	adds	r7, #184	; 0xb8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	200006a0 	.word	0x200006a0
 8001c44:	40021000 	.word	0x40021000
 8001c48:	48001000 	.word	0x48001000

08001c4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b0b0      	sub	sp, #192	; 0xc0
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c64:	f107 0318 	add.w	r3, r7, #24
 8001c68:	2294      	movs	r2, #148	; 0x94
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f005 fe45 	bl	80078fc <memset>
  if(hi2c->Instance==I2C1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a42      	ldr	r2, [pc, #264]	; (8001d80 <HAL_I2C_MspInit+0x134>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d13c      	bne.n	8001cf6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c7c:	2340      	movs	r3, #64	; 0x40
 8001c7e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c84:	f107 0318 	add.w	r3, r7, #24
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f003 fcdb 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c94:	f7ff ff0c 	bl	8001ab0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c98:	4b3a      	ldr	r3, [pc, #232]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9c:	4a39      	ldr	r2, [pc, #228]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ca4:	4b37      	ldr	r3, [pc, #220]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001cb0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cb8:	2312      	movs	r3, #18
 8001cba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cca:	2304      	movs	r3, #4
 8001ccc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	482c      	ldr	r0, [pc, #176]	; (8001d88 <HAL_I2C_MspInit+0x13c>)
 8001cd8:	f001 fd32 	bl	8003740 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cdc:	4b29      	ldr	r3, [pc, #164]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce0:	4a28      	ldr	r2, [pc, #160]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001ce2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ce6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001cf4:	e040      	b.n	8001d78 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a24      	ldr	r2, [pc, #144]	; (8001d8c <HAL_I2C_MspInit+0x140>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d13b      	bne.n	8001d78 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001d04:	2300      	movs	r3, #0
 8001d06:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d08:	f107 0318 	add.w	r3, r7, #24
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f003 fc99 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001d18:	f7ff feca 	bl	8001ab0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1c:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d20:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001d22:	f043 0302 	orr.w	r3, r3, #2
 8001d26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001d34:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d3c:	2312      	movs	r3, #18
 8001d3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d42:	2301      	movs	r3, #1
 8001d44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d4e:	2304      	movs	r3, #4
 8001d50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d58:	4619      	mov	r1, r3
 8001d5a:	480b      	ldr	r0, [pc, #44]	; (8001d88 <HAL_I2C_MspInit+0x13c>)
 8001d5c:	f001 fcf0 	bl	8003740 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d64:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001d66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d6a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_I2C_MspInit+0x138>)
 8001d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
}
 8001d78:	bf00      	nop
 8001d7a:	37c0      	adds	r7, #192	; 0xc0
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40005400 	.word	0x40005400
 8001d84:	40021000 	.word	0x40021000
 8001d88:	48000400 	.word	0x48000400
 8001d8c:	40005800 	.word	0x40005800

08001d90 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b0b0      	sub	sp, #192	; 0xc0
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d98:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001da8:	f107 0318 	add.w	r3, r7, #24
 8001dac:	2294      	movs	r2, #148	; 0x94
 8001dae:	2100      	movs	r1, #0
 8001db0:	4618      	mov	r0, r3
 8001db2:	f005 fda3 	bl	80078fc <memset>
  if(hospi->Instance==OCTOSPI1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a28      	ldr	r2, [pc, #160]	; (8001e5c <HAL_OSPI_MspInit+0xcc>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d149      	bne.n	8001e54 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001dc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dcc:	f107 0318 	add.w	r3, r7, #24
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f003 fc37 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001ddc:	f7ff fe68 	bl	8001ab0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001de0:	4b1f      	ldr	r3, [pc, #124]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de4:	4a1e      	ldr	r2, [pc, #120]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001dea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dec:	4b1c      	ldr	r3, [pc, #112]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001df8:	4b19      	ldr	r3, [pc, #100]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dfc:	4a18      	ldr	r2, [pc, #96]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e02:	6513      	str	r3, [r2, #80]	; 0x50
 8001e04:	4b16      	ldr	r3, [pc, #88]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e10:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e14:	4a12      	ldr	r2, [pc, #72]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001e16:	f043 0310 	orr.w	r3, r3, #16
 8001e1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1c:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <HAL_OSPI_MspInit+0xd0>)
 8001e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e20:	f003 0310 	and.w	r3, r3, #16
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001e28:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e30:	2302      	movs	r3, #2
 8001e32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001e42:	230a      	movs	r3, #10
 8001e44:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e48:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4805      	ldr	r0, [pc, #20]	; (8001e64 <HAL_OSPI_MspInit+0xd4>)
 8001e50:	f001 fc76 	bl	8003740 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8001e54:	bf00      	nop
 8001e56:	37c0      	adds	r7, #192	; 0xc0
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	a0001000 	.word	0xa0001000
 8001e60:	40021000 	.word	0x40021000
 8001e64:	48001000 	.word	0x48001000

08001e68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08c      	sub	sp, #48	; 0x30
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 031c 	add.w	r3, r7, #28
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a2f      	ldr	r2, [pc, #188]	; (8001f44 <HAL_SPI_MspInit+0xdc>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d129      	bne.n	8001ede <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e8a:	4b2f      	ldr	r3, [pc, #188]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8e:	4a2e      	ldr	r2, [pc, #184]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001e90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e94:	6613      	str	r3, [r2, #96]	; 0x60
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001e98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e9e:	61bb      	str	r3, [r7, #24]
 8001ea0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea2:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea6:	4a28      	ldr	r2, [pc, #160]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001eba:	23e0      	movs	r3, #224	; 0xe0
 8001ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001eca:	2305      	movs	r3, #5
 8001ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ed8:	f001 fc32 	bl	8003740 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001edc:	e02d      	b.n	8001f3a <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a1a      	ldr	r2, [pc, #104]	; (8001f4c <HAL_SPI_MspInit+0xe4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d128      	bne.n	8001f3a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ee8:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eec:	4a16      	ldr	r2, [pc, #88]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001eee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ef2:	6593      	str	r3, [r2, #88]	; 0x58
 8001ef4:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001efc:	613b      	str	r3, [r7, #16]
 8001efe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f00:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f04:	4a10      	ldr	r2, [pc, #64]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001f06:	f043 0304 	orr.w	r3, r3, #4
 8001f0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f0c:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <HAL_SPI_MspInit+0xe0>)
 8001f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001f18:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f26:	2303      	movs	r3, #3
 8001f28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f2a:	2306      	movs	r3, #6
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f2e:	f107 031c 	add.w	r3, r7, #28
 8001f32:	4619      	mov	r1, r3
 8001f34:	4806      	ldr	r0, [pc, #24]	; (8001f50 <HAL_SPI_MspInit+0xe8>)
 8001f36:	f001 fc03 	bl	8003740 <HAL_GPIO_Init>
}
 8001f3a:	bf00      	nop
 8001f3c:	3730      	adds	r7, #48	; 0x30
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40013000 	.word	0x40013000
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40003c00 	.word	0x40003c00
 8001f50:	48000800 	.word	0x48000800

08001f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b0b4      	sub	sp, #208	; 0xd0
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f70:	2294      	movs	r2, #148	; 0x94
 8001f72:	2100      	movs	r1, #0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f005 fcc1 	bl	80078fc <memset>
  if(huart->Instance==UART4)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a83      	ldr	r2, [pc, #524]	; (800218c <HAL_UART_MspInit+0x238>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d13c      	bne.n	8001ffe <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001f84:	2308      	movs	r3, #8
 8001f86:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f90:	4618      	mov	r0, r3
 8001f92:	f003 fb57 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f9c:	f7ff fd88 	bl	8001ab0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001fa0:	4b7b      	ldr	r3, [pc, #492]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8001fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa4:	4a7a      	ldr	r2, [pc, #488]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8001fa6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001faa:	6593      	str	r3, [r2, #88]	; 0x58
 8001fac:	4b78      	ldr	r3, [pc, #480]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8001fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb8:	4b75      	ldr	r3, [pc, #468]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8001fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fbc:	4a74      	ldr	r2, [pc, #464]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8001fbe:	f043 0301 	orr.w	r3, r3, #1
 8001fc2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fc4:	4b72      	ldr	r3, [pc, #456]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8001fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	623b      	str	r3, [r7, #32]
 8001fce:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fee:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ff8:	f001 fba2 	bl	8003740 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ffc:	e0c2      	b.n	8002184 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a64      	ldr	r2, [pc, #400]	; (8002194 <HAL_UART_MspInit+0x240>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d13b      	bne.n	8002080 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002008:	2301      	movs	r3, #1
 800200a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800200c:	2300      	movs	r3, #0
 800200e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002010:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002014:	4618      	mov	r0, r3
 8002016:	f003 fb15 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8002020:	f7ff fd46 	bl	8001ab0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002024:	4b5a      	ldr	r3, [pc, #360]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8002026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002028:	4a59      	ldr	r2, [pc, #356]	; (8002190 <HAL_UART_MspInit+0x23c>)
 800202a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800202e:	6613      	str	r3, [r2, #96]	; 0x60
 8002030:	4b57      	ldr	r3, [pc, #348]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8002032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002034:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800203c:	4b54      	ldr	r3, [pc, #336]	; (8002190 <HAL_UART_MspInit+0x23c>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002040:	4a53      	ldr	r2, [pc, #332]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8002042:	f043 0302 	orr.w	r3, r3, #2
 8002046:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002048:	4b51      	ldr	r3, [pc, #324]	; (8002190 <HAL_UART_MspInit+0x23c>)
 800204a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002054:	23c0      	movs	r3, #192	; 0xc0
 8002056:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205a:	2302      	movs	r3, #2
 800205c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800206c:	2307      	movs	r3, #7
 800206e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002072:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002076:	4619      	mov	r1, r3
 8002078:	4847      	ldr	r0, [pc, #284]	; (8002198 <HAL_UART_MspInit+0x244>)
 800207a:	f001 fb61 	bl	8003740 <HAL_GPIO_Init>
}
 800207e:	e081      	b.n	8002184 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART2)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a45      	ldr	r2, [pc, #276]	; (800219c <HAL_UART_MspInit+0x248>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d13b      	bne.n	8002102 <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800208a:	2302      	movs	r3, #2
 800208c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800208e:	2300      	movs	r3, #0
 8002090:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002092:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002096:	4618      	mov	r0, r3
 8002098:	f003 fad4 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_UART_MspInit+0x152>
      Error_Handler();
 80020a2:	f7ff fd05 	bl	8001ab0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020a6:	4b3a      	ldr	r3, [pc, #232]	; (8002190 <HAL_UART_MspInit+0x23c>)
 80020a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020aa:	4a39      	ldr	r2, [pc, #228]	; (8002190 <HAL_UART_MspInit+0x23c>)
 80020ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b0:	6593      	str	r3, [r2, #88]	; 0x58
 80020b2:	4b37      	ldr	r3, [pc, #220]	; (8002190 <HAL_UART_MspInit+0x23c>)
 80020b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020be:	4b34      	ldr	r3, [pc, #208]	; (8002190 <HAL_UART_MspInit+0x23c>)
 80020c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c2:	4a33      	ldr	r2, [pc, #204]	; (8002190 <HAL_UART_MspInit+0x23c>)
 80020c4:	f043 0308 	orr.w	r3, r3, #8
 80020c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020ca:	4b31      	ldr	r3, [pc, #196]	; (8002190 <HAL_UART_MspInit+0x23c>)
 80020cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	613b      	str	r3, [r7, #16]
 80020d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80020d6:	2378      	movs	r3, #120	; 0x78
 80020d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e8:	2303      	movs	r3, #3
 80020ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ee:	2307      	movs	r3, #7
 80020f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020f4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80020f8:	4619      	mov	r1, r3
 80020fa:	4829      	ldr	r0, [pc, #164]	; (80021a0 <HAL_UART_MspInit+0x24c>)
 80020fc:	f001 fb20 	bl	8003740 <HAL_GPIO_Init>
}
 8002100:	e040      	b.n	8002184 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART3)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a27      	ldr	r2, [pc, #156]	; (80021a4 <HAL_UART_MspInit+0x250>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d13b      	bne.n	8002184 <HAL_UART_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800210c:	2304      	movs	r3, #4
 800210e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002110:	2300      	movs	r3, #0
 8002112:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002114:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002118:	4618      	mov	r0, r3
 800211a:	f003 fa93 	bl	8005644 <HAL_RCCEx_PeriphCLKConfig>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 8002124:	f7ff fcc4 	bl	8001ab0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002128:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_UART_MspInit+0x23c>)
 800212a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212c:	4a18      	ldr	r2, [pc, #96]	; (8002190 <HAL_UART_MspInit+0x23c>)
 800212e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002132:	6593      	str	r3, [r2, #88]	; 0x58
 8002134:	4b16      	ldr	r3, [pc, #88]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8002136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002138:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8002142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002144:	4a12      	ldr	r2, [pc, #72]	; (8002190 <HAL_UART_MspInit+0x23c>)
 8002146:	f043 0308 	orr.w	r3, r3, #8
 800214a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800214c:	4b10      	ldr	r3, [pc, #64]	; (8002190 <HAL_UART_MspInit+0x23c>)
 800214e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002158:	f44f 7340 	mov.w	r3, #768	; 0x300
 800215c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800216c:	2303      	movs	r3, #3
 800216e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002172:	2307      	movs	r3, #7
 8002174:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002178:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800217c:	4619      	mov	r1, r3
 800217e:	4808      	ldr	r0, [pc, #32]	; (80021a0 <HAL_UART_MspInit+0x24c>)
 8002180:	f001 fade 	bl	8003740 <HAL_GPIO_Init>
}
 8002184:	bf00      	nop
 8002186:	37d0      	adds	r7, #208	; 0xd0
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40004c00 	.word	0x40004c00
 8002190:	40021000 	.word	0x40021000
 8002194:	40013800 	.word	0x40013800
 8002198:	48000400 	.word	0x48000400
 800219c:	40004400 	.word	0x40004400
 80021a0:	48000c00 	.word	0x48000c00
 80021a4:	40004800 	.word	0x40004800

080021a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021ac:	e7fe      	b.n	80021ac <NMI_Handler+0x4>

080021ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <HardFault_Handler+0x4>

080021b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <MemManage_Handler+0x4>

080021ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021be:	e7fe      	b.n	80021be <BusFault_Handler+0x4>

080021c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c4:	e7fe      	b.n	80021c4 <UsageFault_Handler+0x4>

080021c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021e2:	b480      	push	{r7}
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021f4:	f000 f984 	bl	8002500 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021f8:	bf00      	nop
 80021fa:	bd80      	pop	{r7, pc}

080021fc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002200:	2020      	movs	r0, #32
 8002202:	f001 fc47 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002206:	2040      	movs	r0, #64	; 0x40
 8002208:	f001 fc44 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800220c:	2080      	movs	r0, #128	; 0x80
 800220e:	f001 fc41 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002212:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002216:	f001 fc3d 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}

0800221e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8002222:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002226:	f001 fc35 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800222a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800222e:	f001 fc31 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002232:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002236:	f001 fc2d 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800223a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800223e:	f001 fc29 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002242:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002246:	f001 fc25 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800224a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800224e:	f001 fc21 	bl	8003a94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}

08002256 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0
  return 1;
 800225a:	2301      	movs	r3, #1
}
 800225c:	4618      	mov	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <_kill>:

int _kill(int pid, int sig)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
 800226e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002270:	f005 fb50 	bl	8007914 <__errno>
 8002274:	4603      	mov	r3, r0
 8002276:	2216      	movs	r2, #22
 8002278:	601a      	str	r2, [r3, #0]
  return -1;
 800227a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_exit>:

void _exit (int status)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800228e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ffe7 	bl	8002266 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002298:	e7fe      	b.n	8002298 <_exit+0x12>

0800229a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	e00a      	b.n	80022c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022ac:	f3af 8000 	nop.w
 80022b0:	4601      	mov	r1, r0
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	60ba      	str	r2, [r7, #8]
 80022b8:	b2ca      	uxtb	r2, r1
 80022ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	3301      	adds	r3, #1
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	dbf0      	blt.n	80022ac <_read+0x12>
  }

  return len;
 80022ca:	687b      	ldr	r3, [r7, #4]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3718      	adds	r7, #24
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	e009      	b.n	80022fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	60ba      	str	r2, [r7, #8]
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	3301      	adds	r3, #1
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	429a      	cmp	r2, r3
 8002300:	dbf1      	blt.n	80022e6 <_write+0x12>
  }
  return len;
 8002302:	687b      	ldr	r3, [r7, #4]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3718      	adds	r7, #24
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <_close>:

int _close(int file)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002314:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002334:	605a      	str	r2, [r3, #4]
  return 0;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <_isatty>:

int _isatty(int file)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800234c:	2301      	movs	r3, #1
}
 800234e:	4618      	mov	r0, r3
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800235a:	b480      	push	{r7}
 800235c:	b085      	sub	sp, #20
 800235e:	af00      	add	r7, sp, #0
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800237c:	4a14      	ldr	r2, [pc, #80]	; (80023d0 <_sbrk+0x5c>)
 800237e:	4b15      	ldr	r3, [pc, #84]	; (80023d4 <_sbrk+0x60>)
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002388:	4b13      	ldr	r3, [pc, #76]	; (80023d8 <_sbrk+0x64>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d102      	bne.n	8002396 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002390:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <_sbrk+0x64>)
 8002392:	4a12      	ldr	r2, [pc, #72]	; (80023dc <_sbrk+0x68>)
 8002394:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002396:	4b10      	ldr	r3, [pc, #64]	; (80023d8 <_sbrk+0x64>)
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d207      	bcs.n	80023b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023a4:	f005 fab6 	bl	8007914 <__errno>
 80023a8:	4603      	mov	r3, r0
 80023aa:	220c      	movs	r2, #12
 80023ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023b2:	e009      	b.n	80023c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023b4:	4b08      	ldr	r3, [pc, #32]	; (80023d8 <_sbrk+0x64>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ba:	4b07      	ldr	r3, [pc, #28]	; (80023d8 <_sbrk+0x64>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <_sbrk+0x64>)
 80023c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023c6:	68fb      	ldr	r3, [r7, #12]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3718      	adds	r7, #24
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	200a0000 	.word	0x200a0000
 80023d4:	00000400 	.word	0x00000400
 80023d8:	200006a4 	.word	0x200006a4
 80023dc:	20000820 	.word	0x20000820

080023e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023e4:	4b06      	ldr	r3, [pc, #24]	; (8002400 <SystemInit+0x20>)
 80023e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ea:	4a05      	ldr	r2, [pc, #20]	; (8002400 <SystemInit+0x20>)
 80023ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800243c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002408:	f7ff ffea 	bl	80023e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800240c:	480c      	ldr	r0, [pc, #48]	; (8002440 <LoopForever+0x6>)
  ldr r1, =_edata
 800240e:	490d      	ldr	r1, [pc, #52]	; (8002444 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002410:	4a0d      	ldr	r2, [pc, #52]	; (8002448 <LoopForever+0xe>)
  movs r3, #0
 8002412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002414:	e002      	b.n	800241c <LoopCopyDataInit>

08002416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800241a:	3304      	adds	r3, #4

0800241c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800241c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800241e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002420:	d3f9      	bcc.n	8002416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002422:	4a0a      	ldr	r2, [pc, #40]	; (800244c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002424:	4c0a      	ldr	r4, [pc, #40]	; (8002450 <LoopForever+0x16>)
  movs r3, #0
 8002426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002428:	e001      	b.n	800242e <LoopFillZerobss>

0800242a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800242a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800242c:	3204      	adds	r2, #4

0800242e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800242e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002430:	d3fb      	bcc.n	800242a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002432:	f005 fa75 	bl	8007920 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002436:	f7fe fdb1 	bl	8000f9c <main>

0800243a <LoopForever>:

LoopForever:
    b LoopForever
 800243a:	e7fe      	b.n	800243a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800243c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002444:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002448:	08009dec 	.word	0x08009dec
  ldr r2, =_sbss
 800244c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002450:	2000081c 	.word	0x2000081c

08002454 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002454:	e7fe      	b.n	8002454 <ADC1_IRQHandler>

08002456 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800245c:	2300      	movs	r3, #0
 800245e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002460:	2003      	movs	r0, #3
 8002462:	f001 f81f 	bl	80034a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002466:	2000      	movs	r0, #0
 8002468:	f000 f80e 	bl	8002488 <HAL_InitTick>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	71fb      	strb	r3, [r7, #7]
 8002476:	e001      	b.n	800247c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002478:	f7ff fb20 	bl	8001abc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800247c:	79fb      	ldrb	r3, [r7, #7]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002490:	2300      	movs	r3, #0
 8002492:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002494:	4b17      	ldr	r3, [pc, #92]	; (80024f4 <HAL_InitTick+0x6c>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d023      	beq.n	80024e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800249c:	4b16      	ldr	r3, [pc, #88]	; (80024f8 <HAL_InitTick+0x70>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b14      	ldr	r3, [pc, #80]	; (80024f4 <HAL_InitTick+0x6c>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	4619      	mov	r1, r3
 80024a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b2:	4618      	mov	r0, r3
 80024b4:	f001 f82b 	bl	800350e <HAL_SYSTICK_Config>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10f      	bne.n	80024de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b0f      	cmp	r3, #15
 80024c2:	d809      	bhi.n	80024d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024c4:	2200      	movs	r2, #0
 80024c6:	6879      	ldr	r1, [r7, #4]
 80024c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024cc:	f000 fff5 	bl	80034ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024d0:	4a0a      	ldr	r2, [pc, #40]	; (80024fc <HAL_InitTick+0x74>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	e007      	b.n	80024e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	e004      	b.n	80024e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	73fb      	strb	r3, [r7, #15]
 80024e2:	e001      	b.n	80024e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000008 	.word	0x20000008
 80024f8:	20000000 	.word	0x20000000
 80024fc:	20000004 	.word	0x20000004

08002500 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <HAL_IncTick+0x20>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_IncTick+0x24>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4413      	add	r3, r2
 8002510:	4a04      	ldr	r2, [pc, #16]	; (8002524 <HAL_IncTick+0x24>)
 8002512:	6013      	str	r3, [r2, #0]
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	20000008 	.word	0x20000008
 8002524:	200006a8 	.word	0x200006a8

08002528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return uwTick;
 800252c:	4b03      	ldr	r3, [pc, #12]	; (800253c <HAL_GetTick+0x14>)
 800252e:	681b      	ldr	r3, [r3, #0]
}
 8002530:	4618      	mov	r0, r3
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	200006a8 	.word	0x200006a8

08002540 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	431a      	orrs	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	609a      	str	r2, [r3, #8]
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr

08002566 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002566:	b480      	push	{r7}
 8002568:	b083      	sub	sp, #12
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
 800256e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	609a      	str	r2, [r3, #8]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
 80025b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	3360      	adds	r3, #96	; 0x60
 80025ba:	461a      	mov	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b08      	ldr	r3, [pc, #32]	; (80025ec <LL_ADC_SetOffset+0x44>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	4313      	orrs	r3, r2
 80025d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80025e0:	bf00      	nop
 80025e2:	371c      	adds	r7, #28
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	03fff000 	.word	0x03fff000

080025f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3360      	adds	r3, #96	; 0x60
 80025fe:	461a      	mov	r2, r3
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4413      	add	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002610:	4618      	mov	r0, r3
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800261c:	b480      	push	{r7}
 800261e:	b087      	sub	sp, #28
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	3360      	adds	r3, #96	; 0x60
 800262c:	461a      	mov	r2, r3
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	431a      	orrs	r2, r3
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002646:	bf00      	nop
 8002648:	371c      	adds	r7, #28
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
 800265a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	695b      	ldr	r3, [r3, #20]
 8002660:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	615a      	str	r2, [r3, #20]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3330      	adds	r3, #48	; 0x30
 8002688:	461a      	mov	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	0a1b      	lsrs	r3, r3, #8
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	f003 030c 	and.w	r3, r3, #12
 8002694:	4413      	add	r3, r2
 8002696:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	f003 031f 	and.w	r3, r3, #31
 80026a2:	211f      	movs	r1, #31
 80026a4:	fa01 f303 	lsl.w	r3, r1, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	401a      	ands	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	0e9b      	lsrs	r3, r3, #26
 80026b0:	f003 011f 	and.w	r1, r3, #31
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	f003 031f 	and.w	r3, r3, #31
 80026ba:	fa01 f303 	lsl.w	r3, r1, r3
 80026be:	431a      	orrs	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80026c4:	bf00      	nop
 80026c6:	371c      	adds	r7, #28
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	3314      	adds	r3, #20
 80026e0:	461a      	mov	r2, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	0e5b      	lsrs	r3, r3, #25
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	4413      	add	r3, r2
 80026ee:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	0d1b      	lsrs	r3, r3, #20
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	2107      	movs	r1, #7
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	401a      	ands	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	0d1b      	lsrs	r3, r3, #20
 800270a:	f003 031f 	and.w	r3, r3, #31
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	fa01 f303 	lsl.w	r3, r1, r3
 8002714:	431a      	orrs	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800271a:	bf00      	nop
 800271c:	371c      	adds	r7, #28
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002740:	43db      	mvns	r3, r3
 8002742:	401a      	ands	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f003 0318 	and.w	r3, r3, #24
 800274a:	4908      	ldr	r1, [pc, #32]	; (800276c <LL_ADC_SetChannelSingleDiff+0x44>)
 800274c:	40d9      	lsrs	r1, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	400b      	ands	r3, r1
 8002752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002756:	431a      	orrs	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800275e:	bf00      	nop
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	0007ffff 	.word	0x0007ffff

08002770 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002780:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6093      	str	r3, [r2, #8]
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027a8:	d101      	bne.n	80027ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80027cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027d0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027f8:	d101      	bne.n	80027fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <LL_ADC_IsEnabled+0x18>
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <LL_ADC_IsEnabled+0x1a>
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	2b04      	cmp	r3, #4
 8002844:	d101      	bne.n	800284a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 0308 	and.w	r3, r3, #8
 8002868:	2b08      	cmp	r3, #8
 800286a:	d101      	bne.n	8002870 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800286c:	2301      	movs	r3, #1
 800286e:	e000      	b.n	8002872 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e129      	b.n	8002aee <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d109      	bne.n	80028bc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff f92b 	bl	8001b04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ff67 	bl	8002794 <LL_ADC_IsDeepPowerDownEnabled>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d004      	beq.n	80028d6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff4d 	bl	8002770 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff ff82 	bl	80027e4 <LL_ADC_IsInternalRegulatorEnabled>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d115      	bne.n	8002912 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff66 	bl	80027bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028f0:	4b81      	ldr	r3, [pc, #516]	; (8002af8 <HAL_ADC_Init+0x278>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	099b      	lsrs	r3, r3, #6
 80028f6:	4a81      	ldr	r2, [pc, #516]	; (8002afc <HAL_ADC_Init+0x27c>)
 80028f8:	fba2 2303 	umull	r2, r3, r2, r3
 80028fc:	099b      	lsrs	r3, r3, #6
 80028fe:	3301      	adds	r3, #1
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002904:	e002      	b.n	800290c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	3b01      	subs	r3, #1
 800290a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f9      	bne.n	8002906 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff ff64 	bl	80027e4 <LL_ADC_IsInternalRegulatorEnabled>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10d      	bne.n	800293e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002926:	f043 0210 	orr.w	r2, r3, #16
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff75 	bl	8002832 <LL_ADC_REG_IsConversionOngoing>
 8002948:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294e:	f003 0310 	and.w	r3, r3, #16
 8002952:	2b00      	cmp	r3, #0
 8002954:	f040 80c2 	bne.w	8002adc <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	2b00      	cmp	r3, #0
 800295c:	f040 80be 	bne.w	8002adc <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002964:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002968:	f043 0202 	orr.w	r2, r3, #2
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff ff49 	bl	800280c <LL_ADC_IsEnabled>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10b      	bne.n	8002998 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002980:	485f      	ldr	r0, [pc, #380]	; (8002b00 <HAL_ADC_Init+0x280>)
 8002982:	f7ff ff43 	bl	800280c <LL_ADC_IsEnabled>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d105      	bne.n	8002998 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4619      	mov	r1, r3
 8002992:	485c      	ldr	r0, [pc, #368]	; (8002b04 <HAL_ADC_Init+0x284>)
 8002994:	f7ff fdd4 	bl	8002540 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7e5b      	ldrb	r3, [r3, #25]
 800299c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029a2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80029a8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80029ae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029b8:	4313      	orrs	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d106      	bne.n	80029d4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ca:	3b01      	subs	r3, #1
 80029cc:	045b      	lsls	r3, r3, #17
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d009      	beq.n	80029f0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	4b44      	ldr	r3, [pc, #272]	; (8002b08 <HAL_ADC_Init+0x288>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6812      	ldr	r2, [r2, #0]
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	430b      	orrs	r3, r1
 8002a02:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff ff25 	bl	8002858 <LL_ADC_INJ_IsConversionOngoing>
 8002a0e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d140      	bne.n	8002a98 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d13d      	bne.n	8002a98 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	7e1b      	ldrb	r3, [r3, #24]
 8002a24:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a26:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a2e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a30:	4313      	orrs	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a3e:	f023 0306 	bic.w	r3, r3, #6
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	69b9      	ldr	r1, [r7, #24]
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d118      	bne.n	8002a88 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002a60:	f023 0304 	bic.w	r3, r3, #4
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a6c:	4311      	orrs	r1, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a72:	4311      	orrs	r1, r2
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f042 0201 	orr.w	r2, r2, #1
 8002a84:	611a      	str	r2, [r3, #16]
 8002a86:	e007      	b.n	8002a98 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691a      	ldr	r2, [r3, #16]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d10c      	bne.n	8002aba <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	f023 010f 	bic.w	r1, r3, #15
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	1e5a      	subs	r2, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ab8:	e007      	b.n	8002aca <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 020f 	bic.w	r2, r2, #15
 8002ac8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ace:	f023 0303 	bic.w	r3, r3, #3
 8002ad2:	f043 0201 	orr.w	r2, r3, #1
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	659a      	str	r2, [r3, #88]	; 0x58
 8002ada:	e007      	b.n	8002aec <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae0:	f043 0210 	orr.w	r2, r3, #16
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002aec:	7ffb      	ldrb	r3, [r7, #31]
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3720      	adds	r7, #32
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000000 	.word	0x20000000
 8002afc:	053e2d63 	.word	0x053e2d63
 8002b00:	50040000 	.word	0x50040000
 8002b04:	50040300 	.word	0x50040300
 8002b08:	fff0c007 	.word	0xfff0c007

08002b0c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b0b6      	sub	sp, #216	; 0xd8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d101      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x22>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e3d5      	b.n	80032da <HAL_ADC_ConfigChannel+0x7ce>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fe79 	bl	8002832 <LL_ADC_REG_IsConversionOngoing>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f040 83ba 	bne.w	80032bc <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	d824      	bhi.n	8002ba2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	3b02      	subs	r3, #2
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d81b      	bhi.n	8002b9a <HAL_ADC_ConfigChannel+0x8e>
 8002b62:	a201      	add	r2, pc, #4	; (adr r2, 8002b68 <HAL_ADC_ConfigChannel+0x5c>)
 8002b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b68:	08002b79 	.word	0x08002b79
 8002b6c:	08002b81 	.word	0x08002b81
 8002b70:	08002b89 	.word	0x08002b89
 8002b74:	08002b91 	.word	0x08002b91
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002b78:	230c      	movs	r3, #12
 8002b7a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002b7e:	e010      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002b80:	2312      	movs	r3, #18
 8002b82:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002b86:	e00c      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002b88:	2318      	movs	r3, #24
 8002b8a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002b8e:	e008      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002b90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002b98:	e003      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002b9a:	2306      	movs	r3, #6
 8002b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002ba0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	461a      	mov	r2, r3
 8002bac:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002bb0:	f7ff fd62 	bl	8002678 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7ff fe3a 	bl	8002832 <LL_ADC_REG_IsConversionOngoing>
 8002bbe:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff fe46 	bl	8002858 <LL_ADC_INJ_IsConversionOngoing>
 8002bcc:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bd0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f040 81bf 	bne.w	8002f58 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f040 81ba 	bne.w	8002f58 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002bec:	d10f      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	f7ff fd69 	bl	80026d0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff fd23 	bl	8002652 <LL_ADC_SetSamplingTimeCommonConfig>
 8002c0c:	e00e      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6818      	ldr	r0, [r3, #0]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	6819      	ldr	r1, [r3, #0]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	f7ff fd58 	bl	80026d0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fd13 	bl	8002652 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	695a      	ldr	r2, [r3, #20]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	08db      	lsrs	r3, r3, #3
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d00a      	beq.n	8002c64 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6818      	ldr	r0, [r3, #0]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	6919      	ldr	r1, [r3, #16]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c5e:	f7ff fca3 	bl	80025a8 <LL_ADC_SetOffset>
 8002c62:	e179      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fcc0 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002c70:	4603      	mov	r3, r0
 8002c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x184>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff fcb5 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002c86:	4603      	mov	r3, r0
 8002c88:	0e9b      	lsrs	r3, r3, #26
 8002c8a:	f003 021f 	and.w	r2, r3, #31
 8002c8e:	e01e      	b.n	8002cce <HAL_ADC_ConfigChannel+0x1c2>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2100      	movs	r1, #0
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fcaa 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002cb2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002cbe:	2320      	movs	r3, #32
 8002cc0:	e004      	b.n	8002ccc <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002cc2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002cc6:	fab3 f383 	clz	r3, r3
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d105      	bne.n	8002ce6 <HAL_ADC_ConfigChannel+0x1da>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	0e9b      	lsrs	r3, r3, #26
 8002ce0:	f003 031f 	and.w	r3, r3, #31
 8002ce4:	e018      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x20c>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002cf2:	fa93 f3a3 	rbit	r3, r3
 8002cf6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002cfa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cfe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002d02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002d0a:	2320      	movs	r3, #32
 8002d0c:	e004      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002d0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002d12:	fab3 f383 	clz	r3, r3
 8002d16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d106      	bne.n	8002d2a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2200      	movs	r2, #0
 8002d22:	2100      	movs	r1, #0
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fc79 	bl	800261c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff fc5d 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002d36:	4603      	mov	r3, r0
 8002d38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10a      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x24a>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2101      	movs	r1, #1
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fc52 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	0e9b      	lsrs	r3, r3, #26
 8002d50:	f003 021f 	and.w	r2, r3, #31
 8002d54:	e01e      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x288>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fc47 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002d62:	4603      	mov	r3, r0
 8002d64:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d68:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002d74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002d7c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002d84:	2320      	movs	r3, #32
 8002d86:	e004      	b.n	8002d92 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002d88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d8c:	fab3 f383 	clz	r3, r3
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d105      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x2a0>
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	0e9b      	lsrs	r3, r3, #26
 8002da6:	f003 031f 	and.w	r3, r3, #31
 8002daa:	e018      	b.n	8002dde <HAL_ADC_ConfigChannel+0x2d2>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002db8:	fa93 f3a3 	rbit	r3, r3
 8002dbc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002dc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002dc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002dd0:	2320      	movs	r3, #32
 8002dd2:	e004      	b.n	8002dde <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002dd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002dd8:	fab3 f383 	clz	r3, r3
 8002ddc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d106      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2200      	movs	r2, #0
 8002de8:	2101      	movs	r1, #1
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fc16 	bl	800261c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2102      	movs	r1, #2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fbfa 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10a      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x310>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fbef 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002e12:	4603      	mov	r3, r0
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	f003 021f 	and.w	r2, r3, #31
 8002e1a:	e01e      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x34e>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2102      	movs	r1, #2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fbe4 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e32:	fa93 f3a3 	rbit	r3, r3
 8002e36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002e3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002e4a:	2320      	movs	r3, #32
 8002e4c:	e004      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002e4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e52:	fab3 f383 	clz	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d105      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x366>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	0e9b      	lsrs	r3, r3, #26
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	e014      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x390>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e78:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002e80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002e86:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002e8e:	2320      	movs	r3, #32
 8002e90:	e004      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002e92:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d106      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff fbb7 	bl	800261c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2103      	movs	r1, #3
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fb9b 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10a      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x3ce>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff fb90 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	0e9b      	lsrs	r3, r3, #26
 8002ed4:	f003 021f 	and.w	r2, r3, #31
 8002ed8:	e017      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x3fe>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2103      	movs	r1, #3
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fb85 	bl	80025f0 <LL_ADC_GetOffsetChannel>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002eec:	fa93 f3a3 	rbit	r3, r3
 8002ef0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002ef2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ef4:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002efc:	2320      	movs	r3, #32
 8002efe:	e003      	b.n	8002f08 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002f00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f02:	fab3 f383 	clz	r3, r3
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x416>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	0e9b      	lsrs	r3, r3, #26
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	e011      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x43a>
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002f30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f32:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002f34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002f3a:	2320      	movs	r3, #32
 8002f3c:	e003      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002f3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f40:	fab3 f383 	clz	r3, r3
 8002f44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d106      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2103      	movs	r1, #3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fb62 	bl	800261c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fc55 	bl	800280c <LL_ADC_IsEnabled>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f040 813f 	bne.w	80031e8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	461a      	mov	r2, r3
 8002f78:	f7ff fbd6 	bl	8002728 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4a8e      	ldr	r2, [pc, #568]	; (80031bc <HAL_ADC_ConfigChannel+0x6b0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	f040 8130 	bne.w	80031e8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10b      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x4a4>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	0e9b      	lsrs	r3, r3, #26
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	2b09      	cmp	r3, #9
 8002fa6:	bf94      	ite	ls
 8002fa8:	2301      	movls	r3, #1
 8002faa:	2300      	movhi	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	e019      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x4d8>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fb8:	fa93 f3a3 	rbit	r3, r3
 8002fbc:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002fbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fc0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002fc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	e003      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002fcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fce:	fab3 f383 	clz	r3, r3
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	f003 031f 	and.w	r3, r3, #31
 8002fda:	2b09      	cmp	r3, #9
 8002fdc:	bf94      	ite	ls
 8002fde:	2301      	movls	r3, #1
 8002fe0:	2300      	movhi	r3, #0
 8002fe2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d079      	beq.n	80030dc <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d107      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x4f8>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	0e9b      	lsrs	r3, r3, #26
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	069b      	lsls	r3, r3, #26
 8002ffe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003002:	e015      	b.n	8003030 <HAL_ADC_ConfigChannel+0x524>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800300c:	fa93 f3a3 	rbit	r3, r3
 8003010:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003014:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003016:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 800301c:	2320      	movs	r3, #32
 800301e:	e003      	b.n	8003028 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003020:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
 8003028:	3301      	adds	r3, #1
 800302a:	069b      	lsls	r3, r3, #26
 800302c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	2b00      	cmp	r3, #0
 800303a:	d109      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x544>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0e9b      	lsrs	r3, r3, #26
 8003042:	3301      	adds	r3, #1
 8003044:	f003 031f 	and.w	r3, r3, #31
 8003048:	2101      	movs	r1, #1
 800304a:	fa01 f303 	lsl.w	r3, r1, r3
 800304e:	e017      	b.n	8003080 <HAL_ADC_ConfigChannel+0x574>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003058:	fa93 f3a3 	rbit	r3, r3
 800305c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800305e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003060:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003062:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003068:	2320      	movs	r3, #32
 800306a:	e003      	b.n	8003074 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800306c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800306e:	fab3 f383 	clz	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	3301      	adds	r3, #1
 8003076:	f003 031f 	and.w	r3, r3, #31
 800307a:	2101      	movs	r1, #1
 800307c:	fa01 f303 	lsl.w	r3, r1, r3
 8003080:	ea42 0103 	orr.w	r1, r2, r3
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10a      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x59a>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0e9b      	lsrs	r3, r3, #26
 8003096:	3301      	adds	r3, #1
 8003098:	f003 021f 	and.w	r2, r3, #31
 800309c:	4613      	mov	r3, r2
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	4413      	add	r3, r2
 80030a2:	051b      	lsls	r3, r3, #20
 80030a4:	e018      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x5cc>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ae:	fa93 f3a3 	rbit	r3, r3
 80030b2:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80030b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80030b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80030be:	2320      	movs	r3, #32
 80030c0:	e003      	b.n	80030ca <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80030c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	3301      	adds	r3, #1
 80030cc:	f003 021f 	and.w	r2, r3, #31
 80030d0:	4613      	mov	r3, r2
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4413      	add	r3, r2
 80030d6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030d8:	430b      	orrs	r3, r1
 80030da:	e080      	b.n	80031de <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d107      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x5ec>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	0e9b      	lsrs	r3, r3, #26
 80030ee:	3301      	adds	r3, #1
 80030f0:	069b      	lsls	r3, r3, #26
 80030f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030f6:	e015      	b.n	8003124 <HAL_ADC_ConfigChannel+0x618>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003100:	fa93 f3a3 	rbit	r3, r3
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800310a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003110:	2320      	movs	r3, #32
 8003112:	e003      	b.n	800311c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	3301      	adds	r3, #1
 800311e:	069b      	lsls	r3, r3, #26
 8003120:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312c:	2b00      	cmp	r3, #0
 800312e:	d109      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x638>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0e9b      	lsrs	r3, r3, #26
 8003136:	3301      	adds	r3, #1
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	e017      	b.n	8003174 <HAL_ADC_ConfigChannel+0x668>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	fa93 f3a3 	rbit	r3, r3
 8003150:	61bb      	str	r3, [r7, #24]
  return result;
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003156:	6a3b      	ldr	r3, [r7, #32]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800315c:	2320      	movs	r3, #32
 800315e:	e003      	b.n	8003168 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	fab3 f383 	clz	r3, r3
 8003166:	b2db      	uxtb	r3, r3
 8003168:	3301      	adds	r3, #1
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f303 	lsl.w	r3, r1, r3
 8003174:	ea42 0103 	orr.w	r1, r2, r3
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10d      	bne.n	80031a0 <HAL_ADC_ConfigChannel+0x694>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	0e9b      	lsrs	r3, r3, #26
 800318a:	3301      	adds	r3, #1
 800318c:	f003 021f 	and.w	r2, r3, #31
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	3b1e      	subs	r3, #30
 8003198:	051b      	lsls	r3, r3, #20
 800319a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800319e:	e01d      	b.n	80031dc <HAL_ADC_ConfigChannel+0x6d0>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	60fb      	str	r3, [r7, #12]
  return result;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d103      	bne.n	80031c0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80031b8:	2320      	movs	r3, #32
 80031ba:	e005      	b.n	80031c8 <HAL_ADC_ConfigChannel+0x6bc>
 80031bc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	fab3 f383 	clz	r3, r3
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	3301      	adds	r3, #1
 80031ca:	f003 021f 	and.w	r2, r3, #31
 80031ce:	4613      	mov	r3, r2
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	4413      	add	r3, r2
 80031d4:	3b1e      	subs	r3, #30
 80031d6:	051b      	lsls	r3, r3, #20
 80031d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031dc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031e2:	4619      	mov	r1, r3
 80031e4:	f7ff fa74 	bl	80026d0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	4b3d      	ldr	r3, [pc, #244]	; (80032e4 <HAL_ADC_ConfigChannel+0x7d8>)
 80031ee:	4013      	ands	r3, r2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d06c      	beq.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031f4:	483c      	ldr	r0, [pc, #240]	; (80032e8 <HAL_ADC_ConfigChannel+0x7dc>)
 80031f6:	f7ff f9c9 	bl	800258c <LL_ADC_GetCommonPathInternalCh>
 80031fa:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a3a      	ldr	r2, [pc, #232]	; (80032ec <HAL_ADC_ConfigChannel+0x7e0>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d127      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003208:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800320c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d121      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a35      	ldr	r2, [pc, #212]	; (80032f0 <HAL_ADC_ConfigChannel+0x7e4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d157      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800321e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003222:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003226:	4619      	mov	r1, r3
 8003228:	482f      	ldr	r0, [pc, #188]	; (80032e8 <HAL_ADC_ConfigChannel+0x7dc>)
 800322a:	f7ff f99c 	bl	8002566 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800322e:	4b31      	ldr	r3, [pc, #196]	; (80032f4 <HAL_ADC_ConfigChannel+0x7e8>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	099b      	lsrs	r3, r3, #6
 8003234:	4a30      	ldr	r2, [pc, #192]	; (80032f8 <HAL_ADC_ConfigChannel+0x7ec>)
 8003236:	fba2 2303 	umull	r2, r3, r2, r3
 800323a:	099b      	lsrs	r3, r3, #6
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	4613      	mov	r3, r2
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003248:	e002      	b.n	8003250 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	3b01      	subs	r3, #1
 800324e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f9      	bne.n	800324a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003256:	e03a      	b.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a27      	ldr	r2, [pc, #156]	; (80032fc <HAL_ADC_ConfigChannel+0x7f0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d113      	bne.n	800328a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003262:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003266:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10d      	bne.n	800328a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a1f      	ldr	r2, [pc, #124]	; (80032f0 <HAL_ADC_ConfigChannel+0x7e4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d12a      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003278:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800327c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003280:	4619      	mov	r1, r3
 8003282:	4819      	ldr	r0, [pc, #100]	; (80032e8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003284:	f7ff f96f 	bl	8002566 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003288:	e021      	b.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a1c      	ldr	r2, [pc, #112]	; (8003300 <HAL_ADC_ConfigChannel+0x7f4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d11c      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003294:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003298:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d116      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a12      	ldr	r2, [pc, #72]	; (80032f0 <HAL_ADC_ConfigChannel+0x7e4>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d111      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032b2:	4619      	mov	r1, r3
 80032b4:	480c      	ldr	r0, [pc, #48]	; (80032e8 <HAL_ADC_ConfigChannel+0x7dc>)
 80032b6:	f7ff f956 	bl	8002566 <LL_ADC_SetCommonPathInternalCh>
 80032ba:	e008      	b.n	80032ce <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c0:	f043 0220 	orr.w	r2, r3, #32
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80032d6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80032da:	4618      	mov	r0, r3
 80032dc:	37d8      	adds	r7, #216	; 0xd8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	80080000 	.word	0x80080000
 80032e8:	50040300 	.word	0x50040300
 80032ec:	c7520000 	.word	0xc7520000
 80032f0:	50040000 	.word	0x50040000
 80032f4:	20000000 	.word	0x20000000
 80032f8:	053e2d63 	.word	0x053e2d63
 80032fc:	cb840000 	.word	0xcb840000
 8003300:	80000001 	.word	0x80000001

08003304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003314:	4b0c      	ldr	r3, [pc, #48]	; (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003320:	4013      	ands	r3, r2
 8003322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800332c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003336:	4a04      	ldr	r2, [pc, #16]	; (8003348 <__NVIC_SetPriorityGrouping+0x44>)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	60d3      	str	r3, [r2, #12]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003350:	4b04      	ldr	r3, [pc, #16]	; (8003364 <__NVIC_GetPriorityGrouping+0x18>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	0a1b      	lsrs	r3, r3, #8
 8003356:	f003 0307 	and.w	r3, r3, #7
}
 800335a:	4618      	mov	r0, r3
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	e000ed00 	.word	0xe000ed00

08003368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	2b00      	cmp	r3, #0
 8003378:	db0b      	blt.n	8003392 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800337a:	79fb      	ldrb	r3, [r7, #7]
 800337c:	f003 021f 	and.w	r2, r3, #31
 8003380:	4907      	ldr	r1, [pc, #28]	; (80033a0 <__NVIC_EnableIRQ+0x38>)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	2001      	movs	r0, #1
 800338a:	fa00 f202 	lsl.w	r2, r0, r2
 800338e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	e000e100 	.word	0xe000e100

080033a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	6039      	str	r1, [r7, #0]
 80033ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	db0a      	blt.n	80033ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	490c      	ldr	r1, [pc, #48]	; (80033f0 <__NVIC_SetPriority+0x4c>)
 80033be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c2:	0112      	lsls	r2, r2, #4
 80033c4:	b2d2      	uxtb	r2, r2
 80033c6:	440b      	add	r3, r1
 80033c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033cc:	e00a      	b.n	80033e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	4908      	ldr	r1, [pc, #32]	; (80033f4 <__NVIC_SetPriority+0x50>)
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	3b04      	subs	r3, #4
 80033dc:	0112      	lsls	r2, r2, #4
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	440b      	add	r3, r1
 80033e2:	761a      	strb	r2, [r3, #24]
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000e100 	.word	0xe000e100
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b089      	sub	sp, #36	; 0x24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f1c3 0307 	rsb	r3, r3, #7
 8003412:	2b04      	cmp	r3, #4
 8003414:	bf28      	it	cs
 8003416:	2304      	movcs	r3, #4
 8003418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	3304      	adds	r3, #4
 800341e:	2b06      	cmp	r3, #6
 8003420:	d902      	bls.n	8003428 <NVIC_EncodePriority+0x30>
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	3b03      	subs	r3, #3
 8003426:	e000      	b.n	800342a <NVIC_EncodePriority+0x32>
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800342c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43da      	mvns	r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	401a      	ands	r2, r3
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003440:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	fa01 f303 	lsl.w	r3, r1, r3
 800344a:	43d9      	mvns	r1, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003450:	4313      	orrs	r3, r2
         );
}
 8003452:	4618      	mov	r0, r3
 8003454:	3724      	adds	r7, #36	; 0x24
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
	...

08003460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	3b01      	subs	r3, #1
 800346c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003470:	d301      	bcc.n	8003476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003472:	2301      	movs	r3, #1
 8003474:	e00f      	b.n	8003496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003476:	4a0a      	ldr	r2, [pc, #40]	; (80034a0 <SysTick_Config+0x40>)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3b01      	subs	r3, #1
 800347c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800347e:	210f      	movs	r1, #15
 8003480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003484:	f7ff ff8e 	bl	80033a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003488:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <SysTick_Config+0x40>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800348e:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <SysTick_Config+0x40>)
 8003490:	2207      	movs	r2, #7
 8003492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	e000e010 	.word	0xe000e010

080034a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff ff29 	bl	8003304 <__NVIC_SetPriorityGrouping>
}
 80034b2:	bf00      	nop
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b086      	sub	sp, #24
 80034be:	af00      	add	r7, sp, #0
 80034c0:	4603      	mov	r3, r0
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	607a      	str	r2, [r7, #4]
 80034c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034c8:	2300      	movs	r3, #0
 80034ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80034cc:	f7ff ff3e 	bl	800334c <__NVIC_GetPriorityGrouping>
 80034d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	68b9      	ldr	r1, [r7, #8]
 80034d6:	6978      	ldr	r0, [r7, #20]
 80034d8:	f7ff ff8e 	bl	80033f8 <NVIC_EncodePriority>
 80034dc:	4602      	mov	r2, r0
 80034de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034e2:	4611      	mov	r1, r2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff ff5d 	bl	80033a4 <__NVIC_SetPriority>
}
 80034ea:	bf00      	nop
 80034ec:	3718      	adds	r7, #24
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b082      	sub	sp, #8
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	4603      	mov	r3, r0
 80034fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003500:	4618      	mov	r0, r3
 8003502:	f7ff ff31 	bl	8003368 <__NVIC_EnableIRQ>
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b082      	sub	sp, #8
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7ff ffa2 	bl	8003460 <SysTick_Config>
 800351c:	4603      	mov	r3, r0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
	...

08003528 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e0ac      	b.n	8003694 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4618      	mov	r0, r3
 8003540:	f000 f8b2 	bl	80036a8 <DFSDM_GetChannelFromInstance>
 8003544:	4603      	mov	r3, r0
 8003546:	4a55      	ldr	r2, [pc, #340]	; (800369c <HAL_DFSDM_ChannelInit+0x174>)
 8003548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e09f      	b.n	8003694 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7fe fb15 	bl	8001b84 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800355a:	4b51      	ldr	r3, [pc, #324]	; (80036a0 <HAL_DFSDM_ChannelInit+0x178>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	3301      	adds	r3, #1
 8003560:	4a4f      	ldr	r2, [pc, #316]	; (80036a0 <HAL_DFSDM_ChannelInit+0x178>)
 8003562:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003564:	4b4e      	ldr	r3, [pc, #312]	; (80036a0 <HAL_DFSDM_ChannelInit+0x178>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d125      	bne.n	80035b8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800356c:	4b4d      	ldr	r3, [pc, #308]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a4c      	ldr	r2, [pc, #304]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003572:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003576:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003578:	4b4a      	ldr	r3, [pc, #296]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	4948      	ldr	r1, [pc, #288]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003582:	4313      	orrs	r3, r2
 8003584:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003586:	4b47      	ldr	r3, [pc, #284]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a46      	ldr	r2, [pc, #280]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 800358c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003590:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	791b      	ldrb	r3, [r3, #4]
 8003596:	2b01      	cmp	r3, #1
 8003598:	d108      	bne.n	80035ac <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800359a:	4b42      	ldr	r3, [pc, #264]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	041b      	lsls	r3, r3, #16
 80035a6:	493f      	ldr	r1, [pc, #252]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80035ac:	4b3d      	ldr	r3, [pc, #244]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a3c      	ldr	r2, [pc, #240]	; (80036a4 <HAL_DFSDM_ChannelInit+0x17c>)
 80035b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80035b6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80035c6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	6819      	ldr	r1, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80035d6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80035dc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 020f 	bic.w	r2, r2, #15
 80035f4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6819      	ldr	r1, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003604:	431a      	orrs	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	430a      	orrs	r2, r1
 800360c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800361c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6899      	ldr	r1, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362c:	3b01      	subs	r3, #1
 800362e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003630:	431a      	orrs	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f002 0207 	and.w	r2, r2, #7
 8003648:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6859      	ldr	r1, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800365c:	431a      	orrs	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003674:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f000 f810 	bl	80036a8 <DFSDM_GetChannelFromInstance>
 8003688:	4602      	mov	r2, r0
 800368a:	4904      	ldr	r1, [pc, #16]	; (800369c <HAL_DFSDM_ChannelInit+0x174>)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	200006b0 	.word	0x200006b0
 80036a0:	200006ac 	.word	0x200006ac
 80036a4:	40016000 	.word	0x40016000

080036a8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a1c      	ldr	r2, [pc, #112]	; (8003724 <DFSDM_GetChannelFromInstance+0x7c>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d102      	bne.n	80036be <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	e02b      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a19      	ldr	r2, [pc, #100]	; (8003728 <DFSDM_GetChannelFromInstance+0x80>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d102      	bne.n	80036cc <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80036c6:	2301      	movs	r3, #1
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	e024      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a17      	ldr	r2, [pc, #92]	; (800372c <DFSDM_GetChannelFromInstance+0x84>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d102      	bne.n	80036da <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80036d4:	2302      	movs	r3, #2
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e01d      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a14      	ldr	r2, [pc, #80]	; (8003730 <DFSDM_GetChannelFromInstance+0x88>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d102      	bne.n	80036e8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80036e2:	2304      	movs	r3, #4
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	e016      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a12      	ldr	r2, [pc, #72]	; (8003734 <DFSDM_GetChannelFromInstance+0x8c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d102      	bne.n	80036f6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80036f0:	2305      	movs	r3, #5
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	e00f      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a0f      	ldr	r2, [pc, #60]	; (8003738 <DFSDM_GetChannelFromInstance+0x90>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d102      	bne.n	8003704 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80036fe:	2306      	movs	r3, #6
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	e008      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a0d      	ldr	r2, [pc, #52]	; (800373c <DFSDM_GetChannelFromInstance+0x94>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d102      	bne.n	8003712 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800370c:	2307      	movs	r3, #7
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	e001      	b.n	8003716 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003712:	2303      	movs	r3, #3
 8003714:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003716:	68fb      	ldr	r3, [r7, #12]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	40016000 	.word	0x40016000
 8003728:	40016020 	.word	0x40016020
 800372c:	40016040 	.word	0x40016040
 8003730:	40016080 	.word	0x40016080
 8003734:	400160a0 	.word	0x400160a0
 8003738:	400160c0 	.word	0x400160c0
 800373c:	400160e0 	.word	0x400160e0

08003740 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003740:	b480      	push	{r7}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800374a:	2300      	movs	r3, #0
 800374c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800374e:	e166      	b.n	8003a1e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	2101      	movs	r1, #1
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	fa01 f303 	lsl.w	r3, r1, r3
 800375c:	4013      	ands	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	f000 8158 	beq.w	8003a18 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f003 0303 	and.w	r3, r3, #3
 8003770:	2b01      	cmp	r3, #1
 8003772:	d005      	beq.n	8003780 <HAL_GPIO_Init+0x40>
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d130      	bne.n	80037e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	2203      	movs	r2, #3
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	43db      	mvns	r3, r3
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4013      	ands	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037b6:	2201      	movs	r2, #1
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	43db      	mvns	r3, r3
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	4013      	ands	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	091b      	lsrs	r3, r3, #4
 80037cc:	f003 0201 	and.w	r2, r3, #1
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4313      	orrs	r3, r2
 80037da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	2b03      	cmp	r3, #3
 80037ec:	d017      	beq.n	800381e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	2203      	movs	r2, #3
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43db      	mvns	r3, r3
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4013      	ands	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	4313      	orrs	r3, r2
 8003816:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d123      	bne.n	8003872 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	08da      	lsrs	r2, r3, #3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	3208      	adds	r2, #8
 8003832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003836:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f003 0307 	and.w	r3, r3, #7
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	220f      	movs	r2, #15
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	08da      	lsrs	r2, r3, #3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3208      	adds	r2, #8
 800386c:	6939      	ldr	r1, [r7, #16]
 800386e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	2203      	movs	r2, #3
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43db      	mvns	r3, r3
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	4013      	ands	r3, r2
 8003888:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0203 	and.w	r2, r3, #3
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 80b2 	beq.w	8003a18 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038b4:	4b61      	ldr	r3, [pc, #388]	; (8003a3c <HAL_GPIO_Init+0x2fc>)
 80038b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038b8:	4a60      	ldr	r2, [pc, #384]	; (8003a3c <HAL_GPIO_Init+0x2fc>)
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	6613      	str	r3, [r2, #96]	; 0x60
 80038c0:	4b5e      	ldr	r3, [pc, #376]	; (8003a3c <HAL_GPIO_Init+0x2fc>)
 80038c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038cc:	4a5c      	ldr	r2, [pc, #368]	; (8003a40 <HAL_GPIO_Init+0x300>)
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	089b      	lsrs	r3, r3, #2
 80038d2:	3302      	adds	r3, #2
 80038d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f003 0303 	and.w	r3, r3, #3
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	220f      	movs	r2, #15
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	4013      	ands	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038f6:	d02b      	beq.n	8003950 <HAL_GPIO_Init+0x210>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a52      	ldr	r2, [pc, #328]	; (8003a44 <HAL_GPIO_Init+0x304>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d025      	beq.n	800394c <HAL_GPIO_Init+0x20c>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a51      	ldr	r2, [pc, #324]	; (8003a48 <HAL_GPIO_Init+0x308>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d01f      	beq.n	8003948 <HAL_GPIO_Init+0x208>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a50      	ldr	r2, [pc, #320]	; (8003a4c <HAL_GPIO_Init+0x30c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d019      	beq.n	8003944 <HAL_GPIO_Init+0x204>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a4f      	ldr	r2, [pc, #316]	; (8003a50 <HAL_GPIO_Init+0x310>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d013      	beq.n	8003940 <HAL_GPIO_Init+0x200>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a4e      	ldr	r2, [pc, #312]	; (8003a54 <HAL_GPIO_Init+0x314>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d00d      	beq.n	800393c <HAL_GPIO_Init+0x1fc>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a4d      	ldr	r2, [pc, #308]	; (8003a58 <HAL_GPIO_Init+0x318>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d007      	beq.n	8003938 <HAL_GPIO_Init+0x1f8>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a4c      	ldr	r2, [pc, #304]	; (8003a5c <HAL_GPIO_Init+0x31c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d101      	bne.n	8003934 <HAL_GPIO_Init+0x1f4>
 8003930:	2307      	movs	r3, #7
 8003932:	e00e      	b.n	8003952 <HAL_GPIO_Init+0x212>
 8003934:	2308      	movs	r3, #8
 8003936:	e00c      	b.n	8003952 <HAL_GPIO_Init+0x212>
 8003938:	2306      	movs	r3, #6
 800393a:	e00a      	b.n	8003952 <HAL_GPIO_Init+0x212>
 800393c:	2305      	movs	r3, #5
 800393e:	e008      	b.n	8003952 <HAL_GPIO_Init+0x212>
 8003940:	2304      	movs	r3, #4
 8003942:	e006      	b.n	8003952 <HAL_GPIO_Init+0x212>
 8003944:	2303      	movs	r3, #3
 8003946:	e004      	b.n	8003952 <HAL_GPIO_Init+0x212>
 8003948:	2302      	movs	r3, #2
 800394a:	e002      	b.n	8003952 <HAL_GPIO_Init+0x212>
 800394c:	2301      	movs	r3, #1
 800394e:	e000      	b.n	8003952 <HAL_GPIO_Init+0x212>
 8003950:	2300      	movs	r3, #0
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	f002 0203 	and.w	r2, r2, #3
 8003958:	0092      	lsls	r2, r2, #2
 800395a:	4093      	lsls	r3, r2
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	4313      	orrs	r3, r2
 8003960:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003962:	4937      	ldr	r1, [pc, #220]	; (8003a40 <HAL_GPIO_Init+0x300>)
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	089b      	lsrs	r3, r3, #2
 8003968:	3302      	adds	r3, #2
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003970:	4b3b      	ldr	r3, [pc, #236]	; (8003a60 <HAL_GPIO_Init+0x320>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	43db      	mvns	r3, r3
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4013      	ands	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003994:	4a32      	ldr	r2, [pc, #200]	; (8003a60 <HAL_GPIO_Init+0x320>)
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800399a:	4b31      	ldr	r3, [pc, #196]	; (8003a60 <HAL_GPIO_Init+0x320>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4013      	ands	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039be:	4a28      	ldr	r2, [pc, #160]	; (8003a60 <HAL_GPIO_Init+0x320>)
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039c4:	4b26      	ldr	r3, [pc, #152]	; (8003a60 <HAL_GPIO_Init+0x320>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4013      	ands	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039e8:	4a1d      	ldr	r2, [pc, #116]	; (8003a60 <HAL_GPIO_Init+0x320>)
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039ee:	4b1c      	ldr	r3, [pc, #112]	; (8003a60 <HAL_GPIO_Init+0x320>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	43db      	mvns	r3, r3
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	4013      	ands	r3, r2
 80039fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a12:	4a13      	ldr	r2, [pc, #76]	; (8003a60 <HAL_GPIO_Init+0x320>)
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	fa22 f303 	lsr.w	r3, r2, r3
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f47f ae91 	bne.w	8003750 <HAL_GPIO_Init+0x10>
  }
}
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
 8003a32:	371c      	adds	r7, #28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40010000 	.word	0x40010000
 8003a44:	48000400 	.word	0x48000400
 8003a48:	48000800 	.word	0x48000800
 8003a4c:	48000c00 	.word	0x48000c00
 8003a50:	48001000 	.word	0x48001000
 8003a54:	48001400 	.word	0x48001400
 8003a58:	48001800 	.word	0x48001800
 8003a5c:	48001c00 	.word	0x48001c00
 8003a60:	40010400 	.word	0x40010400

08003a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	807b      	strh	r3, [r7, #2]
 8003a70:	4613      	mov	r3, r2
 8003a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a74:	787b      	ldrb	r3, [r7, #1]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a7a:	887a      	ldrh	r2, [r7, #2]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a80:	e002      	b.n	8003a88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a82:	887a      	ldrh	r2, [r7, #2]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a9e:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d006      	beq.n	8003ab8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003aaa:	4a05      	ldr	r2, [pc, #20]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aac:	88fb      	ldrh	r3, [r7, #6]
 8003aae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ab0:	88fb      	ldrh	r3, [r7, #6]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f000 f806 	bl	8003ac4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ab8:	bf00      	nop
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40010400 	.word	0x40010400

08003ac4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e08d      	b.n	8003c08 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d106      	bne.n	8003b06 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f7fe f8a3 	bl	8001c4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2224      	movs	r2, #36	; 0x24
 8003b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0201 	bic.w	r2, r2, #1
 8003b1c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b2a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b3a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d107      	bne.n	8003b54 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b50:	609a      	str	r2, [r3, #8]
 8003b52:	e006      	b.n	8003b62 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003b60:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d108      	bne.n	8003b7c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	e007      	b.n	8003b8c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b8a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b9e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68da      	ldr	r2, [r3, #12]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bae:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69d9      	ldr	r1, [r3, #28]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1a      	ldr	r2, [r3, #32]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f042 0201 	orr.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b20      	cmp	r3, #32
 8003c24:	d138      	bne.n	8003c98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c30:	2302      	movs	r3, #2
 8003c32:	e032      	b.n	8003c9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2224      	movs	r2, #36	; 0x24
 8003c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0201 	bic.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6819      	ldr	r1, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0201 	orr.w	r2, r2, #1
 8003c82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2220      	movs	r2, #32
 8003c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c94:	2300      	movs	r3, #0
 8003c96:	e000      	b.n	8003c9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c98:	2302      	movs	r3, #2
  }
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b085      	sub	sp, #20
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
 8003cae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	d139      	bne.n	8003d30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d101      	bne.n	8003cca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e033      	b.n	8003d32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2224      	movs	r2, #36	; 0x24
 8003cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0201 	bic.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003cf8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	e000      	b.n	8003d32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d30:	2302      	movs	r3, #2
  }
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
	...

08003d40 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003d4c:	f7fe fbec 	bl	8002528 <HAL_GetTick>
 8003d50:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d102      	bne.n	8003d5e <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	73fb      	strb	r3, [r7, #15]
 8003d5c:	e092      	b.n	8003e84 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f040 808b 	bne.w	8003e84 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7fe f80e 	bl	8001d90 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003d74:	f241 3188 	movw	r1, #5000	; 0x1388
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f88b 	bl	8003e94 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	4b42      	ldr	r3, [pc, #264]	; (8003e90 <HAL_OSPI_Init+0x150>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	68d1      	ldr	r1, [r2, #12]
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	6912      	ldr	r2, [r2, #16]
 8003d90:	3a01      	subs	r2, #1
 8003d92:	0412      	lsls	r2, r2, #16
 8003d94:	4311      	orrs	r1, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	6952      	ldr	r2, [r2, #20]
 8003d9a:	3a01      	subs	r2, #1
 8003d9c:	0212      	lsls	r2, r2, #8
 8003d9e:	4311      	orrs	r1, r2
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003da4:	4311      	orrs	r1, r2
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	69d2      	ldr	r2, [r2, #28]
 8003daa:	4311      	orrs	r1, r2
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	430b      	orrs	r3, r1
 8003db2:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	0412      	lsls	r2, r2, #16
 8003dbe:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	021a      	lsls	r2, r3, #8
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2200      	movs	r2, #0
 8003de4:	2120      	movs	r1, #32
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fb98 	bl	800451c <OSPI_WaitFlagStateUntilTimeout>
 8003dec:	4603      	mov	r3, r0
 8003dee:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d146      	bne.n	8003e84 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	1e5a      	subs	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003e2c:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d107      	bne.n	8003e6c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f042 0202 	orr.w	r2, r2, #2
 8003e6a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e74:	d103      	bne.n	8003e7e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	645a      	str	r2, [r3, #68]	; 0x44
 8003e7c:	e002      	b.n	8003e84 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2202      	movs	r2, #2
 8003e82:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	f8e0f8f4 	.word	0xf8e0f8f4

08003e94 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
	...

08003eb4 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b092      	sub	sp, #72	; 0x48
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a08      	ldr	r2, [pc, #32]	; (8003ef4 <HAL_OSPIM_Config+0x40>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d105      	bne.n	8003ee2 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8003eda:	2301      	movs	r3, #1
 8003edc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8003ee0:	e004      	b.n	8003eec <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003eec:	2300      	movs	r3, #0
 8003eee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003ef2:	e01f      	b.n	8003f34 <HAL_OSPIM_Config+0x80>
 8003ef4:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8003ef8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003efc:	3301      	adds	r3, #1
 8003efe:	b2d8      	uxtb	r0, r3
 8003f00:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8003f04:	f107 0114 	add.w	r1, r7, #20
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	4619      	mov	r1, r3
 8003f14:	f000 fb3a 	bl	800458c <OSPIM_GetConfig>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d005      	beq.n	8003f2a <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2208      	movs	r2, #8
 8003f28:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003f2a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003f2e:	3301      	adds	r3, #1
 8003f30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003f34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d9dd      	bls.n	8003ef8 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8003f3c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f040 82de 	bne.w	8004502 <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8003f46:	4bc6      	ldr	r3, [pc, #792]	; (8004260 <HAL_OSPIM_Config+0x3ac>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00b      	beq.n	8003f6a <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003f52:	4bc3      	ldr	r3, [pc, #780]	; (8004260 <HAL_OSPIM_Config+0x3ac>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4ac2      	ldr	r2, [pc, #776]	; (8004260 <HAL_OSPIM_Config+0x3ac>)
 8003f58:	f023 0301 	bic.w	r3, r3, #1
 8003f5c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8003f5e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003f62:	f043 0301 	orr.w	r3, r3, #1
 8003f66:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003f6a:	4bbe      	ldr	r3, [pc, #760]	; (8004264 <HAL_OSPIM_Config+0x3b0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00b      	beq.n	8003f8e <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003f76:	4bbb      	ldr	r3, [pc, #748]	; (8004264 <HAL_OSPIM_Config+0x3b0>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4aba      	ldr	r2, [pc, #744]	; (8004264 <HAL_OSPIM_Config+0x3b0>)
 8003f7c:	f023 0301 	bic.w	r3, r3, #1
 8003f80:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8003f82:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003f86:	f043 0302 	orr.w	r3, r3, #2
 8003f8a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003f8e:	49b6      	ldr	r1, [pc, #728]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8003f90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f92:	4613      	mov	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4413      	add	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	3348      	adds	r3, #72	; 0x48
 8003f9c:	443b      	add	r3, r7
 8003f9e:	3b2c      	subs	r3, #44	; 0x2c
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	440b      	add	r3, r1
 8003fa8:	6859      	ldr	r1, [r3, #4]
 8003faa:	48af      	ldr	r0, [pc, #700]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8003fac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	3348      	adds	r3, #72	; 0x48
 8003fb8:	443b      	add	r3, r7
 8003fba:	3b2c      	subs	r3, #44	; 0x2c
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4403      	add	r3, r0
 8003fc8:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8003fca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fcc:	4613      	mov	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4413      	add	r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	3348      	adds	r3, #72	; 0x48
 8003fd6:	443b      	add	r3, r7
 8003fd8:	3b34      	subs	r3, #52	; 0x34
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 80a1 	beq.w	8004124 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8003fe2:	49a1      	ldr	r1, [pc, #644]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8003fe4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4413      	add	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	3348      	adds	r3, #72	; 0x48
 8003ff0:	443b      	add	r3, r7
 8003ff2:	3b34      	subs	r3, #52	; 0x34
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	6859      	ldr	r1, [r3, #4]
 8003ffe:	489a      	ldr	r0, [pc, #616]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8004000:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004002:	4613      	mov	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4413      	add	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	3348      	adds	r3, #72	; 0x48
 800400c:	443b      	add	r3, r7
 800400e:	3b34      	subs	r3, #52	; 0x34
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	3b01      	subs	r3, #1
 8004014:	f021 0201 	bic.w	r2, r1, #1
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4403      	add	r3, r0
 800401c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800401e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004020:	4613      	mov	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	3348      	adds	r3, #72	; 0x48
 800402a:	443b      	add	r3, r7
 800402c:	3b30      	subs	r3, #48	; 0x30
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d01d      	beq.n	8004070 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004034:	498c      	ldr	r1, [pc, #560]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8004036:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004038:	4613      	mov	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	3348      	adds	r3, #72	; 0x48
 8004042:	443b      	add	r3, r7
 8004044:	3b30      	subs	r3, #48	; 0x30
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3b01      	subs	r3, #1
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	6859      	ldr	r1, [r3, #4]
 8004050:	4885      	ldr	r0, [pc, #532]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8004052:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004054:	4613      	mov	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4413      	add	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	3348      	adds	r3, #72	; 0x48
 800405e:	443b      	add	r3, r7
 8004060:	3b30      	subs	r3, #48	; 0x30
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	3b01      	subs	r3, #1
 8004066:	f021 0210 	bic.w	r2, r1, #16
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4403      	add	r3, r0
 800406e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004070:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004072:	4613      	mov	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	4413      	add	r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	3348      	adds	r3, #72	; 0x48
 800407c:	443b      	add	r3, r7
 800407e:	3b28      	subs	r3, #40	; 0x28
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d021      	beq.n	80040ca <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004086:	4978      	ldr	r1, [pc, #480]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8004088:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800408a:	4613      	mov	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	3348      	adds	r3, #72	; 0x48
 8004094:	443b      	add	r3, r7
 8004096:	3b28      	subs	r3, #40	; 0x28
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	3b01      	subs	r3, #1
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	6859      	ldr	r1, [r3, #4]
 80040a6:	4870      	ldr	r0, [pc, #448]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 80040a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040aa:	4613      	mov	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	3348      	adds	r3, #72	; 0x48
 80040b4:	443b      	add	r3, r7
 80040b6:	3b28      	subs	r3, #40	; 0x28
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	3b01      	subs	r3, #1
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4403      	add	r3, r0
 80040c8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80040ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	3348      	adds	r3, #72	; 0x48
 80040d6:	443b      	add	r3, r7
 80040d8:	3b24      	subs	r3, #36	; 0x24
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d021      	beq.n	8004124 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80040e0:	4961      	ldr	r1, [pc, #388]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 80040e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040e4:	4613      	mov	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	3348      	adds	r3, #72	; 0x48
 80040ee:	443b      	add	r3, r7
 80040f0:	3b24      	subs	r3, #36	; 0x24
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	3b01      	subs	r3, #1
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	6859      	ldr	r1, [r3, #4]
 8004100:	4859      	ldr	r0, [pc, #356]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 8004102:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	3348      	adds	r3, #72	; 0x48
 800410e:	443b      	add	r3, r7
 8004110:	3b24      	subs	r3, #36	; 0x24
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	3b01      	subs	r3, #1
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4403      	add	r3, r0
 8004122:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	6819      	ldr	r1, [r3, #0]
 8004128:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800412c:	4613      	mov	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	3348      	adds	r3, #72	; 0x48
 8004136:	443b      	add	r3, r7
 8004138:	3b34      	subs	r3, #52	; 0x34
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4299      	cmp	r1, r3
 800413e:	d038      	beq.n	80041b2 <HAL_OSPIM_Config+0x2fe>
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	6859      	ldr	r1, [r3, #4]
 8004144:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	3348      	adds	r3, #72	; 0x48
 8004152:	443b      	add	r3, r7
 8004154:	3b30      	subs	r3, #48	; 0x30
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4299      	cmp	r1, r3
 800415a:	d02a      	beq.n	80041b2 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	6899      	ldr	r1, [r3, #8]
 8004160:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004164:	4613      	mov	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	3348      	adds	r3, #72	; 0x48
 800416e:	443b      	add	r3, r7
 8004170:	3b2c      	subs	r3, #44	; 0x2c
 8004172:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004174:	4299      	cmp	r1, r3
 8004176:	d01c      	beq.n	80041b2 <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	68d9      	ldr	r1, [r3, #12]
 800417c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	3348      	adds	r3, #72	; 0x48
 800418a:	443b      	add	r3, r7
 800418c:	3b28      	subs	r3, #40	; 0x28
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4299      	cmp	r1, r3
 8004192:	d00e      	beq.n	80041b2 <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	6919      	ldr	r1, [r3, #16]
 8004198:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800419c:	4613      	mov	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	3348      	adds	r3, #72	; 0x48
 80041a6:	443b      	add	r3, r7
 80041a8:	3b24      	subs	r3, #36	; 0x24
 80041aa:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80041ac:	4299      	cmp	r1, r3
 80041ae:	f040 80d3 	bne.w	8004358 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80041b2:	492d      	ldr	r1, [pc, #180]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 80041b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	3348      	adds	r3, #72	; 0x48
 80041c2:	443b      	add	r3, r7
 80041c4:	3b34      	subs	r3, #52	; 0x34
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	3b01      	subs	r3, #1
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	6859      	ldr	r1, [r3, #4]
 80041d0:	4825      	ldr	r0, [pc, #148]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 80041d2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	3348      	adds	r3, #72	; 0x48
 80041e0:	443b      	add	r3, r7
 80041e2:	3b34      	subs	r3, #52	; 0x34
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	f021 0201 	bic.w	r2, r1, #1
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4403      	add	r3, r0
 80041f0:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80041f2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	3348      	adds	r3, #72	; 0x48
 8004200:	443b      	add	r3, r7
 8004202:	3b30      	subs	r3, #48	; 0x30
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d01f      	beq.n	800424a <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800420a:	4917      	ldr	r1, [pc, #92]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 800420c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	3348      	adds	r3, #72	; 0x48
 800421a:	443b      	add	r3, r7
 800421c:	3b30      	subs	r3, #48	; 0x30
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	3b01      	subs	r3, #1
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	440b      	add	r3, r1
 8004226:	6859      	ldr	r1, [r3, #4]
 8004228:	480f      	ldr	r0, [pc, #60]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 800422a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800422e:	4613      	mov	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	3348      	adds	r3, #72	; 0x48
 8004238:	443b      	add	r3, r7
 800423a:	3b30      	subs	r3, #48	; 0x30
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3b01      	subs	r3, #1
 8004240:	f021 0210 	bic.w	r2, r1, #16
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	4403      	add	r3, r0
 8004248:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800424a:	4907      	ldr	r1, [pc, #28]	; (8004268 <HAL_OSPIM_Config+0x3b4>)
 800424c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	3348      	adds	r3, #72	; 0x48
 800425a:	443b      	add	r3, r7
 800425c:	3b2c      	subs	r3, #44	; 0x2c
 800425e:	e005      	b.n	800426c <HAL_OSPIM_Config+0x3b8>
 8004260:	a0001000 	.word	0xa0001000
 8004264:	a0001400 	.word	0xa0001400
 8004268:	50061c00 	.word	0x50061c00
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3b01      	subs	r3, #1
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	6859      	ldr	r1, [r3, #4]
 8004276:	48a6      	ldr	r0, [pc, #664]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004278:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800427c:	4613      	mov	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	3348      	adds	r3, #72	; 0x48
 8004286:	443b      	add	r3, r7
 8004288:	3b2c      	subs	r3, #44	; 0x2c
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3b01      	subs	r3, #1
 800428e:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4403      	add	r3, r0
 8004296:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004298:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	3348      	adds	r3, #72	; 0x48
 80042a6:	443b      	add	r3, r7
 80042a8:	3b28      	subs	r3, #40	; 0x28
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d023      	beq.n	80042f8 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80042b0:	4997      	ldr	r1, [pc, #604]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80042b2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	3348      	adds	r3, #72	; 0x48
 80042c0:	443b      	add	r3, r7
 80042c2:	3b28      	subs	r3, #40	; 0x28
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	440b      	add	r3, r1
 80042d0:	6859      	ldr	r1, [r3, #4]
 80042d2:	488f      	ldr	r0, [pc, #572]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80042d4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80042d8:	4613      	mov	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	3348      	adds	r3, #72	; 0x48
 80042e2:	443b      	add	r3, r7
 80042e4:	3b28      	subs	r3, #40	; 0x28
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3b01      	subs	r3, #1
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4403      	add	r3, r0
 80042f6:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80042f8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80042fc:	4613      	mov	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	3348      	adds	r3, #72	; 0x48
 8004306:	443b      	add	r3, r7
 8004308:	3b24      	subs	r3, #36	; 0x24
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d023      	beq.n	8004358 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004310:	497f      	ldr	r1, [pc, #508]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004312:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004316:	4613      	mov	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4413      	add	r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	3348      	adds	r3, #72	; 0x48
 8004320:	443b      	add	r3, r7
 8004322:	3b24      	subs	r3, #36	; 0x24
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	3b01      	subs	r3, #1
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	6859      	ldr	r1, [r3, #4]
 8004332:	4877      	ldr	r0, [pc, #476]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004334:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004338:	4613      	mov	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	3348      	adds	r3, #72	; 0x48
 8004342:	443b      	add	r3, r7
 8004344:	3b24      	subs	r3, #36	; 0x24
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	3b01      	subs	r3, #1
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4403      	add	r3, r0
 8004356:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8004358:	4a6d      	ldr	r2, [pc, #436]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	3b01      	subs	r3, #1
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800436a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800436c:	025b      	lsls	r3, r3, #9
 800436e:	431a      	orrs	r2, r3
 8004370:	4967      	ldr	r1, [pc, #412]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	3b01      	subs	r3, #1
 8004378:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8004382:	4a63      	ldr	r2, [pc, #396]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	3b01      	subs	r3, #1
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f023 0203 	bic.w	r2, r3, #3
 8004394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	431a      	orrs	r2, r3
 800439a:	495d      	ldr	r1, [pc, #372]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	3b01      	subs	r3, #1
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d014      	beq.n	80043de <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80043b4:	4a56      	ldr	r2, [pc, #344]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80043c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043c8:	015b      	lsls	r3, r3, #5
 80043ca:	431a      	orrs	r2, r3
 80043cc:	4950      	ldr	r1, [pc, #320]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	f042 0210 	orr.w	r2, r2, #16
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d019      	beq.n	800441e <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80043ea:	4a49      	ldr	r2, [pc, #292]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	4413      	add	r3, r2
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004400:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004402:	049b      	lsls	r3, r3, #18
 8004404:	431a      	orrs	r2, r3
 8004406:	4942      	ldr	r1, [pc, #264]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	3b01      	subs	r3, #1
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	605a      	str	r2, [r3, #4]
 800441c:	e01c      	b.n	8004458 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d018      	beq.n	8004458 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004426:	4a3a      	ldr	r2, [pc, #232]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	3b01      	subs	r3, #1
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800443c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800443e:	069b      	lsls	r3, r3, #26
 8004440:	431a      	orrs	r2, r3
 8004442:	4933      	ldr	r1, [pc, #204]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	3b01      	subs	r3, #1
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	440b      	add	r3, r1
 8004456:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d019      	beq.n	8004498 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004464:	4a2a      	ldr	r2, [pc, #168]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	3b01      	subs	r3, #1
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800447a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800447c:	049b      	lsls	r3, r3, #18
 800447e:	431a      	orrs	r2, r3
 8004480:	4923      	ldr	r1, [pc, #140]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	3b01      	subs	r3, #1
 8004488:	f003 0301 	and.w	r3, r3, #1
 800448c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	440b      	add	r3, r1
 8004494:	605a      	str	r2, [r3, #4]
 8004496:	e01c      	b.n	80044d2 <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d018      	beq.n	80044d2 <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80044a0:	4a1b      	ldr	r2, [pc, #108]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80044b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044b8:	069b      	lsls	r3, r3, #26
 80044ba:	431a      	orrs	r2, r3
 80044bc:	4914      	ldr	r1, [pc, #80]	; (8004510 <HAL_OSPIM_Config+0x65c>)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	3b01      	subs	r3, #1
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	440b      	add	r3, r1
 80044d0:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80044d2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d005      	beq.n	80044ea <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80044de:	4b0d      	ldr	r3, [pc, #52]	; (8004514 <HAL_OSPIM_Config+0x660>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a0c      	ldr	r2, [pc, #48]	; (8004514 <HAL_OSPIM_Config+0x660>)
 80044e4:	f043 0301 	orr.w	r3, r3, #1
 80044e8:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80044ea:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d005      	beq.n	8004502 <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80044f6:	4b08      	ldr	r3, [pc, #32]	; (8004518 <HAL_OSPIM_Config+0x664>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a07      	ldr	r2, [pc, #28]	; (8004518 <HAL_OSPIM_Config+0x664>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004502:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004506:	4618      	mov	r0, r3
 8004508:	3748      	adds	r7, #72	; 0x48
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	50061c00 	.word	0x50061c00
 8004514:	a0001000 	.word	0xa0001000
 8004518:	a0001400 	.word	0xa0001400

0800451c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	603b      	str	r3, [r7, #0]
 8004528:	4613      	mov	r3, r2
 800452a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800452c:	e01a      	b.n	8004564 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004534:	d016      	beq.n	8004564 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004536:	f7fd fff7 	bl	8002528 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	429a      	cmp	r2, r3
 8004544:	d302      	bcc.n	800454c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10b      	bne.n	8004564 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004552:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004558:	f043 0201 	orr.w	r2, r3, #1
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e00e      	b.n	8004582 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6a1a      	ldr	r2, [r3, #32]
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	4013      	ands	r3, r2
 800456e:	2b00      	cmp	r3, #0
 8004570:	bf14      	ite	ne
 8004572:	2301      	movne	r3, #1
 8004574:	2300      	moveq	r3, #0
 8004576:	b2db      	uxtb	r3, r3
 8004578:	461a      	mov	r2, r3
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	429a      	cmp	r2, r3
 800457e:	d1d6      	bne.n	800452e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	6039      	str	r1, [r7, #0]
 8004596:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004598:	2300      	movs	r3, #0
 800459a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d005      	beq.n	80045b2 <OSPIM_GetConfig+0x26>
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d802      	bhi.n	80045b2 <OSPIM_GetConfig+0x26>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d102      	bne.n	80045b8 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	75fb      	strb	r3, [r7, #23]
 80045b6:	e08e      	b.n	80046d6 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2200      	movs	r2, #0
 80045c2:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2200      	movs	r2, #0
 80045c8:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2200      	movs	r2, #0
 80045ce:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	2200      	movs	r2, #0
 80045d4:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d101      	bne.n	80045e0 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80045dc:	4b41      	ldr	r3, [pc, #260]	; (80046e4 <OSPIM_GetConfig+0x158>)
 80045de:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	e074      	b.n	80046d0 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80045e6:	4a40      	ldr	r2, [pc, #256]	; (80046e8 <OSPIM_GetConfig+0x15c>)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	4053      	eors	r3, r2
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d103      	bne.n	8004612 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f003 0310 	and.w	r3, r3, #16
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	4053      	eors	r3, r2
 8004622:	f003 0320 	and.w	r3, r3, #32
 8004626:	2b00      	cmp	r3, #0
 8004628:	d103      	bne.n	8004632 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00a      	beq.n	8004652 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	4053      	eors	r3, r2
 8004642:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004646:	2b00      	cmp	r3, #0
 8004648:	d103      	bne.n	8004652 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d018      	beq.n	800468e <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	4053      	eors	r3, r2
 8004662:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d111      	bne.n	800468e <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d106      	bne.n	8004682 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3301      	adds	r3, #1
 8004678:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	60da      	str	r2, [r3, #12]
 8004680:	e005      	b.n	800468e <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	3301      	adds	r3, #1
 8004686:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d018      	beq.n	80046ca <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	4053      	eors	r3, r2
 800469e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d111      	bne.n	80046ca <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d106      	bne.n	80046be <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	3301      	adds	r3, #1
 80046b4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	611a      	str	r2, [r3, #16]
 80046bc:	e005      	b.n	80046ca <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	3301      	adds	r3, #1
 80046c2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	3301      	adds	r3, #1
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d987      	bls.n	80045e6 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 80046d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	04040222 	.word	0x04040222
 80046e8:	50061c00 	.word	0x50061c00

080046ec <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f0:	4b05      	ldr	r3, [pc, #20]	; (8004708 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a04      	ldr	r2, [pc, #16]	; (8004708 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fa:	6013      	str	r3, [r2, #0]
}
 80046fc:	bf00      	nop
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	40007000 	.word	0x40007000

0800470c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004710:	4b0d      	ldr	r3, [pc, #52]	; (8004748 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800471c:	d102      	bne.n	8004724 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800471e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004722:	e00b      	b.n	800473c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004724:	4b08      	ldr	r3, [pc, #32]	; (8004748 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800472a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800472e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004732:	d102      	bne.n	800473a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004734:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004738:	e000      	b.n	800473c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800473a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800473c:	4618      	mov	r0, r3
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	40007000 	.word	0x40007000

0800474c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d141      	bne.n	80047de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800475a:	4b4b      	ldr	r3, [pc, #300]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004762:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004766:	d131      	bne.n	80047cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004768:	4b47      	ldr	r3, [pc, #284]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800476a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800476e:	4a46      	ldr	r2, [pc, #280]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004770:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004774:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004778:	4b43      	ldr	r3, [pc, #268]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004780:	4a41      	ldr	r2, [pc, #260]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004782:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004786:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004788:	4b40      	ldr	r3, [pc, #256]	; (800488c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2232      	movs	r2, #50	; 0x32
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	4a3f      	ldr	r2, [pc, #252]	; (8004890 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004794:	fba2 2303 	umull	r2, r3, r2, r3
 8004798:	0c9b      	lsrs	r3, r3, #18
 800479a:	3301      	adds	r3, #1
 800479c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800479e:	e002      	b.n	80047a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	3b01      	subs	r3, #1
 80047a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047a6:	4b38      	ldr	r3, [pc, #224]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b2:	d102      	bne.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1f2      	bne.n	80047a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047ba:	4b33      	ldr	r3, [pc, #204]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047c6:	d158      	bne.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e057      	b.n	800487c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047cc:	4b2e      	ldr	r3, [pc, #184]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047d2:	4a2d      	ldr	r2, [pc, #180]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80047dc:	e04d      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047e4:	d141      	bne.n	800486a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047e6:	4b28      	ldr	r3, [pc, #160]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047f2:	d131      	bne.n	8004858 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047f4:	4b24      	ldr	r3, [pc, #144]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047fa:	4a23      	ldr	r2, [pc, #140]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004800:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004804:	4b20      	ldr	r3, [pc, #128]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800480c:	4a1e      	ldr	r2, [pc, #120]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800480e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004812:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004814:	4b1d      	ldr	r3, [pc, #116]	; (800488c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2232      	movs	r2, #50	; 0x32
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	4a1c      	ldr	r2, [pc, #112]	; (8004890 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004820:	fba2 2303 	umull	r2, r3, r2, r3
 8004824:	0c9b      	lsrs	r3, r3, #18
 8004826:	3301      	adds	r3, #1
 8004828:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800482a:	e002      	b.n	8004832 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	3b01      	subs	r3, #1
 8004830:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004832:	4b15      	ldr	r3, [pc, #84]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800483a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800483e:	d102      	bne.n	8004846 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f2      	bne.n	800482c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004846:	4b10      	ldr	r3, [pc, #64]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004852:	d112      	bne.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e011      	b.n	800487c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004858:	4b0b      	ldr	r3, [pc, #44]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800485a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800485e:	4a0a      	ldr	r2, [pc, #40]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004864:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004868:	e007      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800486a:	4b07      	ldr	r3, [pc, #28]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004872:	4a05      	ldr	r2, [pc, #20]	; (8004888 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004874:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004878:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	40007000 	.word	0x40007000
 800488c:	20000000 	.word	0x20000000
 8004890:	431bde83 	.word	0x431bde83

08004894 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b088      	sub	sp, #32
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d102      	bne.n	80048a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	f000 bc08 	b.w	80050b8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048a8:	4b96      	ldr	r3, [pc, #600]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f003 030c 	and.w	r3, r3, #12
 80048b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048b2:	4b94      	ldr	r3, [pc, #592]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0310 	and.w	r3, r3, #16
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 80e4 	beq.w	8004a92 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d007      	beq.n	80048e0 <HAL_RCC_OscConfig+0x4c>
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	2b0c      	cmp	r3, #12
 80048d4:	f040 808b 	bne.w	80049ee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	f040 8087 	bne.w	80049ee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048e0:	4b88      	ldr	r3, [pc, #544]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d005      	beq.n	80048f8 <HAL_RCC_OscConfig+0x64>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e3df      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a1a      	ldr	r2, [r3, #32]
 80048fc:	4b81      	ldr	r3, [pc, #516]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0308 	and.w	r3, r3, #8
 8004904:	2b00      	cmp	r3, #0
 8004906:	d004      	beq.n	8004912 <HAL_RCC_OscConfig+0x7e>
 8004908:	4b7e      	ldr	r3, [pc, #504]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004910:	e005      	b.n	800491e <HAL_RCC_OscConfig+0x8a>
 8004912:	4b7c      	ldr	r3, [pc, #496]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004914:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004918:	091b      	lsrs	r3, r3, #4
 800491a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800491e:	4293      	cmp	r3, r2
 8004920:	d223      	bcs.n	800496a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fdcc 	bl	80054c4 <RCC_SetFlashLatencyFromMSIRange>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e3c0      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004936:	4b73      	ldr	r3, [pc, #460]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a72      	ldr	r2, [pc, #456]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 800493c:	f043 0308 	orr.w	r3, r3, #8
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	4b70      	ldr	r3, [pc, #448]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	496d      	ldr	r1, [pc, #436]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004950:	4313      	orrs	r3, r2
 8004952:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004954:	4b6b      	ldr	r3, [pc, #428]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	69db      	ldr	r3, [r3, #28]
 8004960:	021b      	lsls	r3, r3, #8
 8004962:	4968      	ldr	r1, [pc, #416]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004964:	4313      	orrs	r3, r2
 8004966:	604b      	str	r3, [r1, #4]
 8004968:	e025      	b.n	80049b6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800496a:	4b66      	ldr	r3, [pc, #408]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a65      	ldr	r2, [pc, #404]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004970:	f043 0308 	orr.w	r3, r3, #8
 8004974:	6013      	str	r3, [r2, #0]
 8004976:	4b63      	ldr	r3, [pc, #396]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	4960      	ldr	r1, [pc, #384]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004984:	4313      	orrs	r3, r2
 8004986:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004988:	4b5e      	ldr	r3, [pc, #376]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	021b      	lsls	r3, r3, #8
 8004996:	495b      	ldr	r1, [pc, #364]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004998:	4313      	orrs	r3, r2
 800499a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d109      	bne.n	80049b6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f000 fd8c 	bl	80054c4 <RCC_SetFlashLatencyFromMSIRange>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e380      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049b6:	f000 fcc1 	bl	800533c <HAL_RCC_GetSysClockFreq>
 80049ba:	4602      	mov	r2, r0
 80049bc:	4b51      	ldr	r3, [pc, #324]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	091b      	lsrs	r3, r3, #4
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	4950      	ldr	r1, [pc, #320]	; (8004b08 <HAL_RCC_OscConfig+0x274>)
 80049c8:	5ccb      	ldrb	r3, [r1, r3]
 80049ca:	f003 031f 	and.w	r3, r3, #31
 80049ce:	fa22 f303 	lsr.w	r3, r2, r3
 80049d2:	4a4e      	ldr	r2, [pc, #312]	; (8004b0c <HAL_RCC_OscConfig+0x278>)
 80049d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049d6:	4b4e      	ldr	r3, [pc, #312]	; (8004b10 <HAL_RCC_OscConfig+0x27c>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fd fd54 	bl	8002488 <HAL_InitTick>
 80049e0:	4603      	mov	r3, r0
 80049e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d052      	beq.n	8004a90 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
 80049ec:	e364      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d032      	beq.n	8004a5c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049f6:	4b43      	ldr	r3, [pc, #268]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a42      	ldr	r2, [pc, #264]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 80049fc:	f043 0301 	orr.w	r3, r3, #1
 8004a00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a02:	f7fd fd91 	bl	8002528 <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a08:	e008      	b.n	8004a1c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a0a:	f7fd fd8d 	bl	8002528 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e34d      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a1c:	4b39      	ldr	r3, [pc, #228]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d0f0      	beq.n	8004a0a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a28:	4b36      	ldr	r3, [pc, #216]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a35      	ldr	r2, [pc, #212]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a2e:	f043 0308 	orr.w	r3, r3, #8
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	4b33      	ldr	r3, [pc, #204]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	4930      	ldr	r1, [pc, #192]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a46:	4b2f      	ldr	r3, [pc, #188]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	021b      	lsls	r3, r3, #8
 8004a54:	492b      	ldr	r1, [pc, #172]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	604b      	str	r3, [r1, #4]
 8004a5a:	e01a      	b.n	8004a92 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a5c:	4b29      	ldr	r3, [pc, #164]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a28      	ldr	r2, [pc, #160]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a62:	f023 0301 	bic.w	r3, r3, #1
 8004a66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a68:	f7fd fd5e 	bl	8002528 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a70:	f7fd fd5a 	bl	8002528 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e31a      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a82:	4b20      	ldr	r3, [pc, #128]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1f0      	bne.n	8004a70 <HAL_RCC_OscConfig+0x1dc>
 8004a8e:	e000      	b.n	8004a92 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d073      	beq.n	8004b86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d005      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x21c>
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	2b0c      	cmp	r3, #12
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2b03      	cmp	r3, #3
 8004aae:	d10b      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab0:	4b14      	ldr	r3, [pc, #80]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d063      	beq.n	8004b84 <HAL_RCC_OscConfig+0x2f0>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d15f      	bne.n	8004b84 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e2f7      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad0:	d106      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x24c>
 8004ad2:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a0b      	ldr	r2, [pc, #44]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	e025      	b.n	8004b2c <HAL_RCC_OscConfig+0x298>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ae8:	d114      	bne.n	8004b14 <HAL_RCC_OscConfig+0x280>
 8004aea:	4b06      	ldr	r3, [pc, #24]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a05      	ldr	r2, [pc, #20]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004af0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	4b03      	ldr	r3, [pc, #12]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a02      	ldr	r2, [pc, #8]	; (8004b04 <HAL_RCC_OscConfig+0x270>)
 8004afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e013      	b.n	8004b2c <HAL_RCC_OscConfig+0x298>
 8004b04:	40021000 	.word	0x40021000
 8004b08:	080099fc 	.word	0x080099fc
 8004b0c:	20000000 	.word	0x20000000
 8004b10:	20000004 	.word	0x20000004
 8004b14:	4ba0      	ldr	r3, [pc, #640]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a9f      	ldr	r2, [pc, #636]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b1e:	6013      	str	r3, [r2, #0]
 8004b20:	4b9d      	ldr	r3, [pc, #628]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a9c      	ldr	r2, [pc, #624]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d013      	beq.n	8004b5c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b34:	f7fd fcf8 	bl	8002528 <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b3c:	f7fd fcf4 	bl	8002528 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b64      	cmp	r3, #100	; 0x64
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e2b4      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b4e:	4b92      	ldr	r3, [pc, #584]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0f0      	beq.n	8004b3c <HAL_RCC_OscConfig+0x2a8>
 8004b5a:	e014      	b.n	8004b86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5c:	f7fd fce4 	bl	8002528 <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b64:	f7fd fce0 	bl	8002528 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b64      	cmp	r3, #100	; 0x64
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e2a0      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b76:	4b88      	ldr	r3, [pc, #544]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1f0      	bne.n	8004b64 <HAL_RCC_OscConfig+0x2d0>
 8004b82:	e000      	b.n	8004b86 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d060      	beq.n	8004c54 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d005      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x310>
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2b0c      	cmp	r3, #12
 8004b9c:	d119      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d116      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ba4:	4b7c      	ldr	r3, [pc, #496]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d005      	beq.n	8004bbc <HAL_RCC_OscConfig+0x328>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e27d      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bbc:	4b76      	ldr	r3, [pc, #472]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	061b      	lsls	r3, r3, #24
 8004bca:	4973      	ldr	r1, [pc, #460]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bd0:	e040      	b.n	8004c54 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d023      	beq.n	8004c22 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bda:	4b6f      	ldr	r3, [pc, #444]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a6e      	ldr	r2, [pc, #440]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be6:	f7fd fc9f 	bl	8002528 <HAL_GetTick>
 8004bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bec:	e008      	b.n	8004c00 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bee:	f7fd fc9b 	bl	8002528 <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e25b      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c00:	4b65      	ldr	r3, [pc, #404]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d0f0      	beq.n	8004bee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c0c:	4b62      	ldr	r3, [pc, #392]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	061b      	lsls	r3, r3, #24
 8004c1a:	495f      	ldr	r1, [pc, #380]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	604b      	str	r3, [r1, #4]
 8004c20:	e018      	b.n	8004c54 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c22:	4b5d      	ldr	r3, [pc, #372]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a5c      	ldr	r2, [pc, #368]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2e:	f7fd fc7b 	bl	8002528 <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c34:	e008      	b.n	8004c48 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c36:	f7fd fc77 	bl	8002528 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d901      	bls.n	8004c48 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e237      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c48:	4b53      	ldr	r3, [pc, #332]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1f0      	bne.n	8004c36 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0308 	and.w	r3, r3, #8
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d03c      	beq.n	8004cda <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01c      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c68:	4b4b      	ldr	r3, [pc, #300]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c6e:	4a4a      	ldr	r2, [pc, #296]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c70:	f043 0301 	orr.w	r3, r3, #1
 8004c74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c78:	f7fd fc56 	bl	8002528 <HAL_GetTick>
 8004c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c7e:	e008      	b.n	8004c92 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c80:	f7fd fc52 	bl	8002528 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e212      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c92:	4b41      	ldr	r3, [pc, #260]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0ef      	beq.n	8004c80 <HAL_RCC_OscConfig+0x3ec>
 8004ca0:	e01b      	b.n	8004cda <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ca2:	4b3d      	ldr	r3, [pc, #244]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004ca4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ca8:	4a3b      	ldr	r2, [pc, #236]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004caa:	f023 0301 	bic.w	r3, r3, #1
 8004cae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cb2:	f7fd fc39 	bl	8002528 <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cba:	f7fd fc35 	bl	8002528 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e1f5      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ccc:	4b32      	ldr	r3, [pc, #200]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cd2:	f003 0302 	and.w	r3, r3, #2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1ef      	bne.n	8004cba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f000 80a6 	beq.w	8004e34 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004cec:	4b2a      	ldr	r3, [pc, #168]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10d      	bne.n	8004d14 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cf8:	4b27      	ldr	r3, [pc, #156]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cfc:	4a26      	ldr	r2, [pc, #152]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d02:	6593      	str	r3, [r2, #88]	; 0x58
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0c:	60bb      	str	r3, [r7, #8]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d10:	2301      	movs	r3, #1
 8004d12:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d14:	4b21      	ldr	r3, [pc, #132]	; (8004d9c <HAL_RCC_OscConfig+0x508>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d118      	bne.n	8004d52 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d20:	4b1e      	ldr	r3, [pc, #120]	; (8004d9c <HAL_RCC_OscConfig+0x508>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a1d      	ldr	r2, [pc, #116]	; (8004d9c <HAL_RCC_OscConfig+0x508>)
 8004d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d2c:	f7fd fbfc 	bl	8002528 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d34:	f7fd fbf8 	bl	8002528 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e1b8      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d46:	4b15      	ldr	r3, [pc, #84]	; (8004d9c <HAL_RCC_OscConfig+0x508>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0f0      	beq.n	8004d34 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d108      	bne.n	8004d6c <HAL_RCC_OscConfig+0x4d8>
 8004d5a:	4b0f      	ldr	r3, [pc, #60]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d60:	4a0d      	ldr	r2, [pc, #52]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d62:	f043 0301 	orr.w	r3, r3, #1
 8004d66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d6a:	e029      	b.n	8004dc0 <HAL_RCC_OscConfig+0x52c>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	2b05      	cmp	r3, #5
 8004d72:	d115      	bne.n	8004da0 <HAL_RCC_OscConfig+0x50c>
 8004d74:	4b08      	ldr	r3, [pc, #32]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d7a:	4a07      	ldr	r2, [pc, #28]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d7c:	f043 0304 	orr.w	r3, r3, #4
 8004d80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d84:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d8a:	4a03      	ldr	r2, [pc, #12]	; (8004d98 <HAL_RCC_OscConfig+0x504>)
 8004d8c:	f043 0301 	orr.w	r3, r3, #1
 8004d90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d94:	e014      	b.n	8004dc0 <HAL_RCC_OscConfig+0x52c>
 8004d96:	bf00      	nop
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	40007000 	.word	0x40007000
 8004da0:	4b9d      	ldr	r3, [pc, #628]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da6:	4a9c      	ldr	r2, [pc, #624]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004da8:	f023 0301 	bic.w	r3, r3, #1
 8004dac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004db0:	4b99      	ldr	r3, [pc, #612]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db6:	4a98      	ldr	r2, [pc, #608]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004db8:	f023 0304 	bic.w	r3, r3, #4
 8004dbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d016      	beq.n	8004df6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc8:	f7fd fbae 	bl	8002528 <HAL_GetTick>
 8004dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dce:	e00a      	b.n	8004de6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dd0:	f7fd fbaa 	bl	8002528 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e168      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004de6:	4b8c      	ldr	r3, [pc, #560]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0ed      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x53c>
 8004df4:	e015      	b.n	8004e22 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df6:	f7fd fb97 	bl	8002528 <HAL_GetTick>
 8004dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dfc:	e00a      	b.n	8004e14 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfe:	f7fd fb93 	bl	8002528 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e151      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e14:	4b80      	ldr	r3, [pc, #512]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1ed      	bne.n	8004dfe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e22:	7ffb      	ldrb	r3, [r7, #31]
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d105      	bne.n	8004e34 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e28:	4b7b      	ldr	r3, [pc, #492]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2c:	4a7a      	ldr	r2, [pc, #488]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e32:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0320 	and.w	r3, r3, #32
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d03c      	beq.n	8004eba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01c      	beq.n	8004e82 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e48:	4b73      	ldr	r3, [pc, #460]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e4e:	4a72      	ldr	r2, [pc, #456]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e50:	f043 0301 	orr.w	r3, r3, #1
 8004e54:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e58:	f7fd fb66 	bl	8002528 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e60:	f7fd fb62 	bl	8002528 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e122      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e72:	4b69      	ldr	r3, [pc, #420]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0ef      	beq.n	8004e60 <HAL_RCC_OscConfig+0x5cc>
 8004e80:	e01b      	b.n	8004eba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e82:	4b65      	ldr	r3, [pc, #404]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e84:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e88:	4a63      	ldr	r2, [pc, #396]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004e8a:	f023 0301 	bic.w	r3, r3, #1
 8004e8e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e92:	f7fd fb49 	bl	8002528 <HAL_GetTick>
 8004e96:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e98:	e008      	b.n	8004eac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e9a:	f7fd fb45 	bl	8002528 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d901      	bls.n	8004eac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e105      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004eac:	4b5a      	ldr	r3, [pc, #360]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004eae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1ef      	bne.n	8004e9a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f000 80f9 	beq.w	80050b6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	f040 80cf 	bne.w	800506c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ece:	4b52      	ldr	r3, [pc, #328]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f003 0203 	and.w	r2, r3, #3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d12c      	bne.n	8004f3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eec:	3b01      	subs	r3, #1
 8004eee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d123      	bne.n	8004f3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d11b      	bne.n	8004f3c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d113      	bne.n	8004f3c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1e:	085b      	lsrs	r3, r3, #1
 8004f20:	3b01      	subs	r3, #1
 8004f22:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d109      	bne.n	8004f3c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f32:	085b      	lsrs	r3, r3, #1
 8004f34:	3b01      	subs	r3, #1
 8004f36:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d071      	beq.n	8005020 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	2b0c      	cmp	r3, #12
 8004f40:	d068      	beq.n	8005014 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f42:	4b35      	ldr	r3, [pc, #212]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d105      	bne.n	8004f5a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f4e:	4b32      	ldr	r3, [pc, #200]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e0ac      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f5e:	4b2e      	ldr	r3, [pc, #184]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a2d      	ldr	r2, [pc, #180]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004f64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f68:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f6a:	f7fd fadd 	bl	8002528 <HAL_GetTick>
 8004f6e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f70:	e008      	b.n	8004f84 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f72:	f7fd fad9 	bl	8002528 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d901      	bls.n	8004f84 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e099      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f84:	4b24      	ldr	r3, [pc, #144]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1f0      	bne.n	8004f72 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f90:	4b21      	ldr	r3, [pc, #132]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	4b21      	ldr	r3, [pc, #132]	; (800501c <HAL_RCC_OscConfig+0x788>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004fa0:	3a01      	subs	r2, #1
 8004fa2:	0112      	lsls	r2, r2, #4
 8004fa4:	4311      	orrs	r1, r2
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004faa:	0212      	lsls	r2, r2, #8
 8004fac:	4311      	orrs	r1, r2
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004fb2:	0852      	lsrs	r2, r2, #1
 8004fb4:	3a01      	subs	r2, #1
 8004fb6:	0552      	lsls	r2, r2, #21
 8004fb8:	4311      	orrs	r1, r2
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004fbe:	0852      	lsrs	r2, r2, #1
 8004fc0:	3a01      	subs	r2, #1
 8004fc2:	0652      	lsls	r2, r2, #25
 8004fc4:	4311      	orrs	r1, r2
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fca:	06d2      	lsls	r2, r2, #27
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	4912      	ldr	r1, [pc, #72]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fd4:	4b10      	ldr	r3, [pc, #64]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a0f      	ldr	r2, [pc, #60]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004fda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fde:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fe0:	4b0d      	ldr	r3, [pc, #52]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	4a0c      	ldr	r2, [pc, #48]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8004fe6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fec:	f7fd fa9c 	bl	8002528 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff4:	f7fd fa98 	bl	8002528 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e058      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005006:	4b04      	ldr	r3, [pc, #16]	; (8005018 <HAL_RCC_OscConfig+0x784>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d0f0      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005012:	e050      	b.n	80050b6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e04f      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
 8005018:	40021000 	.word	0x40021000
 800501c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005020:	4b27      	ldr	r3, [pc, #156]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d144      	bne.n	80050b6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800502c:	4b24      	ldr	r3, [pc, #144]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a23      	ldr	r2, [pc, #140]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 8005032:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005036:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005038:	4b21      	ldr	r3, [pc, #132]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	4a20      	ldr	r2, [pc, #128]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 800503e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005042:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005044:	f7fd fa70 	bl	8002528 <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800504c:	f7fd fa6c 	bl	8002528 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b02      	cmp	r3, #2
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e02c      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800505e:	4b18      	ldr	r3, [pc, #96]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0f0      	beq.n	800504c <HAL_RCC_OscConfig+0x7b8>
 800506a:	e024      	b.n	80050b6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	2b0c      	cmp	r3, #12
 8005070:	d01f      	beq.n	80050b2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005072:	4b13      	ldr	r3, [pc, #76]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a12      	ldr	r2, [pc, #72]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 8005078:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800507c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507e:	f7fd fa53 	bl	8002528 <HAL_GetTick>
 8005082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005084:	e008      	b.n	8005098 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005086:	f7fd fa4f 	bl	8002528 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e00f      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005098:	4b09      	ldr	r3, [pc, #36]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1f0      	bne.n	8005086 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80050a4:	4b06      	ldr	r3, [pc, #24]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 80050a6:	68da      	ldr	r2, [r3, #12]
 80050a8:	4905      	ldr	r1, [pc, #20]	; (80050c0 <HAL_RCC_OscConfig+0x82c>)
 80050aa:	4b06      	ldr	r3, [pc, #24]	; (80050c4 <HAL_RCC_OscConfig+0x830>)
 80050ac:	4013      	ands	r3, r2
 80050ae:	60cb      	str	r3, [r1, #12]
 80050b0:	e001      	b.n	80050b6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e000      	b.n	80050b8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3720      	adds	r7, #32
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	40021000 	.word	0x40021000
 80050c4:	feeefffc 	.word	0xfeeefffc

080050c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b086      	sub	sp, #24
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80050d2:	2300      	movs	r3, #0
 80050d4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e11d      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050e0:	4b90      	ldr	r3, [pc, #576]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 030f 	and.w	r3, r3, #15
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d910      	bls.n	8005110 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ee:	4b8d      	ldr	r3, [pc, #564]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f023 020f 	bic.w	r2, r3, #15
 80050f6:	498b      	ldr	r1, [pc, #556]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050fe:	4b89      	ldr	r3, [pc, #548]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 030f 	and.w	r3, r3, #15
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	429a      	cmp	r2, r3
 800510a:	d001      	beq.n	8005110 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e105      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0302 	and.w	r3, r3, #2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d010      	beq.n	800513e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	4b81      	ldr	r3, [pc, #516]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005128:	429a      	cmp	r2, r3
 800512a:	d908      	bls.n	800513e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800512c:	4b7e      	ldr	r3, [pc, #504]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	497b      	ldr	r1, [pc, #492]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800513a:	4313      	orrs	r3, r2
 800513c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d079      	beq.n	800523e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2b03      	cmp	r3, #3
 8005150:	d11e      	bne.n	8005190 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005152:	4b75      	ldr	r3, [pc, #468]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e0dc      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005162:	f000 fa09 	bl	8005578 <RCC_GetSysClockFreqFromPLLSource>
 8005166:	4603      	mov	r3, r0
 8005168:	4a70      	ldr	r2, [pc, #448]	; (800532c <HAL_RCC_ClockConfig+0x264>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d946      	bls.n	80051fc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800516e:	4b6e      	ldr	r3, [pc, #440]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d140      	bne.n	80051fc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800517a:	4b6b      	ldr	r3, [pc, #428]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005182:	4a69      	ldr	r2, [pc, #420]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 8005184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005188:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800518a:	2380      	movs	r3, #128	; 0x80
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	e035      	b.n	80051fc <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b02      	cmp	r3, #2
 8005196:	d107      	bne.n	80051a8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005198:	4b63      	ldr	r3, [pc, #396]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d115      	bne.n	80051d0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e0b9      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d107      	bne.n	80051c0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051b0:	4b5d      	ldr	r3, [pc, #372]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d109      	bne.n	80051d0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e0ad      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051c0:	4b59      	ldr	r3, [pc, #356]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e0a5      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80051d0:	f000 f8b4 	bl	800533c <HAL_RCC_GetSysClockFreq>
 80051d4:	4603      	mov	r3, r0
 80051d6:	4a55      	ldr	r2, [pc, #340]	; (800532c <HAL_RCC_ClockConfig+0x264>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d90f      	bls.n	80051fc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80051dc:	4b52      	ldr	r3, [pc, #328]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d109      	bne.n	80051fc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80051e8:	4b4f      	ldr	r3, [pc, #316]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051f0:	4a4d      	ldr	r2, [pc, #308]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80051f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051f6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80051f8:	2380      	movs	r3, #128	; 0x80
 80051fa:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051fc:	4b4a      	ldr	r3, [pc, #296]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f023 0203 	bic.w	r2, r3, #3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	4947      	ldr	r1, [pc, #284]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800520a:	4313      	orrs	r3, r2
 800520c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800520e:	f7fd f98b 	bl	8002528 <HAL_GetTick>
 8005212:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005214:	e00a      	b.n	800522c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005216:	f7fd f987 	bl	8002528 <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	f241 3288 	movw	r2, #5000	; 0x1388
 8005224:	4293      	cmp	r3, r2
 8005226:	d901      	bls.n	800522c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e077      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800522c:	4b3e      	ldr	r3, [pc, #248]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f003 020c 	and.w	r2, r3, #12
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	429a      	cmp	r2, r3
 800523c:	d1eb      	bne.n	8005216 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2b80      	cmp	r3, #128	; 0x80
 8005242:	d105      	bne.n	8005250 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005244:	4b38      	ldr	r3, [pc, #224]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	4a37      	ldr	r2, [pc, #220]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800524a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800524e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d010      	beq.n	800527e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	4b31      	ldr	r3, [pc, #196]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005268:	429a      	cmp	r2, r3
 800526a:	d208      	bcs.n	800527e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800526c:	4b2e      	ldr	r3, [pc, #184]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	492b      	ldr	r1, [pc, #172]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 800527a:	4313      	orrs	r3, r2
 800527c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800527e:	4b29      	ldr	r3, [pc, #164]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	429a      	cmp	r2, r3
 800528a:	d210      	bcs.n	80052ae <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800528c:	4b25      	ldr	r3, [pc, #148]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f023 020f 	bic.w	r2, r3, #15
 8005294:	4923      	ldr	r1, [pc, #140]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	4313      	orrs	r3, r2
 800529a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800529c:	4b21      	ldr	r3, [pc, #132]	; (8005324 <HAL_RCC_ClockConfig+0x25c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 030f 	and.w	r3, r3, #15
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d001      	beq.n	80052ae <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e036      	b.n	800531c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0304 	and.w	r3, r3, #4
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d008      	beq.n	80052cc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052ba:	4b1b      	ldr	r3, [pc, #108]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	4918      	ldr	r1, [pc, #96]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0308 	and.w	r3, r3, #8
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d009      	beq.n	80052ec <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052d8:	4b13      	ldr	r3, [pc, #76]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	4910      	ldr	r1, [pc, #64]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052ec:	f000 f826 	bl	800533c <HAL_RCC_GetSysClockFreq>
 80052f0:	4602      	mov	r2, r0
 80052f2:	4b0d      	ldr	r3, [pc, #52]	; (8005328 <HAL_RCC_ClockConfig+0x260>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	091b      	lsrs	r3, r3, #4
 80052f8:	f003 030f 	and.w	r3, r3, #15
 80052fc:	490c      	ldr	r1, [pc, #48]	; (8005330 <HAL_RCC_ClockConfig+0x268>)
 80052fe:	5ccb      	ldrb	r3, [r1, r3]
 8005300:	f003 031f 	and.w	r3, r3, #31
 8005304:	fa22 f303 	lsr.w	r3, r2, r3
 8005308:	4a0a      	ldr	r2, [pc, #40]	; (8005334 <HAL_RCC_ClockConfig+0x26c>)
 800530a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800530c:	4b0a      	ldr	r3, [pc, #40]	; (8005338 <HAL_RCC_ClockConfig+0x270>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f7fd f8b9 	bl	8002488 <HAL_InitTick>
 8005316:	4603      	mov	r3, r0
 8005318:	73fb      	strb	r3, [r7, #15]

  return status;
 800531a:	7bfb      	ldrb	r3, [r7, #15]
}
 800531c:	4618      	mov	r0, r3
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	40022000 	.word	0x40022000
 8005328:	40021000 	.word	0x40021000
 800532c:	04c4b400 	.word	0x04c4b400
 8005330:	080099fc 	.word	0x080099fc
 8005334:	20000000 	.word	0x20000000
 8005338:	20000004 	.word	0x20000004

0800533c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800533c:	b480      	push	{r7}
 800533e:	b089      	sub	sp, #36	; 0x24
 8005340:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005342:	2300      	movs	r3, #0
 8005344:	61fb      	str	r3, [r7, #28]
 8005346:	2300      	movs	r3, #0
 8005348:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800534a:	4b3e      	ldr	r3, [pc, #248]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 030c 	and.w	r3, r3, #12
 8005352:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005354:	4b3b      	ldr	r3, [pc, #236]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0303 	and.w	r3, r3, #3
 800535c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d005      	beq.n	8005370 <HAL_RCC_GetSysClockFreq+0x34>
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	2b0c      	cmp	r3, #12
 8005368:	d121      	bne.n	80053ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d11e      	bne.n	80053ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005370:	4b34      	ldr	r3, [pc, #208]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0308 	and.w	r3, r3, #8
 8005378:	2b00      	cmp	r3, #0
 800537a:	d107      	bne.n	800538c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800537c:	4b31      	ldr	r3, [pc, #196]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 800537e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005382:	0a1b      	lsrs	r3, r3, #8
 8005384:	f003 030f 	and.w	r3, r3, #15
 8005388:	61fb      	str	r3, [r7, #28]
 800538a:	e005      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800538c:	4b2d      	ldr	r3, [pc, #180]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	091b      	lsrs	r3, r3, #4
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005398:	4a2b      	ldr	r2, [pc, #172]	; (8005448 <HAL_RCC_GetSysClockFreq+0x10c>)
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10d      	bne.n	80053c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053ac:	e00a      	b.n	80053c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	2b04      	cmp	r3, #4
 80053b2:	d102      	bne.n	80053ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053b4:	4b25      	ldr	r3, [pc, #148]	; (800544c <HAL_RCC_GetSysClockFreq+0x110>)
 80053b6:	61bb      	str	r3, [r7, #24]
 80053b8:	e004      	b.n	80053c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d101      	bne.n	80053c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053c0:	4b23      	ldr	r3, [pc, #140]	; (8005450 <HAL_RCC_GetSysClockFreq+0x114>)
 80053c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	2b0c      	cmp	r3, #12
 80053c8:	d134      	bne.n	8005434 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053ca:	4b1e      	ldr	r3, [pc, #120]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d003      	beq.n	80053e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	2b03      	cmp	r3, #3
 80053de:	d003      	beq.n	80053e8 <HAL_RCC_GetSysClockFreq+0xac>
 80053e0:	e005      	b.n	80053ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80053e2:	4b1a      	ldr	r3, [pc, #104]	; (800544c <HAL_RCC_GetSysClockFreq+0x110>)
 80053e4:	617b      	str	r3, [r7, #20]
      break;
 80053e6:	e005      	b.n	80053f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80053e8:	4b19      	ldr	r3, [pc, #100]	; (8005450 <HAL_RCC_GetSysClockFreq+0x114>)
 80053ea:	617b      	str	r3, [r7, #20]
      break;
 80053ec:	e002      	b.n	80053f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	617b      	str	r3, [r7, #20]
      break;
 80053f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053f4:	4b13      	ldr	r3, [pc, #76]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	091b      	lsrs	r3, r3, #4
 80053fa:	f003 030f 	and.w	r3, r3, #15
 80053fe:	3301      	adds	r3, #1
 8005400:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005402:	4b10      	ldr	r3, [pc, #64]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	0a1b      	lsrs	r3, r3, #8
 8005408:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	fb03 f202 	mul.w	r2, r3, r2
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	fbb2 f3f3 	udiv	r3, r2, r3
 8005418:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800541a:	4b0a      	ldr	r3, [pc, #40]	; (8005444 <HAL_RCC_GetSysClockFreq+0x108>)
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	0e5b      	lsrs	r3, r3, #25
 8005420:	f003 0303 	and.w	r3, r3, #3
 8005424:	3301      	adds	r3, #1
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800542a:	697a      	ldr	r2, [r7, #20]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005432:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005434:	69bb      	ldr	r3, [r7, #24]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3724      	adds	r7, #36	; 0x24
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40021000 	.word	0x40021000
 8005448:	08009a14 	.word	0x08009a14
 800544c:	00f42400 	.word	0x00f42400
 8005450:	007a1200 	.word	0x007a1200

08005454 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005458:	4b03      	ldr	r3, [pc, #12]	; (8005468 <HAL_RCC_GetHCLKFreq+0x14>)
 800545a:	681b      	ldr	r3, [r3, #0]
}
 800545c:	4618      	mov	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	20000000 	.word	0x20000000

0800546c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005470:	f7ff fff0 	bl	8005454 <HAL_RCC_GetHCLKFreq>
 8005474:	4602      	mov	r2, r0
 8005476:	4b06      	ldr	r3, [pc, #24]	; (8005490 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	0a1b      	lsrs	r3, r3, #8
 800547c:	f003 0307 	and.w	r3, r3, #7
 8005480:	4904      	ldr	r1, [pc, #16]	; (8005494 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005482:	5ccb      	ldrb	r3, [r1, r3]
 8005484:	f003 031f 	and.w	r3, r3, #31
 8005488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800548c:	4618      	mov	r0, r3
 800548e:	bd80      	pop	{r7, pc}
 8005490:	40021000 	.word	0x40021000
 8005494:	08009a0c 	.word	0x08009a0c

08005498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800549c:	f7ff ffda 	bl	8005454 <HAL_RCC_GetHCLKFreq>
 80054a0:	4602      	mov	r2, r0
 80054a2:	4b06      	ldr	r3, [pc, #24]	; (80054bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	0adb      	lsrs	r3, r3, #11
 80054a8:	f003 0307 	and.w	r3, r3, #7
 80054ac:	4904      	ldr	r1, [pc, #16]	; (80054c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054ae:	5ccb      	ldrb	r3, [r1, r3]
 80054b0:	f003 031f 	and.w	r3, r3, #31
 80054b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	40021000 	.word	0x40021000
 80054c0:	08009a0c 	.word	0x08009a0c

080054c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054cc:	2300      	movs	r3, #0
 80054ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054d0:	4b27      	ldr	r3, [pc, #156]	; (8005570 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054dc:	f7ff f916 	bl	800470c <HAL_PWREx_GetVoltageRange>
 80054e0:	6178      	str	r0, [r7, #20]
 80054e2:	e014      	b.n	800550e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054e4:	4b22      	ldr	r3, [pc, #136]	; (8005570 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e8:	4a21      	ldr	r2, [pc, #132]	; (8005570 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ee:	6593      	str	r3, [r2, #88]	; 0x58
 80054f0:	4b1f      	ldr	r3, [pc, #124]	; (8005570 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054f8:	60fb      	str	r3, [r7, #12]
 80054fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054fc:	f7ff f906 	bl	800470c <HAL_PWREx_GetVoltageRange>
 8005500:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005502:	4b1b      	ldr	r3, [pc, #108]	; (8005570 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005506:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800550c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005514:	d10b      	bne.n	800552e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b80      	cmp	r3, #128	; 0x80
 800551a:	d913      	bls.n	8005544 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2ba0      	cmp	r3, #160	; 0xa0
 8005520:	d902      	bls.n	8005528 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005522:	2302      	movs	r3, #2
 8005524:	613b      	str	r3, [r7, #16]
 8005526:	e00d      	b.n	8005544 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005528:	2301      	movs	r3, #1
 800552a:	613b      	str	r3, [r7, #16]
 800552c:	e00a      	b.n	8005544 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b7f      	cmp	r3, #127	; 0x7f
 8005532:	d902      	bls.n	800553a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005534:	2302      	movs	r3, #2
 8005536:	613b      	str	r3, [r7, #16]
 8005538:	e004      	b.n	8005544 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b70      	cmp	r3, #112	; 0x70
 800553e:	d101      	bne.n	8005544 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005540:	2301      	movs	r3, #1
 8005542:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005544:	4b0b      	ldr	r3, [pc, #44]	; (8005574 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f023 020f 	bic.w	r2, r3, #15
 800554c:	4909      	ldr	r1, [pc, #36]	; (8005574 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005554:	4b07      	ldr	r3, [pc, #28]	; (8005574 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 030f 	and.w	r3, r3, #15
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	429a      	cmp	r2, r3
 8005560:	d001      	beq.n	8005566 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e000      	b.n	8005568 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3718      	adds	r7, #24
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	40021000 	.word	0x40021000
 8005574:	40022000 	.word	0x40022000

08005578 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800557e:	4b2d      	ldr	r3, [pc, #180]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f003 0303 	and.w	r3, r3, #3
 8005586:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2b03      	cmp	r3, #3
 800558c:	d00b      	beq.n	80055a6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2b03      	cmp	r3, #3
 8005592:	d825      	bhi.n	80055e0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d008      	beq.n	80055ac <RCC_GetSysClockFreqFromPLLSource+0x34>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b02      	cmp	r3, #2
 800559e:	d11f      	bne.n	80055e0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80055a0:	4b25      	ldr	r3, [pc, #148]	; (8005638 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80055a2:	613b      	str	r3, [r7, #16]
    break;
 80055a4:	e01f      	b.n	80055e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80055a6:	4b25      	ldr	r3, [pc, #148]	; (800563c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80055a8:	613b      	str	r3, [r7, #16]
    break;
 80055aa:	e01c      	b.n	80055e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80055ac:	4b21      	ldr	r3, [pc, #132]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0308 	and.w	r3, r3, #8
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d107      	bne.n	80055c8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055b8:	4b1e      	ldr	r3, [pc, #120]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055be:	0a1b      	lsrs	r3, r3, #8
 80055c0:	f003 030f 	and.w	r3, r3, #15
 80055c4:	617b      	str	r3, [r7, #20]
 80055c6:	e005      	b.n	80055d4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80055c8:	4b1a      	ldr	r3, [pc, #104]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	091b      	lsrs	r3, r3, #4
 80055ce:	f003 030f 	and.w	r3, r3, #15
 80055d2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80055d4:	4a1a      	ldr	r2, [pc, #104]	; (8005640 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055dc:	613b      	str	r3, [r7, #16]
    break;
 80055de:	e002      	b.n	80055e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80055e0:	2300      	movs	r3, #0
 80055e2:	613b      	str	r3, [r7, #16]
    break;
 80055e4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055e6:	4b13      	ldr	r3, [pc, #76]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	091b      	lsrs	r3, r3, #4
 80055ec:	f003 030f 	and.w	r3, r3, #15
 80055f0:	3301      	adds	r3, #1
 80055f2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055f4:	4b0f      	ldr	r3, [pc, #60]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	0a1b      	lsrs	r3, r3, #8
 80055fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	fb03 f202 	mul.w	r2, r3, r2
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	fbb2 f3f3 	udiv	r3, r2, r3
 800560a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800560c:	4b09      	ldr	r3, [pc, #36]	; (8005634 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	0e5b      	lsrs	r3, r3, #25
 8005612:	f003 0303 	and.w	r3, r3, #3
 8005616:	3301      	adds	r3, #1
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	fbb2 f3f3 	udiv	r3, r2, r3
 8005624:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005626:	683b      	ldr	r3, [r7, #0]
}
 8005628:	4618      	mov	r0, r3
 800562a:	371c      	adds	r7, #28
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	40021000 	.word	0x40021000
 8005638:	00f42400 	.word	0x00f42400
 800563c:	007a1200 	.word	0x007a1200
 8005640:	08009a14 	.word	0x08009a14

08005644 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800564c:	2300      	movs	r3, #0
 800564e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005650:	2300      	movs	r3, #0
 8005652:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800565c:	2b00      	cmp	r3, #0
 800565e:	d040      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005664:	2b80      	cmp	r3, #128	; 0x80
 8005666:	d02a      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005668:	2b80      	cmp	r3, #128	; 0x80
 800566a:	d825      	bhi.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800566c:	2b60      	cmp	r3, #96	; 0x60
 800566e:	d026      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005670:	2b60      	cmp	r3, #96	; 0x60
 8005672:	d821      	bhi.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005674:	2b40      	cmp	r3, #64	; 0x40
 8005676:	d006      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005678:	2b40      	cmp	r3, #64	; 0x40
 800567a:	d81d      	bhi.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800567c:	2b00      	cmp	r3, #0
 800567e:	d009      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005680:	2b20      	cmp	r3, #32
 8005682:	d010      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005684:	e018      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005686:	4b89      	ldr	r3, [pc, #548]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	4a88      	ldr	r2, [pc, #544]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800568c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005690:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005692:	e015      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	3304      	adds	r3, #4
 8005698:	2100      	movs	r1, #0
 800569a:	4618      	mov	r0, r3
 800569c:	f000 fb12 	bl	8005cc4 <RCCEx_PLLSAI1_Config>
 80056a0:	4603      	mov	r3, r0
 80056a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056a4:	e00c      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	3320      	adds	r3, #32
 80056aa:	2100      	movs	r1, #0
 80056ac:	4618      	mov	r0, r3
 80056ae:	f000 fbfd 	bl	8005eac <RCCEx_PLLSAI2_Config>
 80056b2:	4603      	mov	r3, r0
 80056b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056b6:	e003      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	74fb      	strb	r3, [r7, #19]
      break;
 80056bc:	e000      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80056be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10b      	bne.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056c6:	4b79      	ldr	r3, [pc, #484]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80056cc:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056d4:	4975      	ldr	r1, [pc, #468]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80056dc:	e001      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056de:	7cfb      	ldrb	r3, [r7, #19]
 80056e0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d047      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056f6:	d030      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80056f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056fc:	d82a      	bhi.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005702:	d02a      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005704:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005708:	d824      	bhi.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800570a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800570e:	d008      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005714:	d81e      	bhi.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00a      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800571a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800571e:	d010      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005720:	e018      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005722:	4b62      	ldr	r3, [pc, #392]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	4a61      	ldr	r2, [pc, #388]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800572c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800572e:	e015      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3304      	adds	r3, #4
 8005734:	2100      	movs	r1, #0
 8005736:	4618      	mov	r0, r3
 8005738:	f000 fac4 	bl	8005cc4 <RCCEx_PLLSAI1_Config>
 800573c:	4603      	mov	r3, r0
 800573e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005740:	e00c      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	3320      	adds	r3, #32
 8005746:	2100      	movs	r1, #0
 8005748:	4618      	mov	r0, r3
 800574a:	f000 fbaf 	bl	8005eac <RCCEx_PLLSAI2_Config>
 800574e:	4603      	mov	r3, r0
 8005750:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005752:	e003      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	74fb      	strb	r3, [r7, #19]
      break;
 8005758:	e000      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800575a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800575c:	7cfb      	ldrb	r3, [r7, #19]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d10b      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005762:	4b52      	ldr	r3, [pc, #328]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005764:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005768:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005770:	494e      	ldr	r1, [pc, #312]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005778:	e001      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800577a:	7cfb      	ldrb	r3, [r7, #19]
 800577c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 809f 	beq.w	80058ca <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800578c:	2300      	movs	r3, #0
 800578e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005790:	4b46      	ldr	r3, [pc, #280]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800579c:	2301      	movs	r3, #1
 800579e:	e000      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80057a0:	2300      	movs	r3, #0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00d      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057a6:	4b41      	ldr	r3, [pc, #260]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057aa:	4a40      	ldr	r2, [pc, #256]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057b0:	6593      	str	r3, [r2, #88]	; 0x58
 80057b2:	4b3e      	ldr	r3, [pc, #248]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ba:	60bb      	str	r3, [r7, #8]
 80057bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057be:	2301      	movs	r3, #1
 80057c0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057c2:	4b3b      	ldr	r3, [pc, #236]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a3a      	ldr	r2, [pc, #232]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80057c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057ce:	f7fc feab 	bl	8002528 <HAL_GetTick>
 80057d2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057d4:	e009      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d6:	f7fc fea7 	bl	8002528 <HAL_GetTick>
 80057da:	4602      	mov	r2, r0
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d902      	bls.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80057e4:	2303      	movs	r3, #3
 80057e6:	74fb      	strb	r3, [r7, #19]
        break;
 80057e8:	e005      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057ea:	4b31      	ldr	r3, [pc, #196]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d0ef      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80057f6:	7cfb      	ldrb	r3, [r7, #19]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d15b      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057fc:	4b2b      	ldr	r3, [pc, #172]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005806:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01f      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	429a      	cmp	r2, r3
 8005818:	d019      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800581a:	4b24      	ldr	r3, [pc, #144]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800581c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005824:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005826:	4b21      	ldr	r3, [pc, #132]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800582c:	4a1f      	ldr	r2, [pc, #124]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800582e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005832:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005836:	4b1d      	ldr	r3, [pc, #116]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583c:	4a1b      	ldr	r2, [pc, #108]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800583e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005842:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005846:	4a19      	ldr	r2, [pc, #100]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b00      	cmp	r3, #0
 8005856:	d016      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005858:	f7fc fe66 	bl	8002528 <HAL_GetTick>
 800585c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800585e:	e00b      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005860:	f7fc fe62 	bl	8002528 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	f241 3288 	movw	r2, #5000	; 0x1388
 800586e:	4293      	cmp	r3, r2
 8005870:	d902      	bls.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	74fb      	strb	r3, [r7, #19]
            break;
 8005876:	e006      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005878:	4b0c      	ldr	r3, [pc, #48]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800587a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d0ec      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005886:	7cfb      	ldrb	r3, [r7, #19]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10c      	bne.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800588c:	4b07      	ldr	r3, [pc, #28]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800588e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005892:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800589c:	4903      	ldr	r1, [pc, #12]	; (80058ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80058a4:	e008      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058a6:	7cfb      	ldrb	r3, [r7, #19]
 80058a8:	74bb      	strb	r3, [r7, #18]
 80058aa:	e005      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80058ac:	40021000 	.word	0x40021000
 80058b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058b4:	7cfb      	ldrb	r3, [r7, #19]
 80058b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058b8:	7c7b      	ldrb	r3, [r7, #17]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d105      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058be:	4ba0      	ldr	r3, [pc, #640]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c2:	4a9f      	ldr	r2, [pc, #636]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00a      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058d6:	4b9a      	ldr	r3, [pc, #616]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058dc:	f023 0203 	bic.w	r2, r3, #3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e4:	4996      	ldr	r1, [pc, #600]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00a      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058f8:	4b91      	ldr	r3, [pc, #580]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058fe:	f023 020c 	bic.w	r2, r3, #12
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	498e      	ldr	r1, [pc, #568]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005908:	4313      	orrs	r3, r2
 800590a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0304 	and.w	r3, r3, #4
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00a      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800591a:	4b89      	ldr	r3, [pc, #548]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800591c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005920:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005928:	4985      	ldr	r1, [pc, #532]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800592a:	4313      	orrs	r3, r2
 800592c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0308 	and.w	r3, r3, #8
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00a      	beq.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800593c:	4b80      	ldr	r3, [pc, #512]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800593e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005942:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800594a:	497d      	ldr	r1, [pc, #500]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800594c:	4313      	orrs	r3, r2
 800594e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0310 	and.w	r3, r3, #16
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00a      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800595e:	4b78      	ldr	r3, [pc, #480]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005964:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596c:	4974      	ldr	r1, [pc, #464]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800596e:	4313      	orrs	r3, r2
 8005970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0320 	and.w	r3, r3, #32
 800597c:	2b00      	cmp	r3, #0
 800597e:	d00a      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005980:	4b6f      	ldr	r3, [pc, #444]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005986:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800598e:	496c      	ldr	r1, [pc, #432]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00a      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059a2:	4b67      	ldr	r3, [pc, #412]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059b0:	4963      	ldr	r1, [pc, #396]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00a      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059c4:	4b5e      	ldr	r3, [pc, #376]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059d2:	495b      	ldr	r1, [pc, #364]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00a      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059e6:	4b56      	ldr	r3, [pc, #344]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f4:	4952      	ldr	r1, [pc, #328]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00a      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a08:	4b4d      	ldr	r3, [pc, #308]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a16:	494a      	ldr	r1, [pc, #296]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00a      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a2a:	4b45      	ldr	r3, [pc, #276]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a38:	4941      	ldr	r1, [pc, #260]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00a      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a4c:	4b3c      	ldr	r3, [pc, #240]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a52:	f023 0203 	bic.w	r2, r3, #3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a5a:	4939      	ldr	r1, [pc, #228]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d028      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a6e:	4b34      	ldr	r3, [pc, #208]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a74:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a7c:	4930      	ldr	r1, [pc, #192]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a8c:	d106      	bne.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a8e:	4b2c      	ldr	r3, [pc, #176]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	4a2b      	ldr	r2, [pc, #172]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a98:	60d3      	str	r3, [r2, #12]
 8005a9a:	e011      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aa0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005aa4:	d10c      	bne.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	2101      	movs	r1, #1
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 f909 	bl	8005cc4 <RCCEx_PLLSAI1_Config>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005ab6:	7cfb      	ldrb	r3, [r7, #19]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d001      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005abc:	7cfb      	ldrb	r3, [r7, #19]
 8005abe:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d04d      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ad0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ad4:	d108      	bne.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005ad6:	4b1a      	ldr	r3, [pc, #104]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ad8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005adc:	4a18      	ldr	r2, [pc, #96]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ade:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ae2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005ae6:	e012      	b.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005ae8:	4b15      	ldr	r3, [pc, #84]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005aee:	4a14      	ldr	r2, [pc, #80]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005af0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005af4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005af8:	4b11      	ldr	r3, [pc, #68]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005afe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b06:	490e      	ldr	r1, [pc, #56]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b16:	d106      	bne.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b18:	4b09      	ldr	r3, [pc, #36]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	4a08      	ldr	r2, [pc, #32]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b22:	60d3      	str	r3, [r2, #12]
 8005b24:	e020      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b2e:	d109      	bne.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b30:	4b03      	ldr	r3, [pc, #12]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	4a02      	ldr	r2, [pc, #8]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b3a:	60d3      	str	r3, [r2, #12]
 8005b3c:	e014      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005b3e:	bf00      	nop
 8005b40:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b4c:	d10c      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	3304      	adds	r3, #4
 8005b52:	2101      	movs	r1, #1
 8005b54:	4618      	mov	r0, r3
 8005b56:	f000 f8b5 	bl	8005cc4 <RCCEx_PLLSAI1_Config>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b5e:	7cfb      	ldrb	r3, [r7, #19]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d001      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005b64:	7cfb      	ldrb	r3, [r7, #19]
 8005b66:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d028      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b74:	4b4a      	ldr	r3, [pc, #296]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b7a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b82:	4947      	ldr	r1, [pc, #284]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b92:	d106      	bne.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b94:	4b42      	ldr	r3, [pc, #264]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	4a41      	ldr	r2, [pc, #260]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b9e:	60d3      	str	r3, [r2, #12]
 8005ba0:	e011      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ba6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005baa:	d10c      	bne.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3304      	adds	r3, #4
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 f886 	bl	8005cc4 <RCCEx_PLLSAI1_Config>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bbc:	7cfb      	ldrb	r3, [r7, #19]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005bc2:	7cfb      	ldrb	r3, [r7, #19]
 8005bc4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d01e      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bd2:	4b33      	ldr	r3, [pc, #204]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005be2:	492f      	ldr	r1, [pc, #188]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bf0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005bf4:	d10c      	bne.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	3304      	adds	r3, #4
 8005bfa:	2102      	movs	r1, #2
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f000 f861 	bl	8005cc4 <RCCEx_PLLSAI1_Config>
 8005c02:	4603      	mov	r3, r0
 8005c04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c06:	7cfb      	ldrb	r3, [r7, #19]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005c0c:	7cfb      	ldrb	r3, [r7, #19]
 8005c0e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00b      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c1c:	4b20      	ldr	r3, [pc, #128]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c22:	f023 0204 	bic.w	r2, r3, #4
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c2c:	491c      	ldr	r1, [pc, #112]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00b      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005c40:	4b17      	ldr	r3, [pc, #92]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c46:	f023 0218 	bic.w	r2, r3, #24
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c50:	4913      	ldr	r1, [pc, #76]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d017      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005c64:	4b0e      	ldr	r3, [pc, #56]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c74:	490a      	ldr	r1, [pc, #40]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c86:	d105      	bne.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c88:	4b05      	ldr	r3, [pc, #20]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	4a04      	ldr	r2, [pc, #16]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c94:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3718      	adds	r7, #24
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	40021000 	.word	0x40021000

08005ca4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005ca8:	4b05      	ldr	r3, [pc, #20]	; (8005cc0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a04      	ldr	r2, [pc, #16]	; (8005cc0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005cae:	f043 0304 	orr.w	r3, r3, #4
 8005cb2:	6013      	str	r3, [r2, #0]
}
 8005cb4:	bf00      	nop
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	40021000 	.word	0x40021000

08005cc4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005cd2:	4b72      	ldr	r3, [pc, #456]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	f003 0303 	and.w	r3, r3, #3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00e      	beq.n	8005cfc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005cde:	4b6f      	ldr	r3, [pc, #444]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	f003 0203 	and.w	r2, r3, #3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d103      	bne.n	8005cf6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
       ||
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d142      	bne.n	8005d7c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	73fb      	strb	r3, [r7, #15]
 8005cfa:	e03f      	b.n	8005d7c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b03      	cmp	r3, #3
 8005d02:	d018      	beq.n	8005d36 <RCCEx_PLLSAI1_Config+0x72>
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d825      	bhi.n	8005d54 <RCCEx_PLLSAI1_Config+0x90>
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d002      	beq.n	8005d12 <RCCEx_PLLSAI1_Config+0x4e>
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d009      	beq.n	8005d24 <RCCEx_PLLSAI1_Config+0x60>
 8005d10:	e020      	b.n	8005d54 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d12:	4b62      	ldr	r3, [pc, #392]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0302 	and.w	r3, r3, #2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d11d      	bne.n	8005d5a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d22:	e01a      	b.n	8005d5a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d24:	4b5d      	ldr	r3, [pc, #372]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d116      	bne.n	8005d5e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d34:	e013      	b.n	8005d5e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d36:	4b59      	ldr	r3, [pc, #356]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10f      	bne.n	8005d62 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d42:	4b56      	ldr	r3, [pc, #344]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d109      	bne.n	8005d62 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d52:	e006      	b.n	8005d62 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	73fb      	strb	r3, [r7, #15]
      break;
 8005d58:	e004      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005d5a:	bf00      	nop
 8005d5c:	e002      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005d5e:	bf00      	nop
 8005d60:	e000      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005d62:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d108      	bne.n	8005d7c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005d6a:	4b4c      	ldr	r3, [pc, #304]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	f023 0203 	bic.w	r2, r3, #3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4949      	ldr	r1, [pc, #292]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f040 8086 	bne.w	8005e90 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d84:	4b45      	ldr	r3, [pc, #276]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a44      	ldr	r2, [pc, #272]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d8a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005d8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d90:	f7fc fbca 	bl	8002528 <HAL_GetTick>
 8005d94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d96:	e009      	b.n	8005dac <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d98:	f7fc fbc6 	bl	8002528 <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d902      	bls.n	8005dac <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	73fb      	strb	r3, [r7, #15]
        break;
 8005daa:	e005      	b.n	8005db8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005dac:	4b3b      	ldr	r3, [pc, #236]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1ef      	bne.n	8005d98 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005db8:	7bfb      	ldrb	r3, [r7, #15]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d168      	bne.n	8005e90 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d113      	bne.n	8005dec <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dc4:	4b35      	ldr	r3, [pc, #212]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	4b35      	ldr	r3, [pc, #212]	; (8005ea0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	6892      	ldr	r2, [r2, #8]
 8005dd0:	0211      	lsls	r1, r2, #8
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	68d2      	ldr	r2, [r2, #12]
 8005dd6:	06d2      	lsls	r2, r2, #27
 8005dd8:	4311      	orrs	r1, r2
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	6852      	ldr	r2, [r2, #4]
 8005dde:	3a01      	subs	r2, #1
 8005de0:	0112      	lsls	r2, r2, #4
 8005de2:	430a      	orrs	r2, r1
 8005de4:	492d      	ldr	r1, [pc, #180]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	610b      	str	r3, [r1, #16]
 8005dea:	e02d      	b.n	8005e48 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d115      	bne.n	8005e1e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005df2:	4b2a      	ldr	r3, [pc, #168]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005df4:	691a      	ldr	r2, [r3, #16]
 8005df6:	4b2b      	ldr	r3, [pc, #172]	; (8005ea4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005df8:	4013      	ands	r3, r2
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6892      	ldr	r2, [r2, #8]
 8005dfe:	0211      	lsls	r1, r2, #8
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	6912      	ldr	r2, [r2, #16]
 8005e04:	0852      	lsrs	r2, r2, #1
 8005e06:	3a01      	subs	r2, #1
 8005e08:	0552      	lsls	r2, r2, #21
 8005e0a:	4311      	orrs	r1, r2
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	6852      	ldr	r2, [r2, #4]
 8005e10:	3a01      	subs	r2, #1
 8005e12:	0112      	lsls	r2, r2, #4
 8005e14:	430a      	orrs	r2, r1
 8005e16:	4921      	ldr	r1, [pc, #132]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	610b      	str	r3, [r1, #16]
 8005e1c:	e014      	b.n	8005e48 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e1e:	4b1f      	ldr	r3, [pc, #124]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	4b21      	ldr	r3, [pc, #132]	; (8005ea8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e24:	4013      	ands	r3, r2
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	6892      	ldr	r2, [r2, #8]
 8005e2a:	0211      	lsls	r1, r2, #8
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	6952      	ldr	r2, [r2, #20]
 8005e30:	0852      	lsrs	r2, r2, #1
 8005e32:	3a01      	subs	r2, #1
 8005e34:	0652      	lsls	r2, r2, #25
 8005e36:	4311      	orrs	r1, r2
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6852      	ldr	r2, [r2, #4]
 8005e3c:	3a01      	subs	r2, #1
 8005e3e:	0112      	lsls	r2, r2, #4
 8005e40:	430a      	orrs	r2, r1
 8005e42:	4916      	ldr	r1, [pc, #88]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005e48:	4b14      	ldr	r3, [pc, #80]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a13      	ldr	r2, [pc, #76]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e54:	f7fc fb68 	bl	8002528 <HAL_GetTick>
 8005e58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e5a:	e009      	b.n	8005e70 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e5c:	f7fc fb64 	bl	8002528 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d902      	bls.n	8005e70 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	73fb      	strb	r3, [r7, #15]
          break;
 8005e6e:	e005      	b.n	8005e7c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e70:	4b0a      	ldr	r3, [pc, #40]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d0ef      	beq.n	8005e5c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005e7c:	7bfb      	ldrb	r3, [r7, #15]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e82:	4b06      	ldr	r3, [pc, #24]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e84:	691a      	ldr	r2, [r3, #16]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	4904      	ldr	r1, [pc, #16]	; (8005e9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	07ff800f 	.word	0x07ff800f
 8005ea4:	ff9f800f 	.word	0xff9f800f
 8005ea8:	f9ff800f 	.word	0xf9ff800f

08005eac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005eba:	4b72      	ldr	r3, [pc, #456]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	f003 0303 	and.w	r3, r3, #3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00e      	beq.n	8005ee4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005ec6:	4b6f      	ldr	r3, [pc, #444]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f003 0203 	and.w	r2, r3, #3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d103      	bne.n	8005ede <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
       ||
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d142      	bne.n	8005f64 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	73fb      	strb	r3, [r7, #15]
 8005ee2:	e03f      	b.n	8005f64 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2b03      	cmp	r3, #3
 8005eea:	d018      	beq.n	8005f1e <RCCEx_PLLSAI2_Config+0x72>
 8005eec:	2b03      	cmp	r3, #3
 8005eee:	d825      	bhi.n	8005f3c <RCCEx_PLLSAI2_Config+0x90>
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d002      	beq.n	8005efa <RCCEx_PLLSAI2_Config+0x4e>
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d009      	beq.n	8005f0c <RCCEx_PLLSAI2_Config+0x60>
 8005ef8:	e020      	b.n	8005f3c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005efa:	4b62      	ldr	r3, [pc, #392]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d11d      	bne.n	8005f42 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f0a:	e01a      	b.n	8005f42 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f0c:	4b5d      	ldr	r3, [pc, #372]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d116      	bne.n	8005f46 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f1c:	e013      	b.n	8005f46 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f1e:	4b59      	ldr	r3, [pc, #356]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10f      	bne.n	8005f4a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f2a:	4b56      	ldr	r3, [pc, #344]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d109      	bne.n	8005f4a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f3a:	e006      	b.n	8005f4a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f40:	e004      	b.n	8005f4c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005f42:	bf00      	nop
 8005f44:	e002      	b.n	8005f4c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005f46:	bf00      	nop
 8005f48:	e000      	b.n	8005f4c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005f4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f4c:	7bfb      	ldrb	r3, [r7, #15]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d108      	bne.n	8005f64 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005f52:	4b4c      	ldr	r3, [pc, #304]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f023 0203 	bic.w	r2, r3, #3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4949      	ldr	r1, [pc, #292]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f040 8086 	bne.w	8006078 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005f6c:	4b45      	ldr	r3, [pc, #276]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a44      	ldr	r2, [pc, #272]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f78:	f7fc fad6 	bl	8002528 <HAL_GetTick>
 8005f7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f7e:	e009      	b.n	8005f94 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f80:	f7fc fad2 	bl	8002528 <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d902      	bls.n	8005f94 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	73fb      	strb	r3, [r7, #15]
        break;
 8005f92:	e005      	b.n	8005fa0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f94:	4b3b      	ldr	r3, [pc, #236]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1ef      	bne.n	8005f80 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d168      	bne.n	8006078 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d113      	bne.n	8005fd4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005fac:	4b35      	ldr	r3, [pc, #212]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fae:	695a      	ldr	r2, [r3, #20]
 8005fb0:	4b35      	ldr	r3, [pc, #212]	; (8006088 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6892      	ldr	r2, [r2, #8]
 8005fb8:	0211      	lsls	r1, r2, #8
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	68d2      	ldr	r2, [r2, #12]
 8005fbe:	06d2      	lsls	r2, r2, #27
 8005fc0:	4311      	orrs	r1, r2
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	6852      	ldr	r2, [r2, #4]
 8005fc6:	3a01      	subs	r2, #1
 8005fc8:	0112      	lsls	r2, r2, #4
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	492d      	ldr	r1, [pc, #180]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	614b      	str	r3, [r1, #20]
 8005fd2:	e02d      	b.n	8006030 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d115      	bne.n	8006006 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005fda:	4b2a      	ldr	r3, [pc, #168]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fdc:	695a      	ldr	r2, [r3, #20]
 8005fde:	4b2b      	ldr	r3, [pc, #172]	; (800608c <RCCEx_PLLSAI2_Config+0x1e0>)
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	6892      	ldr	r2, [r2, #8]
 8005fe6:	0211      	lsls	r1, r2, #8
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	6912      	ldr	r2, [r2, #16]
 8005fec:	0852      	lsrs	r2, r2, #1
 8005fee:	3a01      	subs	r2, #1
 8005ff0:	0552      	lsls	r2, r2, #21
 8005ff2:	4311      	orrs	r1, r2
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6852      	ldr	r2, [r2, #4]
 8005ff8:	3a01      	subs	r2, #1
 8005ffa:	0112      	lsls	r2, r2, #4
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	4921      	ldr	r1, [pc, #132]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006000:	4313      	orrs	r3, r2
 8006002:	614b      	str	r3, [r1, #20]
 8006004:	e014      	b.n	8006030 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006006:	4b1f      	ldr	r3, [pc, #124]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006008:	695a      	ldr	r2, [r3, #20]
 800600a:	4b21      	ldr	r3, [pc, #132]	; (8006090 <RCCEx_PLLSAI2_Config+0x1e4>)
 800600c:	4013      	ands	r3, r2
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	6892      	ldr	r2, [r2, #8]
 8006012:	0211      	lsls	r1, r2, #8
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	6952      	ldr	r2, [r2, #20]
 8006018:	0852      	lsrs	r2, r2, #1
 800601a:	3a01      	subs	r2, #1
 800601c:	0652      	lsls	r2, r2, #25
 800601e:	4311      	orrs	r1, r2
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6852      	ldr	r2, [r2, #4]
 8006024:	3a01      	subs	r2, #1
 8006026:	0112      	lsls	r2, r2, #4
 8006028:	430a      	orrs	r2, r1
 800602a:	4916      	ldr	r1, [pc, #88]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 800602c:	4313      	orrs	r3, r2
 800602e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006030:	4b14      	ldr	r3, [pc, #80]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a13      	ldr	r2, [pc, #76]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603c:	f7fc fa74 	bl	8002528 <HAL_GetTick>
 8006040:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006042:	e009      	b.n	8006058 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006044:	f7fc fa70 	bl	8002528 <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	2b02      	cmp	r3, #2
 8006050:	d902      	bls.n	8006058 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	73fb      	strb	r3, [r7, #15]
          break;
 8006056:	e005      	b.n	8006064 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d0ef      	beq.n	8006044 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006064:	7bfb      	ldrb	r3, [r7, #15]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800606a:	4b06      	ldr	r3, [pc, #24]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 800606c:	695a      	ldr	r2, [r3, #20]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	699b      	ldr	r3, [r3, #24]
 8006072:	4904      	ldr	r1, [pc, #16]	; (8006084 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006074:	4313      	orrs	r3, r2
 8006076:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006078:	7bfb      	ldrb	r3, [r7, #15]
}
 800607a:	4618      	mov	r0, r3
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	40021000 	.word	0x40021000
 8006088:	07ff800f 	.word	0x07ff800f
 800608c:	ff9f800f 	.word	0xff9f800f
 8006090:	f9ff800f 	.word	0xf9ff800f

08006094 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e095      	b.n	80061d2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d108      	bne.n	80060c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060b6:	d009      	beq.n	80060cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	61da      	str	r2, [r3, #28]
 80060be:	e005      	b.n	80060cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d106      	bne.n	80060ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7fb febe 	bl	8001e68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006102:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800610c:	d902      	bls.n	8006114 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800610e:	2300      	movs	r3, #0
 8006110:	60fb      	str	r3, [r7, #12]
 8006112:	e002      	b.n	800611a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006118:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006122:	d007      	beq.n	8006134 <HAL_SPI_Init+0xa0>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800612c:	d002      	beq.n	8006134 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006144:	431a      	orrs	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	431a      	orrs	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006162:	431a      	orrs	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800616c:	431a      	orrs	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006176:	ea42 0103 	orr.w	r1, r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	0c1b      	lsrs	r3, r3, #16
 8006190:	f003 0204 	and.w	r2, r3, #4
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	f003 0310 	and.w	r3, r3, #16
 800619c:	431a      	orrs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a2:	f003 0308 	and.w	r3, r3, #8
 80061a6:	431a      	orrs	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80061b0:	ea42 0103 	orr.w	r1, r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}

080061da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061da:	b580      	push	{r7, lr}
 80061dc:	b082      	sub	sp, #8
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d101      	bne.n	80061ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e042      	b.n	8006272 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d106      	bne.n	8006204 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f7fb fea8 	bl	8001f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2224      	movs	r2, #36	; 0x24
 8006208:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 0201 	bic.w	r2, r2, #1
 800621a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006220:	2b00      	cmp	r3, #0
 8006222:	d002      	beq.n	800622a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fb25 	bl	8006874 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f826 	bl	800627c <UART_SetConfig>
 8006230:	4603      	mov	r3, r0
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e01b      	b.n	8006272 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006248:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689a      	ldr	r2, [r3, #8]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006258:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f042 0201 	orr.w	r2, r2, #1
 8006268:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fba4 	bl	80069b8 <UART_CheckIdleState>
 8006270:	4603      	mov	r3, r0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
	...

0800627c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800627c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006280:	b08c      	sub	sp, #48	; 0x30
 8006282:	af00      	add	r7, sp, #0
 8006284:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006286:	2300      	movs	r3, #0
 8006288:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	689a      	ldr	r2, [r3, #8]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	431a      	orrs	r2, r3
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	431a      	orrs	r2, r3
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	69db      	ldr	r3, [r3, #28]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	4baa      	ldr	r3, [pc, #680]	; (8006554 <UART_SetConfig+0x2d8>)
 80062ac:	4013      	ands	r3, r2
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	6812      	ldr	r2, [r2, #0]
 80062b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062b4:	430b      	orrs	r3, r1
 80062b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	68da      	ldr	r2, [r3, #12]
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a9f      	ldr	r2, [pc, #636]	; (8006558 <UART_SetConfig+0x2dc>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d004      	beq.n	80062e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80062e4:	4313      	orrs	r3, r2
 80062e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80062f2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80062f6:	697a      	ldr	r2, [r7, #20]
 80062f8:	6812      	ldr	r2, [r2, #0]
 80062fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062fc:	430b      	orrs	r3, r1
 80062fe:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006306:	f023 010f 	bic.w	r1, r3, #15
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	430a      	orrs	r2, r1
 8006314:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a90      	ldr	r2, [pc, #576]	; (800655c <UART_SetConfig+0x2e0>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d125      	bne.n	800636c <UART_SetConfig+0xf0>
 8006320:	4b8f      	ldr	r3, [pc, #572]	; (8006560 <UART_SetConfig+0x2e4>)
 8006322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	2b03      	cmp	r3, #3
 800632c:	d81a      	bhi.n	8006364 <UART_SetConfig+0xe8>
 800632e:	a201      	add	r2, pc, #4	; (adr r2, 8006334 <UART_SetConfig+0xb8>)
 8006330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006334:	08006345 	.word	0x08006345
 8006338:	08006355 	.word	0x08006355
 800633c:	0800634d 	.word	0x0800634d
 8006340:	0800635d 	.word	0x0800635d
 8006344:	2301      	movs	r3, #1
 8006346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800634a:	e116      	b.n	800657a <UART_SetConfig+0x2fe>
 800634c:	2302      	movs	r3, #2
 800634e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006352:	e112      	b.n	800657a <UART_SetConfig+0x2fe>
 8006354:	2304      	movs	r3, #4
 8006356:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800635a:	e10e      	b.n	800657a <UART_SetConfig+0x2fe>
 800635c:	2308      	movs	r3, #8
 800635e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006362:	e10a      	b.n	800657a <UART_SetConfig+0x2fe>
 8006364:	2310      	movs	r3, #16
 8006366:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800636a:	e106      	b.n	800657a <UART_SetConfig+0x2fe>
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a7c      	ldr	r2, [pc, #496]	; (8006564 <UART_SetConfig+0x2e8>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d138      	bne.n	80063e8 <UART_SetConfig+0x16c>
 8006376:	4b7a      	ldr	r3, [pc, #488]	; (8006560 <UART_SetConfig+0x2e4>)
 8006378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800637c:	f003 030c 	and.w	r3, r3, #12
 8006380:	2b0c      	cmp	r3, #12
 8006382:	d82d      	bhi.n	80063e0 <UART_SetConfig+0x164>
 8006384:	a201      	add	r2, pc, #4	; (adr r2, 800638c <UART_SetConfig+0x110>)
 8006386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800638a:	bf00      	nop
 800638c:	080063c1 	.word	0x080063c1
 8006390:	080063e1 	.word	0x080063e1
 8006394:	080063e1 	.word	0x080063e1
 8006398:	080063e1 	.word	0x080063e1
 800639c:	080063d1 	.word	0x080063d1
 80063a0:	080063e1 	.word	0x080063e1
 80063a4:	080063e1 	.word	0x080063e1
 80063a8:	080063e1 	.word	0x080063e1
 80063ac:	080063c9 	.word	0x080063c9
 80063b0:	080063e1 	.word	0x080063e1
 80063b4:	080063e1 	.word	0x080063e1
 80063b8:	080063e1 	.word	0x080063e1
 80063bc:	080063d9 	.word	0x080063d9
 80063c0:	2300      	movs	r3, #0
 80063c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80063c6:	e0d8      	b.n	800657a <UART_SetConfig+0x2fe>
 80063c8:	2302      	movs	r3, #2
 80063ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80063ce:	e0d4      	b.n	800657a <UART_SetConfig+0x2fe>
 80063d0:	2304      	movs	r3, #4
 80063d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80063d6:	e0d0      	b.n	800657a <UART_SetConfig+0x2fe>
 80063d8:	2308      	movs	r3, #8
 80063da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80063de:	e0cc      	b.n	800657a <UART_SetConfig+0x2fe>
 80063e0:	2310      	movs	r3, #16
 80063e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80063e6:	e0c8      	b.n	800657a <UART_SetConfig+0x2fe>
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a5e      	ldr	r2, [pc, #376]	; (8006568 <UART_SetConfig+0x2ec>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d125      	bne.n	800643e <UART_SetConfig+0x1c2>
 80063f2:	4b5b      	ldr	r3, [pc, #364]	; (8006560 <UART_SetConfig+0x2e4>)
 80063f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80063fc:	2b30      	cmp	r3, #48	; 0x30
 80063fe:	d016      	beq.n	800642e <UART_SetConfig+0x1b2>
 8006400:	2b30      	cmp	r3, #48	; 0x30
 8006402:	d818      	bhi.n	8006436 <UART_SetConfig+0x1ba>
 8006404:	2b20      	cmp	r3, #32
 8006406:	d00a      	beq.n	800641e <UART_SetConfig+0x1a2>
 8006408:	2b20      	cmp	r3, #32
 800640a:	d814      	bhi.n	8006436 <UART_SetConfig+0x1ba>
 800640c:	2b00      	cmp	r3, #0
 800640e:	d002      	beq.n	8006416 <UART_SetConfig+0x19a>
 8006410:	2b10      	cmp	r3, #16
 8006412:	d008      	beq.n	8006426 <UART_SetConfig+0x1aa>
 8006414:	e00f      	b.n	8006436 <UART_SetConfig+0x1ba>
 8006416:	2300      	movs	r3, #0
 8006418:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800641c:	e0ad      	b.n	800657a <UART_SetConfig+0x2fe>
 800641e:	2302      	movs	r3, #2
 8006420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006424:	e0a9      	b.n	800657a <UART_SetConfig+0x2fe>
 8006426:	2304      	movs	r3, #4
 8006428:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800642c:	e0a5      	b.n	800657a <UART_SetConfig+0x2fe>
 800642e:	2308      	movs	r3, #8
 8006430:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006434:	e0a1      	b.n	800657a <UART_SetConfig+0x2fe>
 8006436:	2310      	movs	r3, #16
 8006438:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800643c:	e09d      	b.n	800657a <UART_SetConfig+0x2fe>
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a4a      	ldr	r2, [pc, #296]	; (800656c <UART_SetConfig+0x2f0>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d125      	bne.n	8006494 <UART_SetConfig+0x218>
 8006448:	4b45      	ldr	r3, [pc, #276]	; (8006560 <UART_SetConfig+0x2e4>)
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800644e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006452:	2bc0      	cmp	r3, #192	; 0xc0
 8006454:	d016      	beq.n	8006484 <UART_SetConfig+0x208>
 8006456:	2bc0      	cmp	r3, #192	; 0xc0
 8006458:	d818      	bhi.n	800648c <UART_SetConfig+0x210>
 800645a:	2b80      	cmp	r3, #128	; 0x80
 800645c:	d00a      	beq.n	8006474 <UART_SetConfig+0x1f8>
 800645e:	2b80      	cmp	r3, #128	; 0x80
 8006460:	d814      	bhi.n	800648c <UART_SetConfig+0x210>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <UART_SetConfig+0x1f0>
 8006466:	2b40      	cmp	r3, #64	; 0x40
 8006468:	d008      	beq.n	800647c <UART_SetConfig+0x200>
 800646a:	e00f      	b.n	800648c <UART_SetConfig+0x210>
 800646c:	2300      	movs	r3, #0
 800646e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006472:	e082      	b.n	800657a <UART_SetConfig+0x2fe>
 8006474:	2302      	movs	r3, #2
 8006476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800647a:	e07e      	b.n	800657a <UART_SetConfig+0x2fe>
 800647c:	2304      	movs	r3, #4
 800647e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006482:	e07a      	b.n	800657a <UART_SetConfig+0x2fe>
 8006484:	2308      	movs	r3, #8
 8006486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800648a:	e076      	b.n	800657a <UART_SetConfig+0x2fe>
 800648c:	2310      	movs	r3, #16
 800648e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006492:	e072      	b.n	800657a <UART_SetConfig+0x2fe>
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a35      	ldr	r2, [pc, #212]	; (8006570 <UART_SetConfig+0x2f4>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d12a      	bne.n	80064f4 <UART_SetConfig+0x278>
 800649e:	4b30      	ldr	r3, [pc, #192]	; (8006560 <UART_SetConfig+0x2e4>)
 80064a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064ac:	d01a      	beq.n	80064e4 <UART_SetConfig+0x268>
 80064ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064b2:	d81b      	bhi.n	80064ec <UART_SetConfig+0x270>
 80064b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064b8:	d00c      	beq.n	80064d4 <UART_SetConfig+0x258>
 80064ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064be:	d815      	bhi.n	80064ec <UART_SetConfig+0x270>
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d003      	beq.n	80064cc <UART_SetConfig+0x250>
 80064c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064c8:	d008      	beq.n	80064dc <UART_SetConfig+0x260>
 80064ca:	e00f      	b.n	80064ec <UART_SetConfig+0x270>
 80064cc:	2300      	movs	r3, #0
 80064ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064d2:	e052      	b.n	800657a <UART_SetConfig+0x2fe>
 80064d4:	2302      	movs	r3, #2
 80064d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064da:	e04e      	b.n	800657a <UART_SetConfig+0x2fe>
 80064dc:	2304      	movs	r3, #4
 80064de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064e2:	e04a      	b.n	800657a <UART_SetConfig+0x2fe>
 80064e4:	2308      	movs	r3, #8
 80064e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064ea:	e046      	b.n	800657a <UART_SetConfig+0x2fe>
 80064ec:	2310      	movs	r3, #16
 80064ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80064f2:	e042      	b.n	800657a <UART_SetConfig+0x2fe>
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a17      	ldr	r2, [pc, #92]	; (8006558 <UART_SetConfig+0x2dc>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d13a      	bne.n	8006574 <UART_SetConfig+0x2f8>
 80064fe:	4b18      	ldr	r3, [pc, #96]	; (8006560 <UART_SetConfig+0x2e4>)
 8006500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006504:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006508:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800650c:	d01a      	beq.n	8006544 <UART_SetConfig+0x2c8>
 800650e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006512:	d81b      	bhi.n	800654c <UART_SetConfig+0x2d0>
 8006514:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006518:	d00c      	beq.n	8006534 <UART_SetConfig+0x2b8>
 800651a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800651e:	d815      	bhi.n	800654c <UART_SetConfig+0x2d0>
 8006520:	2b00      	cmp	r3, #0
 8006522:	d003      	beq.n	800652c <UART_SetConfig+0x2b0>
 8006524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006528:	d008      	beq.n	800653c <UART_SetConfig+0x2c0>
 800652a:	e00f      	b.n	800654c <UART_SetConfig+0x2d0>
 800652c:	2300      	movs	r3, #0
 800652e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006532:	e022      	b.n	800657a <UART_SetConfig+0x2fe>
 8006534:	2302      	movs	r3, #2
 8006536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800653a:	e01e      	b.n	800657a <UART_SetConfig+0x2fe>
 800653c:	2304      	movs	r3, #4
 800653e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006542:	e01a      	b.n	800657a <UART_SetConfig+0x2fe>
 8006544:	2308      	movs	r3, #8
 8006546:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800654a:	e016      	b.n	800657a <UART_SetConfig+0x2fe>
 800654c:	2310      	movs	r3, #16
 800654e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006552:	e012      	b.n	800657a <UART_SetConfig+0x2fe>
 8006554:	cfff69f3 	.word	0xcfff69f3
 8006558:	40008000 	.word	0x40008000
 800655c:	40013800 	.word	0x40013800
 8006560:	40021000 	.word	0x40021000
 8006564:	40004400 	.word	0x40004400
 8006568:	40004800 	.word	0x40004800
 800656c:	40004c00 	.word	0x40004c00
 8006570:	40005000 	.word	0x40005000
 8006574:	2310      	movs	r3, #16
 8006576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4aae      	ldr	r2, [pc, #696]	; (8006838 <UART_SetConfig+0x5bc>)
 8006580:	4293      	cmp	r3, r2
 8006582:	f040 8097 	bne.w	80066b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006586:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800658a:	2b08      	cmp	r3, #8
 800658c:	d823      	bhi.n	80065d6 <UART_SetConfig+0x35a>
 800658e:	a201      	add	r2, pc, #4	; (adr r2, 8006594 <UART_SetConfig+0x318>)
 8006590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006594:	080065b9 	.word	0x080065b9
 8006598:	080065d7 	.word	0x080065d7
 800659c:	080065c1 	.word	0x080065c1
 80065a0:	080065d7 	.word	0x080065d7
 80065a4:	080065c7 	.word	0x080065c7
 80065a8:	080065d7 	.word	0x080065d7
 80065ac:	080065d7 	.word	0x080065d7
 80065b0:	080065d7 	.word	0x080065d7
 80065b4:	080065cf 	.word	0x080065cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b8:	f7fe ff58 	bl	800546c <HAL_RCC_GetPCLK1Freq>
 80065bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80065be:	e010      	b.n	80065e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c0:	4b9e      	ldr	r3, [pc, #632]	; (800683c <UART_SetConfig+0x5c0>)
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80065c4:	e00d      	b.n	80065e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065c6:	f7fe feb9 	bl	800533c <HAL_RCC_GetSysClockFreq>
 80065ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80065cc:	e009      	b.n	80065e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80065d4:	e005      	b.n	80065e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80065e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f000 8130 	beq.w	800684a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ee:	4a94      	ldr	r2, [pc, #592]	; (8006840 <UART_SetConfig+0x5c4>)
 80065f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065f4:	461a      	mov	r2, r3
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80065fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	4613      	mov	r3, r2
 8006604:	005b      	lsls	r3, r3, #1
 8006606:	4413      	add	r3, r2
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	429a      	cmp	r2, r3
 800660c:	d305      	bcc.n	800661a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006614:	69ba      	ldr	r2, [r7, #24]
 8006616:	429a      	cmp	r2, r3
 8006618:	d903      	bls.n	8006622 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006620:	e113      	b.n	800684a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	2200      	movs	r2, #0
 8006626:	60bb      	str	r3, [r7, #8]
 8006628:	60fa      	str	r2, [r7, #12]
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662e:	4a84      	ldr	r2, [pc, #528]	; (8006840 <UART_SetConfig+0x5c4>)
 8006630:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006634:	b29b      	uxth	r3, r3
 8006636:	2200      	movs	r2, #0
 8006638:	603b      	str	r3, [r7, #0]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006640:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006644:	f7fa fac8 	bl	8000bd8 <__aeabi_uldivmod>
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	4610      	mov	r0, r2
 800664e:	4619      	mov	r1, r3
 8006650:	f04f 0200 	mov.w	r2, #0
 8006654:	f04f 0300 	mov.w	r3, #0
 8006658:	020b      	lsls	r3, r1, #8
 800665a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800665e:	0202      	lsls	r2, r0, #8
 8006660:	6979      	ldr	r1, [r7, #20]
 8006662:	6849      	ldr	r1, [r1, #4]
 8006664:	0849      	lsrs	r1, r1, #1
 8006666:	2000      	movs	r0, #0
 8006668:	460c      	mov	r4, r1
 800666a:	4605      	mov	r5, r0
 800666c:	eb12 0804 	adds.w	r8, r2, r4
 8006670:	eb43 0905 	adc.w	r9, r3, r5
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	469a      	mov	sl, r3
 800667c:	4693      	mov	fp, r2
 800667e:	4652      	mov	r2, sl
 8006680:	465b      	mov	r3, fp
 8006682:	4640      	mov	r0, r8
 8006684:	4649      	mov	r1, r9
 8006686:	f7fa faa7 	bl	8000bd8 <__aeabi_uldivmod>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	4613      	mov	r3, r2
 8006690:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006698:	d308      	bcc.n	80066ac <UART_SetConfig+0x430>
 800669a:	6a3b      	ldr	r3, [r7, #32]
 800669c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066a0:	d204      	bcs.n	80066ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6a3a      	ldr	r2, [r7, #32]
 80066a8:	60da      	str	r2, [r3, #12]
 80066aa:	e0ce      	b.n	800684a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80066b2:	e0ca      	b.n	800684a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	69db      	ldr	r3, [r3, #28]
 80066b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066bc:	d166      	bne.n	800678c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80066be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80066c2:	2b08      	cmp	r3, #8
 80066c4:	d827      	bhi.n	8006716 <UART_SetConfig+0x49a>
 80066c6:	a201      	add	r2, pc, #4	; (adr r2, 80066cc <UART_SetConfig+0x450>)
 80066c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066cc:	080066f1 	.word	0x080066f1
 80066d0:	080066f9 	.word	0x080066f9
 80066d4:	08006701 	.word	0x08006701
 80066d8:	08006717 	.word	0x08006717
 80066dc:	08006707 	.word	0x08006707
 80066e0:	08006717 	.word	0x08006717
 80066e4:	08006717 	.word	0x08006717
 80066e8:	08006717 	.word	0x08006717
 80066ec:	0800670f 	.word	0x0800670f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066f0:	f7fe febc 	bl	800546c <HAL_RCC_GetPCLK1Freq>
 80066f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80066f6:	e014      	b.n	8006722 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066f8:	f7fe fece 	bl	8005498 <HAL_RCC_GetPCLK2Freq>
 80066fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80066fe:	e010      	b.n	8006722 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006700:	4b4e      	ldr	r3, [pc, #312]	; (800683c <UART_SetConfig+0x5c0>)
 8006702:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006704:	e00d      	b.n	8006722 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006706:	f7fe fe19 	bl	800533c <HAL_RCC_GetSysClockFreq>
 800670a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800670c:	e009      	b.n	8006722 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800670e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006712:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006714:	e005      	b.n	8006722 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006720:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 8090 	beq.w	800684a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672e:	4a44      	ldr	r2, [pc, #272]	; (8006840 <UART_SetConfig+0x5c4>)
 8006730:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006734:	461a      	mov	r2, r3
 8006736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006738:	fbb3 f3f2 	udiv	r3, r3, r2
 800673c:	005a      	lsls	r2, r3, #1
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	085b      	lsrs	r3, r3, #1
 8006744:	441a      	add	r2, r3
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	fbb2 f3f3 	udiv	r3, r2, r3
 800674e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006750:	6a3b      	ldr	r3, [r7, #32]
 8006752:	2b0f      	cmp	r3, #15
 8006754:	d916      	bls.n	8006784 <UART_SetConfig+0x508>
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800675c:	d212      	bcs.n	8006784 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800675e:	6a3b      	ldr	r3, [r7, #32]
 8006760:	b29b      	uxth	r3, r3
 8006762:	f023 030f 	bic.w	r3, r3, #15
 8006766:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	085b      	lsrs	r3, r3, #1
 800676c:	b29b      	uxth	r3, r3
 800676e:	f003 0307 	and.w	r3, r3, #7
 8006772:	b29a      	uxth	r2, r3
 8006774:	8bfb      	ldrh	r3, [r7, #30]
 8006776:	4313      	orrs	r3, r2
 8006778:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	8bfa      	ldrh	r2, [r7, #30]
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	e062      	b.n	800684a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800678a:	e05e      	b.n	800684a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800678c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006790:	2b08      	cmp	r3, #8
 8006792:	d828      	bhi.n	80067e6 <UART_SetConfig+0x56a>
 8006794:	a201      	add	r2, pc, #4	; (adr r2, 800679c <UART_SetConfig+0x520>)
 8006796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800679a:	bf00      	nop
 800679c:	080067c1 	.word	0x080067c1
 80067a0:	080067c9 	.word	0x080067c9
 80067a4:	080067d1 	.word	0x080067d1
 80067a8:	080067e7 	.word	0x080067e7
 80067ac:	080067d7 	.word	0x080067d7
 80067b0:	080067e7 	.word	0x080067e7
 80067b4:	080067e7 	.word	0x080067e7
 80067b8:	080067e7 	.word	0x080067e7
 80067bc:	080067df 	.word	0x080067df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067c0:	f7fe fe54 	bl	800546c <HAL_RCC_GetPCLK1Freq>
 80067c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80067c6:	e014      	b.n	80067f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067c8:	f7fe fe66 	bl	8005498 <HAL_RCC_GetPCLK2Freq>
 80067cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80067ce:	e010      	b.n	80067f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067d0:	4b1a      	ldr	r3, [pc, #104]	; (800683c <UART_SetConfig+0x5c0>)
 80067d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80067d4:	e00d      	b.n	80067f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067d6:	f7fe fdb1 	bl	800533c <HAL_RCC_GetSysClockFreq>
 80067da:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80067dc:	e009      	b.n	80067f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067e2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80067e4:	e005      	b.n	80067f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80067f0:	bf00      	nop
    }

    if (pclk != 0U)
 80067f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d028      	beq.n	800684a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	4a10      	ldr	r2, [pc, #64]	; (8006840 <UART_SetConfig+0x5c4>)
 80067fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006802:	461a      	mov	r2, r3
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	fbb3 f2f2 	udiv	r2, r3, r2
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	085b      	lsrs	r3, r3, #1
 8006810:	441a      	add	r2, r3
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	fbb2 f3f3 	udiv	r3, r2, r3
 800681a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800681c:	6a3b      	ldr	r3, [r7, #32]
 800681e:	2b0f      	cmp	r3, #15
 8006820:	d910      	bls.n	8006844 <UART_SetConfig+0x5c8>
 8006822:	6a3b      	ldr	r3, [r7, #32]
 8006824:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006828:	d20c      	bcs.n	8006844 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800682a:	6a3b      	ldr	r3, [r7, #32]
 800682c:	b29a      	uxth	r2, r3
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	60da      	str	r2, [r3, #12]
 8006834:	e009      	b.n	800684a <UART_SetConfig+0x5ce>
 8006836:	bf00      	nop
 8006838:	40008000 	.word	0x40008000
 800683c:	00f42400 	.word	0x00f42400
 8006840:	08009a44 	.word	0x08009a44
      }
      else
      {
        ret = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2201      	movs	r2, #1
 800684e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	2201      	movs	r2, #1
 8006856:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	2200      	movs	r2, #0
 800685e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	2200      	movs	r2, #0
 8006864:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006866:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800686a:	4618      	mov	r0, r3
 800686c:	3730      	adds	r7, #48	; 0x30
 800686e:	46bd      	mov	sp, r7
 8006870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006874 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006880:	f003 0308 	and.w	r3, r3, #8
 8006884:	2b00      	cmp	r3, #0
 8006886:	d00a      	beq.n	800689e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	430a      	orrs	r2, r1
 800689c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00a      	beq.n	80068c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	430a      	orrs	r2, r1
 80068be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00a      	beq.n	80068e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	430a      	orrs	r2, r1
 80068e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e6:	f003 0304 	and.w	r3, r3, #4
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00a      	beq.n	8006904 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	430a      	orrs	r2, r1
 8006902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006908:	f003 0310 	and.w	r3, r3, #16
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00a      	beq.n	8006926 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692a:	f003 0320 	and.w	r3, r3, #32
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00a      	beq.n	8006948 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	430a      	orrs	r2, r1
 8006946:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01a      	beq.n	800698a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800696e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006972:	d10a      	bne.n	800698a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	430a      	orrs	r2, r1
 8006988:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800698e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00a      	beq.n	80069ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	430a      	orrs	r2, r1
 80069aa:	605a      	str	r2, [r3, #4]
  }
}
 80069ac:	bf00      	nop
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b098      	sub	sp, #96	; 0x60
 80069bc:	af02      	add	r7, sp, #8
 80069be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80069c8:	f7fb fdae 	bl	8002528 <HAL_GetTick>
 80069cc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0308 	and.w	r3, r3, #8
 80069d8:	2b08      	cmp	r3, #8
 80069da:	d12f      	bne.n	8006a3c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069e4:	2200      	movs	r2, #0
 80069e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f88e 	bl	8006b0c <UART_WaitOnFlagUntilTimeout>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d022      	beq.n	8006a3c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fe:	e853 3f00 	ldrex	r3, [r3]
 8006a02:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a0a:	653b      	str	r3, [r7, #80]	; 0x50
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	461a      	mov	r2, r3
 8006a12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a14:	647b      	str	r3, [r7, #68]	; 0x44
 8006a16:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a18:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a1c:	e841 2300 	strex	r3, r2, [r1]
 8006a20:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1e6      	bne.n	80069f6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e063      	b.n	8006b04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0304 	and.w	r3, r3, #4
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	d149      	bne.n	8006ade <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a4a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a52:	2200      	movs	r2, #0
 8006a54:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f857 	bl	8006b0c <UART_WaitOnFlagUntilTimeout>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d03c      	beq.n	8006ade <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	e853 3f00 	ldrex	r3, [r3]
 8006a70:	623b      	str	r3, [r7, #32]
   return(result);
 8006a72:	6a3b      	ldr	r3, [r7, #32]
 8006a74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a82:	633b      	str	r3, [r7, #48]	; 0x30
 8006a84:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a8a:	e841 2300 	strex	r3, r2, [r1]
 8006a8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1e6      	bne.n	8006a64 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	3308      	adds	r3, #8
 8006a9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	e853 3f00 	ldrex	r3, [r3]
 8006aa4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f023 0301 	bic.w	r3, r3, #1
 8006aac:	64bb      	str	r3, [r7, #72]	; 0x48
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	3308      	adds	r3, #8
 8006ab4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ab6:	61fa      	str	r2, [r7, #28]
 8006ab8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aba:	69b9      	ldr	r1, [r7, #24]
 8006abc:	69fa      	ldr	r2, [r7, #28]
 8006abe:	e841 2300 	strex	r3, r2, [r1]
 8006ac2:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1e5      	bne.n	8006a96 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2220      	movs	r2, #32
 8006ace:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e012      	b.n	8006b04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2220      	movs	r2, #32
 8006ae2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006b02:	2300      	movs	r3, #0
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3758      	adds	r7, #88	; 0x58
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	603b      	str	r3, [r7, #0]
 8006b18:	4613      	mov	r3, r2
 8006b1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b1c:	e049      	b.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b24:	d045      	beq.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b26:	f7fb fcff 	bl	8002528 <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d302      	bcc.n	8006b3c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e048      	b.n	8006bd2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0304 	and.w	r3, r3, #4
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d031      	beq.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d110      	bne.n	8006b7e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2208      	movs	r2, #8
 8006b62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 f838 	bl	8006bda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2208      	movs	r2, #8
 8006b6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e029      	b.n	8006bd2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b8c:	d111      	bne.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	f000 f81e 	bl	8006bda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e00f      	b.n	8006bd2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69da      	ldr	r2, [r3, #28]
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4013      	ands	r3, r2
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	bf0c      	ite	eq
 8006bc2:	2301      	moveq	r3, #1
 8006bc4:	2300      	movne	r3, #0
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	461a      	mov	r2, r3
 8006bca:	79fb      	ldrb	r3, [r7, #7]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d0a6      	beq.n	8006b1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b095      	sub	sp, #84	; 0x54
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bea:	e853 3f00 	ldrex	r3, [r3]
 8006bee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c00:	643b      	str	r3, [r7, #64]	; 0x40
 8006c02:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c04:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c08:	e841 2300 	strex	r3, r2, [r1]
 8006c0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1e6      	bne.n	8006be2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	3308      	adds	r3, #8
 8006c1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
 8006c1e:	e853 3f00 	ldrex	r3, [r3]
 8006c22:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c2a:	f023 0301 	bic.w	r3, r3, #1
 8006c2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3308      	adds	r3, #8
 8006c36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c40:	e841 2300 	strex	r3, r2, [r1]
 8006c44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1e3      	bne.n	8006c14 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d118      	bne.n	8006c86 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	e853 3f00 	ldrex	r3, [r3]
 8006c60:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	f023 0310 	bic.w	r3, r3, #16
 8006c68:	647b      	str	r3, [r7, #68]	; 0x44
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c72:	61bb      	str	r3, [r7, #24]
 8006c74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c76:	6979      	ldr	r1, [r7, #20]
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	e841 2300 	strex	r3, r2, [r1]
 8006c7e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1e6      	bne.n	8006c54 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2220      	movs	r2, #32
 8006c8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006c9a:	bf00      	nop
 8006c9c:	3754      	adds	r7, #84	; 0x54
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b085      	sub	sp, #20
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <HAL_UARTEx_DisableFifoMode+0x16>
 8006cb8:	2302      	movs	r3, #2
 8006cba:	e027      	b.n	8006d0c <HAL_UARTEx_DisableFifoMode+0x66>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2224      	movs	r2, #36	; 0x24
 8006cc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f022 0201 	bic.w	r2, r2, #1
 8006ce2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006cea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68fa      	ldr	r2, [r7, #12]
 8006cf8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3714      	adds	r7, #20
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d101      	bne.n	8006d30 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	e02d      	b.n	8006d8c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2224      	movs	r2, #36	; 0x24
 8006d3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f022 0201 	bic.w	r2, r2, #1
 8006d56:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	683a      	ldr	r2, [r7, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 f84f 	bl	8006e10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d101      	bne.n	8006dac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006da8:	2302      	movs	r3, #2
 8006daa:	e02d      	b.n	8006e08 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2224      	movs	r2, #36	; 0x24
 8006db8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0201 	bic.w	r2, r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	683a      	ldr	r2, [r7, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f811 	bl	8006e10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b085      	sub	sp, #20
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d108      	bne.n	8006e32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006e30:	e031      	b.n	8006e96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006e32:	2308      	movs	r3, #8
 8006e34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006e36:	2308      	movs	r3, #8
 8006e38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	0e5b      	lsrs	r3, r3, #25
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	0f5b      	lsrs	r3, r3, #29
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	f003 0307 	and.w	r3, r3, #7
 8006e58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006e5a:	7bbb      	ldrb	r3, [r7, #14]
 8006e5c:	7b3a      	ldrb	r2, [r7, #12]
 8006e5e:	4911      	ldr	r1, [pc, #68]	; (8006ea4 <UARTEx_SetNbDataToProcess+0x94>)
 8006e60:	5c8a      	ldrb	r2, [r1, r2]
 8006e62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006e66:	7b3a      	ldrb	r2, [r7, #12]
 8006e68:	490f      	ldr	r1, [pc, #60]	; (8006ea8 <UARTEx_SetNbDataToProcess+0x98>)
 8006e6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006e6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
 8006e7a:	7b7a      	ldrb	r2, [r7, #13]
 8006e7c:	4909      	ldr	r1, [pc, #36]	; (8006ea4 <UARTEx_SetNbDataToProcess+0x94>)
 8006e7e:	5c8a      	ldrb	r2, [r1, r2]
 8006e80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006e84:	7b7a      	ldrb	r2, [r7, #13]
 8006e86:	4908      	ldr	r1, [pc, #32]	; (8006ea8 <UARTEx_SetNbDataToProcess+0x98>)
 8006e88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006e8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006e96:	bf00      	nop
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	08009a5c 	.word	0x08009a5c
 8006ea8:	08009a64 	.word	0x08009a64

08006eac <__cvt>:
 8006eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb0:	ec55 4b10 	vmov	r4, r5, d0
 8006eb4:	2d00      	cmp	r5, #0
 8006eb6:	460e      	mov	r6, r1
 8006eb8:	4619      	mov	r1, r3
 8006eba:	462b      	mov	r3, r5
 8006ebc:	bfbb      	ittet	lt
 8006ebe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006ec2:	461d      	movlt	r5, r3
 8006ec4:	2300      	movge	r3, #0
 8006ec6:	232d      	movlt	r3, #45	; 0x2d
 8006ec8:	700b      	strb	r3, [r1, #0]
 8006eca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ecc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ed0:	4691      	mov	r9, r2
 8006ed2:	f023 0820 	bic.w	r8, r3, #32
 8006ed6:	bfbc      	itt	lt
 8006ed8:	4622      	movlt	r2, r4
 8006eda:	4614      	movlt	r4, r2
 8006edc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ee0:	d005      	beq.n	8006eee <__cvt+0x42>
 8006ee2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ee6:	d100      	bne.n	8006eea <__cvt+0x3e>
 8006ee8:	3601      	adds	r6, #1
 8006eea:	2102      	movs	r1, #2
 8006eec:	e000      	b.n	8006ef0 <__cvt+0x44>
 8006eee:	2103      	movs	r1, #3
 8006ef0:	ab03      	add	r3, sp, #12
 8006ef2:	9301      	str	r3, [sp, #4]
 8006ef4:	ab02      	add	r3, sp, #8
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	ec45 4b10 	vmov	d0, r4, r5
 8006efc:	4653      	mov	r3, sl
 8006efe:	4632      	mov	r2, r6
 8006f00:	f000 fdce 	bl	8007aa0 <_dtoa_r>
 8006f04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f08:	4607      	mov	r7, r0
 8006f0a:	d102      	bne.n	8006f12 <__cvt+0x66>
 8006f0c:	f019 0f01 	tst.w	r9, #1
 8006f10:	d022      	beq.n	8006f58 <__cvt+0xac>
 8006f12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f16:	eb07 0906 	add.w	r9, r7, r6
 8006f1a:	d110      	bne.n	8006f3e <__cvt+0x92>
 8006f1c:	783b      	ldrb	r3, [r7, #0]
 8006f1e:	2b30      	cmp	r3, #48	; 0x30
 8006f20:	d10a      	bne.n	8006f38 <__cvt+0x8c>
 8006f22:	2200      	movs	r2, #0
 8006f24:	2300      	movs	r3, #0
 8006f26:	4620      	mov	r0, r4
 8006f28:	4629      	mov	r1, r5
 8006f2a:	f7f9 fde5 	bl	8000af8 <__aeabi_dcmpeq>
 8006f2e:	b918      	cbnz	r0, 8006f38 <__cvt+0x8c>
 8006f30:	f1c6 0601 	rsb	r6, r6, #1
 8006f34:	f8ca 6000 	str.w	r6, [sl]
 8006f38:	f8da 3000 	ldr.w	r3, [sl]
 8006f3c:	4499      	add	r9, r3
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2300      	movs	r3, #0
 8006f42:	4620      	mov	r0, r4
 8006f44:	4629      	mov	r1, r5
 8006f46:	f7f9 fdd7 	bl	8000af8 <__aeabi_dcmpeq>
 8006f4a:	b108      	cbz	r0, 8006f50 <__cvt+0xa4>
 8006f4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f50:	2230      	movs	r2, #48	; 0x30
 8006f52:	9b03      	ldr	r3, [sp, #12]
 8006f54:	454b      	cmp	r3, r9
 8006f56:	d307      	bcc.n	8006f68 <__cvt+0xbc>
 8006f58:	9b03      	ldr	r3, [sp, #12]
 8006f5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f5c:	1bdb      	subs	r3, r3, r7
 8006f5e:	4638      	mov	r0, r7
 8006f60:	6013      	str	r3, [r2, #0]
 8006f62:	b004      	add	sp, #16
 8006f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f68:	1c59      	adds	r1, r3, #1
 8006f6a:	9103      	str	r1, [sp, #12]
 8006f6c:	701a      	strb	r2, [r3, #0]
 8006f6e:	e7f0      	b.n	8006f52 <__cvt+0xa6>

08006f70 <__exponent>:
 8006f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f72:	4603      	mov	r3, r0
 8006f74:	2900      	cmp	r1, #0
 8006f76:	bfb8      	it	lt
 8006f78:	4249      	neglt	r1, r1
 8006f7a:	f803 2b02 	strb.w	r2, [r3], #2
 8006f7e:	bfb4      	ite	lt
 8006f80:	222d      	movlt	r2, #45	; 0x2d
 8006f82:	222b      	movge	r2, #43	; 0x2b
 8006f84:	2909      	cmp	r1, #9
 8006f86:	7042      	strb	r2, [r0, #1]
 8006f88:	dd2a      	ble.n	8006fe0 <__exponent+0x70>
 8006f8a:	f10d 0207 	add.w	r2, sp, #7
 8006f8e:	4617      	mov	r7, r2
 8006f90:	260a      	movs	r6, #10
 8006f92:	4694      	mov	ip, r2
 8006f94:	fb91 f5f6 	sdiv	r5, r1, r6
 8006f98:	fb06 1415 	mls	r4, r6, r5, r1
 8006f9c:	3430      	adds	r4, #48	; 0x30
 8006f9e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006fa2:	460c      	mov	r4, r1
 8006fa4:	2c63      	cmp	r4, #99	; 0x63
 8006fa6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006faa:	4629      	mov	r1, r5
 8006fac:	dcf1      	bgt.n	8006f92 <__exponent+0x22>
 8006fae:	3130      	adds	r1, #48	; 0x30
 8006fb0:	f1ac 0402 	sub.w	r4, ip, #2
 8006fb4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006fb8:	1c41      	adds	r1, r0, #1
 8006fba:	4622      	mov	r2, r4
 8006fbc:	42ba      	cmp	r2, r7
 8006fbe:	d30a      	bcc.n	8006fd6 <__exponent+0x66>
 8006fc0:	f10d 0209 	add.w	r2, sp, #9
 8006fc4:	eba2 020c 	sub.w	r2, r2, ip
 8006fc8:	42bc      	cmp	r4, r7
 8006fca:	bf88      	it	hi
 8006fcc:	2200      	movhi	r2, #0
 8006fce:	4413      	add	r3, r2
 8006fd0:	1a18      	subs	r0, r3, r0
 8006fd2:	b003      	add	sp, #12
 8006fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fd6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006fda:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006fde:	e7ed      	b.n	8006fbc <__exponent+0x4c>
 8006fe0:	2330      	movs	r3, #48	; 0x30
 8006fe2:	3130      	adds	r1, #48	; 0x30
 8006fe4:	7083      	strb	r3, [r0, #2]
 8006fe6:	70c1      	strb	r1, [r0, #3]
 8006fe8:	1d03      	adds	r3, r0, #4
 8006fea:	e7f1      	b.n	8006fd0 <__exponent+0x60>

08006fec <_printf_float>:
 8006fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff0:	ed2d 8b02 	vpush	{d8}
 8006ff4:	b08d      	sub	sp, #52	; 0x34
 8006ff6:	460c      	mov	r4, r1
 8006ff8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006ffc:	4616      	mov	r6, r2
 8006ffe:	461f      	mov	r7, r3
 8007000:	4605      	mov	r5, r0
 8007002:	f000 fc83 	bl	800790c <_localeconv_r>
 8007006:	f8d0 a000 	ldr.w	sl, [r0]
 800700a:	4650      	mov	r0, sl
 800700c:	f7f9 f948 	bl	80002a0 <strlen>
 8007010:	2300      	movs	r3, #0
 8007012:	930a      	str	r3, [sp, #40]	; 0x28
 8007014:	6823      	ldr	r3, [r4, #0]
 8007016:	9305      	str	r3, [sp, #20]
 8007018:	f8d8 3000 	ldr.w	r3, [r8]
 800701c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007020:	3307      	adds	r3, #7
 8007022:	f023 0307 	bic.w	r3, r3, #7
 8007026:	f103 0208 	add.w	r2, r3, #8
 800702a:	f8c8 2000 	str.w	r2, [r8]
 800702e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007032:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007036:	9307      	str	r3, [sp, #28]
 8007038:	f8cd 8018 	str.w	r8, [sp, #24]
 800703c:	ee08 0a10 	vmov	s16, r0
 8007040:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007048:	4b9e      	ldr	r3, [pc, #632]	; (80072c4 <_printf_float+0x2d8>)
 800704a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800704e:	f7f9 fd85 	bl	8000b5c <__aeabi_dcmpun>
 8007052:	bb88      	cbnz	r0, 80070b8 <_printf_float+0xcc>
 8007054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007058:	4b9a      	ldr	r3, [pc, #616]	; (80072c4 <_printf_float+0x2d8>)
 800705a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800705e:	f7f9 fd5f 	bl	8000b20 <__aeabi_dcmple>
 8007062:	bb48      	cbnz	r0, 80070b8 <_printf_float+0xcc>
 8007064:	2200      	movs	r2, #0
 8007066:	2300      	movs	r3, #0
 8007068:	4640      	mov	r0, r8
 800706a:	4649      	mov	r1, r9
 800706c:	f7f9 fd4e 	bl	8000b0c <__aeabi_dcmplt>
 8007070:	b110      	cbz	r0, 8007078 <_printf_float+0x8c>
 8007072:	232d      	movs	r3, #45	; 0x2d
 8007074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007078:	4a93      	ldr	r2, [pc, #588]	; (80072c8 <_printf_float+0x2dc>)
 800707a:	4b94      	ldr	r3, [pc, #592]	; (80072cc <_printf_float+0x2e0>)
 800707c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007080:	bf94      	ite	ls
 8007082:	4690      	movls	r8, r2
 8007084:	4698      	movhi	r8, r3
 8007086:	2303      	movs	r3, #3
 8007088:	6123      	str	r3, [r4, #16]
 800708a:	9b05      	ldr	r3, [sp, #20]
 800708c:	f023 0304 	bic.w	r3, r3, #4
 8007090:	6023      	str	r3, [r4, #0]
 8007092:	f04f 0900 	mov.w	r9, #0
 8007096:	9700      	str	r7, [sp, #0]
 8007098:	4633      	mov	r3, r6
 800709a:	aa0b      	add	r2, sp, #44	; 0x2c
 800709c:	4621      	mov	r1, r4
 800709e:	4628      	mov	r0, r5
 80070a0:	f000 f9da 	bl	8007458 <_printf_common>
 80070a4:	3001      	adds	r0, #1
 80070a6:	f040 8090 	bne.w	80071ca <_printf_float+0x1de>
 80070aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070ae:	b00d      	add	sp, #52	; 0x34
 80070b0:	ecbd 8b02 	vpop	{d8}
 80070b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070b8:	4642      	mov	r2, r8
 80070ba:	464b      	mov	r3, r9
 80070bc:	4640      	mov	r0, r8
 80070be:	4649      	mov	r1, r9
 80070c0:	f7f9 fd4c 	bl	8000b5c <__aeabi_dcmpun>
 80070c4:	b140      	cbz	r0, 80070d8 <_printf_float+0xec>
 80070c6:	464b      	mov	r3, r9
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	bfbc      	itt	lt
 80070cc:	232d      	movlt	r3, #45	; 0x2d
 80070ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80070d2:	4a7f      	ldr	r2, [pc, #508]	; (80072d0 <_printf_float+0x2e4>)
 80070d4:	4b7f      	ldr	r3, [pc, #508]	; (80072d4 <_printf_float+0x2e8>)
 80070d6:	e7d1      	b.n	800707c <_printf_float+0x90>
 80070d8:	6863      	ldr	r3, [r4, #4]
 80070da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80070de:	9206      	str	r2, [sp, #24]
 80070e0:	1c5a      	adds	r2, r3, #1
 80070e2:	d13f      	bne.n	8007164 <_printf_float+0x178>
 80070e4:	2306      	movs	r3, #6
 80070e6:	6063      	str	r3, [r4, #4]
 80070e8:	9b05      	ldr	r3, [sp, #20]
 80070ea:	6861      	ldr	r1, [r4, #4]
 80070ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80070f0:	2300      	movs	r3, #0
 80070f2:	9303      	str	r3, [sp, #12]
 80070f4:	ab0a      	add	r3, sp, #40	; 0x28
 80070f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80070fa:	ab09      	add	r3, sp, #36	; 0x24
 80070fc:	ec49 8b10 	vmov	d0, r8, r9
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	6022      	str	r2, [r4, #0]
 8007104:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007108:	4628      	mov	r0, r5
 800710a:	f7ff fecf 	bl	8006eac <__cvt>
 800710e:	9b06      	ldr	r3, [sp, #24]
 8007110:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007112:	2b47      	cmp	r3, #71	; 0x47
 8007114:	4680      	mov	r8, r0
 8007116:	d108      	bne.n	800712a <_printf_float+0x13e>
 8007118:	1cc8      	adds	r0, r1, #3
 800711a:	db02      	blt.n	8007122 <_printf_float+0x136>
 800711c:	6863      	ldr	r3, [r4, #4]
 800711e:	4299      	cmp	r1, r3
 8007120:	dd41      	ble.n	80071a6 <_printf_float+0x1ba>
 8007122:	f1ab 0302 	sub.w	r3, fp, #2
 8007126:	fa5f fb83 	uxtb.w	fp, r3
 800712a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800712e:	d820      	bhi.n	8007172 <_printf_float+0x186>
 8007130:	3901      	subs	r1, #1
 8007132:	465a      	mov	r2, fp
 8007134:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007138:	9109      	str	r1, [sp, #36]	; 0x24
 800713a:	f7ff ff19 	bl	8006f70 <__exponent>
 800713e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007140:	1813      	adds	r3, r2, r0
 8007142:	2a01      	cmp	r2, #1
 8007144:	4681      	mov	r9, r0
 8007146:	6123      	str	r3, [r4, #16]
 8007148:	dc02      	bgt.n	8007150 <_printf_float+0x164>
 800714a:	6822      	ldr	r2, [r4, #0]
 800714c:	07d2      	lsls	r2, r2, #31
 800714e:	d501      	bpl.n	8007154 <_printf_float+0x168>
 8007150:	3301      	adds	r3, #1
 8007152:	6123      	str	r3, [r4, #16]
 8007154:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007158:	2b00      	cmp	r3, #0
 800715a:	d09c      	beq.n	8007096 <_printf_float+0xaa>
 800715c:	232d      	movs	r3, #45	; 0x2d
 800715e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007162:	e798      	b.n	8007096 <_printf_float+0xaa>
 8007164:	9a06      	ldr	r2, [sp, #24]
 8007166:	2a47      	cmp	r2, #71	; 0x47
 8007168:	d1be      	bne.n	80070e8 <_printf_float+0xfc>
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1bc      	bne.n	80070e8 <_printf_float+0xfc>
 800716e:	2301      	movs	r3, #1
 8007170:	e7b9      	b.n	80070e6 <_printf_float+0xfa>
 8007172:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007176:	d118      	bne.n	80071aa <_printf_float+0x1be>
 8007178:	2900      	cmp	r1, #0
 800717a:	6863      	ldr	r3, [r4, #4]
 800717c:	dd0b      	ble.n	8007196 <_printf_float+0x1aa>
 800717e:	6121      	str	r1, [r4, #16]
 8007180:	b913      	cbnz	r3, 8007188 <_printf_float+0x19c>
 8007182:	6822      	ldr	r2, [r4, #0]
 8007184:	07d0      	lsls	r0, r2, #31
 8007186:	d502      	bpl.n	800718e <_printf_float+0x1a2>
 8007188:	3301      	adds	r3, #1
 800718a:	440b      	add	r3, r1
 800718c:	6123      	str	r3, [r4, #16]
 800718e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007190:	f04f 0900 	mov.w	r9, #0
 8007194:	e7de      	b.n	8007154 <_printf_float+0x168>
 8007196:	b913      	cbnz	r3, 800719e <_printf_float+0x1b2>
 8007198:	6822      	ldr	r2, [r4, #0]
 800719a:	07d2      	lsls	r2, r2, #31
 800719c:	d501      	bpl.n	80071a2 <_printf_float+0x1b6>
 800719e:	3302      	adds	r3, #2
 80071a0:	e7f4      	b.n	800718c <_printf_float+0x1a0>
 80071a2:	2301      	movs	r3, #1
 80071a4:	e7f2      	b.n	800718c <_printf_float+0x1a0>
 80071a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80071aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071ac:	4299      	cmp	r1, r3
 80071ae:	db05      	blt.n	80071bc <_printf_float+0x1d0>
 80071b0:	6823      	ldr	r3, [r4, #0]
 80071b2:	6121      	str	r1, [r4, #16]
 80071b4:	07d8      	lsls	r0, r3, #31
 80071b6:	d5ea      	bpl.n	800718e <_printf_float+0x1a2>
 80071b8:	1c4b      	adds	r3, r1, #1
 80071ba:	e7e7      	b.n	800718c <_printf_float+0x1a0>
 80071bc:	2900      	cmp	r1, #0
 80071be:	bfd4      	ite	le
 80071c0:	f1c1 0202 	rsble	r2, r1, #2
 80071c4:	2201      	movgt	r2, #1
 80071c6:	4413      	add	r3, r2
 80071c8:	e7e0      	b.n	800718c <_printf_float+0x1a0>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	055a      	lsls	r2, r3, #21
 80071ce:	d407      	bmi.n	80071e0 <_printf_float+0x1f4>
 80071d0:	6923      	ldr	r3, [r4, #16]
 80071d2:	4642      	mov	r2, r8
 80071d4:	4631      	mov	r1, r6
 80071d6:	4628      	mov	r0, r5
 80071d8:	47b8      	blx	r7
 80071da:	3001      	adds	r0, #1
 80071dc:	d12c      	bne.n	8007238 <_printf_float+0x24c>
 80071de:	e764      	b.n	80070aa <_printf_float+0xbe>
 80071e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80071e4:	f240 80e0 	bls.w	80073a8 <_printf_float+0x3bc>
 80071e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071ec:	2200      	movs	r2, #0
 80071ee:	2300      	movs	r3, #0
 80071f0:	f7f9 fc82 	bl	8000af8 <__aeabi_dcmpeq>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d034      	beq.n	8007262 <_printf_float+0x276>
 80071f8:	4a37      	ldr	r2, [pc, #220]	; (80072d8 <_printf_float+0x2ec>)
 80071fa:	2301      	movs	r3, #1
 80071fc:	4631      	mov	r1, r6
 80071fe:	4628      	mov	r0, r5
 8007200:	47b8      	blx	r7
 8007202:	3001      	adds	r0, #1
 8007204:	f43f af51 	beq.w	80070aa <_printf_float+0xbe>
 8007208:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800720c:	429a      	cmp	r2, r3
 800720e:	db02      	blt.n	8007216 <_printf_float+0x22a>
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	07d8      	lsls	r0, r3, #31
 8007214:	d510      	bpl.n	8007238 <_printf_float+0x24c>
 8007216:	ee18 3a10 	vmov	r3, s16
 800721a:	4652      	mov	r2, sl
 800721c:	4631      	mov	r1, r6
 800721e:	4628      	mov	r0, r5
 8007220:	47b8      	blx	r7
 8007222:	3001      	adds	r0, #1
 8007224:	f43f af41 	beq.w	80070aa <_printf_float+0xbe>
 8007228:	f04f 0800 	mov.w	r8, #0
 800722c:	f104 091a 	add.w	r9, r4, #26
 8007230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007232:	3b01      	subs	r3, #1
 8007234:	4543      	cmp	r3, r8
 8007236:	dc09      	bgt.n	800724c <_printf_float+0x260>
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	079b      	lsls	r3, r3, #30
 800723c:	f100 8107 	bmi.w	800744e <_printf_float+0x462>
 8007240:	68e0      	ldr	r0, [r4, #12]
 8007242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007244:	4298      	cmp	r0, r3
 8007246:	bfb8      	it	lt
 8007248:	4618      	movlt	r0, r3
 800724a:	e730      	b.n	80070ae <_printf_float+0xc2>
 800724c:	2301      	movs	r3, #1
 800724e:	464a      	mov	r2, r9
 8007250:	4631      	mov	r1, r6
 8007252:	4628      	mov	r0, r5
 8007254:	47b8      	blx	r7
 8007256:	3001      	adds	r0, #1
 8007258:	f43f af27 	beq.w	80070aa <_printf_float+0xbe>
 800725c:	f108 0801 	add.w	r8, r8, #1
 8007260:	e7e6      	b.n	8007230 <_printf_float+0x244>
 8007262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007264:	2b00      	cmp	r3, #0
 8007266:	dc39      	bgt.n	80072dc <_printf_float+0x2f0>
 8007268:	4a1b      	ldr	r2, [pc, #108]	; (80072d8 <_printf_float+0x2ec>)
 800726a:	2301      	movs	r3, #1
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	f43f af19 	beq.w	80070aa <_printf_float+0xbe>
 8007278:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800727c:	4313      	orrs	r3, r2
 800727e:	d102      	bne.n	8007286 <_printf_float+0x29a>
 8007280:	6823      	ldr	r3, [r4, #0]
 8007282:	07d9      	lsls	r1, r3, #31
 8007284:	d5d8      	bpl.n	8007238 <_printf_float+0x24c>
 8007286:	ee18 3a10 	vmov	r3, s16
 800728a:	4652      	mov	r2, sl
 800728c:	4631      	mov	r1, r6
 800728e:	4628      	mov	r0, r5
 8007290:	47b8      	blx	r7
 8007292:	3001      	adds	r0, #1
 8007294:	f43f af09 	beq.w	80070aa <_printf_float+0xbe>
 8007298:	f04f 0900 	mov.w	r9, #0
 800729c:	f104 0a1a 	add.w	sl, r4, #26
 80072a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a2:	425b      	negs	r3, r3
 80072a4:	454b      	cmp	r3, r9
 80072a6:	dc01      	bgt.n	80072ac <_printf_float+0x2c0>
 80072a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072aa:	e792      	b.n	80071d2 <_printf_float+0x1e6>
 80072ac:	2301      	movs	r3, #1
 80072ae:	4652      	mov	r2, sl
 80072b0:	4631      	mov	r1, r6
 80072b2:	4628      	mov	r0, r5
 80072b4:	47b8      	blx	r7
 80072b6:	3001      	adds	r0, #1
 80072b8:	f43f aef7 	beq.w	80070aa <_printf_float+0xbe>
 80072bc:	f109 0901 	add.w	r9, r9, #1
 80072c0:	e7ee      	b.n	80072a0 <_printf_float+0x2b4>
 80072c2:	bf00      	nop
 80072c4:	7fefffff 	.word	0x7fefffff
 80072c8:	08009a6c 	.word	0x08009a6c
 80072cc:	08009a70 	.word	0x08009a70
 80072d0:	08009a74 	.word	0x08009a74
 80072d4:	08009a78 	.word	0x08009a78
 80072d8:	08009a7c 	.word	0x08009a7c
 80072dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072e0:	429a      	cmp	r2, r3
 80072e2:	bfa8      	it	ge
 80072e4:	461a      	movge	r2, r3
 80072e6:	2a00      	cmp	r2, #0
 80072e8:	4691      	mov	r9, r2
 80072ea:	dc37      	bgt.n	800735c <_printf_float+0x370>
 80072ec:	f04f 0b00 	mov.w	fp, #0
 80072f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072f4:	f104 021a 	add.w	r2, r4, #26
 80072f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072fa:	9305      	str	r3, [sp, #20]
 80072fc:	eba3 0309 	sub.w	r3, r3, r9
 8007300:	455b      	cmp	r3, fp
 8007302:	dc33      	bgt.n	800736c <_printf_float+0x380>
 8007304:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007308:	429a      	cmp	r2, r3
 800730a:	db3b      	blt.n	8007384 <_printf_float+0x398>
 800730c:	6823      	ldr	r3, [r4, #0]
 800730e:	07da      	lsls	r2, r3, #31
 8007310:	d438      	bmi.n	8007384 <_printf_float+0x398>
 8007312:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007316:	eba2 0903 	sub.w	r9, r2, r3
 800731a:	9b05      	ldr	r3, [sp, #20]
 800731c:	1ad2      	subs	r2, r2, r3
 800731e:	4591      	cmp	r9, r2
 8007320:	bfa8      	it	ge
 8007322:	4691      	movge	r9, r2
 8007324:	f1b9 0f00 	cmp.w	r9, #0
 8007328:	dc35      	bgt.n	8007396 <_printf_float+0x3aa>
 800732a:	f04f 0800 	mov.w	r8, #0
 800732e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007332:	f104 0a1a 	add.w	sl, r4, #26
 8007336:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800733a:	1a9b      	subs	r3, r3, r2
 800733c:	eba3 0309 	sub.w	r3, r3, r9
 8007340:	4543      	cmp	r3, r8
 8007342:	f77f af79 	ble.w	8007238 <_printf_float+0x24c>
 8007346:	2301      	movs	r3, #1
 8007348:	4652      	mov	r2, sl
 800734a:	4631      	mov	r1, r6
 800734c:	4628      	mov	r0, r5
 800734e:	47b8      	blx	r7
 8007350:	3001      	adds	r0, #1
 8007352:	f43f aeaa 	beq.w	80070aa <_printf_float+0xbe>
 8007356:	f108 0801 	add.w	r8, r8, #1
 800735a:	e7ec      	b.n	8007336 <_printf_float+0x34a>
 800735c:	4613      	mov	r3, r2
 800735e:	4631      	mov	r1, r6
 8007360:	4642      	mov	r2, r8
 8007362:	4628      	mov	r0, r5
 8007364:	47b8      	blx	r7
 8007366:	3001      	adds	r0, #1
 8007368:	d1c0      	bne.n	80072ec <_printf_float+0x300>
 800736a:	e69e      	b.n	80070aa <_printf_float+0xbe>
 800736c:	2301      	movs	r3, #1
 800736e:	4631      	mov	r1, r6
 8007370:	4628      	mov	r0, r5
 8007372:	9205      	str	r2, [sp, #20]
 8007374:	47b8      	blx	r7
 8007376:	3001      	adds	r0, #1
 8007378:	f43f ae97 	beq.w	80070aa <_printf_float+0xbe>
 800737c:	9a05      	ldr	r2, [sp, #20]
 800737e:	f10b 0b01 	add.w	fp, fp, #1
 8007382:	e7b9      	b.n	80072f8 <_printf_float+0x30c>
 8007384:	ee18 3a10 	vmov	r3, s16
 8007388:	4652      	mov	r2, sl
 800738a:	4631      	mov	r1, r6
 800738c:	4628      	mov	r0, r5
 800738e:	47b8      	blx	r7
 8007390:	3001      	adds	r0, #1
 8007392:	d1be      	bne.n	8007312 <_printf_float+0x326>
 8007394:	e689      	b.n	80070aa <_printf_float+0xbe>
 8007396:	9a05      	ldr	r2, [sp, #20]
 8007398:	464b      	mov	r3, r9
 800739a:	4442      	add	r2, r8
 800739c:	4631      	mov	r1, r6
 800739e:	4628      	mov	r0, r5
 80073a0:	47b8      	blx	r7
 80073a2:	3001      	adds	r0, #1
 80073a4:	d1c1      	bne.n	800732a <_printf_float+0x33e>
 80073a6:	e680      	b.n	80070aa <_printf_float+0xbe>
 80073a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073aa:	2a01      	cmp	r2, #1
 80073ac:	dc01      	bgt.n	80073b2 <_printf_float+0x3c6>
 80073ae:	07db      	lsls	r3, r3, #31
 80073b0:	d53a      	bpl.n	8007428 <_printf_float+0x43c>
 80073b2:	2301      	movs	r3, #1
 80073b4:	4642      	mov	r2, r8
 80073b6:	4631      	mov	r1, r6
 80073b8:	4628      	mov	r0, r5
 80073ba:	47b8      	blx	r7
 80073bc:	3001      	adds	r0, #1
 80073be:	f43f ae74 	beq.w	80070aa <_printf_float+0xbe>
 80073c2:	ee18 3a10 	vmov	r3, s16
 80073c6:	4652      	mov	r2, sl
 80073c8:	4631      	mov	r1, r6
 80073ca:	4628      	mov	r0, r5
 80073cc:	47b8      	blx	r7
 80073ce:	3001      	adds	r0, #1
 80073d0:	f43f ae6b 	beq.w	80070aa <_printf_float+0xbe>
 80073d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073d8:	2200      	movs	r2, #0
 80073da:	2300      	movs	r3, #0
 80073dc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80073e0:	f7f9 fb8a 	bl	8000af8 <__aeabi_dcmpeq>
 80073e4:	b9d8      	cbnz	r0, 800741e <_printf_float+0x432>
 80073e6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80073ea:	f108 0201 	add.w	r2, r8, #1
 80073ee:	4631      	mov	r1, r6
 80073f0:	4628      	mov	r0, r5
 80073f2:	47b8      	blx	r7
 80073f4:	3001      	adds	r0, #1
 80073f6:	d10e      	bne.n	8007416 <_printf_float+0x42a>
 80073f8:	e657      	b.n	80070aa <_printf_float+0xbe>
 80073fa:	2301      	movs	r3, #1
 80073fc:	4652      	mov	r2, sl
 80073fe:	4631      	mov	r1, r6
 8007400:	4628      	mov	r0, r5
 8007402:	47b8      	blx	r7
 8007404:	3001      	adds	r0, #1
 8007406:	f43f ae50 	beq.w	80070aa <_printf_float+0xbe>
 800740a:	f108 0801 	add.w	r8, r8, #1
 800740e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007410:	3b01      	subs	r3, #1
 8007412:	4543      	cmp	r3, r8
 8007414:	dcf1      	bgt.n	80073fa <_printf_float+0x40e>
 8007416:	464b      	mov	r3, r9
 8007418:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800741c:	e6da      	b.n	80071d4 <_printf_float+0x1e8>
 800741e:	f04f 0800 	mov.w	r8, #0
 8007422:	f104 0a1a 	add.w	sl, r4, #26
 8007426:	e7f2      	b.n	800740e <_printf_float+0x422>
 8007428:	2301      	movs	r3, #1
 800742a:	4642      	mov	r2, r8
 800742c:	e7df      	b.n	80073ee <_printf_float+0x402>
 800742e:	2301      	movs	r3, #1
 8007430:	464a      	mov	r2, r9
 8007432:	4631      	mov	r1, r6
 8007434:	4628      	mov	r0, r5
 8007436:	47b8      	blx	r7
 8007438:	3001      	adds	r0, #1
 800743a:	f43f ae36 	beq.w	80070aa <_printf_float+0xbe>
 800743e:	f108 0801 	add.w	r8, r8, #1
 8007442:	68e3      	ldr	r3, [r4, #12]
 8007444:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007446:	1a5b      	subs	r3, r3, r1
 8007448:	4543      	cmp	r3, r8
 800744a:	dcf0      	bgt.n	800742e <_printf_float+0x442>
 800744c:	e6f8      	b.n	8007240 <_printf_float+0x254>
 800744e:	f04f 0800 	mov.w	r8, #0
 8007452:	f104 0919 	add.w	r9, r4, #25
 8007456:	e7f4      	b.n	8007442 <_printf_float+0x456>

08007458 <_printf_common>:
 8007458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800745c:	4616      	mov	r6, r2
 800745e:	4699      	mov	r9, r3
 8007460:	688a      	ldr	r2, [r1, #8]
 8007462:	690b      	ldr	r3, [r1, #16]
 8007464:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007468:	4293      	cmp	r3, r2
 800746a:	bfb8      	it	lt
 800746c:	4613      	movlt	r3, r2
 800746e:	6033      	str	r3, [r6, #0]
 8007470:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007474:	4607      	mov	r7, r0
 8007476:	460c      	mov	r4, r1
 8007478:	b10a      	cbz	r2, 800747e <_printf_common+0x26>
 800747a:	3301      	adds	r3, #1
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	6823      	ldr	r3, [r4, #0]
 8007480:	0699      	lsls	r1, r3, #26
 8007482:	bf42      	ittt	mi
 8007484:	6833      	ldrmi	r3, [r6, #0]
 8007486:	3302      	addmi	r3, #2
 8007488:	6033      	strmi	r3, [r6, #0]
 800748a:	6825      	ldr	r5, [r4, #0]
 800748c:	f015 0506 	ands.w	r5, r5, #6
 8007490:	d106      	bne.n	80074a0 <_printf_common+0x48>
 8007492:	f104 0a19 	add.w	sl, r4, #25
 8007496:	68e3      	ldr	r3, [r4, #12]
 8007498:	6832      	ldr	r2, [r6, #0]
 800749a:	1a9b      	subs	r3, r3, r2
 800749c:	42ab      	cmp	r3, r5
 800749e:	dc26      	bgt.n	80074ee <_printf_common+0x96>
 80074a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074a4:	1e13      	subs	r3, r2, #0
 80074a6:	6822      	ldr	r2, [r4, #0]
 80074a8:	bf18      	it	ne
 80074aa:	2301      	movne	r3, #1
 80074ac:	0692      	lsls	r2, r2, #26
 80074ae:	d42b      	bmi.n	8007508 <_printf_common+0xb0>
 80074b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074b4:	4649      	mov	r1, r9
 80074b6:	4638      	mov	r0, r7
 80074b8:	47c0      	blx	r8
 80074ba:	3001      	adds	r0, #1
 80074bc:	d01e      	beq.n	80074fc <_printf_common+0xa4>
 80074be:	6823      	ldr	r3, [r4, #0]
 80074c0:	6922      	ldr	r2, [r4, #16]
 80074c2:	f003 0306 	and.w	r3, r3, #6
 80074c6:	2b04      	cmp	r3, #4
 80074c8:	bf02      	ittt	eq
 80074ca:	68e5      	ldreq	r5, [r4, #12]
 80074cc:	6833      	ldreq	r3, [r6, #0]
 80074ce:	1aed      	subeq	r5, r5, r3
 80074d0:	68a3      	ldr	r3, [r4, #8]
 80074d2:	bf0c      	ite	eq
 80074d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074d8:	2500      	movne	r5, #0
 80074da:	4293      	cmp	r3, r2
 80074dc:	bfc4      	itt	gt
 80074de:	1a9b      	subgt	r3, r3, r2
 80074e0:	18ed      	addgt	r5, r5, r3
 80074e2:	2600      	movs	r6, #0
 80074e4:	341a      	adds	r4, #26
 80074e6:	42b5      	cmp	r5, r6
 80074e8:	d11a      	bne.n	8007520 <_printf_common+0xc8>
 80074ea:	2000      	movs	r0, #0
 80074ec:	e008      	b.n	8007500 <_printf_common+0xa8>
 80074ee:	2301      	movs	r3, #1
 80074f0:	4652      	mov	r2, sl
 80074f2:	4649      	mov	r1, r9
 80074f4:	4638      	mov	r0, r7
 80074f6:	47c0      	blx	r8
 80074f8:	3001      	adds	r0, #1
 80074fa:	d103      	bne.n	8007504 <_printf_common+0xac>
 80074fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007504:	3501      	adds	r5, #1
 8007506:	e7c6      	b.n	8007496 <_printf_common+0x3e>
 8007508:	18e1      	adds	r1, r4, r3
 800750a:	1c5a      	adds	r2, r3, #1
 800750c:	2030      	movs	r0, #48	; 0x30
 800750e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007512:	4422      	add	r2, r4
 8007514:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007518:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800751c:	3302      	adds	r3, #2
 800751e:	e7c7      	b.n	80074b0 <_printf_common+0x58>
 8007520:	2301      	movs	r3, #1
 8007522:	4622      	mov	r2, r4
 8007524:	4649      	mov	r1, r9
 8007526:	4638      	mov	r0, r7
 8007528:	47c0      	blx	r8
 800752a:	3001      	adds	r0, #1
 800752c:	d0e6      	beq.n	80074fc <_printf_common+0xa4>
 800752e:	3601      	adds	r6, #1
 8007530:	e7d9      	b.n	80074e6 <_printf_common+0x8e>
	...

08007534 <_printf_i>:
 8007534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007538:	7e0f      	ldrb	r7, [r1, #24]
 800753a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800753c:	2f78      	cmp	r7, #120	; 0x78
 800753e:	4691      	mov	r9, r2
 8007540:	4680      	mov	r8, r0
 8007542:	460c      	mov	r4, r1
 8007544:	469a      	mov	sl, r3
 8007546:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800754a:	d807      	bhi.n	800755c <_printf_i+0x28>
 800754c:	2f62      	cmp	r7, #98	; 0x62
 800754e:	d80a      	bhi.n	8007566 <_printf_i+0x32>
 8007550:	2f00      	cmp	r7, #0
 8007552:	f000 80d4 	beq.w	80076fe <_printf_i+0x1ca>
 8007556:	2f58      	cmp	r7, #88	; 0x58
 8007558:	f000 80c0 	beq.w	80076dc <_printf_i+0x1a8>
 800755c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007560:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007564:	e03a      	b.n	80075dc <_printf_i+0xa8>
 8007566:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800756a:	2b15      	cmp	r3, #21
 800756c:	d8f6      	bhi.n	800755c <_printf_i+0x28>
 800756e:	a101      	add	r1, pc, #4	; (adr r1, 8007574 <_printf_i+0x40>)
 8007570:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007574:	080075cd 	.word	0x080075cd
 8007578:	080075e1 	.word	0x080075e1
 800757c:	0800755d 	.word	0x0800755d
 8007580:	0800755d 	.word	0x0800755d
 8007584:	0800755d 	.word	0x0800755d
 8007588:	0800755d 	.word	0x0800755d
 800758c:	080075e1 	.word	0x080075e1
 8007590:	0800755d 	.word	0x0800755d
 8007594:	0800755d 	.word	0x0800755d
 8007598:	0800755d 	.word	0x0800755d
 800759c:	0800755d 	.word	0x0800755d
 80075a0:	080076e5 	.word	0x080076e5
 80075a4:	0800760d 	.word	0x0800760d
 80075a8:	0800769f 	.word	0x0800769f
 80075ac:	0800755d 	.word	0x0800755d
 80075b0:	0800755d 	.word	0x0800755d
 80075b4:	08007707 	.word	0x08007707
 80075b8:	0800755d 	.word	0x0800755d
 80075bc:	0800760d 	.word	0x0800760d
 80075c0:	0800755d 	.word	0x0800755d
 80075c4:	0800755d 	.word	0x0800755d
 80075c8:	080076a7 	.word	0x080076a7
 80075cc:	682b      	ldr	r3, [r5, #0]
 80075ce:	1d1a      	adds	r2, r3, #4
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	602a      	str	r2, [r5, #0]
 80075d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80075dc:	2301      	movs	r3, #1
 80075de:	e09f      	b.n	8007720 <_printf_i+0x1ec>
 80075e0:	6820      	ldr	r0, [r4, #0]
 80075e2:	682b      	ldr	r3, [r5, #0]
 80075e4:	0607      	lsls	r7, r0, #24
 80075e6:	f103 0104 	add.w	r1, r3, #4
 80075ea:	6029      	str	r1, [r5, #0]
 80075ec:	d501      	bpl.n	80075f2 <_printf_i+0xbe>
 80075ee:	681e      	ldr	r6, [r3, #0]
 80075f0:	e003      	b.n	80075fa <_printf_i+0xc6>
 80075f2:	0646      	lsls	r6, r0, #25
 80075f4:	d5fb      	bpl.n	80075ee <_printf_i+0xba>
 80075f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80075fa:	2e00      	cmp	r6, #0
 80075fc:	da03      	bge.n	8007606 <_printf_i+0xd2>
 80075fe:	232d      	movs	r3, #45	; 0x2d
 8007600:	4276      	negs	r6, r6
 8007602:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007606:	485a      	ldr	r0, [pc, #360]	; (8007770 <_printf_i+0x23c>)
 8007608:	230a      	movs	r3, #10
 800760a:	e012      	b.n	8007632 <_printf_i+0xfe>
 800760c:	682b      	ldr	r3, [r5, #0]
 800760e:	6820      	ldr	r0, [r4, #0]
 8007610:	1d19      	adds	r1, r3, #4
 8007612:	6029      	str	r1, [r5, #0]
 8007614:	0605      	lsls	r5, r0, #24
 8007616:	d501      	bpl.n	800761c <_printf_i+0xe8>
 8007618:	681e      	ldr	r6, [r3, #0]
 800761a:	e002      	b.n	8007622 <_printf_i+0xee>
 800761c:	0641      	lsls	r1, r0, #25
 800761e:	d5fb      	bpl.n	8007618 <_printf_i+0xe4>
 8007620:	881e      	ldrh	r6, [r3, #0]
 8007622:	4853      	ldr	r0, [pc, #332]	; (8007770 <_printf_i+0x23c>)
 8007624:	2f6f      	cmp	r7, #111	; 0x6f
 8007626:	bf0c      	ite	eq
 8007628:	2308      	moveq	r3, #8
 800762a:	230a      	movne	r3, #10
 800762c:	2100      	movs	r1, #0
 800762e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007632:	6865      	ldr	r5, [r4, #4]
 8007634:	60a5      	str	r5, [r4, #8]
 8007636:	2d00      	cmp	r5, #0
 8007638:	bfa2      	ittt	ge
 800763a:	6821      	ldrge	r1, [r4, #0]
 800763c:	f021 0104 	bicge.w	r1, r1, #4
 8007640:	6021      	strge	r1, [r4, #0]
 8007642:	b90e      	cbnz	r6, 8007648 <_printf_i+0x114>
 8007644:	2d00      	cmp	r5, #0
 8007646:	d04b      	beq.n	80076e0 <_printf_i+0x1ac>
 8007648:	4615      	mov	r5, r2
 800764a:	fbb6 f1f3 	udiv	r1, r6, r3
 800764e:	fb03 6711 	mls	r7, r3, r1, r6
 8007652:	5dc7      	ldrb	r7, [r0, r7]
 8007654:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007658:	4637      	mov	r7, r6
 800765a:	42bb      	cmp	r3, r7
 800765c:	460e      	mov	r6, r1
 800765e:	d9f4      	bls.n	800764a <_printf_i+0x116>
 8007660:	2b08      	cmp	r3, #8
 8007662:	d10b      	bne.n	800767c <_printf_i+0x148>
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	07de      	lsls	r6, r3, #31
 8007668:	d508      	bpl.n	800767c <_printf_i+0x148>
 800766a:	6923      	ldr	r3, [r4, #16]
 800766c:	6861      	ldr	r1, [r4, #4]
 800766e:	4299      	cmp	r1, r3
 8007670:	bfde      	ittt	le
 8007672:	2330      	movle	r3, #48	; 0x30
 8007674:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007678:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800767c:	1b52      	subs	r2, r2, r5
 800767e:	6122      	str	r2, [r4, #16]
 8007680:	f8cd a000 	str.w	sl, [sp]
 8007684:	464b      	mov	r3, r9
 8007686:	aa03      	add	r2, sp, #12
 8007688:	4621      	mov	r1, r4
 800768a:	4640      	mov	r0, r8
 800768c:	f7ff fee4 	bl	8007458 <_printf_common>
 8007690:	3001      	adds	r0, #1
 8007692:	d14a      	bne.n	800772a <_printf_i+0x1f6>
 8007694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007698:	b004      	add	sp, #16
 800769a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	f043 0320 	orr.w	r3, r3, #32
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	4833      	ldr	r0, [pc, #204]	; (8007774 <_printf_i+0x240>)
 80076a8:	2778      	movs	r7, #120	; 0x78
 80076aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	6829      	ldr	r1, [r5, #0]
 80076b2:	061f      	lsls	r7, r3, #24
 80076b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80076b8:	d402      	bmi.n	80076c0 <_printf_i+0x18c>
 80076ba:	065f      	lsls	r7, r3, #25
 80076bc:	bf48      	it	mi
 80076be:	b2b6      	uxthmi	r6, r6
 80076c0:	07df      	lsls	r7, r3, #31
 80076c2:	bf48      	it	mi
 80076c4:	f043 0320 	orrmi.w	r3, r3, #32
 80076c8:	6029      	str	r1, [r5, #0]
 80076ca:	bf48      	it	mi
 80076cc:	6023      	strmi	r3, [r4, #0]
 80076ce:	b91e      	cbnz	r6, 80076d8 <_printf_i+0x1a4>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	f023 0320 	bic.w	r3, r3, #32
 80076d6:	6023      	str	r3, [r4, #0]
 80076d8:	2310      	movs	r3, #16
 80076da:	e7a7      	b.n	800762c <_printf_i+0xf8>
 80076dc:	4824      	ldr	r0, [pc, #144]	; (8007770 <_printf_i+0x23c>)
 80076de:	e7e4      	b.n	80076aa <_printf_i+0x176>
 80076e0:	4615      	mov	r5, r2
 80076e2:	e7bd      	b.n	8007660 <_printf_i+0x12c>
 80076e4:	682b      	ldr	r3, [r5, #0]
 80076e6:	6826      	ldr	r6, [r4, #0]
 80076e8:	6961      	ldr	r1, [r4, #20]
 80076ea:	1d18      	adds	r0, r3, #4
 80076ec:	6028      	str	r0, [r5, #0]
 80076ee:	0635      	lsls	r5, r6, #24
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	d501      	bpl.n	80076f8 <_printf_i+0x1c4>
 80076f4:	6019      	str	r1, [r3, #0]
 80076f6:	e002      	b.n	80076fe <_printf_i+0x1ca>
 80076f8:	0670      	lsls	r0, r6, #25
 80076fa:	d5fb      	bpl.n	80076f4 <_printf_i+0x1c0>
 80076fc:	8019      	strh	r1, [r3, #0]
 80076fe:	2300      	movs	r3, #0
 8007700:	6123      	str	r3, [r4, #16]
 8007702:	4615      	mov	r5, r2
 8007704:	e7bc      	b.n	8007680 <_printf_i+0x14c>
 8007706:	682b      	ldr	r3, [r5, #0]
 8007708:	1d1a      	adds	r2, r3, #4
 800770a:	602a      	str	r2, [r5, #0]
 800770c:	681d      	ldr	r5, [r3, #0]
 800770e:	6862      	ldr	r2, [r4, #4]
 8007710:	2100      	movs	r1, #0
 8007712:	4628      	mov	r0, r5
 8007714:	f7f8 fd74 	bl	8000200 <memchr>
 8007718:	b108      	cbz	r0, 800771e <_printf_i+0x1ea>
 800771a:	1b40      	subs	r0, r0, r5
 800771c:	6060      	str	r0, [r4, #4]
 800771e:	6863      	ldr	r3, [r4, #4]
 8007720:	6123      	str	r3, [r4, #16]
 8007722:	2300      	movs	r3, #0
 8007724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007728:	e7aa      	b.n	8007680 <_printf_i+0x14c>
 800772a:	6923      	ldr	r3, [r4, #16]
 800772c:	462a      	mov	r2, r5
 800772e:	4649      	mov	r1, r9
 8007730:	4640      	mov	r0, r8
 8007732:	47d0      	blx	sl
 8007734:	3001      	adds	r0, #1
 8007736:	d0ad      	beq.n	8007694 <_printf_i+0x160>
 8007738:	6823      	ldr	r3, [r4, #0]
 800773a:	079b      	lsls	r3, r3, #30
 800773c:	d413      	bmi.n	8007766 <_printf_i+0x232>
 800773e:	68e0      	ldr	r0, [r4, #12]
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	4298      	cmp	r0, r3
 8007744:	bfb8      	it	lt
 8007746:	4618      	movlt	r0, r3
 8007748:	e7a6      	b.n	8007698 <_printf_i+0x164>
 800774a:	2301      	movs	r3, #1
 800774c:	4632      	mov	r2, r6
 800774e:	4649      	mov	r1, r9
 8007750:	4640      	mov	r0, r8
 8007752:	47d0      	blx	sl
 8007754:	3001      	adds	r0, #1
 8007756:	d09d      	beq.n	8007694 <_printf_i+0x160>
 8007758:	3501      	adds	r5, #1
 800775a:	68e3      	ldr	r3, [r4, #12]
 800775c:	9903      	ldr	r1, [sp, #12]
 800775e:	1a5b      	subs	r3, r3, r1
 8007760:	42ab      	cmp	r3, r5
 8007762:	dcf2      	bgt.n	800774a <_printf_i+0x216>
 8007764:	e7eb      	b.n	800773e <_printf_i+0x20a>
 8007766:	2500      	movs	r5, #0
 8007768:	f104 0619 	add.w	r6, r4, #25
 800776c:	e7f5      	b.n	800775a <_printf_i+0x226>
 800776e:	bf00      	nop
 8007770:	08009a7e 	.word	0x08009a7e
 8007774:	08009a8f 	.word	0x08009a8f

08007778 <std>:
 8007778:	2300      	movs	r3, #0
 800777a:	b510      	push	{r4, lr}
 800777c:	4604      	mov	r4, r0
 800777e:	e9c0 3300 	strd	r3, r3, [r0]
 8007782:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007786:	6083      	str	r3, [r0, #8]
 8007788:	8181      	strh	r1, [r0, #12]
 800778a:	6643      	str	r3, [r0, #100]	; 0x64
 800778c:	81c2      	strh	r2, [r0, #14]
 800778e:	6183      	str	r3, [r0, #24]
 8007790:	4619      	mov	r1, r3
 8007792:	2208      	movs	r2, #8
 8007794:	305c      	adds	r0, #92	; 0x5c
 8007796:	f000 f8b1 	bl	80078fc <memset>
 800779a:	4b0d      	ldr	r3, [pc, #52]	; (80077d0 <std+0x58>)
 800779c:	6263      	str	r3, [r4, #36]	; 0x24
 800779e:	4b0d      	ldr	r3, [pc, #52]	; (80077d4 <std+0x5c>)
 80077a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80077a2:	4b0d      	ldr	r3, [pc, #52]	; (80077d8 <std+0x60>)
 80077a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077a6:	4b0d      	ldr	r3, [pc, #52]	; (80077dc <std+0x64>)
 80077a8:	6323      	str	r3, [r4, #48]	; 0x30
 80077aa:	4b0d      	ldr	r3, [pc, #52]	; (80077e0 <std+0x68>)
 80077ac:	6224      	str	r4, [r4, #32]
 80077ae:	429c      	cmp	r4, r3
 80077b0:	d006      	beq.n	80077c0 <std+0x48>
 80077b2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80077b6:	4294      	cmp	r4, r2
 80077b8:	d002      	beq.n	80077c0 <std+0x48>
 80077ba:	33d0      	adds	r3, #208	; 0xd0
 80077bc:	429c      	cmp	r4, r3
 80077be:	d105      	bne.n	80077cc <std+0x54>
 80077c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80077c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c8:	f000 b8ce 	b.w	8007968 <__retarget_lock_init_recursive>
 80077cc:	bd10      	pop	{r4, pc}
 80077ce:	bf00      	nop
 80077d0:	08009041 	.word	0x08009041
 80077d4:	08009063 	.word	0x08009063
 80077d8:	0800909b 	.word	0x0800909b
 80077dc:	080090bf 	.word	0x080090bf
 80077e0:	200006d0 	.word	0x200006d0

080077e4 <stdio_exit_handler>:
 80077e4:	4a02      	ldr	r2, [pc, #8]	; (80077f0 <stdio_exit_handler+0xc>)
 80077e6:	4903      	ldr	r1, [pc, #12]	; (80077f4 <stdio_exit_handler+0x10>)
 80077e8:	4803      	ldr	r0, [pc, #12]	; (80077f8 <stdio_exit_handler+0x14>)
 80077ea:	f000 b869 	b.w	80078c0 <_fwalk_sglue>
 80077ee:	bf00      	nop
 80077f0:	2000000c 	.word	0x2000000c
 80077f4:	080088e1 	.word	0x080088e1
 80077f8:	20000018 	.word	0x20000018

080077fc <cleanup_stdio>:
 80077fc:	6841      	ldr	r1, [r0, #4]
 80077fe:	4b0c      	ldr	r3, [pc, #48]	; (8007830 <cleanup_stdio+0x34>)
 8007800:	4299      	cmp	r1, r3
 8007802:	b510      	push	{r4, lr}
 8007804:	4604      	mov	r4, r0
 8007806:	d001      	beq.n	800780c <cleanup_stdio+0x10>
 8007808:	f001 f86a 	bl	80088e0 <_fflush_r>
 800780c:	68a1      	ldr	r1, [r4, #8]
 800780e:	4b09      	ldr	r3, [pc, #36]	; (8007834 <cleanup_stdio+0x38>)
 8007810:	4299      	cmp	r1, r3
 8007812:	d002      	beq.n	800781a <cleanup_stdio+0x1e>
 8007814:	4620      	mov	r0, r4
 8007816:	f001 f863 	bl	80088e0 <_fflush_r>
 800781a:	68e1      	ldr	r1, [r4, #12]
 800781c:	4b06      	ldr	r3, [pc, #24]	; (8007838 <cleanup_stdio+0x3c>)
 800781e:	4299      	cmp	r1, r3
 8007820:	d004      	beq.n	800782c <cleanup_stdio+0x30>
 8007822:	4620      	mov	r0, r4
 8007824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007828:	f001 b85a 	b.w	80088e0 <_fflush_r>
 800782c:	bd10      	pop	{r4, pc}
 800782e:	bf00      	nop
 8007830:	200006d0 	.word	0x200006d0
 8007834:	20000738 	.word	0x20000738
 8007838:	200007a0 	.word	0x200007a0

0800783c <global_stdio_init.part.0>:
 800783c:	b510      	push	{r4, lr}
 800783e:	4b0b      	ldr	r3, [pc, #44]	; (800786c <global_stdio_init.part.0+0x30>)
 8007840:	4c0b      	ldr	r4, [pc, #44]	; (8007870 <global_stdio_init.part.0+0x34>)
 8007842:	4a0c      	ldr	r2, [pc, #48]	; (8007874 <global_stdio_init.part.0+0x38>)
 8007844:	601a      	str	r2, [r3, #0]
 8007846:	4620      	mov	r0, r4
 8007848:	2200      	movs	r2, #0
 800784a:	2104      	movs	r1, #4
 800784c:	f7ff ff94 	bl	8007778 <std>
 8007850:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007854:	2201      	movs	r2, #1
 8007856:	2109      	movs	r1, #9
 8007858:	f7ff ff8e 	bl	8007778 <std>
 800785c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007860:	2202      	movs	r2, #2
 8007862:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007866:	2112      	movs	r1, #18
 8007868:	f7ff bf86 	b.w	8007778 <std>
 800786c:	20000808 	.word	0x20000808
 8007870:	200006d0 	.word	0x200006d0
 8007874:	080077e5 	.word	0x080077e5

08007878 <__sfp_lock_acquire>:
 8007878:	4801      	ldr	r0, [pc, #4]	; (8007880 <__sfp_lock_acquire+0x8>)
 800787a:	f000 b876 	b.w	800796a <__retarget_lock_acquire_recursive>
 800787e:	bf00      	nop
 8007880:	2000080d 	.word	0x2000080d

08007884 <__sfp_lock_release>:
 8007884:	4801      	ldr	r0, [pc, #4]	; (800788c <__sfp_lock_release+0x8>)
 8007886:	f000 b871 	b.w	800796c <__retarget_lock_release_recursive>
 800788a:	bf00      	nop
 800788c:	2000080d 	.word	0x2000080d

08007890 <__sinit>:
 8007890:	b510      	push	{r4, lr}
 8007892:	4604      	mov	r4, r0
 8007894:	f7ff fff0 	bl	8007878 <__sfp_lock_acquire>
 8007898:	6a23      	ldr	r3, [r4, #32]
 800789a:	b11b      	cbz	r3, 80078a4 <__sinit+0x14>
 800789c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a0:	f7ff bff0 	b.w	8007884 <__sfp_lock_release>
 80078a4:	4b04      	ldr	r3, [pc, #16]	; (80078b8 <__sinit+0x28>)
 80078a6:	6223      	str	r3, [r4, #32]
 80078a8:	4b04      	ldr	r3, [pc, #16]	; (80078bc <__sinit+0x2c>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1f5      	bne.n	800789c <__sinit+0xc>
 80078b0:	f7ff ffc4 	bl	800783c <global_stdio_init.part.0>
 80078b4:	e7f2      	b.n	800789c <__sinit+0xc>
 80078b6:	bf00      	nop
 80078b8:	080077fd 	.word	0x080077fd
 80078bc:	20000808 	.word	0x20000808

080078c0 <_fwalk_sglue>:
 80078c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078c4:	4607      	mov	r7, r0
 80078c6:	4688      	mov	r8, r1
 80078c8:	4614      	mov	r4, r2
 80078ca:	2600      	movs	r6, #0
 80078cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078d0:	f1b9 0901 	subs.w	r9, r9, #1
 80078d4:	d505      	bpl.n	80078e2 <_fwalk_sglue+0x22>
 80078d6:	6824      	ldr	r4, [r4, #0]
 80078d8:	2c00      	cmp	r4, #0
 80078da:	d1f7      	bne.n	80078cc <_fwalk_sglue+0xc>
 80078dc:	4630      	mov	r0, r6
 80078de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078e2:	89ab      	ldrh	r3, [r5, #12]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d907      	bls.n	80078f8 <_fwalk_sglue+0x38>
 80078e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078ec:	3301      	adds	r3, #1
 80078ee:	d003      	beq.n	80078f8 <_fwalk_sglue+0x38>
 80078f0:	4629      	mov	r1, r5
 80078f2:	4638      	mov	r0, r7
 80078f4:	47c0      	blx	r8
 80078f6:	4306      	orrs	r6, r0
 80078f8:	3568      	adds	r5, #104	; 0x68
 80078fa:	e7e9      	b.n	80078d0 <_fwalk_sglue+0x10>

080078fc <memset>:
 80078fc:	4402      	add	r2, r0
 80078fe:	4603      	mov	r3, r0
 8007900:	4293      	cmp	r3, r2
 8007902:	d100      	bne.n	8007906 <memset+0xa>
 8007904:	4770      	bx	lr
 8007906:	f803 1b01 	strb.w	r1, [r3], #1
 800790a:	e7f9      	b.n	8007900 <memset+0x4>

0800790c <_localeconv_r>:
 800790c:	4800      	ldr	r0, [pc, #0]	; (8007910 <_localeconv_r+0x4>)
 800790e:	4770      	bx	lr
 8007910:	20000158 	.word	0x20000158

08007914 <__errno>:
 8007914:	4b01      	ldr	r3, [pc, #4]	; (800791c <__errno+0x8>)
 8007916:	6818      	ldr	r0, [r3, #0]
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	20000064 	.word	0x20000064

08007920 <__libc_init_array>:
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	4d0d      	ldr	r5, [pc, #52]	; (8007958 <__libc_init_array+0x38>)
 8007924:	4c0d      	ldr	r4, [pc, #52]	; (800795c <__libc_init_array+0x3c>)
 8007926:	1b64      	subs	r4, r4, r5
 8007928:	10a4      	asrs	r4, r4, #2
 800792a:	2600      	movs	r6, #0
 800792c:	42a6      	cmp	r6, r4
 800792e:	d109      	bne.n	8007944 <__libc_init_array+0x24>
 8007930:	4d0b      	ldr	r5, [pc, #44]	; (8007960 <__libc_init_array+0x40>)
 8007932:	4c0c      	ldr	r4, [pc, #48]	; (8007964 <__libc_init_array+0x44>)
 8007934:	f001 ff78 	bl	8009828 <_init>
 8007938:	1b64      	subs	r4, r4, r5
 800793a:	10a4      	asrs	r4, r4, #2
 800793c:	2600      	movs	r6, #0
 800793e:	42a6      	cmp	r6, r4
 8007940:	d105      	bne.n	800794e <__libc_init_array+0x2e>
 8007942:	bd70      	pop	{r4, r5, r6, pc}
 8007944:	f855 3b04 	ldr.w	r3, [r5], #4
 8007948:	4798      	blx	r3
 800794a:	3601      	adds	r6, #1
 800794c:	e7ee      	b.n	800792c <__libc_init_array+0xc>
 800794e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007952:	4798      	blx	r3
 8007954:	3601      	adds	r6, #1
 8007956:	e7f2      	b.n	800793e <__libc_init_array+0x1e>
 8007958:	08009de4 	.word	0x08009de4
 800795c:	08009de4 	.word	0x08009de4
 8007960:	08009de4 	.word	0x08009de4
 8007964:	08009de8 	.word	0x08009de8

08007968 <__retarget_lock_init_recursive>:
 8007968:	4770      	bx	lr

0800796a <__retarget_lock_acquire_recursive>:
 800796a:	4770      	bx	lr

0800796c <__retarget_lock_release_recursive>:
 800796c:	4770      	bx	lr

0800796e <memcpy>:
 800796e:	440a      	add	r2, r1
 8007970:	4291      	cmp	r1, r2
 8007972:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007976:	d100      	bne.n	800797a <memcpy+0xc>
 8007978:	4770      	bx	lr
 800797a:	b510      	push	{r4, lr}
 800797c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007980:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007984:	4291      	cmp	r1, r2
 8007986:	d1f9      	bne.n	800797c <memcpy+0xe>
 8007988:	bd10      	pop	{r4, pc}

0800798a <quorem>:
 800798a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800798e:	6903      	ldr	r3, [r0, #16]
 8007990:	690c      	ldr	r4, [r1, #16]
 8007992:	42a3      	cmp	r3, r4
 8007994:	4607      	mov	r7, r0
 8007996:	db7e      	blt.n	8007a96 <quorem+0x10c>
 8007998:	3c01      	subs	r4, #1
 800799a:	f101 0814 	add.w	r8, r1, #20
 800799e:	f100 0514 	add.w	r5, r0, #20
 80079a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079b0:	3301      	adds	r3, #1
 80079b2:	429a      	cmp	r2, r3
 80079b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80079b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80079c0:	d331      	bcc.n	8007a26 <quorem+0x9c>
 80079c2:	f04f 0e00 	mov.w	lr, #0
 80079c6:	4640      	mov	r0, r8
 80079c8:	46ac      	mov	ip, r5
 80079ca:	46f2      	mov	sl, lr
 80079cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80079d0:	b293      	uxth	r3, r2
 80079d2:	fb06 e303 	mla	r3, r6, r3, lr
 80079d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80079da:	0c1a      	lsrs	r2, r3, #16
 80079dc:	b29b      	uxth	r3, r3
 80079de:	ebaa 0303 	sub.w	r3, sl, r3
 80079e2:	f8dc a000 	ldr.w	sl, [ip]
 80079e6:	fa13 f38a 	uxtah	r3, r3, sl
 80079ea:	fb06 220e 	mla	r2, r6, lr, r2
 80079ee:	9300      	str	r3, [sp, #0]
 80079f0:	9b00      	ldr	r3, [sp, #0]
 80079f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80079f6:	b292      	uxth	r2, r2
 80079f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80079fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a00:	f8bd 3000 	ldrh.w	r3, [sp]
 8007a04:	4581      	cmp	r9, r0
 8007a06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a0a:	f84c 3b04 	str.w	r3, [ip], #4
 8007a0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007a12:	d2db      	bcs.n	80079cc <quorem+0x42>
 8007a14:	f855 300b 	ldr.w	r3, [r5, fp]
 8007a18:	b92b      	cbnz	r3, 8007a26 <quorem+0x9c>
 8007a1a:	9b01      	ldr	r3, [sp, #4]
 8007a1c:	3b04      	subs	r3, #4
 8007a1e:	429d      	cmp	r5, r3
 8007a20:	461a      	mov	r2, r3
 8007a22:	d32c      	bcc.n	8007a7e <quorem+0xf4>
 8007a24:	613c      	str	r4, [r7, #16]
 8007a26:	4638      	mov	r0, r7
 8007a28:	f001 fa0a 	bl	8008e40 <__mcmp>
 8007a2c:	2800      	cmp	r0, #0
 8007a2e:	db22      	blt.n	8007a76 <quorem+0xec>
 8007a30:	3601      	adds	r6, #1
 8007a32:	4629      	mov	r1, r5
 8007a34:	2000      	movs	r0, #0
 8007a36:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a3a:	f8d1 c000 	ldr.w	ip, [r1]
 8007a3e:	b293      	uxth	r3, r2
 8007a40:	1ac3      	subs	r3, r0, r3
 8007a42:	0c12      	lsrs	r2, r2, #16
 8007a44:	fa13 f38c 	uxtah	r3, r3, ip
 8007a48:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007a4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a56:	45c1      	cmp	r9, r8
 8007a58:	f841 3b04 	str.w	r3, [r1], #4
 8007a5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a60:	d2e9      	bcs.n	8007a36 <quorem+0xac>
 8007a62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a6a:	b922      	cbnz	r2, 8007a76 <quorem+0xec>
 8007a6c:	3b04      	subs	r3, #4
 8007a6e:	429d      	cmp	r5, r3
 8007a70:	461a      	mov	r2, r3
 8007a72:	d30a      	bcc.n	8007a8a <quorem+0x100>
 8007a74:	613c      	str	r4, [r7, #16]
 8007a76:	4630      	mov	r0, r6
 8007a78:	b003      	add	sp, #12
 8007a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7e:	6812      	ldr	r2, [r2, #0]
 8007a80:	3b04      	subs	r3, #4
 8007a82:	2a00      	cmp	r2, #0
 8007a84:	d1ce      	bne.n	8007a24 <quorem+0x9a>
 8007a86:	3c01      	subs	r4, #1
 8007a88:	e7c9      	b.n	8007a1e <quorem+0x94>
 8007a8a:	6812      	ldr	r2, [r2, #0]
 8007a8c:	3b04      	subs	r3, #4
 8007a8e:	2a00      	cmp	r2, #0
 8007a90:	d1f0      	bne.n	8007a74 <quorem+0xea>
 8007a92:	3c01      	subs	r4, #1
 8007a94:	e7eb      	b.n	8007a6e <quorem+0xe4>
 8007a96:	2000      	movs	r0, #0
 8007a98:	e7ee      	b.n	8007a78 <quorem+0xee>
 8007a9a:	0000      	movs	r0, r0
 8007a9c:	0000      	movs	r0, r0
	...

08007aa0 <_dtoa_r>:
 8007aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa4:	ed2d 8b04 	vpush	{d8-d9}
 8007aa8:	69c5      	ldr	r5, [r0, #28]
 8007aaa:	b093      	sub	sp, #76	; 0x4c
 8007aac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007ab0:	ec57 6b10 	vmov	r6, r7, d0
 8007ab4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ab8:	9107      	str	r1, [sp, #28]
 8007aba:	4604      	mov	r4, r0
 8007abc:	920a      	str	r2, [sp, #40]	; 0x28
 8007abe:	930d      	str	r3, [sp, #52]	; 0x34
 8007ac0:	b975      	cbnz	r5, 8007ae0 <_dtoa_r+0x40>
 8007ac2:	2010      	movs	r0, #16
 8007ac4:	f000 fdde 	bl	8008684 <malloc>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	61e0      	str	r0, [r4, #28]
 8007acc:	b920      	cbnz	r0, 8007ad8 <_dtoa_r+0x38>
 8007ace:	4bae      	ldr	r3, [pc, #696]	; (8007d88 <_dtoa_r+0x2e8>)
 8007ad0:	21ef      	movs	r1, #239	; 0xef
 8007ad2:	48ae      	ldr	r0, [pc, #696]	; (8007d8c <_dtoa_r+0x2ec>)
 8007ad4:	f001 fb4e 	bl	8009174 <__assert_func>
 8007ad8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007adc:	6005      	str	r5, [r0, #0]
 8007ade:	60c5      	str	r5, [r0, #12]
 8007ae0:	69e3      	ldr	r3, [r4, #28]
 8007ae2:	6819      	ldr	r1, [r3, #0]
 8007ae4:	b151      	cbz	r1, 8007afc <_dtoa_r+0x5c>
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	604a      	str	r2, [r1, #4]
 8007aea:	2301      	movs	r3, #1
 8007aec:	4093      	lsls	r3, r2
 8007aee:	608b      	str	r3, [r1, #8]
 8007af0:	4620      	mov	r0, r4
 8007af2:	f000 ff69 	bl	80089c8 <_Bfree>
 8007af6:	69e3      	ldr	r3, [r4, #28]
 8007af8:	2200      	movs	r2, #0
 8007afa:	601a      	str	r2, [r3, #0]
 8007afc:	1e3b      	subs	r3, r7, #0
 8007afe:	bfbb      	ittet	lt
 8007b00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b04:	9303      	strlt	r3, [sp, #12]
 8007b06:	2300      	movge	r3, #0
 8007b08:	2201      	movlt	r2, #1
 8007b0a:	bfac      	ite	ge
 8007b0c:	f8c8 3000 	strge.w	r3, [r8]
 8007b10:	f8c8 2000 	strlt.w	r2, [r8]
 8007b14:	4b9e      	ldr	r3, [pc, #632]	; (8007d90 <_dtoa_r+0x2f0>)
 8007b16:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007b1a:	ea33 0308 	bics.w	r3, r3, r8
 8007b1e:	d11b      	bne.n	8007b58 <_dtoa_r+0xb8>
 8007b20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b22:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b26:	6013      	str	r3, [r2, #0]
 8007b28:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007b2c:	4333      	orrs	r3, r6
 8007b2e:	f000 8593 	beq.w	8008658 <_dtoa_r+0xbb8>
 8007b32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b34:	b963      	cbnz	r3, 8007b50 <_dtoa_r+0xb0>
 8007b36:	4b97      	ldr	r3, [pc, #604]	; (8007d94 <_dtoa_r+0x2f4>)
 8007b38:	e027      	b.n	8007b8a <_dtoa_r+0xea>
 8007b3a:	4b97      	ldr	r3, [pc, #604]	; (8007d98 <_dtoa_r+0x2f8>)
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	3308      	adds	r3, #8
 8007b40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b42:	6013      	str	r3, [r2, #0]
 8007b44:	9800      	ldr	r0, [sp, #0]
 8007b46:	b013      	add	sp, #76	; 0x4c
 8007b48:	ecbd 8b04 	vpop	{d8-d9}
 8007b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b50:	4b90      	ldr	r3, [pc, #576]	; (8007d94 <_dtoa_r+0x2f4>)
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	3303      	adds	r3, #3
 8007b56:	e7f3      	b.n	8007b40 <_dtoa_r+0xa0>
 8007b58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	ec51 0b17 	vmov	r0, r1, d7
 8007b62:	eeb0 8a47 	vmov.f32	s16, s14
 8007b66:	eef0 8a67 	vmov.f32	s17, s15
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	f7f8 ffc4 	bl	8000af8 <__aeabi_dcmpeq>
 8007b70:	4681      	mov	r9, r0
 8007b72:	b160      	cbz	r0, 8007b8e <_dtoa_r+0xee>
 8007b74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b76:	2301      	movs	r3, #1
 8007b78:	6013      	str	r3, [r2, #0]
 8007b7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	f000 8568 	beq.w	8008652 <_dtoa_r+0xbb2>
 8007b82:	4b86      	ldr	r3, [pc, #536]	; (8007d9c <_dtoa_r+0x2fc>)
 8007b84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b86:	6013      	str	r3, [r2, #0]
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	e7da      	b.n	8007b44 <_dtoa_r+0xa4>
 8007b8e:	aa10      	add	r2, sp, #64	; 0x40
 8007b90:	a911      	add	r1, sp, #68	; 0x44
 8007b92:	4620      	mov	r0, r4
 8007b94:	eeb0 0a48 	vmov.f32	s0, s16
 8007b98:	eef0 0a68 	vmov.f32	s1, s17
 8007b9c:	f001 f9f6 	bl	8008f8c <__d2b>
 8007ba0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007ba4:	4682      	mov	sl, r0
 8007ba6:	2d00      	cmp	r5, #0
 8007ba8:	d07f      	beq.n	8007caa <_dtoa_r+0x20a>
 8007baa:	ee18 3a90 	vmov	r3, s17
 8007bae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bb2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007bb6:	ec51 0b18 	vmov	r0, r1, d8
 8007bba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007bbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007bc2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	2200      	movs	r2, #0
 8007bca:	4b75      	ldr	r3, [pc, #468]	; (8007da0 <_dtoa_r+0x300>)
 8007bcc:	f7f8 fb74 	bl	80002b8 <__aeabi_dsub>
 8007bd0:	a367      	add	r3, pc, #412	; (adr r3, 8007d70 <_dtoa_r+0x2d0>)
 8007bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd6:	f7f8 fd27 	bl	8000628 <__aeabi_dmul>
 8007bda:	a367      	add	r3, pc, #412	; (adr r3, 8007d78 <_dtoa_r+0x2d8>)
 8007bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be0:	f7f8 fb6c 	bl	80002bc <__adddf3>
 8007be4:	4606      	mov	r6, r0
 8007be6:	4628      	mov	r0, r5
 8007be8:	460f      	mov	r7, r1
 8007bea:	f7f8 fcb3 	bl	8000554 <__aeabi_i2d>
 8007bee:	a364      	add	r3, pc, #400	; (adr r3, 8007d80 <_dtoa_r+0x2e0>)
 8007bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf4:	f7f8 fd18 	bl	8000628 <__aeabi_dmul>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	4630      	mov	r0, r6
 8007bfe:	4639      	mov	r1, r7
 8007c00:	f7f8 fb5c 	bl	80002bc <__adddf3>
 8007c04:	4606      	mov	r6, r0
 8007c06:	460f      	mov	r7, r1
 8007c08:	f7f8 ffbe 	bl	8000b88 <__aeabi_d2iz>
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4683      	mov	fp, r0
 8007c10:	2300      	movs	r3, #0
 8007c12:	4630      	mov	r0, r6
 8007c14:	4639      	mov	r1, r7
 8007c16:	f7f8 ff79 	bl	8000b0c <__aeabi_dcmplt>
 8007c1a:	b148      	cbz	r0, 8007c30 <_dtoa_r+0x190>
 8007c1c:	4658      	mov	r0, fp
 8007c1e:	f7f8 fc99 	bl	8000554 <__aeabi_i2d>
 8007c22:	4632      	mov	r2, r6
 8007c24:	463b      	mov	r3, r7
 8007c26:	f7f8 ff67 	bl	8000af8 <__aeabi_dcmpeq>
 8007c2a:	b908      	cbnz	r0, 8007c30 <_dtoa_r+0x190>
 8007c2c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007c30:	f1bb 0f16 	cmp.w	fp, #22
 8007c34:	d857      	bhi.n	8007ce6 <_dtoa_r+0x246>
 8007c36:	4b5b      	ldr	r3, [pc, #364]	; (8007da4 <_dtoa_r+0x304>)
 8007c38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c40:	ec51 0b18 	vmov	r0, r1, d8
 8007c44:	f7f8 ff62 	bl	8000b0c <__aeabi_dcmplt>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	d04e      	beq.n	8007cea <_dtoa_r+0x24a>
 8007c4c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007c50:	2300      	movs	r3, #0
 8007c52:	930c      	str	r3, [sp, #48]	; 0x30
 8007c54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c56:	1b5b      	subs	r3, r3, r5
 8007c58:	1e5a      	subs	r2, r3, #1
 8007c5a:	bf45      	ittet	mi
 8007c5c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c60:	9305      	strmi	r3, [sp, #20]
 8007c62:	2300      	movpl	r3, #0
 8007c64:	2300      	movmi	r3, #0
 8007c66:	9206      	str	r2, [sp, #24]
 8007c68:	bf54      	ite	pl
 8007c6a:	9305      	strpl	r3, [sp, #20]
 8007c6c:	9306      	strmi	r3, [sp, #24]
 8007c6e:	f1bb 0f00 	cmp.w	fp, #0
 8007c72:	db3c      	blt.n	8007cee <_dtoa_r+0x24e>
 8007c74:	9b06      	ldr	r3, [sp, #24]
 8007c76:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007c7a:	445b      	add	r3, fp
 8007c7c:	9306      	str	r3, [sp, #24]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	9308      	str	r3, [sp, #32]
 8007c82:	9b07      	ldr	r3, [sp, #28]
 8007c84:	2b09      	cmp	r3, #9
 8007c86:	d868      	bhi.n	8007d5a <_dtoa_r+0x2ba>
 8007c88:	2b05      	cmp	r3, #5
 8007c8a:	bfc4      	itt	gt
 8007c8c:	3b04      	subgt	r3, #4
 8007c8e:	9307      	strgt	r3, [sp, #28]
 8007c90:	9b07      	ldr	r3, [sp, #28]
 8007c92:	f1a3 0302 	sub.w	r3, r3, #2
 8007c96:	bfcc      	ite	gt
 8007c98:	2500      	movgt	r5, #0
 8007c9a:	2501      	movle	r5, #1
 8007c9c:	2b03      	cmp	r3, #3
 8007c9e:	f200 8085 	bhi.w	8007dac <_dtoa_r+0x30c>
 8007ca2:	e8df f003 	tbb	[pc, r3]
 8007ca6:	3b2e      	.short	0x3b2e
 8007ca8:	5839      	.short	0x5839
 8007caa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007cae:	441d      	add	r5, r3
 8007cb0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	bfc1      	itttt	gt
 8007cb8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007cbc:	fa08 f803 	lslgt.w	r8, r8, r3
 8007cc0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007cc4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007cc8:	bfd6      	itet	le
 8007cca:	f1c3 0320 	rsble	r3, r3, #32
 8007cce:	ea48 0003 	orrgt.w	r0, r8, r3
 8007cd2:	fa06 f003 	lslle.w	r0, r6, r3
 8007cd6:	f7f8 fc2d 	bl	8000534 <__aeabi_ui2d>
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007ce0:	3d01      	subs	r5, #1
 8007ce2:	920e      	str	r2, [sp, #56]	; 0x38
 8007ce4:	e76f      	b.n	8007bc6 <_dtoa_r+0x126>
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e7b3      	b.n	8007c52 <_dtoa_r+0x1b2>
 8007cea:	900c      	str	r0, [sp, #48]	; 0x30
 8007cec:	e7b2      	b.n	8007c54 <_dtoa_r+0x1b4>
 8007cee:	9b05      	ldr	r3, [sp, #20]
 8007cf0:	eba3 030b 	sub.w	r3, r3, fp
 8007cf4:	9305      	str	r3, [sp, #20]
 8007cf6:	f1cb 0300 	rsb	r3, fp, #0
 8007cfa:	9308      	str	r3, [sp, #32]
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d00:	e7bf      	b.n	8007c82 <_dtoa_r+0x1e2>
 8007d02:	2300      	movs	r3, #0
 8007d04:	9309      	str	r3, [sp, #36]	; 0x24
 8007d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	dc52      	bgt.n	8007db2 <_dtoa_r+0x312>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	9301      	str	r3, [sp, #4]
 8007d10:	9304      	str	r3, [sp, #16]
 8007d12:	461a      	mov	r2, r3
 8007d14:	920a      	str	r2, [sp, #40]	; 0x28
 8007d16:	e00b      	b.n	8007d30 <_dtoa_r+0x290>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e7f3      	b.n	8007d04 <_dtoa_r+0x264>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d22:	445b      	add	r3, fp
 8007d24:	9301      	str	r3, [sp, #4]
 8007d26:	3301      	adds	r3, #1
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	9304      	str	r3, [sp, #16]
 8007d2c:	bfb8      	it	lt
 8007d2e:	2301      	movlt	r3, #1
 8007d30:	69e0      	ldr	r0, [r4, #28]
 8007d32:	2100      	movs	r1, #0
 8007d34:	2204      	movs	r2, #4
 8007d36:	f102 0614 	add.w	r6, r2, #20
 8007d3a:	429e      	cmp	r6, r3
 8007d3c:	d93d      	bls.n	8007dba <_dtoa_r+0x31a>
 8007d3e:	6041      	str	r1, [r0, #4]
 8007d40:	4620      	mov	r0, r4
 8007d42:	f000 fe01 	bl	8008948 <_Balloc>
 8007d46:	9000      	str	r0, [sp, #0]
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	d139      	bne.n	8007dc0 <_dtoa_r+0x320>
 8007d4c:	4b16      	ldr	r3, [pc, #88]	; (8007da8 <_dtoa_r+0x308>)
 8007d4e:	4602      	mov	r2, r0
 8007d50:	f240 11af 	movw	r1, #431	; 0x1af
 8007d54:	e6bd      	b.n	8007ad2 <_dtoa_r+0x32>
 8007d56:	2301      	movs	r3, #1
 8007d58:	e7e1      	b.n	8007d1e <_dtoa_r+0x27e>
 8007d5a:	2501      	movs	r5, #1
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	9307      	str	r3, [sp, #28]
 8007d60:	9509      	str	r5, [sp, #36]	; 0x24
 8007d62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d66:	9301      	str	r3, [sp, #4]
 8007d68:	9304      	str	r3, [sp, #16]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	2312      	movs	r3, #18
 8007d6e:	e7d1      	b.n	8007d14 <_dtoa_r+0x274>
 8007d70:	636f4361 	.word	0x636f4361
 8007d74:	3fd287a7 	.word	0x3fd287a7
 8007d78:	8b60c8b3 	.word	0x8b60c8b3
 8007d7c:	3fc68a28 	.word	0x3fc68a28
 8007d80:	509f79fb 	.word	0x509f79fb
 8007d84:	3fd34413 	.word	0x3fd34413
 8007d88:	08009aad 	.word	0x08009aad
 8007d8c:	08009ac4 	.word	0x08009ac4
 8007d90:	7ff00000 	.word	0x7ff00000
 8007d94:	08009aa9 	.word	0x08009aa9
 8007d98:	08009aa0 	.word	0x08009aa0
 8007d9c:	08009a7d 	.word	0x08009a7d
 8007da0:	3ff80000 	.word	0x3ff80000
 8007da4:	08009bb0 	.word	0x08009bb0
 8007da8:	08009b1c 	.word	0x08009b1c
 8007dac:	2301      	movs	r3, #1
 8007dae:	9309      	str	r3, [sp, #36]	; 0x24
 8007db0:	e7d7      	b.n	8007d62 <_dtoa_r+0x2c2>
 8007db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007db4:	9301      	str	r3, [sp, #4]
 8007db6:	9304      	str	r3, [sp, #16]
 8007db8:	e7ba      	b.n	8007d30 <_dtoa_r+0x290>
 8007dba:	3101      	adds	r1, #1
 8007dbc:	0052      	lsls	r2, r2, #1
 8007dbe:	e7ba      	b.n	8007d36 <_dtoa_r+0x296>
 8007dc0:	69e3      	ldr	r3, [r4, #28]
 8007dc2:	9a00      	ldr	r2, [sp, #0]
 8007dc4:	601a      	str	r2, [r3, #0]
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	2b0e      	cmp	r3, #14
 8007dca:	f200 80a8 	bhi.w	8007f1e <_dtoa_r+0x47e>
 8007dce:	2d00      	cmp	r5, #0
 8007dd0:	f000 80a5 	beq.w	8007f1e <_dtoa_r+0x47e>
 8007dd4:	f1bb 0f00 	cmp.w	fp, #0
 8007dd8:	dd38      	ble.n	8007e4c <_dtoa_r+0x3ac>
 8007dda:	4bc0      	ldr	r3, [pc, #768]	; (80080dc <_dtoa_r+0x63c>)
 8007ddc:	f00b 020f 	and.w	r2, fp, #15
 8007de0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007de4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007de8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007dec:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007df0:	d019      	beq.n	8007e26 <_dtoa_r+0x386>
 8007df2:	4bbb      	ldr	r3, [pc, #748]	; (80080e0 <_dtoa_r+0x640>)
 8007df4:	ec51 0b18 	vmov	r0, r1, d8
 8007df8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007dfc:	f7f8 fd3e 	bl	800087c <__aeabi_ddiv>
 8007e00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e04:	f008 080f 	and.w	r8, r8, #15
 8007e08:	2503      	movs	r5, #3
 8007e0a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80080e0 <_dtoa_r+0x640>
 8007e0e:	f1b8 0f00 	cmp.w	r8, #0
 8007e12:	d10a      	bne.n	8007e2a <_dtoa_r+0x38a>
 8007e14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e18:	4632      	mov	r2, r6
 8007e1a:	463b      	mov	r3, r7
 8007e1c:	f7f8 fd2e 	bl	800087c <__aeabi_ddiv>
 8007e20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e24:	e02b      	b.n	8007e7e <_dtoa_r+0x3de>
 8007e26:	2502      	movs	r5, #2
 8007e28:	e7ef      	b.n	8007e0a <_dtoa_r+0x36a>
 8007e2a:	f018 0f01 	tst.w	r8, #1
 8007e2e:	d008      	beq.n	8007e42 <_dtoa_r+0x3a2>
 8007e30:	4630      	mov	r0, r6
 8007e32:	4639      	mov	r1, r7
 8007e34:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007e38:	f7f8 fbf6 	bl	8000628 <__aeabi_dmul>
 8007e3c:	3501      	adds	r5, #1
 8007e3e:	4606      	mov	r6, r0
 8007e40:	460f      	mov	r7, r1
 8007e42:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007e46:	f109 0908 	add.w	r9, r9, #8
 8007e4a:	e7e0      	b.n	8007e0e <_dtoa_r+0x36e>
 8007e4c:	f000 809f 	beq.w	8007f8e <_dtoa_r+0x4ee>
 8007e50:	f1cb 0600 	rsb	r6, fp, #0
 8007e54:	4ba1      	ldr	r3, [pc, #644]	; (80080dc <_dtoa_r+0x63c>)
 8007e56:	4fa2      	ldr	r7, [pc, #648]	; (80080e0 <_dtoa_r+0x640>)
 8007e58:	f006 020f 	and.w	r2, r6, #15
 8007e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e64:	ec51 0b18 	vmov	r0, r1, d8
 8007e68:	f7f8 fbde 	bl	8000628 <__aeabi_dmul>
 8007e6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e70:	1136      	asrs	r6, r6, #4
 8007e72:	2300      	movs	r3, #0
 8007e74:	2502      	movs	r5, #2
 8007e76:	2e00      	cmp	r6, #0
 8007e78:	d17e      	bne.n	8007f78 <_dtoa_r+0x4d8>
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1d0      	bne.n	8007e20 <_dtoa_r+0x380>
 8007e7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e80:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	f000 8084 	beq.w	8007f92 <_dtoa_r+0x4f2>
 8007e8a:	4b96      	ldr	r3, [pc, #600]	; (80080e4 <_dtoa_r+0x644>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	4640      	mov	r0, r8
 8007e90:	4649      	mov	r1, r9
 8007e92:	f7f8 fe3b 	bl	8000b0c <__aeabi_dcmplt>
 8007e96:	2800      	cmp	r0, #0
 8007e98:	d07b      	beq.n	8007f92 <_dtoa_r+0x4f2>
 8007e9a:	9b04      	ldr	r3, [sp, #16]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d078      	beq.n	8007f92 <_dtoa_r+0x4f2>
 8007ea0:	9b01      	ldr	r3, [sp, #4]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	dd39      	ble.n	8007f1a <_dtoa_r+0x47a>
 8007ea6:	4b90      	ldr	r3, [pc, #576]	; (80080e8 <_dtoa_r+0x648>)
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	4640      	mov	r0, r8
 8007eac:	4649      	mov	r1, r9
 8007eae:	f7f8 fbbb 	bl	8000628 <__aeabi_dmul>
 8007eb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eb6:	9e01      	ldr	r6, [sp, #4]
 8007eb8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007ebc:	3501      	adds	r5, #1
 8007ebe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	f7f8 fb46 	bl	8000554 <__aeabi_i2d>
 8007ec8:	4642      	mov	r2, r8
 8007eca:	464b      	mov	r3, r9
 8007ecc:	f7f8 fbac 	bl	8000628 <__aeabi_dmul>
 8007ed0:	4b86      	ldr	r3, [pc, #536]	; (80080ec <_dtoa_r+0x64c>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f7f8 f9f2 	bl	80002bc <__adddf3>
 8007ed8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ee0:	9303      	str	r3, [sp, #12]
 8007ee2:	2e00      	cmp	r6, #0
 8007ee4:	d158      	bne.n	8007f98 <_dtoa_r+0x4f8>
 8007ee6:	4b82      	ldr	r3, [pc, #520]	; (80080f0 <_dtoa_r+0x650>)
 8007ee8:	2200      	movs	r2, #0
 8007eea:	4640      	mov	r0, r8
 8007eec:	4649      	mov	r1, r9
 8007eee:	f7f8 f9e3 	bl	80002b8 <__aeabi_dsub>
 8007ef2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ef6:	4680      	mov	r8, r0
 8007ef8:	4689      	mov	r9, r1
 8007efa:	f7f8 fe25 	bl	8000b48 <__aeabi_dcmpgt>
 8007efe:	2800      	cmp	r0, #0
 8007f00:	f040 8296 	bne.w	8008430 <_dtoa_r+0x990>
 8007f04:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007f08:	4640      	mov	r0, r8
 8007f0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f0e:	4649      	mov	r1, r9
 8007f10:	f7f8 fdfc 	bl	8000b0c <__aeabi_dcmplt>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	f040 8289 	bne.w	800842c <_dtoa_r+0x98c>
 8007f1a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007f1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f2c0 814e 	blt.w	80081c2 <_dtoa_r+0x722>
 8007f26:	f1bb 0f0e 	cmp.w	fp, #14
 8007f2a:	f300 814a 	bgt.w	80081c2 <_dtoa_r+0x722>
 8007f2e:	4b6b      	ldr	r3, [pc, #428]	; (80080dc <_dtoa_r+0x63c>)
 8007f30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007f34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f280 80dc 	bge.w	80080f8 <_dtoa_r+0x658>
 8007f40:	9b04      	ldr	r3, [sp, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f300 80d8 	bgt.w	80080f8 <_dtoa_r+0x658>
 8007f48:	f040 826f 	bne.w	800842a <_dtoa_r+0x98a>
 8007f4c:	4b68      	ldr	r3, [pc, #416]	; (80080f0 <_dtoa_r+0x650>)
 8007f4e:	2200      	movs	r2, #0
 8007f50:	4640      	mov	r0, r8
 8007f52:	4649      	mov	r1, r9
 8007f54:	f7f8 fb68 	bl	8000628 <__aeabi_dmul>
 8007f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f5c:	f7f8 fdea 	bl	8000b34 <__aeabi_dcmpge>
 8007f60:	9e04      	ldr	r6, [sp, #16]
 8007f62:	4637      	mov	r7, r6
 8007f64:	2800      	cmp	r0, #0
 8007f66:	f040 8245 	bne.w	80083f4 <_dtoa_r+0x954>
 8007f6a:	9d00      	ldr	r5, [sp, #0]
 8007f6c:	2331      	movs	r3, #49	; 0x31
 8007f6e:	f805 3b01 	strb.w	r3, [r5], #1
 8007f72:	f10b 0b01 	add.w	fp, fp, #1
 8007f76:	e241      	b.n	80083fc <_dtoa_r+0x95c>
 8007f78:	07f2      	lsls	r2, r6, #31
 8007f7a:	d505      	bpl.n	8007f88 <_dtoa_r+0x4e8>
 8007f7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f80:	f7f8 fb52 	bl	8000628 <__aeabi_dmul>
 8007f84:	3501      	adds	r5, #1
 8007f86:	2301      	movs	r3, #1
 8007f88:	1076      	asrs	r6, r6, #1
 8007f8a:	3708      	adds	r7, #8
 8007f8c:	e773      	b.n	8007e76 <_dtoa_r+0x3d6>
 8007f8e:	2502      	movs	r5, #2
 8007f90:	e775      	b.n	8007e7e <_dtoa_r+0x3de>
 8007f92:	9e04      	ldr	r6, [sp, #16]
 8007f94:	465f      	mov	r7, fp
 8007f96:	e792      	b.n	8007ebe <_dtoa_r+0x41e>
 8007f98:	9900      	ldr	r1, [sp, #0]
 8007f9a:	4b50      	ldr	r3, [pc, #320]	; (80080dc <_dtoa_r+0x63c>)
 8007f9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007fa0:	4431      	add	r1, r6
 8007fa2:	9102      	str	r1, [sp, #8]
 8007fa4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fa6:	eeb0 9a47 	vmov.f32	s18, s14
 8007faa:	eef0 9a67 	vmov.f32	s19, s15
 8007fae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007fb2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fb6:	2900      	cmp	r1, #0
 8007fb8:	d044      	beq.n	8008044 <_dtoa_r+0x5a4>
 8007fba:	494e      	ldr	r1, [pc, #312]	; (80080f4 <_dtoa_r+0x654>)
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	f7f8 fc5d 	bl	800087c <__aeabi_ddiv>
 8007fc2:	ec53 2b19 	vmov	r2, r3, d9
 8007fc6:	f7f8 f977 	bl	80002b8 <__aeabi_dsub>
 8007fca:	9d00      	ldr	r5, [sp, #0]
 8007fcc:	ec41 0b19 	vmov	d9, r0, r1
 8007fd0:	4649      	mov	r1, r9
 8007fd2:	4640      	mov	r0, r8
 8007fd4:	f7f8 fdd8 	bl	8000b88 <__aeabi_d2iz>
 8007fd8:	4606      	mov	r6, r0
 8007fda:	f7f8 fabb 	bl	8000554 <__aeabi_i2d>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4640      	mov	r0, r8
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	f7f8 f967 	bl	80002b8 <__aeabi_dsub>
 8007fea:	3630      	adds	r6, #48	; 0x30
 8007fec:	f805 6b01 	strb.w	r6, [r5], #1
 8007ff0:	ec53 2b19 	vmov	r2, r3, d9
 8007ff4:	4680      	mov	r8, r0
 8007ff6:	4689      	mov	r9, r1
 8007ff8:	f7f8 fd88 	bl	8000b0c <__aeabi_dcmplt>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	d164      	bne.n	80080ca <_dtoa_r+0x62a>
 8008000:	4642      	mov	r2, r8
 8008002:	464b      	mov	r3, r9
 8008004:	4937      	ldr	r1, [pc, #220]	; (80080e4 <_dtoa_r+0x644>)
 8008006:	2000      	movs	r0, #0
 8008008:	f7f8 f956 	bl	80002b8 <__aeabi_dsub>
 800800c:	ec53 2b19 	vmov	r2, r3, d9
 8008010:	f7f8 fd7c 	bl	8000b0c <__aeabi_dcmplt>
 8008014:	2800      	cmp	r0, #0
 8008016:	f040 80b6 	bne.w	8008186 <_dtoa_r+0x6e6>
 800801a:	9b02      	ldr	r3, [sp, #8]
 800801c:	429d      	cmp	r5, r3
 800801e:	f43f af7c 	beq.w	8007f1a <_dtoa_r+0x47a>
 8008022:	4b31      	ldr	r3, [pc, #196]	; (80080e8 <_dtoa_r+0x648>)
 8008024:	ec51 0b19 	vmov	r0, r1, d9
 8008028:	2200      	movs	r2, #0
 800802a:	f7f8 fafd 	bl	8000628 <__aeabi_dmul>
 800802e:	4b2e      	ldr	r3, [pc, #184]	; (80080e8 <_dtoa_r+0x648>)
 8008030:	ec41 0b19 	vmov	d9, r0, r1
 8008034:	2200      	movs	r2, #0
 8008036:	4640      	mov	r0, r8
 8008038:	4649      	mov	r1, r9
 800803a:	f7f8 faf5 	bl	8000628 <__aeabi_dmul>
 800803e:	4680      	mov	r8, r0
 8008040:	4689      	mov	r9, r1
 8008042:	e7c5      	b.n	8007fd0 <_dtoa_r+0x530>
 8008044:	ec51 0b17 	vmov	r0, r1, d7
 8008048:	f7f8 faee 	bl	8000628 <__aeabi_dmul>
 800804c:	9b02      	ldr	r3, [sp, #8]
 800804e:	9d00      	ldr	r5, [sp, #0]
 8008050:	930f      	str	r3, [sp, #60]	; 0x3c
 8008052:	ec41 0b19 	vmov	d9, r0, r1
 8008056:	4649      	mov	r1, r9
 8008058:	4640      	mov	r0, r8
 800805a:	f7f8 fd95 	bl	8000b88 <__aeabi_d2iz>
 800805e:	4606      	mov	r6, r0
 8008060:	f7f8 fa78 	bl	8000554 <__aeabi_i2d>
 8008064:	3630      	adds	r6, #48	; 0x30
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	4640      	mov	r0, r8
 800806c:	4649      	mov	r1, r9
 800806e:	f7f8 f923 	bl	80002b8 <__aeabi_dsub>
 8008072:	f805 6b01 	strb.w	r6, [r5], #1
 8008076:	9b02      	ldr	r3, [sp, #8]
 8008078:	429d      	cmp	r5, r3
 800807a:	4680      	mov	r8, r0
 800807c:	4689      	mov	r9, r1
 800807e:	f04f 0200 	mov.w	r2, #0
 8008082:	d124      	bne.n	80080ce <_dtoa_r+0x62e>
 8008084:	4b1b      	ldr	r3, [pc, #108]	; (80080f4 <_dtoa_r+0x654>)
 8008086:	ec51 0b19 	vmov	r0, r1, d9
 800808a:	f7f8 f917 	bl	80002bc <__adddf3>
 800808e:	4602      	mov	r2, r0
 8008090:	460b      	mov	r3, r1
 8008092:	4640      	mov	r0, r8
 8008094:	4649      	mov	r1, r9
 8008096:	f7f8 fd57 	bl	8000b48 <__aeabi_dcmpgt>
 800809a:	2800      	cmp	r0, #0
 800809c:	d173      	bne.n	8008186 <_dtoa_r+0x6e6>
 800809e:	ec53 2b19 	vmov	r2, r3, d9
 80080a2:	4914      	ldr	r1, [pc, #80]	; (80080f4 <_dtoa_r+0x654>)
 80080a4:	2000      	movs	r0, #0
 80080a6:	f7f8 f907 	bl	80002b8 <__aeabi_dsub>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4640      	mov	r0, r8
 80080b0:	4649      	mov	r1, r9
 80080b2:	f7f8 fd2b 	bl	8000b0c <__aeabi_dcmplt>
 80080b6:	2800      	cmp	r0, #0
 80080b8:	f43f af2f 	beq.w	8007f1a <_dtoa_r+0x47a>
 80080bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80080be:	1e6b      	subs	r3, r5, #1
 80080c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80080c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080c6:	2b30      	cmp	r3, #48	; 0x30
 80080c8:	d0f8      	beq.n	80080bc <_dtoa_r+0x61c>
 80080ca:	46bb      	mov	fp, r7
 80080cc:	e04a      	b.n	8008164 <_dtoa_r+0x6c4>
 80080ce:	4b06      	ldr	r3, [pc, #24]	; (80080e8 <_dtoa_r+0x648>)
 80080d0:	f7f8 faaa 	bl	8000628 <__aeabi_dmul>
 80080d4:	4680      	mov	r8, r0
 80080d6:	4689      	mov	r9, r1
 80080d8:	e7bd      	b.n	8008056 <_dtoa_r+0x5b6>
 80080da:	bf00      	nop
 80080dc:	08009bb0 	.word	0x08009bb0
 80080e0:	08009b88 	.word	0x08009b88
 80080e4:	3ff00000 	.word	0x3ff00000
 80080e8:	40240000 	.word	0x40240000
 80080ec:	401c0000 	.word	0x401c0000
 80080f0:	40140000 	.word	0x40140000
 80080f4:	3fe00000 	.word	0x3fe00000
 80080f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80080fc:	9d00      	ldr	r5, [sp, #0]
 80080fe:	4642      	mov	r2, r8
 8008100:	464b      	mov	r3, r9
 8008102:	4630      	mov	r0, r6
 8008104:	4639      	mov	r1, r7
 8008106:	f7f8 fbb9 	bl	800087c <__aeabi_ddiv>
 800810a:	f7f8 fd3d 	bl	8000b88 <__aeabi_d2iz>
 800810e:	9001      	str	r0, [sp, #4]
 8008110:	f7f8 fa20 	bl	8000554 <__aeabi_i2d>
 8008114:	4642      	mov	r2, r8
 8008116:	464b      	mov	r3, r9
 8008118:	f7f8 fa86 	bl	8000628 <__aeabi_dmul>
 800811c:	4602      	mov	r2, r0
 800811e:	460b      	mov	r3, r1
 8008120:	4630      	mov	r0, r6
 8008122:	4639      	mov	r1, r7
 8008124:	f7f8 f8c8 	bl	80002b8 <__aeabi_dsub>
 8008128:	9e01      	ldr	r6, [sp, #4]
 800812a:	9f04      	ldr	r7, [sp, #16]
 800812c:	3630      	adds	r6, #48	; 0x30
 800812e:	f805 6b01 	strb.w	r6, [r5], #1
 8008132:	9e00      	ldr	r6, [sp, #0]
 8008134:	1bae      	subs	r6, r5, r6
 8008136:	42b7      	cmp	r7, r6
 8008138:	4602      	mov	r2, r0
 800813a:	460b      	mov	r3, r1
 800813c:	d134      	bne.n	80081a8 <_dtoa_r+0x708>
 800813e:	f7f8 f8bd 	bl	80002bc <__adddf3>
 8008142:	4642      	mov	r2, r8
 8008144:	464b      	mov	r3, r9
 8008146:	4606      	mov	r6, r0
 8008148:	460f      	mov	r7, r1
 800814a:	f7f8 fcfd 	bl	8000b48 <__aeabi_dcmpgt>
 800814e:	b9c8      	cbnz	r0, 8008184 <_dtoa_r+0x6e4>
 8008150:	4642      	mov	r2, r8
 8008152:	464b      	mov	r3, r9
 8008154:	4630      	mov	r0, r6
 8008156:	4639      	mov	r1, r7
 8008158:	f7f8 fcce 	bl	8000af8 <__aeabi_dcmpeq>
 800815c:	b110      	cbz	r0, 8008164 <_dtoa_r+0x6c4>
 800815e:	9b01      	ldr	r3, [sp, #4]
 8008160:	07db      	lsls	r3, r3, #31
 8008162:	d40f      	bmi.n	8008184 <_dtoa_r+0x6e4>
 8008164:	4651      	mov	r1, sl
 8008166:	4620      	mov	r0, r4
 8008168:	f000 fc2e 	bl	80089c8 <_Bfree>
 800816c:	2300      	movs	r3, #0
 800816e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008170:	702b      	strb	r3, [r5, #0]
 8008172:	f10b 0301 	add.w	r3, fp, #1
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800817a:	2b00      	cmp	r3, #0
 800817c:	f43f ace2 	beq.w	8007b44 <_dtoa_r+0xa4>
 8008180:	601d      	str	r5, [r3, #0]
 8008182:	e4df      	b.n	8007b44 <_dtoa_r+0xa4>
 8008184:	465f      	mov	r7, fp
 8008186:	462b      	mov	r3, r5
 8008188:	461d      	mov	r5, r3
 800818a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800818e:	2a39      	cmp	r2, #57	; 0x39
 8008190:	d106      	bne.n	80081a0 <_dtoa_r+0x700>
 8008192:	9a00      	ldr	r2, [sp, #0]
 8008194:	429a      	cmp	r2, r3
 8008196:	d1f7      	bne.n	8008188 <_dtoa_r+0x6e8>
 8008198:	9900      	ldr	r1, [sp, #0]
 800819a:	2230      	movs	r2, #48	; 0x30
 800819c:	3701      	adds	r7, #1
 800819e:	700a      	strb	r2, [r1, #0]
 80081a0:	781a      	ldrb	r2, [r3, #0]
 80081a2:	3201      	adds	r2, #1
 80081a4:	701a      	strb	r2, [r3, #0]
 80081a6:	e790      	b.n	80080ca <_dtoa_r+0x62a>
 80081a8:	4ba3      	ldr	r3, [pc, #652]	; (8008438 <_dtoa_r+0x998>)
 80081aa:	2200      	movs	r2, #0
 80081ac:	f7f8 fa3c 	bl	8000628 <__aeabi_dmul>
 80081b0:	2200      	movs	r2, #0
 80081b2:	2300      	movs	r3, #0
 80081b4:	4606      	mov	r6, r0
 80081b6:	460f      	mov	r7, r1
 80081b8:	f7f8 fc9e 	bl	8000af8 <__aeabi_dcmpeq>
 80081bc:	2800      	cmp	r0, #0
 80081be:	d09e      	beq.n	80080fe <_dtoa_r+0x65e>
 80081c0:	e7d0      	b.n	8008164 <_dtoa_r+0x6c4>
 80081c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081c4:	2a00      	cmp	r2, #0
 80081c6:	f000 80ca 	beq.w	800835e <_dtoa_r+0x8be>
 80081ca:	9a07      	ldr	r2, [sp, #28]
 80081cc:	2a01      	cmp	r2, #1
 80081ce:	f300 80ad 	bgt.w	800832c <_dtoa_r+0x88c>
 80081d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081d4:	2a00      	cmp	r2, #0
 80081d6:	f000 80a5 	beq.w	8008324 <_dtoa_r+0x884>
 80081da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80081de:	9e08      	ldr	r6, [sp, #32]
 80081e0:	9d05      	ldr	r5, [sp, #20]
 80081e2:	9a05      	ldr	r2, [sp, #20]
 80081e4:	441a      	add	r2, r3
 80081e6:	9205      	str	r2, [sp, #20]
 80081e8:	9a06      	ldr	r2, [sp, #24]
 80081ea:	2101      	movs	r1, #1
 80081ec:	441a      	add	r2, r3
 80081ee:	4620      	mov	r0, r4
 80081f0:	9206      	str	r2, [sp, #24]
 80081f2:	f000 fc9f 	bl	8008b34 <__i2b>
 80081f6:	4607      	mov	r7, r0
 80081f8:	b165      	cbz	r5, 8008214 <_dtoa_r+0x774>
 80081fa:	9b06      	ldr	r3, [sp, #24]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	dd09      	ble.n	8008214 <_dtoa_r+0x774>
 8008200:	42ab      	cmp	r3, r5
 8008202:	9a05      	ldr	r2, [sp, #20]
 8008204:	bfa8      	it	ge
 8008206:	462b      	movge	r3, r5
 8008208:	1ad2      	subs	r2, r2, r3
 800820a:	9205      	str	r2, [sp, #20]
 800820c:	9a06      	ldr	r2, [sp, #24]
 800820e:	1aed      	subs	r5, r5, r3
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	9306      	str	r3, [sp, #24]
 8008214:	9b08      	ldr	r3, [sp, #32]
 8008216:	b1f3      	cbz	r3, 8008256 <_dtoa_r+0x7b6>
 8008218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800821a:	2b00      	cmp	r3, #0
 800821c:	f000 80a3 	beq.w	8008366 <_dtoa_r+0x8c6>
 8008220:	2e00      	cmp	r6, #0
 8008222:	dd10      	ble.n	8008246 <_dtoa_r+0x7a6>
 8008224:	4639      	mov	r1, r7
 8008226:	4632      	mov	r2, r6
 8008228:	4620      	mov	r0, r4
 800822a:	f000 fd43 	bl	8008cb4 <__pow5mult>
 800822e:	4652      	mov	r2, sl
 8008230:	4601      	mov	r1, r0
 8008232:	4607      	mov	r7, r0
 8008234:	4620      	mov	r0, r4
 8008236:	f000 fc93 	bl	8008b60 <__multiply>
 800823a:	4651      	mov	r1, sl
 800823c:	4680      	mov	r8, r0
 800823e:	4620      	mov	r0, r4
 8008240:	f000 fbc2 	bl	80089c8 <_Bfree>
 8008244:	46c2      	mov	sl, r8
 8008246:	9b08      	ldr	r3, [sp, #32]
 8008248:	1b9a      	subs	r2, r3, r6
 800824a:	d004      	beq.n	8008256 <_dtoa_r+0x7b6>
 800824c:	4651      	mov	r1, sl
 800824e:	4620      	mov	r0, r4
 8008250:	f000 fd30 	bl	8008cb4 <__pow5mult>
 8008254:	4682      	mov	sl, r0
 8008256:	2101      	movs	r1, #1
 8008258:	4620      	mov	r0, r4
 800825a:	f000 fc6b 	bl	8008b34 <__i2b>
 800825e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008260:	2b00      	cmp	r3, #0
 8008262:	4606      	mov	r6, r0
 8008264:	f340 8081 	ble.w	800836a <_dtoa_r+0x8ca>
 8008268:	461a      	mov	r2, r3
 800826a:	4601      	mov	r1, r0
 800826c:	4620      	mov	r0, r4
 800826e:	f000 fd21 	bl	8008cb4 <__pow5mult>
 8008272:	9b07      	ldr	r3, [sp, #28]
 8008274:	2b01      	cmp	r3, #1
 8008276:	4606      	mov	r6, r0
 8008278:	dd7a      	ble.n	8008370 <_dtoa_r+0x8d0>
 800827a:	f04f 0800 	mov.w	r8, #0
 800827e:	6933      	ldr	r3, [r6, #16]
 8008280:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008284:	6918      	ldr	r0, [r3, #16]
 8008286:	f000 fc07 	bl	8008a98 <__hi0bits>
 800828a:	f1c0 0020 	rsb	r0, r0, #32
 800828e:	9b06      	ldr	r3, [sp, #24]
 8008290:	4418      	add	r0, r3
 8008292:	f010 001f 	ands.w	r0, r0, #31
 8008296:	f000 8094 	beq.w	80083c2 <_dtoa_r+0x922>
 800829a:	f1c0 0320 	rsb	r3, r0, #32
 800829e:	2b04      	cmp	r3, #4
 80082a0:	f340 8085 	ble.w	80083ae <_dtoa_r+0x90e>
 80082a4:	9b05      	ldr	r3, [sp, #20]
 80082a6:	f1c0 001c 	rsb	r0, r0, #28
 80082aa:	4403      	add	r3, r0
 80082ac:	9305      	str	r3, [sp, #20]
 80082ae:	9b06      	ldr	r3, [sp, #24]
 80082b0:	4403      	add	r3, r0
 80082b2:	4405      	add	r5, r0
 80082b4:	9306      	str	r3, [sp, #24]
 80082b6:	9b05      	ldr	r3, [sp, #20]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	dd05      	ble.n	80082c8 <_dtoa_r+0x828>
 80082bc:	4651      	mov	r1, sl
 80082be:	461a      	mov	r2, r3
 80082c0:	4620      	mov	r0, r4
 80082c2:	f000 fd51 	bl	8008d68 <__lshift>
 80082c6:	4682      	mov	sl, r0
 80082c8:	9b06      	ldr	r3, [sp, #24]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	dd05      	ble.n	80082da <_dtoa_r+0x83a>
 80082ce:	4631      	mov	r1, r6
 80082d0:	461a      	mov	r2, r3
 80082d2:	4620      	mov	r0, r4
 80082d4:	f000 fd48 	bl	8008d68 <__lshift>
 80082d8:	4606      	mov	r6, r0
 80082da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d072      	beq.n	80083c6 <_dtoa_r+0x926>
 80082e0:	4631      	mov	r1, r6
 80082e2:	4650      	mov	r0, sl
 80082e4:	f000 fdac 	bl	8008e40 <__mcmp>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	da6c      	bge.n	80083c6 <_dtoa_r+0x926>
 80082ec:	2300      	movs	r3, #0
 80082ee:	4651      	mov	r1, sl
 80082f0:	220a      	movs	r2, #10
 80082f2:	4620      	mov	r0, r4
 80082f4:	f000 fb8a 	bl	8008a0c <__multadd>
 80082f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082fa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80082fe:	4682      	mov	sl, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 81b0 	beq.w	8008666 <_dtoa_r+0xbc6>
 8008306:	2300      	movs	r3, #0
 8008308:	4639      	mov	r1, r7
 800830a:	220a      	movs	r2, #10
 800830c:	4620      	mov	r0, r4
 800830e:	f000 fb7d 	bl	8008a0c <__multadd>
 8008312:	9b01      	ldr	r3, [sp, #4]
 8008314:	2b00      	cmp	r3, #0
 8008316:	4607      	mov	r7, r0
 8008318:	f300 8096 	bgt.w	8008448 <_dtoa_r+0x9a8>
 800831c:	9b07      	ldr	r3, [sp, #28]
 800831e:	2b02      	cmp	r3, #2
 8008320:	dc59      	bgt.n	80083d6 <_dtoa_r+0x936>
 8008322:	e091      	b.n	8008448 <_dtoa_r+0x9a8>
 8008324:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008326:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800832a:	e758      	b.n	80081de <_dtoa_r+0x73e>
 800832c:	9b04      	ldr	r3, [sp, #16]
 800832e:	1e5e      	subs	r6, r3, #1
 8008330:	9b08      	ldr	r3, [sp, #32]
 8008332:	42b3      	cmp	r3, r6
 8008334:	bfbf      	itttt	lt
 8008336:	9b08      	ldrlt	r3, [sp, #32]
 8008338:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800833a:	9608      	strlt	r6, [sp, #32]
 800833c:	1af3      	sublt	r3, r6, r3
 800833e:	bfb4      	ite	lt
 8008340:	18d2      	addlt	r2, r2, r3
 8008342:	1b9e      	subge	r6, r3, r6
 8008344:	9b04      	ldr	r3, [sp, #16]
 8008346:	bfbc      	itt	lt
 8008348:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800834a:	2600      	movlt	r6, #0
 800834c:	2b00      	cmp	r3, #0
 800834e:	bfb7      	itett	lt
 8008350:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008354:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008358:	1a9d      	sublt	r5, r3, r2
 800835a:	2300      	movlt	r3, #0
 800835c:	e741      	b.n	80081e2 <_dtoa_r+0x742>
 800835e:	9e08      	ldr	r6, [sp, #32]
 8008360:	9d05      	ldr	r5, [sp, #20]
 8008362:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008364:	e748      	b.n	80081f8 <_dtoa_r+0x758>
 8008366:	9a08      	ldr	r2, [sp, #32]
 8008368:	e770      	b.n	800824c <_dtoa_r+0x7ac>
 800836a:	9b07      	ldr	r3, [sp, #28]
 800836c:	2b01      	cmp	r3, #1
 800836e:	dc19      	bgt.n	80083a4 <_dtoa_r+0x904>
 8008370:	9b02      	ldr	r3, [sp, #8]
 8008372:	b9bb      	cbnz	r3, 80083a4 <_dtoa_r+0x904>
 8008374:	9b03      	ldr	r3, [sp, #12]
 8008376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800837a:	b99b      	cbnz	r3, 80083a4 <_dtoa_r+0x904>
 800837c:	9b03      	ldr	r3, [sp, #12]
 800837e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008382:	0d1b      	lsrs	r3, r3, #20
 8008384:	051b      	lsls	r3, r3, #20
 8008386:	b183      	cbz	r3, 80083aa <_dtoa_r+0x90a>
 8008388:	9b05      	ldr	r3, [sp, #20]
 800838a:	3301      	adds	r3, #1
 800838c:	9305      	str	r3, [sp, #20]
 800838e:	9b06      	ldr	r3, [sp, #24]
 8008390:	3301      	adds	r3, #1
 8008392:	9306      	str	r3, [sp, #24]
 8008394:	f04f 0801 	mov.w	r8, #1
 8008398:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800839a:	2b00      	cmp	r3, #0
 800839c:	f47f af6f 	bne.w	800827e <_dtoa_r+0x7de>
 80083a0:	2001      	movs	r0, #1
 80083a2:	e774      	b.n	800828e <_dtoa_r+0x7ee>
 80083a4:	f04f 0800 	mov.w	r8, #0
 80083a8:	e7f6      	b.n	8008398 <_dtoa_r+0x8f8>
 80083aa:	4698      	mov	r8, r3
 80083ac:	e7f4      	b.n	8008398 <_dtoa_r+0x8f8>
 80083ae:	d082      	beq.n	80082b6 <_dtoa_r+0x816>
 80083b0:	9a05      	ldr	r2, [sp, #20]
 80083b2:	331c      	adds	r3, #28
 80083b4:	441a      	add	r2, r3
 80083b6:	9205      	str	r2, [sp, #20]
 80083b8:	9a06      	ldr	r2, [sp, #24]
 80083ba:	441a      	add	r2, r3
 80083bc:	441d      	add	r5, r3
 80083be:	9206      	str	r2, [sp, #24]
 80083c0:	e779      	b.n	80082b6 <_dtoa_r+0x816>
 80083c2:	4603      	mov	r3, r0
 80083c4:	e7f4      	b.n	80083b0 <_dtoa_r+0x910>
 80083c6:	9b04      	ldr	r3, [sp, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	dc37      	bgt.n	800843c <_dtoa_r+0x99c>
 80083cc:	9b07      	ldr	r3, [sp, #28]
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	dd34      	ble.n	800843c <_dtoa_r+0x99c>
 80083d2:	9b04      	ldr	r3, [sp, #16]
 80083d4:	9301      	str	r3, [sp, #4]
 80083d6:	9b01      	ldr	r3, [sp, #4]
 80083d8:	b963      	cbnz	r3, 80083f4 <_dtoa_r+0x954>
 80083da:	4631      	mov	r1, r6
 80083dc:	2205      	movs	r2, #5
 80083de:	4620      	mov	r0, r4
 80083e0:	f000 fb14 	bl	8008a0c <__multadd>
 80083e4:	4601      	mov	r1, r0
 80083e6:	4606      	mov	r6, r0
 80083e8:	4650      	mov	r0, sl
 80083ea:	f000 fd29 	bl	8008e40 <__mcmp>
 80083ee:	2800      	cmp	r0, #0
 80083f0:	f73f adbb 	bgt.w	8007f6a <_dtoa_r+0x4ca>
 80083f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083f6:	9d00      	ldr	r5, [sp, #0]
 80083f8:	ea6f 0b03 	mvn.w	fp, r3
 80083fc:	f04f 0800 	mov.w	r8, #0
 8008400:	4631      	mov	r1, r6
 8008402:	4620      	mov	r0, r4
 8008404:	f000 fae0 	bl	80089c8 <_Bfree>
 8008408:	2f00      	cmp	r7, #0
 800840a:	f43f aeab 	beq.w	8008164 <_dtoa_r+0x6c4>
 800840e:	f1b8 0f00 	cmp.w	r8, #0
 8008412:	d005      	beq.n	8008420 <_dtoa_r+0x980>
 8008414:	45b8      	cmp	r8, r7
 8008416:	d003      	beq.n	8008420 <_dtoa_r+0x980>
 8008418:	4641      	mov	r1, r8
 800841a:	4620      	mov	r0, r4
 800841c:	f000 fad4 	bl	80089c8 <_Bfree>
 8008420:	4639      	mov	r1, r7
 8008422:	4620      	mov	r0, r4
 8008424:	f000 fad0 	bl	80089c8 <_Bfree>
 8008428:	e69c      	b.n	8008164 <_dtoa_r+0x6c4>
 800842a:	2600      	movs	r6, #0
 800842c:	4637      	mov	r7, r6
 800842e:	e7e1      	b.n	80083f4 <_dtoa_r+0x954>
 8008430:	46bb      	mov	fp, r7
 8008432:	4637      	mov	r7, r6
 8008434:	e599      	b.n	8007f6a <_dtoa_r+0x4ca>
 8008436:	bf00      	nop
 8008438:	40240000 	.word	0x40240000
 800843c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800843e:	2b00      	cmp	r3, #0
 8008440:	f000 80c8 	beq.w	80085d4 <_dtoa_r+0xb34>
 8008444:	9b04      	ldr	r3, [sp, #16]
 8008446:	9301      	str	r3, [sp, #4]
 8008448:	2d00      	cmp	r5, #0
 800844a:	dd05      	ble.n	8008458 <_dtoa_r+0x9b8>
 800844c:	4639      	mov	r1, r7
 800844e:	462a      	mov	r2, r5
 8008450:	4620      	mov	r0, r4
 8008452:	f000 fc89 	bl	8008d68 <__lshift>
 8008456:	4607      	mov	r7, r0
 8008458:	f1b8 0f00 	cmp.w	r8, #0
 800845c:	d05b      	beq.n	8008516 <_dtoa_r+0xa76>
 800845e:	6879      	ldr	r1, [r7, #4]
 8008460:	4620      	mov	r0, r4
 8008462:	f000 fa71 	bl	8008948 <_Balloc>
 8008466:	4605      	mov	r5, r0
 8008468:	b928      	cbnz	r0, 8008476 <_dtoa_r+0x9d6>
 800846a:	4b83      	ldr	r3, [pc, #524]	; (8008678 <_dtoa_r+0xbd8>)
 800846c:	4602      	mov	r2, r0
 800846e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008472:	f7ff bb2e 	b.w	8007ad2 <_dtoa_r+0x32>
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	3202      	adds	r2, #2
 800847a:	0092      	lsls	r2, r2, #2
 800847c:	f107 010c 	add.w	r1, r7, #12
 8008480:	300c      	adds	r0, #12
 8008482:	f7ff fa74 	bl	800796e <memcpy>
 8008486:	2201      	movs	r2, #1
 8008488:	4629      	mov	r1, r5
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fc6c 	bl	8008d68 <__lshift>
 8008490:	9b00      	ldr	r3, [sp, #0]
 8008492:	3301      	adds	r3, #1
 8008494:	9304      	str	r3, [sp, #16]
 8008496:	e9dd 2300 	ldrd	r2, r3, [sp]
 800849a:	4413      	add	r3, r2
 800849c:	9308      	str	r3, [sp, #32]
 800849e:	9b02      	ldr	r3, [sp, #8]
 80084a0:	f003 0301 	and.w	r3, r3, #1
 80084a4:	46b8      	mov	r8, r7
 80084a6:	9306      	str	r3, [sp, #24]
 80084a8:	4607      	mov	r7, r0
 80084aa:	9b04      	ldr	r3, [sp, #16]
 80084ac:	4631      	mov	r1, r6
 80084ae:	3b01      	subs	r3, #1
 80084b0:	4650      	mov	r0, sl
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	f7ff fa69 	bl	800798a <quorem>
 80084b8:	4641      	mov	r1, r8
 80084ba:	9002      	str	r0, [sp, #8]
 80084bc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80084c0:	4650      	mov	r0, sl
 80084c2:	f000 fcbd 	bl	8008e40 <__mcmp>
 80084c6:	463a      	mov	r2, r7
 80084c8:	9005      	str	r0, [sp, #20]
 80084ca:	4631      	mov	r1, r6
 80084cc:	4620      	mov	r0, r4
 80084ce:	f000 fcd3 	bl	8008e78 <__mdiff>
 80084d2:	68c2      	ldr	r2, [r0, #12]
 80084d4:	4605      	mov	r5, r0
 80084d6:	bb02      	cbnz	r2, 800851a <_dtoa_r+0xa7a>
 80084d8:	4601      	mov	r1, r0
 80084da:	4650      	mov	r0, sl
 80084dc:	f000 fcb0 	bl	8008e40 <__mcmp>
 80084e0:	4602      	mov	r2, r0
 80084e2:	4629      	mov	r1, r5
 80084e4:	4620      	mov	r0, r4
 80084e6:	9209      	str	r2, [sp, #36]	; 0x24
 80084e8:	f000 fa6e 	bl	80089c8 <_Bfree>
 80084ec:	9b07      	ldr	r3, [sp, #28]
 80084ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f0:	9d04      	ldr	r5, [sp, #16]
 80084f2:	ea43 0102 	orr.w	r1, r3, r2
 80084f6:	9b06      	ldr	r3, [sp, #24]
 80084f8:	4319      	orrs	r1, r3
 80084fa:	d110      	bne.n	800851e <_dtoa_r+0xa7e>
 80084fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008500:	d029      	beq.n	8008556 <_dtoa_r+0xab6>
 8008502:	9b05      	ldr	r3, [sp, #20]
 8008504:	2b00      	cmp	r3, #0
 8008506:	dd02      	ble.n	800850e <_dtoa_r+0xa6e>
 8008508:	9b02      	ldr	r3, [sp, #8]
 800850a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800850e:	9b01      	ldr	r3, [sp, #4]
 8008510:	f883 9000 	strb.w	r9, [r3]
 8008514:	e774      	b.n	8008400 <_dtoa_r+0x960>
 8008516:	4638      	mov	r0, r7
 8008518:	e7ba      	b.n	8008490 <_dtoa_r+0x9f0>
 800851a:	2201      	movs	r2, #1
 800851c:	e7e1      	b.n	80084e2 <_dtoa_r+0xa42>
 800851e:	9b05      	ldr	r3, [sp, #20]
 8008520:	2b00      	cmp	r3, #0
 8008522:	db04      	blt.n	800852e <_dtoa_r+0xa8e>
 8008524:	9907      	ldr	r1, [sp, #28]
 8008526:	430b      	orrs	r3, r1
 8008528:	9906      	ldr	r1, [sp, #24]
 800852a:	430b      	orrs	r3, r1
 800852c:	d120      	bne.n	8008570 <_dtoa_r+0xad0>
 800852e:	2a00      	cmp	r2, #0
 8008530:	dded      	ble.n	800850e <_dtoa_r+0xa6e>
 8008532:	4651      	mov	r1, sl
 8008534:	2201      	movs	r2, #1
 8008536:	4620      	mov	r0, r4
 8008538:	f000 fc16 	bl	8008d68 <__lshift>
 800853c:	4631      	mov	r1, r6
 800853e:	4682      	mov	sl, r0
 8008540:	f000 fc7e 	bl	8008e40 <__mcmp>
 8008544:	2800      	cmp	r0, #0
 8008546:	dc03      	bgt.n	8008550 <_dtoa_r+0xab0>
 8008548:	d1e1      	bne.n	800850e <_dtoa_r+0xa6e>
 800854a:	f019 0f01 	tst.w	r9, #1
 800854e:	d0de      	beq.n	800850e <_dtoa_r+0xa6e>
 8008550:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008554:	d1d8      	bne.n	8008508 <_dtoa_r+0xa68>
 8008556:	9a01      	ldr	r2, [sp, #4]
 8008558:	2339      	movs	r3, #57	; 0x39
 800855a:	7013      	strb	r3, [r2, #0]
 800855c:	462b      	mov	r3, r5
 800855e:	461d      	mov	r5, r3
 8008560:	3b01      	subs	r3, #1
 8008562:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008566:	2a39      	cmp	r2, #57	; 0x39
 8008568:	d06c      	beq.n	8008644 <_dtoa_r+0xba4>
 800856a:	3201      	adds	r2, #1
 800856c:	701a      	strb	r2, [r3, #0]
 800856e:	e747      	b.n	8008400 <_dtoa_r+0x960>
 8008570:	2a00      	cmp	r2, #0
 8008572:	dd07      	ble.n	8008584 <_dtoa_r+0xae4>
 8008574:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008578:	d0ed      	beq.n	8008556 <_dtoa_r+0xab6>
 800857a:	9a01      	ldr	r2, [sp, #4]
 800857c:	f109 0301 	add.w	r3, r9, #1
 8008580:	7013      	strb	r3, [r2, #0]
 8008582:	e73d      	b.n	8008400 <_dtoa_r+0x960>
 8008584:	9b04      	ldr	r3, [sp, #16]
 8008586:	9a08      	ldr	r2, [sp, #32]
 8008588:	f803 9c01 	strb.w	r9, [r3, #-1]
 800858c:	4293      	cmp	r3, r2
 800858e:	d043      	beq.n	8008618 <_dtoa_r+0xb78>
 8008590:	4651      	mov	r1, sl
 8008592:	2300      	movs	r3, #0
 8008594:	220a      	movs	r2, #10
 8008596:	4620      	mov	r0, r4
 8008598:	f000 fa38 	bl	8008a0c <__multadd>
 800859c:	45b8      	cmp	r8, r7
 800859e:	4682      	mov	sl, r0
 80085a0:	f04f 0300 	mov.w	r3, #0
 80085a4:	f04f 020a 	mov.w	r2, #10
 80085a8:	4641      	mov	r1, r8
 80085aa:	4620      	mov	r0, r4
 80085ac:	d107      	bne.n	80085be <_dtoa_r+0xb1e>
 80085ae:	f000 fa2d 	bl	8008a0c <__multadd>
 80085b2:	4680      	mov	r8, r0
 80085b4:	4607      	mov	r7, r0
 80085b6:	9b04      	ldr	r3, [sp, #16]
 80085b8:	3301      	adds	r3, #1
 80085ba:	9304      	str	r3, [sp, #16]
 80085bc:	e775      	b.n	80084aa <_dtoa_r+0xa0a>
 80085be:	f000 fa25 	bl	8008a0c <__multadd>
 80085c2:	4639      	mov	r1, r7
 80085c4:	4680      	mov	r8, r0
 80085c6:	2300      	movs	r3, #0
 80085c8:	220a      	movs	r2, #10
 80085ca:	4620      	mov	r0, r4
 80085cc:	f000 fa1e 	bl	8008a0c <__multadd>
 80085d0:	4607      	mov	r7, r0
 80085d2:	e7f0      	b.n	80085b6 <_dtoa_r+0xb16>
 80085d4:	9b04      	ldr	r3, [sp, #16]
 80085d6:	9301      	str	r3, [sp, #4]
 80085d8:	9d00      	ldr	r5, [sp, #0]
 80085da:	4631      	mov	r1, r6
 80085dc:	4650      	mov	r0, sl
 80085de:	f7ff f9d4 	bl	800798a <quorem>
 80085e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80085e6:	9b00      	ldr	r3, [sp, #0]
 80085e8:	f805 9b01 	strb.w	r9, [r5], #1
 80085ec:	1aea      	subs	r2, r5, r3
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	4293      	cmp	r3, r2
 80085f2:	dd07      	ble.n	8008604 <_dtoa_r+0xb64>
 80085f4:	4651      	mov	r1, sl
 80085f6:	2300      	movs	r3, #0
 80085f8:	220a      	movs	r2, #10
 80085fa:	4620      	mov	r0, r4
 80085fc:	f000 fa06 	bl	8008a0c <__multadd>
 8008600:	4682      	mov	sl, r0
 8008602:	e7ea      	b.n	80085da <_dtoa_r+0xb3a>
 8008604:	9b01      	ldr	r3, [sp, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	bfc8      	it	gt
 800860a:	461d      	movgt	r5, r3
 800860c:	9b00      	ldr	r3, [sp, #0]
 800860e:	bfd8      	it	le
 8008610:	2501      	movle	r5, #1
 8008612:	441d      	add	r5, r3
 8008614:	f04f 0800 	mov.w	r8, #0
 8008618:	4651      	mov	r1, sl
 800861a:	2201      	movs	r2, #1
 800861c:	4620      	mov	r0, r4
 800861e:	f000 fba3 	bl	8008d68 <__lshift>
 8008622:	4631      	mov	r1, r6
 8008624:	4682      	mov	sl, r0
 8008626:	f000 fc0b 	bl	8008e40 <__mcmp>
 800862a:	2800      	cmp	r0, #0
 800862c:	dc96      	bgt.n	800855c <_dtoa_r+0xabc>
 800862e:	d102      	bne.n	8008636 <_dtoa_r+0xb96>
 8008630:	f019 0f01 	tst.w	r9, #1
 8008634:	d192      	bne.n	800855c <_dtoa_r+0xabc>
 8008636:	462b      	mov	r3, r5
 8008638:	461d      	mov	r5, r3
 800863a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800863e:	2a30      	cmp	r2, #48	; 0x30
 8008640:	d0fa      	beq.n	8008638 <_dtoa_r+0xb98>
 8008642:	e6dd      	b.n	8008400 <_dtoa_r+0x960>
 8008644:	9a00      	ldr	r2, [sp, #0]
 8008646:	429a      	cmp	r2, r3
 8008648:	d189      	bne.n	800855e <_dtoa_r+0xabe>
 800864a:	f10b 0b01 	add.w	fp, fp, #1
 800864e:	2331      	movs	r3, #49	; 0x31
 8008650:	e796      	b.n	8008580 <_dtoa_r+0xae0>
 8008652:	4b0a      	ldr	r3, [pc, #40]	; (800867c <_dtoa_r+0xbdc>)
 8008654:	f7ff ba99 	b.w	8007b8a <_dtoa_r+0xea>
 8008658:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800865a:	2b00      	cmp	r3, #0
 800865c:	f47f aa6d 	bne.w	8007b3a <_dtoa_r+0x9a>
 8008660:	4b07      	ldr	r3, [pc, #28]	; (8008680 <_dtoa_r+0xbe0>)
 8008662:	f7ff ba92 	b.w	8007b8a <_dtoa_r+0xea>
 8008666:	9b01      	ldr	r3, [sp, #4]
 8008668:	2b00      	cmp	r3, #0
 800866a:	dcb5      	bgt.n	80085d8 <_dtoa_r+0xb38>
 800866c:	9b07      	ldr	r3, [sp, #28]
 800866e:	2b02      	cmp	r3, #2
 8008670:	f73f aeb1 	bgt.w	80083d6 <_dtoa_r+0x936>
 8008674:	e7b0      	b.n	80085d8 <_dtoa_r+0xb38>
 8008676:	bf00      	nop
 8008678:	08009b1c 	.word	0x08009b1c
 800867c:	08009a7c 	.word	0x08009a7c
 8008680:	08009aa0 	.word	0x08009aa0

08008684 <malloc>:
 8008684:	4b02      	ldr	r3, [pc, #8]	; (8008690 <malloc+0xc>)
 8008686:	4601      	mov	r1, r0
 8008688:	6818      	ldr	r0, [r3, #0]
 800868a:	f000 b823 	b.w	80086d4 <_malloc_r>
 800868e:	bf00      	nop
 8008690:	20000064 	.word	0x20000064

08008694 <sbrk_aligned>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	4e0e      	ldr	r6, [pc, #56]	; (80086d0 <sbrk_aligned+0x3c>)
 8008698:	460c      	mov	r4, r1
 800869a:	6831      	ldr	r1, [r6, #0]
 800869c:	4605      	mov	r5, r0
 800869e:	b911      	cbnz	r1, 80086a6 <sbrk_aligned+0x12>
 80086a0:	f000 fd46 	bl	8009130 <_sbrk_r>
 80086a4:	6030      	str	r0, [r6, #0]
 80086a6:	4621      	mov	r1, r4
 80086a8:	4628      	mov	r0, r5
 80086aa:	f000 fd41 	bl	8009130 <_sbrk_r>
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	d00a      	beq.n	80086c8 <sbrk_aligned+0x34>
 80086b2:	1cc4      	adds	r4, r0, #3
 80086b4:	f024 0403 	bic.w	r4, r4, #3
 80086b8:	42a0      	cmp	r0, r4
 80086ba:	d007      	beq.n	80086cc <sbrk_aligned+0x38>
 80086bc:	1a21      	subs	r1, r4, r0
 80086be:	4628      	mov	r0, r5
 80086c0:	f000 fd36 	bl	8009130 <_sbrk_r>
 80086c4:	3001      	adds	r0, #1
 80086c6:	d101      	bne.n	80086cc <sbrk_aligned+0x38>
 80086c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80086cc:	4620      	mov	r0, r4
 80086ce:	bd70      	pop	{r4, r5, r6, pc}
 80086d0:	20000814 	.word	0x20000814

080086d4 <_malloc_r>:
 80086d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086d8:	1ccd      	adds	r5, r1, #3
 80086da:	f025 0503 	bic.w	r5, r5, #3
 80086de:	3508      	adds	r5, #8
 80086e0:	2d0c      	cmp	r5, #12
 80086e2:	bf38      	it	cc
 80086e4:	250c      	movcc	r5, #12
 80086e6:	2d00      	cmp	r5, #0
 80086e8:	4607      	mov	r7, r0
 80086ea:	db01      	blt.n	80086f0 <_malloc_r+0x1c>
 80086ec:	42a9      	cmp	r1, r5
 80086ee:	d905      	bls.n	80086fc <_malloc_r+0x28>
 80086f0:	230c      	movs	r3, #12
 80086f2:	603b      	str	r3, [r7, #0]
 80086f4:	2600      	movs	r6, #0
 80086f6:	4630      	mov	r0, r6
 80086f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80087d0 <_malloc_r+0xfc>
 8008700:	f000 f916 	bl	8008930 <__malloc_lock>
 8008704:	f8d8 3000 	ldr.w	r3, [r8]
 8008708:	461c      	mov	r4, r3
 800870a:	bb5c      	cbnz	r4, 8008764 <_malloc_r+0x90>
 800870c:	4629      	mov	r1, r5
 800870e:	4638      	mov	r0, r7
 8008710:	f7ff ffc0 	bl	8008694 <sbrk_aligned>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	4604      	mov	r4, r0
 8008718:	d155      	bne.n	80087c6 <_malloc_r+0xf2>
 800871a:	f8d8 4000 	ldr.w	r4, [r8]
 800871e:	4626      	mov	r6, r4
 8008720:	2e00      	cmp	r6, #0
 8008722:	d145      	bne.n	80087b0 <_malloc_r+0xdc>
 8008724:	2c00      	cmp	r4, #0
 8008726:	d048      	beq.n	80087ba <_malloc_r+0xe6>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	4631      	mov	r1, r6
 800872c:	4638      	mov	r0, r7
 800872e:	eb04 0903 	add.w	r9, r4, r3
 8008732:	f000 fcfd 	bl	8009130 <_sbrk_r>
 8008736:	4581      	cmp	r9, r0
 8008738:	d13f      	bne.n	80087ba <_malloc_r+0xe6>
 800873a:	6821      	ldr	r1, [r4, #0]
 800873c:	1a6d      	subs	r5, r5, r1
 800873e:	4629      	mov	r1, r5
 8008740:	4638      	mov	r0, r7
 8008742:	f7ff ffa7 	bl	8008694 <sbrk_aligned>
 8008746:	3001      	adds	r0, #1
 8008748:	d037      	beq.n	80087ba <_malloc_r+0xe6>
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	442b      	add	r3, r5
 800874e:	6023      	str	r3, [r4, #0]
 8008750:	f8d8 3000 	ldr.w	r3, [r8]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d038      	beq.n	80087ca <_malloc_r+0xf6>
 8008758:	685a      	ldr	r2, [r3, #4]
 800875a:	42a2      	cmp	r2, r4
 800875c:	d12b      	bne.n	80087b6 <_malloc_r+0xe2>
 800875e:	2200      	movs	r2, #0
 8008760:	605a      	str	r2, [r3, #4]
 8008762:	e00f      	b.n	8008784 <_malloc_r+0xb0>
 8008764:	6822      	ldr	r2, [r4, #0]
 8008766:	1b52      	subs	r2, r2, r5
 8008768:	d41f      	bmi.n	80087aa <_malloc_r+0xd6>
 800876a:	2a0b      	cmp	r2, #11
 800876c:	d917      	bls.n	800879e <_malloc_r+0xca>
 800876e:	1961      	adds	r1, r4, r5
 8008770:	42a3      	cmp	r3, r4
 8008772:	6025      	str	r5, [r4, #0]
 8008774:	bf18      	it	ne
 8008776:	6059      	strne	r1, [r3, #4]
 8008778:	6863      	ldr	r3, [r4, #4]
 800877a:	bf08      	it	eq
 800877c:	f8c8 1000 	streq.w	r1, [r8]
 8008780:	5162      	str	r2, [r4, r5]
 8008782:	604b      	str	r3, [r1, #4]
 8008784:	4638      	mov	r0, r7
 8008786:	f104 060b 	add.w	r6, r4, #11
 800878a:	f000 f8d7 	bl	800893c <__malloc_unlock>
 800878e:	f026 0607 	bic.w	r6, r6, #7
 8008792:	1d23      	adds	r3, r4, #4
 8008794:	1af2      	subs	r2, r6, r3
 8008796:	d0ae      	beq.n	80086f6 <_malloc_r+0x22>
 8008798:	1b9b      	subs	r3, r3, r6
 800879a:	50a3      	str	r3, [r4, r2]
 800879c:	e7ab      	b.n	80086f6 <_malloc_r+0x22>
 800879e:	42a3      	cmp	r3, r4
 80087a0:	6862      	ldr	r2, [r4, #4]
 80087a2:	d1dd      	bne.n	8008760 <_malloc_r+0x8c>
 80087a4:	f8c8 2000 	str.w	r2, [r8]
 80087a8:	e7ec      	b.n	8008784 <_malloc_r+0xb0>
 80087aa:	4623      	mov	r3, r4
 80087ac:	6864      	ldr	r4, [r4, #4]
 80087ae:	e7ac      	b.n	800870a <_malloc_r+0x36>
 80087b0:	4634      	mov	r4, r6
 80087b2:	6876      	ldr	r6, [r6, #4]
 80087b4:	e7b4      	b.n	8008720 <_malloc_r+0x4c>
 80087b6:	4613      	mov	r3, r2
 80087b8:	e7cc      	b.n	8008754 <_malloc_r+0x80>
 80087ba:	230c      	movs	r3, #12
 80087bc:	603b      	str	r3, [r7, #0]
 80087be:	4638      	mov	r0, r7
 80087c0:	f000 f8bc 	bl	800893c <__malloc_unlock>
 80087c4:	e797      	b.n	80086f6 <_malloc_r+0x22>
 80087c6:	6025      	str	r5, [r4, #0]
 80087c8:	e7dc      	b.n	8008784 <_malloc_r+0xb0>
 80087ca:	605b      	str	r3, [r3, #4]
 80087cc:	deff      	udf	#255	; 0xff
 80087ce:	bf00      	nop
 80087d0:	20000810 	.word	0x20000810

080087d4 <__sflush_r>:
 80087d4:	898a      	ldrh	r2, [r1, #12]
 80087d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087da:	4605      	mov	r5, r0
 80087dc:	0710      	lsls	r0, r2, #28
 80087de:	460c      	mov	r4, r1
 80087e0:	d458      	bmi.n	8008894 <__sflush_r+0xc0>
 80087e2:	684b      	ldr	r3, [r1, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	dc05      	bgt.n	80087f4 <__sflush_r+0x20>
 80087e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	dc02      	bgt.n	80087f4 <__sflush_r+0x20>
 80087ee:	2000      	movs	r0, #0
 80087f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087f6:	2e00      	cmp	r6, #0
 80087f8:	d0f9      	beq.n	80087ee <__sflush_r+0x1a>
 80087fa:	2300      	movs	r3, #0
 80087fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008800:	682f      	ldr	r7, [r5, #0]
 8008802:	6a21      	ldr	r1, [r4, #32]
 8008804:	602b      	str	r3, [r5, #0]
 8008806:	d032      	beq.n	800886e <__sflush_r+0x9a>
 8008808:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800880a:	89a3      	ldrh	r3, [r4, #12]
 800880c:	075a      	lsls	r2, r3, #29
 800880e:	d505      	bpl.n	800881c <__sflush_r+0x48>
 8008810:	6863      	ldr	r3, [r4, #4]
 8008812:	1ac0      	subs	r0, r0, r3
 8008814:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008816:	b10b      	cbz	r3, 800881c <__sflush_r+0x48>
 8008818:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800881a:	1ac0      	subs	r0, r0, r3
 800881c:	2300      	movs	r3, #0
 800881e:	4602      	mov	r2, r0
 8008820:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008822:	6a21      	ldr	r1, [r4, #32]
 8008824:	4628      	mov	r0, r5
 8008826:	47b0      	blx	r6
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	89a3      	ldrh	r3, [r4, #12]
 800882c:	d106      	bne.n	800883c <__sflush_r+0x68>
 800882e:	6829      	ldr	r1, [r5, #0]
 8008830:	291d      	cmp	r1, #29
 8008832:	d82b      	bhi.n	800888c <__sflush_r+0xb8>
 8008834:	4a29      	ldr	r2, [pc, #164]	; (80088dc <__sflush_r+0x108>)
 8008836:	410a      	asrs	r2, r1
 8008838:	07d6      	lsls	r6, r2, #31
 800883a:	d427      	bmi.n	800888c <__sflush_r+0xb8>
 800883c:	2200      	movs	r2, #0
 800883e:	6062      	str	r2, [r4, #4]
 8008840:	04d9      	lsls	r1, r3, #19
 8008842:	6922      	ldr	r2, [r4, #16]
 8008844:	6022      	str	r2, [r4, #0]
 8008846:	d504      	bpl.n	8008852 <__sflush_r+0x7e>
 8008848:	1c42      	adds	r2, r0, #1
 800884a:	d101      	bne.n	8008850 <__sflush_r+0x7c>
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	b903      	cbnz	r3, 8008852 <__sflush_r+0x7e>
 8008850:	6560      	str	r0, [r4, #84]	; 0x54
 8008852:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008854:	602f      	str	r7, [r5, #0]
 8008856:	2900      	cmp	r1, #0
 8008858:	d0c9      	beq.n	80087ee <__sflush_r+0x1a>
 800885a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800885e:	4299      	cmp	r1, r3
 8008860:	d002      	beq.n	8008868 <__sflush_r+0x94>
 8008862:	4628      	mov	r0, r5
 8008864:	f000 fcba 	bl	80091dc <_free_r>
 8008868:	2000      	movs	r0, #0
 800886a:	6360      	str	r0, [r4, #52]	; 0x34
 800886c:	e7c0      	b.n	80087f0 <__sflush_r+0x1c>
 800886e:	2301      	movs	r3, #1
 8008870:	4628      	mov	r0, r5
 8008872:	47b0      	blx	r6
 8008874:	1c41      	adds	r1, r0, #1
 8008876:	d1c8      	bne.n	800880a <__sflush_r+0x36>
 8008878:	682b      	ldr	r3, [r5, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d0c5      	beq.n	800880a <__sflush_r+0x36>
 800887e:	2b1d      	cmp	r3, #29
 8008880:	d001      	beq.n	8008886 <__sflush_r+0xb2>
 8008882:	2b16      	cmp	r3, #22
 8008884:	d101      	bne.n	800888a <__sflush_r+0xb6>
 8008886:	602f      	str	r7, [r5, #0]
 8008888:	e7b1      	b.n	80087ee <__sflush_r+0x1a>
 800888a:	89a3      	ldrh	r3, [r4, #12]
 800888c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008890:	81a3      	strh	r3, [r4, #12]
 8008892:	e7ad      	b.n	80087f0 <__sflush_r+0x1c>
 8008894:	690f      	ldr	r7, [r1, #16]
 8008896:	2f00      	cmp	r7, #0
 8008898:	d0a9      	beq.n	80087ee <__sflush_r+0x1a>
 800889a:	0793      	lsls	r3, r2, #30
 800889c:	680e      	ldr	r6, [r1, #0]
 800889e:	bf08      	it	eq
 80088a0:	694b      	ldreq	r3, [r1, #20]
 80088a2:	600f      	str	r7, [r1, #0]
 80088a4:	bf18      	it	ne
 80088a6:	2300      	movne	r3, #0
 80088a8:	eba6 0807 	sub.w	r8, r6, r7
 80088ac:	608b      	str	r3, [r1, #8]
 80088ae:	f1b8 0f00 	cmp.w	r8, #0
 80088b2:	dd9c      	ble.n	80087ee <__sflush_r+0x1a>
 80088b4:	6a21      	ldr	r1, [r4, #32]
 80088b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80088b8:	4643      	mov	r3, r8
 80088ba:	463a      	mov	r2, r7
 80088bc:	4628      	mov	r0, r5
 80088be:	47b0      	blx	r6
 80088c0:	2800      	cmp	r0, #0
 80088c2:	dc06      	bgt.n	80088d2 <__sflush_r+0xfe>
 80088c4:	89a3      	ldrh	r3, [r4, #12]
 80088c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088ca:	81a3      	strh	r3, [r4, #12]
 80088cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088d0:	e78e      	b.n	80087f0 <__sflush_r+0x1c>
 80088d2:	4407      	add	r7, r0
 80088d4:	eba8 0800 	sub.w	r8, r8, r0
 80088d8:	e7e9      	b.n	80088ae <__sflush_r+0xda>
 80088da:	bf00      	nop
 80088dc:	dfbffffe 	.word	0xdfbffffe

080088e0 <_fflush_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	690b      	ldr	r3, [r1, #16]
 80088e4:	4605      	mov	r5, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	b913      	cbnz	r3, 80088f0 <_fflush_r+0x10>
 80088ea:	2500      	movs	r5, #0
 80088ec:	4628      	mov	r0, r5
 80088ee:	bd38      	pop	{r3, r4, r5, pc}
 80088f0:	b118      	cbz	r0, 80088fa <_fflush_r+0x1a>
 80088f2:	6a03      	ldr	r3, [r0, #32]
 80088f4:	b90b      	cbnz	r3, 80088fa <_fflush_r+0x1a>
 80088f6:	f7fe ffcb 	bl	8007890 <__sinit>
 80088fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d0f3      	beq.n	80088ea <_fflush_r+0xa>
 8008902:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008904:	07d0      	lsls	r0, r2, #31
 8008906:	d404      	bmi.n	8008912 <_fflush_r+0x32>
 8008908:	0599      	lsls	r1, r3, #22
 800890a:	d402      	bmi.n	8008912 <_fflush_r+0x32>
 800890c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800890e:	f7ff f82c 	bl	800796a <__retarget_lock_acquire_recursive>
 8008912:	4628      	mov	r0, r5
 8008914:	4621      	mov	r1, r4
 8008916:	f7ff ff5d 	bl	80087d4 <__sflush_r>
 800891a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800891c:	07da      	lsls	r2, r3, #31
 800891e:	4605      	mov	r5, r0
 8008920:	d4e4      	bmi.n	80088ec <_fflush_r+0xc>
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	059b      	lsls	r3, r3, #22
 8008926:	d4e1      	bmi.n	80088ec <_fflush_r+0xc>
 8008928:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800892a:	f7ff f81f 	bl	800796c <__retarget_lock_release_recursive>
 800892e:	e7dd      	b.n	80088ec <_fflush_r+0xc>

08008930 <__malloc_lock>:
 8008930:	4801      	ldr	r0, [pc, #4]	; (8008938 <__malloc_lock+0x8>)
 8008932:	f7ff b81a 	b.w	800796a <__retarget_lock_acquire_recursive>
 8008936:	bf00      	nop
 8008938:	2000080c 	.word	0x2000080c

0800893c <__malloc_unlock>:
 800893c:	4801      	ldr	r0, [pc, #4]	; (8008944 <__malloc_unlock+0x8>)
 800893e:	f7ff b815 	b.w	800796c <__retarget_lock_release_recursive>
 8008942:	bf00      	nop
 8008944:	2000080c 	.word	0x2000080c

08008948 <_Balloc>:
 8008948:	b570      	push	{r4, r5, r6, lr}
 800894a:	69c6      	ldr	r6, [r0, #28]
 800894c:	4604      	mov	r4, r0
 800894e:	460d      	mov	r5, r1
 8008950:	b976      	cbnz	r6, 8008970 <_Balloc+0x28>
 8008952:	2010      	movs	r0, #16
 8008954:	f7ff fe96 	bl	8008684 <malloc>
 8008958:	4602      	mov	r2, r0
 800895a:	61e0      	str	r0, [r4, #28]
 800895c:	b920      	cbnz	r0, 8008968 <_Balloc+0x20>
 800895e:	4b18      	ldr	r3, [pc, #96]	; (80089c0 <_Balloc+0x78>)
 8008960:	4818      	ldr	r0, [pc, #96]	; (80089c4 <_Balloc+0x7c>)
 8008962:	216b      	movs	r1, #107	; 0x6b
 8008964:	f000 fc06 	bl	8009174 <__assert_func>
 8008968:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800896c:	6006      	str	r6, [r0, #0]
 800896e:	60c6      	str	r6, [r0, #12]
 8008970:	69e6      	ldr	r6, [r4, #28]
 8008972:	68f3      	ldr	r3, [r6, #12]
 8008974:	b183      	cbz	r3, 8008998 <_Balloc+0x50>
 8008976:	69e3      	ldr	r3, [r4, #28]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800897e:	b9b8      	cbnz	r0, 80089b0 <_Balloc+0x68>
 8008980:	2101      	movs	r1, #1
 8008982:	fa01 f605 	lsl.w	r6, r1, r5
 8008986:	1d72      	adds	r2, r6, #5
 8008988:	0092      	lsls	r2, r2, #2
 800898a:	4620      	mov	r0, r4
 800898c:	f000 fc10 	bl	80091b0 <_calloc_r>
 8008990:	b160      	cbz	r0, 80089ac <_Balloc+0x64>
 8008992:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008996:	e00e      	b.n	80089b6 <_Balloc+0x6e>
 8008998:	2221      	movs	r2, #33	; 0x21
 800899a:	2104      	movs	r1, #4
 800899c:	4620      	mov	r0, r4
 800899e:	f000 fc07 	bl	80091b0 <_calloc_r>
 80089a2:	69e3      	ldr	r3, [r4, #28]
 80089a4:	60f0      	str	r0, [r6, #12]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d1e4      	bne.n	8008976 <_Balloc+0x2e>
 80089ac:	2000      	movs	r0, #0
 80089ae:	bd70      	pop	{r4, r5, r6, pc}
 80089b0:	6802      	ldr	r2, [r0, #0]
 80089b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80089b6:	2300      	movs	r3, #0
 80089b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80089bc:	e7f7      	b.n	80089ae <_Balloc+0x66>
 80089be:	bf00      	nop
 80089c0:	08009aad 	.word	0x08009aad
 80089c4:	08009b2d 	.word	0x08009b2d

080089c8 <_Bfree>:
 80089c8:	b570      	push	{r4, r5, r6, lr}
 80089ca:	69c6      	ldr	r6, [r0, #28]
 80089cc:	4605      	mov	r5, r0
 80089ce:	460c      	mov	r4, r1
 80089d0:	b976      	cbnz	r6, 80089f0 <_Bfree+0x28>
 80089d2:	2010      	movs	r0, #16
 80089d4:	f7ff fe56 	bl	8008684 <malloc>
 80089d8:	4602      	mov	r2, r0
 80089da:	61e8      	str	r0, [r5, #28]
 80089dc:	b920      	cbnz	r0, 80089e8 <_Bfree+0x20>
 80089de:	4b09      	ldr	r3, [pc, #36]	; (8008a04 <_Bfree+0x3c>)
 80089e0:	4809      	ldr	r0, [pc, #36]	; (8008a08 <_Bfree+0x40>)
 80089e2:	218f      	movs	r1, #143	; 0x8f
 80089e4:	f000 fbc6 	bl	8009174 <__assert_func>
 80089e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089ec:	6006      	str	r6, [r0, #0]
 80089ee:	60c6      	str	r6, [r0, #12]
 80089f0:	b13c      	cbz	r4, 8008a02 <_Bfree+0x3a>
 80089f2:	69eb      	ldr	r3, [r5, #28]
 80089f4:	6862      	ldr	r2, [r4, #4]
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089fc:	6021      	str	r1, [r4, #0]
 80089fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a02:	bd70      	pop	{r4, r5, r6, pc}
 8008a04:	08009aad 	.word	0x08009aad
 8008a08:	08009b2d 	.word	0x08009b2d

08008a0c <__multadd>:
 8008a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a10:	690d      	ldr	r5, [r1, #16]
 8008a12:	4607      	mov	r7, r0
 8008a14:	460c      	mov	r4, r1
 8008a16:	461e      	mov	r6, r3
 8008a18:	f101 0c14 	add.w	ip, r1, #20
 8008a1c:	2000      	movs	r0, #0
 8008a1e:	f8dc 3000 	ldr.w	r3, [ip]
 8008a22:	b299      	uxth	r1, r3
 8008a24:	fb02 6101 	mla	r1, r2, r1, r6
 8008a28:	0c1e      	lsrs	r6, r3, #16
 8008a2a:	0c0b      	lsrs	r3, r1, #16
 8008a2c:	fb02 3306 	mla	r3, r2, r6, r3
 8008a30:	b289      	uxth	r1, r1
 8008a32:	3001      	adds	r0, #1
 8008a34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a38:	4285      	cmp	r5, r0
 8008a3a:	f84c 1b04 	str.w	r1, [ip], #4
 8008a3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a42:	dcec      	bgt.n	8008a1e <__multadd+0x12>
 8008a44:	b30e      	cbz	r6, 8008a8a <__multadd+0x7e>
 8008a46:	68a3      	ldr	r3, [r4, #8]
 8008a48:	42ab      	cmp	r3, r5
 8008a4a:	dc19      	bgt.n	8008a80 <__multadd+0x74>
 8008a4c:	6861      	ldr	r1, [r4, #4]
 8008a4e:	4638      	mov	r0, r7
 8008a50:	3101      	adds	r1, #1
 8008a52:	f7ff ff79 	bl	8008948 <_Balloc>
 8008a56:	4680      	mov	r8, r0
 8008a58:	b928      	cbnz	r0, 8008a66 <__multadd+0x5a>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	4b0c      	ldr	r3, [pc, #48]	; (8008a90 <__multadd+0x84>)
 8008a5e:	480d      	ldr	r0, [pc, #52]	; (8008a94 <__multadd+0x88>)
 8008a60:	21ba      	movs	r1, #186	; 0xba
 8008a62:	f000 fb87 	bl	8009174 <__assert_func>
 8008a66:	6922      	ldr	r2, [r4, #16]
 8008a68:	3202      	adds	r2, #2
 8008a6a:	f104 010c 	add.w	r1, r4, #12
 8008a6e:	0092      	lsls	r2, r2, #2
 8008a70:	300c      	adds	r0, #12
 8008a72:	f7fe ff7c 	bl	800796e <memcpy>
 8008a76:	4621      	mov	r1, r4
 8008a78:	4638      	mov	r0, r7
 8008a7a:	f7ff ffa5 	bl	80089c8 <_Bfree>
 8008a7e:	4644      	mov	r4, r8
 8008a80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a84:	3501      	adds	r5, #1
 8008a86:	615e      	str	r6, [r3, #20]
 8008a88:	6125      	str	r5, [r4, #16]
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a90:	08009b1c 	.word	0x08009b1c
 8008a94:	08009b2d 	.word	0x08009b2d

08008a98 <__hi0bits>:
 8008a98:	0c03      	lsrs	r3, r0, #16
 8008a9a:	041b      	lsls	r3, r3, #16
 8008a9c:	b9d3      	cbnz	r3, 8008ad4 <__hi0bits+0x3c>
 8008a9e:	0400      	lsls	r0, r0, #16
 8008aa0:	2310      	movs	r3, #16
 8008aa2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008aa6:	bf04      	itt	eq
 8008aa8:	0200      	lsleq	r0, r0, #8
 8008aaa:	3308      	addeq	r3, #8
 8008aac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ab0:	bf04      	itt	eq
 8008ab2:	0100      	lsleq	r0, r0, #4
 8008ab4:	3304      	addeq	r3, #4
 8008ab6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008aba:	bf04      	itt	eq
 8008abc:	0080      	lsleq	r0, r0, #2
 8008abe:	3302      	addeq	r3, #2
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	db05      	blt.n	8008ad0 <__hi0bits+0x38>
 8008ac4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ac8:	f103 0301 	add.w	r3, r3, #1
 8008acc:	bf08      	it	eq
 8008ace:	2320      	moveq	r3, #32
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	4770      	bx	lr
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	e7e4      	b.n	8008aa2 <__hi0bits+0xa>

08008ad8 <__lo0bits>:
 8008ad8:	6803      	ldr	r3, [r0, #0]
 8008ada:	f013 0207 	ands.w	r2, r3, #7
 8008ade:	d00c      	beq.n	8008afa <__lo0bits+0x22>
 8008ae0:	07d9      	lsls	r1, r3, #31
 8008ae2:	d422      	bmi.n	8008b2a <__lo0bits+0x52>
 8008ae4:	079a      	lsls	r2, r3, #30
 8008ae6:	bf49      	itett	mi
 8008ae8:	085b      	lsrmi	r3, r3, #1
 8008aea:	089b      	lsrpl	r3, r3, #2
 8008aec:	6003      	strmi	r3, [r0, #0]
 8008aee:	2201      	movmi	r2, #1
 8008af0:	bf5c      	itt	pl
 8008af2:	6003      	strpl	r3, [r0, #0]
 8008af4:	2202      	movpl	r2, #2
 8008af6:	4610      	mov	r0, r2
 8008af8:	4770      	bx	lr
 8008afa:	b299      	uxth	r1, r3
 8008afc:	b909      	cbnz	r1, 8008b02 <__lo0bits+0x2a>
 8008afe:	0c1b      	lsrs	r3, r3, #16
 8008b00:	2210      	movs	r2, #16
 8008b02:	b2d9      	uxtb	r1, r3
 8008b04:	b909      	cbnz	r1, 8008b0a <__lo0bits+0x32>
 8008b06:	3208      	adds	r2, #8
 8008b08:	0a1b      	lsrs	r3, r3, #8
 8008b0a:	0719      	lsls	r1, r3, #28
 8008b0c:	bf04      	itt	eq
 8008b0e:	091b      	lsreq	r3, r3, #4
 8008b10:	3204      	addeq	r2, #4
 8008b12:	0799      	lsls	r1, r3, #30
 8008b14:	bf04      	itt	eq
 8008b16:	089b      	lsreq	r3, r3, #2
 8008b18:	3202      	addeq	r2, #2
 8008b1a:	07d9      	lsls	r1, r3, #31
 8008b1c:	d403      	bmi.n	8008b26 <__lo0bits+0x4e>
 8008b1e:	085b      	lsrs	r3, r3, #1
 8008b20:	f102 0201 	add.w	r2, r2, #1
 8008b24:	d003      	beq.n	8008b2e <__lo0bits+0x56>
 8008b26:	6003      	str	r3, [r0, #0]
 8008b28:	e7e5      	b.n	8008af6 <__lo0bits+0x1e>
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	e7e3      	b.n	8008af6 <__lo0bits+0x1e>
 8008b2e:	2220      	movs	r2, #32
 8008b30:	e7e1      	b.n	8008af6 <__lo0bits+0x1e>
	...

08008b34 <__i2b>:
 8008b34:	b510      	push	{r4, lr}
 8008b36:	460c      	mov	r4, r1
 8008b38:	2101      	movs	r1, #1
 8008b3a:	f7ff ff05 	bl	8008948 <_Balloc>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	b928      	cbnz	r0, 8008b4e <__i2b+0x1a>
 8008b42:	4b05      	ldr	r3, [pc, #20]	; (8008b58 <__i2b+0x24>)
 8008b44:	4805      	ldr	r0, [pc, #20]	; (8008b5c <__i2b+0x28>)
 8008b46:	f240 1145 	movw	r1, #325	; 0x145
 8008b4a:	f000 fb13 	bl	8009174 <__assert_func>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	6144      	str	r4, [r0, #20]
 8008b52:	6103      	str	r3, [r0, #16]
 8008b54:	bd10      	pop	{r4, pc}
 8008b56:	bf00      	nop
 8008b58:	08009b1c 	.word	0x08009b1c
 8008b5c:	08009b2d 	.word	0x08009b2d

08008b60 <__multiply>:
 8008b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b64:	4691      	mov	r9, r2
 8008b66:	690a      	ldr	r2, [r1, #16]
 8008b68:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	bfb8      	it	lt
 8008b70:	460b      	movlt	r3, r1
 8008b72:	460c      	mov	r4, r1
 8008b74:	bfbc      	itt	lt
 8008b76:	464c      	movlt	r4, r9
 8008b78:	4699      	movlt	r9, r3
 8008b7a:	6927      	ldr	r7, [r4, #16]
 8008b7c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008b80:	68a3      	ldr	r3, [r4, #8]
 8008b82:	6861      	ldr	r1, [r4, #4]
 8008b84:	eb07 060a 	add.w	r6, r7, sl
 8008b88:	42b3      	cmp	r3, r6
 8008b8a:	b085      	sub	sp, #20
 8008b8c:	bfb8      	it	lt
 8008b8e:	3101      	addlt	r1, #1
 8008b90:	f7ff feda 	bl	8008948 <_Balloc>
 8008b94:	b930      	cbnz	r0, 8008ba4 <__multiply+0x44>
 8008b96:	4602      	mov	r2, r0
 8008b98:	4b44      	ldr	r3, [pc, #272]	; (8008cac <__multiply+0x14c>)
 8008b9a:	4845      	ldr	r0, [pc, #276]	; (8008cb0 <__multiply+0x150>)
 8008b9c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008ba0:	f000 fae8 	bl	8009174 <__assert_func>
 8008ba4:	f100 0514 	add.w	r5, r0, #20
 8008ba8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008bac:	462b      	mov	r3, r5
 8008bae:	2200      	movs	r2, #0
 8008bb0:	4543      	cmp	r3, r8
 8008bb2:	d321      	bcc.n	8008bf8 <__multiply+0x98>
 8008bb4:	f104 0314 	add.w	r3, r4, #20
 8008bb8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008bbc:	f109 0314 	add.w	r3, r9, #20
 8008bc0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008bc4:	9202      	str	r2, [sp, #8]
 8008bc6:	1b3a      	subs	r2, r7, r4
 8008bc8:	3a15      	subs	r2, #21
 8008bca:	f022 0203 	bic.w	r2, r2, #3
 8008bce:	3204      	adds	r2, #4
 8008bd0:	f104 0115 	add.w	r1, r4, #21
 8008bd4:	428f      	cmp	r7, r1
 8008bd6:	bf38      	it	cc
 8008bd8:	2204      	movcc	r2, #4
 8008bda:	9201      	str	r2, [sp, #4]
 8008bdc:	9a02      	ldr	r2, [sp, #8]
 8008bde:	9303      	str	r3, [sp, #12]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d80c      	bhi.n	8008bfe <__multiply+0x9e>
 8008be4:	2e00      	cmp	r6, #0
 8008be6:	dd03      	ble.n	8008bf0 <__multiply+0x90>
 8008be8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d05b      	beq.n	8008ca8 <__multiply+0x148>
 8008bf0:	6106      	str	r6, [r0, #16]
 8008bf2:	b005      	add	sp, #20
 8008bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf8:	f843 2b04 	str.w	r2, [r3], #4
 8008bfc:	e7d8      	b.n	8008bb0 <__multiply+0x50>
 8008bfe:	f8b3 a000 	ldrh.w	sl, [r3]
 8008c02:	f1ba 0f00 	cmp.w	sl, #0
 8008c06:	d024      	beq.n	8008c52 <__multiply+0xf2>
 8008c08:	f104 0e14 	add.w	lr, r4, #20
 8008c0c:	46a9      	mov	r9, r5
 8008c0e:	f04f 0c00 	mov.w	ip, #0
 8008c12:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008c16:	f8d9 1000 	ldr.w	r1, [r9]
 8008c1a:	fa1f fb82 	uxth.w	fp, r2
 8008c1e:	b289      	uxth	r1, r1
 8008c20:	fb0a 110b 	mla	r1, sl, fp, r1
 8008c24:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008c28:	f8d9 2000 	ldr.w	r2, [r9]
 8008c2c:	4461      	add	r1, ip
 8008c2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008c32:	fb0a c20b 	mla	r2, sl, fp, ip
 8008c36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008c3a:	b289      	uxth	r1, r1
 8008c3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008c40:	4577      	cmp	r7, lr
 8008c42:	f849 1b04 	str.w	r1, [r9], #4
 8008c46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008c4a:	d8e2      	bhi.n	8008c12 <__multiply+0xb2>
 8008c4c:	9a01      	ldr	r2, [sp, #4]
 8008c4e:	f845 c002 	str.w	ip, [r5, r2]
 8008c52:	9a03      	ldr	r2, [sp, #12]
 8008c54:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008c58:	3304      	adds	r3, #4
 8008c5a:	f1b9 0f00 	cmp.w	r9, #0
 8008c5e:	d021      	beq.n	8008ca4 <__multiply+0x144>
 8008c60:	6829      	ldr	r1, [r5, #0]
 8008c62:	f104 0c14 	add.w	ip, r4, #20
 8008c66:	46ae      	mov	lr, r5
 8008c68:	f04f 0a00 	mov.w	sl, #0
 8008c6c:	f8bc b000 	ldrh.w	fp, [ip]
 8008c70:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008c74:	fb09 220b 	mla	r2, r9, fp, r2
 8008c78:	4452      	add	r2, sl
 8008c7a:	b289      	uxth	r1, r1
 8008c7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008c80:	f84e 1b04 	str.w	r1, [lr], #4
 8008c84:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008c88:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008c8c:	f8be 1000 	ldrh.w	r1, [lr]
 8008c90:	fb09 110a 	mla	r1, r9, sl, r1
 8008c94:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008c98:	4567      	cmp	r7, ip
 8008c9a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008c9e:	d8e5      	bhi.n	8008c6c <__multiply+0x10c>
 8008ca0:	9a01      	ldr	r2, [sp, #4]
 8008ca2:	50a9      	str	r1, [r5, r2]
 8008ca4:	3504      	adds	r5, #4
 8008ca6:	e799      	b.n	8008bdc <__multiply+0x7c>
 8008ca8:	3e01      	subs	r6, #1
 8008caa:	e79b      	b.n	8008be4 <__multiply+0x84>
 8008cac:	08009b1c 	.word	0x08009b1c
 8008cb0:	08009b2d 	.word	0x08009b2d

08008cb4 <__pow5mult>:
 8008cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cb8:	4615      	mov	r5, r2
 8008cba:	f012 0203 	ands.w	r2, r2, #3
 8008cbe:	4606      	mov	r6, r0
 8008cc0:	460f      	mov	r7, r1
 8008cc2:	d007      	beq.n	8008cd4 <__pow5mult+0x20>
 8008cc4:	4c25      	ldr	r4, [pc, #148]	; (8008d5c <__pow5mult+0xa8>)
 8008cc6:	3a01      	subs	r2, #1
 8008cc8:	2300      	movs	r3, #0
 8008cca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008cce:	f7ff fe9d 	bl	8008a0c <__multadd>
 8008cd2:	4607      	mov	r7, r0
 8008cd4:	10ad      	asrs	r5, r5, #2
 8008cd6:	d03d      	beq.n	8008d54 <__pow5mult+0xa0>
 8008cd8:	69f4      	ldr	r4, [r6, #28]
 8008cda:	b97c      	cbnz	r4, 8008cfc <__pow5mult+0x48>
 8008cdc:	2010      	movs	r0, #16
 8008cde:	f7ff fcd1 	bl	8008684 <malloc>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	61f0      	str	r0, [r6, #28]
 8008ce6:	b928      	cbnz	r0, 8008cf4 <__pow5mult+0x40>
 8008ce8:	4b1d      	ldr	r3, [pc, #116]	; (8008d60 <__pow5mult+0xac>)
 8008cea:	481e      	ldr	r0, [pc, #120]	; (8008d64 <__pow5mult+0xb0>)
 8008cec:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008cf0:	f000 fa40 	bl	8009174 <__assert_func>
 8008cf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cf8:	6004      	str	r4, [r0, #0]
 8008cfa:	60c4      	str	r4, [r0, #12]
 8008cfc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008d00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d04:	b94c      	cbnz	r4, 8008d1a <__pow5mult+0x66>
 8008d06:	f240 2171 	movw	r1, #625	; 0x271
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f7ff ff12 	bl	8008b34 <__i2b>
 8008d10:	2300      	movs	r3, #0
 8008d12:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d16:	4604      	mov	r4, r0
 8008d18:	6003      	str	r3, [r0, #0]
 8008d1a:	f04f 0900 	mov.w	r9, #0
 8008d1e:	07eb      	lsls	r3, r5, #31
 8008d20:	d50a      	bpl.n	8008d38 <__pow5mult+0x84>
 8008d22:	4639      	mov	r1, r7
 8008d24:	4622      	mov	r2, r4
 8008d26:	4630      	mov	r0, r6
 8008d28:	f7ff ff1a 	bl	8008b60 <__multiply>
 8008d2c:	4639      	mov	r1, r7
 8008d2e:	4680      	mov	r8, r0
 8008d30:	4630      	mov	r0, r6
 8008d32:	f7ff fe49 	bl	80089c8 <_Bfree>
 8008d36:	4647      	mov	r7, r8
 8008d38:	106d      	asrs	r5, r5, #1
 8008d3a:	d00b      	beq.n	8008d54 <__pow5mult+0xa0>
 8008d3c:	6820      	ldr	r0, [r4, #0]
 8008d3e:	b938      	cbnz	r0, 8008d50 <__pow5mult+0x9c>
 8008d40:	4622      	mov	r2, r4
 8008d42:	4621      	mov	r1, r4
 8008d44:	4630      	mov	r0, r6
 8008d46:	f7ff ff0b 	bl	8008b60 <__multiply>
 8008d4a:	6020      	str	r0, [r4, #0]
 8008d4c:	f8c0 9000 	str.w	r9, [r0]
 8008d50:	4604      	mov	r4, r0
 8008d52:	e7e4      	b.n	8008d1e <__pow5mult+0x6a>
 8008d54:	4638      	mov	r0, r7
 8008d56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d5a:	bf00      	nop
 8008d5c:	08009c78 	.word	0x08009c78
 8008d60:	08009aad 	.word	0x08009aad
 8008d64:	08009b2d 	.word	0x08009b2d

08008d68 <__lshift>:
 8008d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d6c:	460c      	mov	r4, r1
 8008d6e:	6849      	ldr	r1, [r1, #4]
 8008d70:	6923      	ldr	r3, [r4, #16]
 8008d72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d76:	68a3      	ldr	r3, [r4, #8]
 8008d78:	4607      	mov	r7, r0
 8008d7a:	4691      	mov	r9, r2
 8008d7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d80:	f108 0601 	add.w	r6, r8, #1
 8008d84:	42b3      	cmp	r3, r6
 8008d86:	db0b      	blt.n	8008da0 <__lshift+0x38>
 8008d88:	4638      	mov	r0, r7
 8008d8a:	f7ff fddd 	bl	8008948 <_Balloc>
 8008d8e:	4605      	mov	r5, r0
 8008d90:	b948      	cbnz	r0, 8008da6 <__lshift+0x3e>
 8008d92:	4602      	mov	r2, r0
 8008d94:	4b28      	ldr	r3, [pc, #160]	; (8008e38 <__lshift+0xd0>)
 8008d96:	4829      	ldr	r0, [pc, #164]	; (8008e3c <__lshift+0xd4>)
 8008d98:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008d9c:	f000 f9ea 	bl	8009174 <__assert_func>
 8008da0:	3101      	adds	r1, #1
 8008da2:	005b      	lsls	r3, r3, #1
 8008da4:	e7ee      	b.n	8008d84 <__lshift+0x1c>
 8008da6:	2300      	movs	r3, #0
 8008da8:	f100 0114 	add.w	r1, r0, #20
 8008dac:	f100 0210 	add.w	r2, r0, #16
 8008db0:	4618      	mov	r0, r3
 8008db2:	4553      	cmp	r3, sl
 8008db4:	db33      	blt.n	8008e1e <__lshift+0xb6>
 8008db6:	6920      	ldr	r0, [r4, #16]
 8008db8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008dbc:	f104 0314 	add.w	r3, r4, #20
 8008dc0:	f019 091f 	ands.w	r9, r9, #31
 8008dc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008dc8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008dcc:	d02b      	beq.n	8008e26 <__lshift+0xbe>
 8008dce:	f1c9 0e20 	rsb	lr, r9, #32
 8008dd2:	468a      	mov	sl, r1
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	6818      	ldr	r0, [r3, #0]
 8008dd8:	fa00 f009 	lsl.w	r0, r0, r9
 8008ddc:	4310      	orrs	r0, r2
 8008dde:	f84a 0b04 	str.w	r0, [sl], #4
 8008de2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de6:	459c      	cmp	ip, r3
 8008de8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008dec:	d8f3      	bhi.n	8008dd6 <__lshift+0x6e>
 8008dee:	ebac 0304 	sub.w	r3, ip, r4
 8008df2:	3b15      	subs	r3, #21
 8008df4:	f023 0303 	bic.w	r3, r3, #3
 8008df8:	3304      	adds	r3, #4
 8008dfa:	f104 0015 	add.w	r0, r4, #21
 8008dfe:	4584      	cmp	ip, r0
 8008e00:	bf38      	it	cc
 8008e02:	2304      	movcc	r3, #4
 8008e04:	50ca      	str	r2, [r1, r3]
 8008e06:	b10a      	cbz	r2, 8008e0c <__lshift+0xa4>
 8008e08:	f108 0602 	add.w	r6, r8, #2
 8008e0c:	3e01      	subs	r6, #1
 8008e0e:	4638      	mov	r0, r7
 8008e10:	612e      	str	r6, [r5, #16]
 8008e12:	4621      	mov	r1, r4
 8008e14:	f7ff fdd8 	bl	80089c8 <_Bfree>
 8008e18:	4628      	mov	r0, r5
 8008e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e1e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e22:	3301      	adds	r3, #1
 8008e24:	e7c5      	b.n	8008db2 <__lshift+0x4a>
 8008e26:	3904      	subs	r1, #4
 8008e28:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e2c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e30:	459c      	cmp	ip, r3
 8008e32:	d8f9      	bhi.n	8008e28 <__lshift+0xc0>
 8008e34:	e7ea      	b.n	8008e0c <__lshift+0xa4>
 8008e36:	bf00      	nop
 8008e38:	08009b1c 	.word	0x08009b1c
 8008e3c:	08009b2d 	.word	0x08009b2d

08008e40 <__mcmp>:
 8008e40:	b530      	push	{r4, r5, lr}
 8008e42:	6902      	ldr	r2, [r0, #16]
 8008e44:	690c      	ldr	r4, [r1, #16]
 8008e46:	1b12      	subs	r2, r2, r4
 8008e48:	d10e      	bne.n	8008e68 <__mcmp+0x28>
 8008e4a:	f100 0314 	add.w	r3, r0, #20
 8008e4e:	3114      	adds	r1, #20
 8008e50:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008e54:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008e58:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008e5c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008e60:	42a5      	cmp	r5, r4
 8008e62:	d003      	beq.n	8008e6c <__mcmp+0x2c>
 8008e64:	d305      	bcc.n	8008e72 <__mcmp+0x32>
 8008e66:	2201      	movs	r2, #1
 8008e68:	4610      	mov	r0, r2
 8008e6a:	bd30      	pop	{r4, r5, pc}
 8008e6c:	4283      	cmp	r3, r0
 8008e6e:	d3f3      	bcc.n	8008e58 <__mcmp+0x18>
 8008e70:	e7fa      	b.n	8008e68 <__mcmp+0x28>
 8008e72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e76:	e7f7      	b.n	8008e68 <__mcmp+0x28>

08008e78 <__mdiff>:
 8008e78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e7c:	460c      	mov	r4, r1
 8008e7e:	4606      	mov	r6, r0
 8008e80:	4611      	mov	r1, r2
 8008e82:	4620      	mov	r0, r4
 8008e84:	4690      	mov	r8, r2
 8008e86:	f7ff ffdb 	bl	8008e40 <__mcmp>
 8008e8a:	1e05      	subs	r5, r0, #0
 8008e8c:	d110      	bne.n	8008eb0 <__mdiff+0x38>
 8008e8e:	4629      	mov	r1, r5
 8008e90:	4630      	mov	r0, r6
 8008e92:	f7ff fd59 	bl	8008948 <_Balloc>
 8008e96:	b930      	cbnz	r0, 8008ea6 <__mdiff+0x2e>
 8008e98:	4b3a      	ldr	r3, [pc, #232]	; (8008f84 <__mdiff+0x10c>)
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	f240 2137 	movw	r1, #567	; 0x237
 8008ea0:	4839      	ldr	r0, [pc, #228]	; (8008f88 <__mdiff+0x110>)
 8008ea2:	f000 f967 	bl	8009174 <__assert_func>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008eac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb0:	bfa4      	itt	ge
 8008eb2:	4643      	movge	r3, r8
 8008eb4:	46a0      	movge	r8, r4
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008ebc:	bfa6      	itte	ge
 8008ebe:	461c      	movge	r4, r3
 8008ec0:	2500      	movge	r5, #0
 8008ec2:	2501      	movlt	r5, #1
 8008ec4:	f7ff fd40 	bl	8008948 <_Balloc>
 8008ec8:	b920      	cbnz	r0, 8008ed4 <__mdiff+0x5c>
 8008eca:	4b2e      	ldr	r3, [pc, #184]	; (8008f84 <__mdiff+0x10c>)
 8008ecc:	4602      	mov	r2, r0
 8008ece:	f240 2145 	movw	r1, #581	; 0x245
 8008ed2:	e7e5      	b.n	8008ea0 <__mdiff+0x28>
 8008ed4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008ed8:	6926      	ldr	r6, [r4, #16]
 8008eda:	60c5      	str	r5, [r0, #12]
 8008edc:	f104 0914 	add.w	r9, r4, #20
 8008ee0:	f108 0514 	add.w	r5, r8, #20
 8008ee4:	f100 0e14 	add.w	lr, r0, #20
 8008ee8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008eec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008ef0:	f108 0210 	add.w	r2, r8, #16
 8008ef4:	46f2      	mov	sl, lr
 8008ef6:	2100      	movs	r1, #0
 8008ef8:	f859 3b04 	ldr.w	r3, [r9], #4
 8008efc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008f00:	fa11 f88b 	uxtah	r8, r1, fp
 8008f04:	b299      	uxth	r1, r3
 8008f06:	0c1b      	lsrs	r3, r3, #16
 8008f08:	eba8 0801 	sub.w	r8, r8, r1
 8008f0c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f10:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008f14:	fa1f f888 	uxth.w	r8, r8
 8008f18:	1419      	asrs	r1, r3, #16
 8008f1a:	454e      	cmp	r6, r9
 8008f1c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008f20:	f84a 3b04 	str.w	r3, [sl], #4
 8008f24:	d8e8      	bhi.n	8008ef8 <__mdiff+0x80>
 8008f26:	1b33      	subs	r3, r6, r4
 8008f28:	3b15      	subs	r3, #21
 8008f2a:	f023 0303 	bic.w	r3, r3, #3
 8008f2e:	3304      	adds	r3, #4
 8008f30:	3415      	adds	r4, #21
 8008f32:	42a6      	cmp	r6, r4
 8008f34:	bf38      	it	cc
 8008f36:	2304      	movcc	r3, #4
 8008f38:	441d      	add	r5, r3
 8008f3a:	4473      	add	r3, lr
 8008f3c:	469e      	mov	lr, r3
 8008f3e:	462e      	mov	r6, r5
 8008f40:	4566      	cmp	r6, ip
 8008f42:	d30e      	bcc.n	8008f62 <__mdiff+0xea>
 8008f44:	f10c 0203 	add.w	r2, ip, #3
 8008f48:	1b52      	subs	r2, r2, r5
 8008f4a:	f022 0203 	bic.w	r2, r2, #3
 8008f4e:	3d03      	subs	r5, #3
 8008f50:	45ac      	cmp	ip, r5
 8008f52:	bf38      	it	cc
 8008f54:	2200      	movcc	r2, #0
 8008f56:	4413      	add	r3, r2
 8008f58:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008f5c:	b17a      	cbz	r2, 8008f7e <__mdiff+0x106>
 8008f5e:	6107      	str	r7, [r0, #16]
 8008f60:	e7a4      	b.n	8008eac <__mdiff+0x34>
 8008f62:	f856 8b04 	ldr.w	r8, [r6], #4
 8008f66:	fa11 f288 	uxtah	r2, r1, r8
 8008f6a:	1414      	asrs	r4, r2, #16
 8008f6c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008f70:	b292      	uxth	r2, r2
 8008f72:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008f76:	f84e 2b04 	str.w	r2, [lr], #4
 8008f7a:	1421      	asrs	r1, r4, #16
 8008f7c:	e7e0      	b.n	8008f40 <__mdiff+0xc8>
 8008f7e:	3f01      	subs	r7, #1
 8008f80:	e7ea      	b.n	8008f58 <__mdiff+0xe0>
 8008f82:	bf00      	nop
 8008f84:	08009b1c 	.word	0x08009b1c
 8008f88:	08009b2d 	.word	0x08009b2d

08008f8c <__d2b>:
 8008f8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f90:	460f      	mov	r7, r1
 8008f92:	2101      	movs	r1, #1
 8008f94:	ec59 8b10 	vmov	r8, r9, d0
 8008f98:	4616      	mov	r6, r2
 8008f9a:	f7ff fcd5 	bl	8008948 <_Balloc>
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	b930      	cbnz	r0, 8008fb0 <__d2b+0x24>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	4b24      	ldr	r3, [pc, #144]	; (8009038 <__d2b+0xac>)
 8008fa6:	4825      	ldr	r0, [pc, #148]	; (800903c <__d2b+0xb0>)
 8008fa8:	f240 310f 	movw	r1, #783	; 0x30f
 8008fac:	f000 f8e2 	bl	8009174 <__assert_func>
 8008fb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008fb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fb8:	bb2d      	cbnz	r5, 8009006 <__d2b+0x7a>
 8008fba:	9301      	str	r3, [sp, #4]
 8008fbc:	f1b8 0300 	subs.w	r3, r8, #0
 8008fc0:	d026      	beq.n	8009010 <__d2b+0x84>
 8008fc2:	4668      	mov	r0, sp
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	f7ff fd87 	bl	8008ad8 <__lo0bits>
 8008fca:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008fce:	b1e8      	cbz	r0, 800900c <__d2b+0x80>
 8008fd0:	f1c0 0320 	rsb	r3, r0, #32
 8008fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fd8:	430b      	orrs	r3, r1
 8008fda:	40c2      	lsrs	r2, r0
 8008fdc:	6163      	str	r3, [r4, #20]
 8008fde:	9201      	str	r2, [sp, #4]
 8008fe0:	9b01      	ldr	r3, [sp, #4]
 8008fe2:	61a3      	str	r3, [r4, #24]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	bf14      	ite	ne
 8008fe8:	2202      	movne	r2, #2
 8008fea:	2201      	moveq	r2, #1
 8008fec:	6122      	str	r2, [r4, #16]
 8008fee:	b1bd      	cbz	r5, 8009020 <__d2b+0x94>
 8008ff0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008ff4:	4405      	add	r5, r0
 8008ff6:	603d      	str	r5, [r7, #0]
 8008ff8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ffc:	6030      	str	r0, [r6, #0]
 8008ffe:	4620      	mov	r0, r4
 8009000:	b003      	add	sp, #12
 8009002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009006:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800900a:	e7d6      	b.n	8008fba <__d2b+0x2e>
 800900c:	6161      	str	r1, [r4, #20]
 800900e:	e7e7      	b.n	8008fe0 <__d2b+0x54>
 8009010:	a801      	add	r0, sp, #4
 8009012:	f7ff fd61 	bl	8008ad8 <__lo0bits>
 8009016:	9b01      	ldr	r3, [sp, #4]
 8009018:	6163      	str	r3, [r4, #20]
 800901a:	3020      	adds	r0, #32
 800901c:	2201      	movs	r2, #1
 800901e:	e7e5      	b.n	8008fec <__d2b+0x60>
 8009020:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009024:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009028:	6038      	str	r0, [r7, #0]
 800902a:	6918      	ldr	r0, [r3, #16]
 800902c:	f7ff fd34 	bl	8008a98 <__hi0bits>
 8009030:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009034:	e7e2      	b.n	8008ffc <__d2b+0x70>
 8009036:	bf00      	nop
 8009038:	08009b1c 	.word	0x08009b1c
 800903c:	08009b2d 	.word	0x08009b2d

08009040 <__sread>:
 8009040:	b510      	push	{r4, lr}
 8009042:	460c      	mov	r4, r1
 8009044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009048:	f000 f860 	bl	800910c <_read_r>
 800904c:	2800      	cmp	r0, #0
 800904e:	bfab      	itete	ge
 8009050:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009052:	89a3      	ldrhlt	r3, [r4, #12]
 8009054:	181b      	addge	r3, r3, r0
 8009056:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800905a:	bfac      	ite	ge
 800905c:	6563      	strge	r3, [r4, #84]	; 0x54
 800905e:	81a3      	strhlt	r3, [r4, #12]
 8009060:	bd10      	pop	{r4, pc}

08009062 <__swrite>:
 8009062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009066:	461f      	mov	r7, r3
 8009068:	898b      	ldrh	r3, [r1, #12]
 800906a:	05db      	lsls	r3, r3, #23
 800906c:	4605      	mov	r5, r0
 800906e:	460c      	mov	r4, r1
 8009070:	4616      	mov	r6, r2
 8009072:	d505      	bpl.n	8009080 <__swrite+0x1e>
 8009074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009078:	2302      	movs	r3, #2
 800907a:	2200      	movs	r2, #0
 800907c:	f000 f834 	bl	80090e8 <_lseek_r>
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009086:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	4632      	mov	r2, r6
 800908e:	463b      	mov	r3, r7
 8009090:	4628      	mov	r0, r5
 8009092:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009096:	f000 b85b 	b.w	8009150 <_write_r>

0800909a <__sseek>:
 800909a:	b510      	push	{r4, lr}
 800909c:	460c      	mov	r4, r1
 800909e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a2:	f000 f821 	bl	80090e8 <_lseek_r>
 80090a6:	1c43      	adds	r3, r0, #1
 80090a8:	89a3      	ldrh	r3, [r4, #12]
 80090aa:	bf15      	itete	ne
 80090ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80090ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80090b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80090b6:	81a3      	strheq	r3, [r4, #12]
 80090b8:	bf18      	it	ne
 80090ba:	81a3      	strhne	r3, [r4, #12]
 80090bc:	bd10      	pop	{r4, pc}

080090be <__sclose>:
 80090be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c2:	f000 b801 	b.w	80090c8 <_close_r>
	...

080090c8 <_close_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4d06      	ldr	r5, [pc, #24]	; (80090e4 <_close_r+0x1c>)
 80090cc:	2300      	movs	r3, #0
 80090ce:	4604      	mov	r4, r0
 80090d0:	4608      	mov	r0, r1
 80090d2:	602b      	str	r3, [r5, #0]
 80090d4:	f7f9 f91a 	bl	800230c <_close>
 80090d8:	1c43      	adds	r3, r0, #1
 80090da:	d102      	bne.n	80090e2 <_close_r+0x1a>
 80090dc:	682b      	ldr	r3, [r5, #0]
 80090de:	b103      	cbz	r3, 80090e2 <_close_r+0x1a>
 80090e0:	6023      	str	r3, [r4, #0]
 80090e2:	bd38      	pop	{r3, r4, r5, pc}
 80090e4:	20000818 	.word	0x20000818

080090e8 <_lseek_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	4d07      	ldr	r5, [pc, #28]	; (8009108 <_lseek_r+0x20>)
 80090ec:	4604      	mov	r4, r0
 80090ee:	4608      	mov	r0, r1
 80090f0:	4611      	mov	r1, r2
 80090f2:	2200      	movs	r2, #0
 80090f4:	602a      	str	r2, [r5, #0]
 80090f6:	461a      	mov	r2, r3
 80090f8:	f7f9 f92f 	bl	800235a <_lseek>
 80090fc:	1c43      	adds	r3, r0, #1
 80090fe:	d102      	bne.n	8009106 <_lseek_r+0x1e>
 8009100:	682b      	ldr	r3, [r5, #0]
 8009102:	b103      	cbz	r3, 8009106 <_lseek_r+0x1e>
 8009104:	6023      	str	r3, [r4, #0]
 8009106:	bd38      	pop	{r3, r4, r5, pc}
 8009108:	20000818 	.word	0x20000818

0800910c <_read_r>:
 800910c:	b538      	push	{r3, r4, r5, lr}
 800910e:	4d07      	ldr	r5, [pc, #28]	; (800912c <_read_r+0x20>)
 8009110:	4604      	mov	r4, r0
 8009112:	4608      	mov	r0, r1
 8009114:	4611      	mov	r1, r2
 8009116:	2200      	movs	r2, #0
 8009118:	602a      	str	r2, [r5, #0]
 800911a:	461a      	mov	r2, r3
 800911c:	f7f9 f8bd 	bl	800229a <_read>
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	d102      	bne.n	800912a <_read_r+0x1e>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	b103      	cbz	r3, 800912a <_read_r+0x1e>
 8009128:	6023      	str	r3, [r4, #0]
 800912a:	bd38      	pop	{r3, r4, r5, pc}
 800912c:	20000818 	.word	0x20000818

08009130 <_sbrk_r>:
 8009130:	b538      	push	{r3, r4, r5, lr}
 8009132:	4d06      	ldr	r5, [pc, #24]	; (800914c <_sbrk_r+0x1c>)
 8009134:	2300      	movs	r3, #0
 8009136:	4604      	mov	r4, r0
 8009138:	4608      	mov	r0, r1
 800913a:	602b      	str	r3, [r5, #0]
 800913c:	f7f9 f91a 	bl	8002374 <_sbrk>
 8009140:	1c43      	adds	r3, r0, #1
 8009142:	d102      	bne.n	800914a <_sbrk_r+0x1a>
 8009144:	682b      	ldr	r3, [r5, #0]
 8009146:	b103      	cbz	r3, 800914a <_sbrk_r+0x1a>
 8009148:	6023      	str	r3, [r4, #0]
 800914a:	bd38      	pop	{r3, r4, r5, pc}
 800914c:	20000818 	.word	0x20000818

08009150 <_write_r>:
 8009150:	b538      	push	{r3, r4, r5, lr}
 8009152:	4d07      	ldr	r5, [pc, #28]	; (8009170 <_write_r+0x20>)
 8009154:	4604      	mov	r4, r0
 8009156:	4608      	mov	r0, r1
 8009158:	4611      	mov	r1, r2
 800915a:	2200      	movs	r2, #0
 800915c:	602a      	str	r2, [r5, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	f7f9 f8b8 	bl	80022d4 <_write>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_write_r+0x1e>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_write_r+0x1e>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	20000818 	.word	0x20000818

08009174 <__assert_func>:
 8009174:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009176:	4614      	mov	r4, r2
 8009178:	461a      	mov	r2, r3
 800917a:	4b09      	ldr	r3, [pc, #36]	; (80091a0 <__assert_func+0x2c>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4605      	mov	r5, r0
 8009180:	68d8      	ldr	r0, [r3, #12]
 8009182:	b14c      	cbz	r4, 8009198 <__assert_func+0x24>
 8009184:	4b07      	ldr	r3, [pc, #28]	; (80091a4 <__assert_func+0x30>)
 8009186:	9100      	str	r1, [sp, #0]
 8009188:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800918c:	4906      	ldr	r1, [pc, #24]	; (80091a8 <__assert_func+0x34>)
 800918e:	462b      	mov	r3, r5
 8009190:	f000 f882 	bl	8009298 <fiprintf>
 8009194:	f000 f89f 	bl	80092d6 <abort>
 8009198:	4b04      	ldr	r3, [pc, #16]	; (80091ac <__assert_func+0x38>)
 800919a:	461c      	mov	r4, r3
 800919c:	e7f3      	b.n	8009186 <__assert_func+0x12>
 800919e:	bf00      	nop
 80091a0:	20000064 	.word	0x20000064
 80091a4:	08009d8f 	.word	0x08009d8f
 80091a8:	08009d9c 	.word	0x08009d9c
 80091ac:	08009dca 	.word	0x08009dca

080091b0 <_calloc_r>:
 80091b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091b2:	fba1 2402 	umull	r2, r4, r1, r2
 80091b6:	b94c      	cbnz	r4, 80091cc <_calloc_r+0x1c>
 80091b8:	4611      	mov	r1, r2
 80091ba:	9201      	str	r2, [sp, #4]
 80091bc:	f7ff fa8a 	bl	80086d4 <_malloc_r>
 80091c0:	9a01      	ldr	r2, [sp, #4]
 80091c2:	4605      	mov	r5, r0
 80091c4:	b930      	cbnz	r0, 80091d4 <_calloc_r+0x24>
 80091c6:	4628      	mov	r0, r5
 80091c8:	b003      	add	sp, #12
 80091ca:	bd30      	pop	{r4, r5, pc}
 80091cc:	220c      	movs	r2, #12
 80091ce:	6002      	str	r2, [r0, #0]
 80091d0:	2500      	movs	r5, #0
 80091d2:	e7f8      	b.n	80091c6 <_calloc_r+0x16>
 80091d4:	4621      	mov	r1, r4
 80091d6:	f7fe fb91 	bl	80078fc <memset>
 80091da:	e7f4      	b.n	80091c6 <_calloc_r+0x16>

080091dc <_free_r>:
 80091dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091de:	2900      	cmp	r1, #0
 80091e0:	d044      	beq.n	800926c <_free_r+0x90>
 80091e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e6:	9001      	str	r0, [sp, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	f1a1 0404 	sub.w	r4, r1, #4
 80091ee:	bfb8      	it	lt
 80091f0:	18e4      	addlt	r4, r4, r3
 80091f2:	f7ff fb9d 	bl	8008930 <__malloc_lock>
 80091f6:	4a1e      	ldr	r2, [pc, #120]	; (8009270 <_free_r+0x94>)
 80091f8:	9801      	ldr	r0, [sp, #4]
 80091fa:	6813      	ldr	r3, [r2, #0]
 80091fc:	b933      	cbnz	r3, 800920c <_free_r+0x30>
 80091fe:	6063      	str	r3, [r4, #4]
 8009200:	6014      	str	r4, [r2, #0]
 8009202:	b003      	add	sp, #12
 8009204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009208:	f7ff bb98 	b.w	800893c <__malloc_unlock>
 800920c:	42a3      	cmp	r3, r4
 800920e:	d908      	bls.n	8009222 <_free_r+0x46>
 8009210:	6825      	ldr	r5, [r4, #0]
 8009212:	1961      	adds	r1, r4, r5
 8009214:	428b      	cmp	r3, r1
 8009216:	bf01      	itttt	eq
 8009218:	6819      	ldreq	r1, [r3, #0]
 800921a:	685b      	ldreq	r3, [r3, #4]
 800921c:	1949      	addeq	r1, r1, r5
 800921e:	6021      	streq	r1, [r4, #0]
 8009220:	e7ed      	b.n	80091fe <_free_r+0x22>
 8009222:	461a      	mov	r2, r3
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	b10b      	cbz	r3, 800922c <_free_r+0x50>
 8009228:	42a3      	cmp	r3, r4
 800922a:	d9fa      	bls.n	8009222 <_free_r+0x46>
 800922c:	6811      	ldr	r1, [r2, #0]
 800922e:	1855      	adds	r5, r2, r1
 8009230:	42a5      	cmp	r5, r4
 8009232:	d10b      	bne.n	800924c <_free_r+0x70>
 8009234:	6824      	ldr	r4, [r4, #0]
 8009236:	4421      	add	r1, r4
 8009238:	1854      	adds	r4, r2, r1
 800923a:	42a3      	cmp	r3, r4
 800923c:	6011      	str	r1, [r2, #0]
 800923e:	d1e0      	bne.n	8009202 <_free_r+0x26>
 8009240:	681c      	ldr	r4, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	6053      	str	r3, [r2, #4]
 8009246:	440c      	add	r4, r1
 8009248:	6014      	str	r4, [r2, #0]
 800924a:	e7da      	b.n	8009202 <_free_r+0x26>
 800924c:	d902      	bls.n	8009254 <_free_r+0x78>
 800924e:	230c      	movs	r3, #12
 8009250:	6003      	str	r3, [r0, #0]
 8009252:	e7d6      	b.n	8009202 <_free_r+0x26>
 8009254:	6825      	ldr	r5, [r4, #0]
 8009256:	1961      	adds	r1, r4, r5
 8009258:	428b      	cmp	r3, r1
 800925a:	bf04      	itt	eq
 800925c:	6819      	ldreq	r1, [r3, #0]
 800925e:	685b      	ldreq	r3, [r3, #4]
 8009260:	6063      	str	r3, [r4, #4]
 8009262:	bf04      	itt	eq
 8009264:	1949      	addeq	r1, r1, r5
 8009266:	6021      	streq	r1, [r4, #0]
 8009268:	6054      	str	r4, [r2, #4]
 800926a:	e7ca      	b.n	8009202 <_free_r+0x26>
 800926c:	b003      	add	sp, #12
 800926e:	bd30      	pop	{r4, r5, pc}
 8009270:	20000810 	.word	0x20000810

08009274 <__ascii_mbtowc>:
 8009274:	b082      	sub	sp, #8
 8009276:	b901      	cbnz	r1, 800927a <__ascii_mbtowc+0x6>
 8009278:	a901      	add	r1, sp, #4
 800927a:	b142      	cbz	r2, 800928e <__ascii_mbtowc+0x1a>
 800927c:	b14b      	cbz	r3, 8009292 <__ascii_mbtowc+0x1e>
 800927e:	7813      	ldrb	r3, [r2, #0]
 8009280:	600b      	str	r3, [r1, #0]
 8009282:	7812      	ldrb	r2, [r2, #0]
 8009284:	1e10      	subs	r0, r2, #0
 8009286:	bf18      	it	ne
 8009288:	2001      	movne	r0, #1
 800928a:	b002      	add	sp, #8
 800928c:	4770      	bx	lr
 800928e:	4610      	mov	r0, r2
 8009290:	e7fb      	b.n	800928a <__ascii_mbtowc+0x16>
 8009292:	f06f 0001 	mvn.w	r0, #1
 8009296:	e7f8      	b.n	800928a <__ascii_mbtowc+0x16>

08009298 <fiprintf>:
 8009298:	b40e      	push	{r1, r2, r3}
 800929a:	b503      	push	{r0, r1, lr}
 800929c:	4601      	mov	r1, r0
 800929e:	ab03      	add	r3, sp, #12
 80092a0:	4805      	ldr	r0, [pc, #20]	; (80092b8 <fiprintf+0x20>)
 80092a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092a6:	6800      	ldr	r0, [r0, #0]
 80092a8:	9301      	str	r3, [sp, #4]
 80092aa:	f000 f845 	bl	8009338 <_vfiprintf_r>
 80092ae:	b002      	add	sp, #8
 80092b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092b4:	b003      	add	sp, #12
 80092b6:	4770      	bx	lr
 80092b8:	20000064 	.word	0x20000064

080092bc <__ascii_wctomb>:
 80092bc:	b149      	cbz	r1, 80092d2 <__ascii_wctomb+0x16>
 80092be:	2aff      	cmp	r2, #255	; 0xff
 80092c0:	bf85      	ittet	hi
 80092c2:	238a      	movhi	r3, #138	; 0x8a
 80092c4:	6003      	strhi	r3, [r0, #0]
 80092c6:	700a      	strbls	r2, [r1, #0]
 80092c8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80092cc:	bf98      	it	ls
 80092ce:	2001      	movls	r0, #1
 80092d0:	4770      	bx	lr
 80092d2:	4608      	mov	r0, r1
 80092d4:	4770      	bx	lr

080092d6 <abort>:
 80092d6:	b508      	push	{r3, lr}
 80092d8:	2006      	movs	r0, #6
 80092da:	f000 fa89 	bl	80097f0 <raise>
 80092de:	2001      	movs	r0, #1
 80092e0:	f7f8 ffd1 	bl	8002286 <_exit>

080092e4 <__sfputc_r>:
 80092e4:	6893      	ldr	r3, [r2, #8]
 80092e6:	3b01      	subs	r3, #1
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	b410      	push	{r4}
 80092ec:	6093      	str	r3, [r2, #8]
 80092ee:	da08      	bge.n	8009302 <__sfputc_r+0x1e>
 80092f0:	6994      	ldr	r4, [r2, #24]
 80092f2:	42a3      	cmp	r3, r4
 80092f4:	db01      	blt.n	80092fa <__sfputc_r+0x16>
 80092f6:	290a      	cmp	r1, #10
 80092f8:	d103      	bne.n	8009302 <__sfputc_r+0x1e>
 80092fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092fe:	f000 b935 	b.w	800956c <__swbuf_r>
 8009302:	6813      	ldr	r3, [r2, #0]
 8009304:	1c58      	adds	r0, r3, #1
 8009306:	6010      	str	r0, [r2, #0]
 8009308:	7019      	strb	r1, [r3, #0]
 800930a:	4608      	mov	r0, r1
 800930c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009310:	4770      	bx	lr

08009312 <__sfputs_r>:
 8009312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009314:	4606      	mov	r6, r0
 8009316:	460f      	mov	r7, r1
 8009318:	4614      	mov	r4, r2
 800931a:	18d5      	adds	r5, r2, r3
 800931c:	42ac      	cmp	r4, r5
 800931e:	d101      	bne.n	8009324 <__sfputs_r+0x12>
 8009320:	2000      	movs	r0, #0
 8009322:	e007      	b.n	8009334 <__sfputs_r+0x22>
 8009324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009328:	463a      	mov	r2, r7
 800932a:	4630      	mov	r0, r6
 800932c:	f7ff ffda 	bl	80092e4 <__sfputc_r>
 8009330:	1c43      	adds	r3, r0, #1
 8009332:	d1f3      	bne.n	800931c <__sfputs_r+0xa>
 8009334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009338 <_vfiprintf_r>:
 8009338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800933c:	460d      	mov	r5, r1
 800933e:	b09d      	sub	sp, #116	; 0x74
 8009340:	4614      	mov	r4, r2
 8009342:	4698      	mov	r8, r3
 8009344:	4606      	mov	r6, r0
 8009346:	b118      	cbz	r0, 8009350 <_vfiprintf_r+0x18>
 8009348:	6a03      	ldr	r3, [r0, #32]
 800934a:	b90b      	cbnz	r3, 8009350 <_vfiprintf_r+0x18>
 800934c:	f7fe faa0 	bl	8007890 <__sinit>
 8009350:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009352:	07d9      	lsls	r1, r3, #31
 8009354:	d405      	bmi.n	8009362 <_vfiprintf_r+0x2a>
 8009356:	89ab      	ldrh	r3, [r5, #12]
 8009358:	059a      	lsls	r2, r3, #22
 800935a:	d402      	bmi.n	8009362 <_vfiprintf_r+0x2a>
 800935c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800935e:	f7fe fb04 	bl	800796a <__retarget_lock_acquire_recursive>
 8009362:	89ab      	ldrh	r3, [r5, #12]
 8009364:	071b      	lsls	r3, r3, #28
 8009366:	d501      	bpl.n	800936c <_vfiprintf_r+0x34>
 8009368:	692b      	ldr	r3, [r5, #16]
 800936a:	b99b      	cbnz	r3, 8009394 <_vfiprintf_r+0x5c>
 800936c:	4629      	mov	r1, r5
 800936e:	4630      	mov	r0, r6
 8009370:	f000 f93a 	bl	80095e8 <__swsetup_r>
 8009374:	b170      	cbz	r0, 8009394 <_vfiprintf_r+0x5c>
 8009376:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009378:	07dc      	lsls	r4, r3, #31
 800937a:	d504      	bpl.n	8009386 <_vfiprintf_r+0x4e>
 800937c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009380:	b01d      	add	sp, #116	; 0x74
 8009382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009386:	89ab      	ldrh	r3, [r5, #12]
 8009388:	0598      	lsls	r0, r3, #22
 800938a:	d4f7      	bmi.n	800937c <_vfiprintf_r+0x44>
 800938c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800938e:	f7fe faed 	bl	800796c <__retarget_lock_release_recursive>
 8009392:	e7f3      	b.n	800937c <_vfiprintf_r+0x44>
 8009394:	2300      	movs	r3, #0
 8009396:	9309      	str	r3, [sp, #36]	; 0x24
 8009398:	2320      	movs	r3, #32
 800939a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800939e:	f8cd 800c 	str.w	r8, [sp, #12]
 80093a2:	2330      	movs	r3, #48	; 0x30
 80093a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009558 <_vfiprintf_r+0x220>
 80093a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093ac:	f04f 0901 	mov.w	r9, #1
 80093b0:	4623      	mov	r3, r4
 80093b2:	469a      	mov	sl, r3
 80093b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093b8:	b10a      	cbz	r2, 80093be <_vfiprintf_r+0x86>
 80093ba:	2a25      	cmp	r2, #37	; 0x25
 80093bc:	d1f9      	bne.n	80093b2 <_vfiprintf_r+0x7a>
 80093be:	ebba 0b04 	subs.w	fp, sl, r4
 80093c2:	d00b      	beq.n	80093dc <_vfiprintf_r+0xa4>
 80093c4:	465b      	mov	r3, fp
 80093c6:	4622      	mov	r2, r4
 80093c8:	4629      	mov	r1, r5
 80093ca:	4630      	mov	r0, r6
 80093cc:	f7ff ffa1 	bl	8009312 <__sfputs_r>
 80093d0:	3001      	adds	r0, #1
 80093d2:	f000 80a9 	beq.w	8009528 <_vfiprintf_r+0x1f0>
 80093d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093d8:	445a      	add	r2, fp
 80093da:	9209      	str	r2, [sp, #36]	; 0x24
 80093dc:	f89a 3000 	ldrb.w	r3, [sl]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f000 80a1 	beq.w	8009528 <_vfiprintf_r+0x1f0>
 80093e6:	2300      	movs	r3, #0
 80093e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093f0:	f10a 0a01 	add.w	sl, sl, #1
 80093f4:	9304      	str	r3, [sp, #16]
 80093f6:	9307      	str	r3, [sp, #28]
 80093f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093fc:	931a      	str	r3, [sp, #104]	; 0x68
 80093fe:	4654      	mov	r4, sl
 8009400:	2205      	movs	r2, #5
 8009402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009406:	4854      	ldr	r0, [pc, #336]	; (8009558 <_vfiprintf_r+0x220>)
 8009408:	f7f6 fefa 	bl	8000200 <memchr>
 800940c:	9a04      	ldr	r2, [sp, #16]
 800940e:	b9d8      	cbnz	r0, 8009448 <_vfiprintf_r+0x110>
 8009410:	06d1      	lsls	r1, r2, #27
 8009412:	bf44      	itt	mi
 8009414:	2320      	movmi	r3, #32
 8009416:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800941a:	0713      	lsls	r3, r2, #28
 800941c:	bf44      	itt	mi
 800941e:	232b      	movmi	r3, #43	; 0x2b
 8009420:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009424:	f89a 3000 	ldrb.w	r3, [sl]
 8009428:	2b2a      	cmp	r3, #42	; 0x2a
 800942a:	d015      	beq.n	8009458 <_vfiprintf_r+0x120>
 800942c:	9a07      	ldr	r2, [sp, #28]
 800942e:	4654      	mov	r4, sl
 8009430:	2000      	movs	r0, #0
 8009432:	f04f 0c0a 	mov.w	ip, #10
 8009436:	4621      	mov	r1, r4
 8009438:	f811 3b01 	ldrb.w	r3, [r1], #1
 800943c:	3b30      	subs	r3, #48	; 0x30
 800943e:	2b09      	cmp	r3, #9
 8009440:	d94d      	bls.n	80094de <_vfiprintf_r+0x1a6>
 8009442:	b1b0      	cbz	r0, 8009472 <_vfiprintf_r+0x13a>
 8009444:	9207      	str	r2, [sp, #28]
 8009446:	e014      	b.n	8009472 <_vfiprintf_r+0x13a>
 8009448:	eba0 0308 	sub.w	r3, r0, r8
 800944c:	fa09 f303 	lsl.w	r3, r9, r3
 8009450:	4313      	orrs	r3, r2
 8009452:	9304      	str	r3, [sp, #16]
 8009454:	46a2      	mov	sl, r4
 8009456:	e7d2      	b.n	80093fe <_vfiprintf_r+0xc6>
 8009458:	9b03      	ldr	r3, [sp, #12]
 800945a:	1d19      	adds	r1, r3, #4
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	9103      	str	r1, [sp, #12]
 8009460:	2b00      	cmp	r3, #0
 8009462:	bfbb      	ittet	lt
 8009464:	425b      	neglt	r3, r3
 8009466:	f042 0202 	orrlt.w	r2, r2, #2
 800946a:	9307      	strge	r3, [sp, #28]
 800946c:	9307      	strlt	r3, [sp, #28]
 800946e:	bfb8      	it	lt
 8009470:	9204      	strlt	r2, [sp, #16]
 8009472:	7823      	ldrb	r3, [r4, #0]
 8009474:	2b2e      	cmp	r3, #46	; 0x2e
 8009476:	d10c      	bne.n	8009492 <_vfiprintf_r+0x15a>
 8009478:	7863      	ldrb	r3, [r4, #1]
 800947a:	2b2a      	cmp	r3, #42	; 0x2a
 800947c:	d134      	bne.n	80094e8 <_vfiprintf_r+0x1b0>
 800947e:	9b03      	ldr	r3, [sp, #12]
 8009480:	1d1a      	adds	r2, r3, #4
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	9203      	str	r2, [sp, #12]
 8009486:	2b00      	cmp	r3, #0
 8009488:	bfb8      	it	lt
 800948a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800948e:	3402      	adds	r4, #2
 8009490:	9305      	str	r3, [sp, #20]
 8009492:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009568 <_vfiprintf_r+0x230>
 8009496:	7821      	ldrb	r1, [r4, #0]
 8009498:	2203      	movs	r2, #3
 800949a:	4650      	mov	r0, sl
 800949c:	f7f6 feb0 	bl	8000200 <memchr>
 80094a0:	b138      	cbz	r0, 80094b2 <_vfiprintf_r+0x17a>
 80094a2:	9b04      	ldr	r3, [sp, #16]
 80094a4:	eba0 000a 	sub.w	r0, r0, sl
 80094a8:	2240      	movs	r2, #64	; 0x40
 80094aa:	4082      	lsls	r2, r0
 80094ac:	4313      	orrs	r3, r2
 80094ae:	3401      	adds	r4, #1
 80094b0:	9304      	str	r3, [sp, #16]
 80094b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b6:	4829      	ldr	r0, [pc, #164]	; (800955c <_vfiprintf_r+0x224>)
 80094b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094bc:	2206      	movs	r2, #6
 80094be:	f7f6 fe9f 	bl	8000200 <memchr>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d03f      	beq.n	8009546 <_vfiprintf_r+0x20e>
 80094c6:	4b26      	ldr	r3, [pc, #152]	; (8009560 <_vfiprintf_r+0x228>)
 80094c8:	bb1b      	cbnz	r3, 8009512 <_vfiprintf_r+0x1da>
 80094ca:	9b03      	ldr	r3, [sp, #12]
 80094cc:	3307      	adds	r3, #7
 80094ce:	f023 0307 	bic.w	r3, r3, #7
 80094d2:	3308      	adds	r3, #8
 80094d4:	9303      	str	r3, [sp, #12]
 80094d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d8:	443b      	add	r3, r7
 80094da:	9309      	str	r3, [sp, #36]	; 0x24
 80094dc:	e768      	b.n	80093b0 <_vfiprintf_r+0x78>
 80094de:	fb0c 3202 	mla	r2, ip, r2, r3
 80094e2:	460c      	mov	r4, r1
 80094e4:	2001      	movs	r0, #1
 80094e6:	e7a6      	b.n	8009436 <_vfiprintf_r+0xfe>
 80094e8:	2300      	movs	r3, #0
 80094ea:	3401      	adds	r4, #1
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	4619      	mov	r1, r3
 80094f0:	f04f 0c0a 	mov.w	ip, #10
 80094f4:	4620      	mov	r0, r4
 80094f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094fa:	3a30      	subs	r2, #48	; 0x30
 80094fc:	2a09      	cmp	r2, #9
 80094fe:	d903      	bls.n	8009508 <_vfiprintf_r+0x1d0>
 8009500:	2b00      	cmp	r3, #0
 8009502:	d0c6      	beq.n	8009492 <_vfiprintf_r+0x15a>
 8009504:	9105      	str	r1, [sp, #20]
 8009506:	e7c4      	b.n	8009492 <_vfiprintf_r+0x15a>
 8009508:	fb0c 2101 	mla	r1, ip, r1, r2
 800950c:	4604      	mov	r4, r0
 800950e:	2301      	movs	r3, #1
 8009510:	e7f0      	b.n	80094f4 <_vfiprintf_r+0x1bc>
 8009512:	ab03      	add	r3, sp, #12
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	462a      	mov	r2, r5
 8009518:	4b12      	ldr	r3, [pc, #72]	; (8009564 <_vfiprintf_r+0x22c>)
 800951a:	a904      	add	r1, sp, #16
 800951c:	4630      	mov	r0, r6
 800951e:	f7fd fd65 	bl	8006fec <_printf_float>
 8009522:	4607      	mov	r7, r0
 8009524:	1c78      	adds	r0, r7, #1
 8009526:	d1d6      	bne.n	80094d6 <_vfiprintf_r+0x19e>
 8009528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800952a:	07d9      	lsls	r1, r3, #31
 800952c:	d405      	bmi.n	800953a <_vfiprintf_r+0x202>
 800952e:	89ab      	ldrh	r3, [r5, #12]
 8009530:	059a      	lsls	r2, r3, #22
 8009532:	d402      	bmi.n	800953a <_vfiprintf_r+0x202>
 8009534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009536:	f7fe fa19 	bl	800796c <__retarget_lock_release_recursive>
 800953a:	89ab      	ldrh	r3, [r5, #12]
 800953c:	065b      	lsls	r3, r3, #25
 800953e:	f53f af1d 	bmi.w	800937c <_vfiprintf_r+0x44>
 8009542:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009544:	e71c      	b.n	8009380 <_vfiprintf_r+0x48>
 8009546:	ab03      	add	r3, sp, #12
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	462a      	mov	r2, r5
 800954c:	4b05      	ldr	r3, [pc, #20]	; (8009564 <_vfiprintf_r+0x22c>)
 800954e:	a904      	add	r1, sp, #16
 8009550:	4630      	mov	r0, r6
 8009552:	f7fd ffef 	bl	8007534 <_printf_i>
 8009556:	e7e4      	b.n	8009522 <_vfiprintf_r+0x1ea>
 8009558:	08009dcb 	.word	0x08009dcb
 800955c:	08009dd5 	.word	0x08009dd5
 8009560:	08006fed 	.word	0x08006fed
 8009564:	08009313 	.word	0x08009313
 8009568:	08009dd1 	.word	0x08009dd1

0800956c <__swbuf_r>:
 800956c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956e:	460e      	mov	r6, r1
 8009570:	4614      	mov	r4, r2
 8009572:	4605      	mov	r5, r0
 8009574:	b118      	cbz	r0, 800957e <__swbuf_r+0x12>
 8009576:	6a03      	ldr	r3, [r0, #32]
 8009578:	b90b      	cbnz	r3, 800957e <__swbuf_r+0x12>
 800957a:	f7fe f989 	bl	8007890 <__sinit>
 800957e:	69a3      	ldr	r3, [r4, #24]
 8009580:	60a3      	str	r3, [r4, #8]
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	071a      	lsls	r2, r3, #28
 8009586:	d525      	bpl.n	80095d4 <__swbuf_r+0x68>
 8009588:	6923      	ldr	r3, [r4, #16]
 800958a:	b31b      	cbz	r3, 80095d4 <__swbuf_r+0x68>
 800958c:	6823      	ldr	r3, [r4, #0]
 800958e:	6922      	ldr	r2, [r4, #16]
 8009590:	1a98      	subs	r0, r3, r2
 8009592:	6963      	ldr	r3, [r4, #20]
 8009594:	b2f6      	uxtb	r6, r6
 8009596:	4283      	cmp	r3, r0
 8009598:	4637      	mov	r7, r6
 800959a:	dc04      	bgt.n	80095a6 <__swbuf_r+0x3a>
 800959c:	4621      	mov	r1, r4
 800959e:	4628      	mov	r0, r5
 80095a0:	f7ff f99e 	bl	80088e0 <_fflush_r>
 80095a4:	b9e0      	cbnz	r0, 80095e0 <__swbuf_r+0x74>
 80095a6:	68a3      	ldr	r3, [r4, #8]
 80095a8:	3b01      	subs	r3, #1
 80095aa:	60a3      	str	r3, [r4, #8]
 80095ac:	6823      	ldr	r3, [r4, #0]
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	6022      	str	r2, [r4, #0]
 80095b2:	701e      	strb	r6, [r3, #0]
 80095b4:	6962      	ldr	r2, [r4, #20]
 80095b6:	1c43      	adds	r3, r0, #1
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d004      	beq.n	80095c6 <__swbuf_r+0x5a>
 80095bc:	89a3      	ldrh	r3, [r4, #12]
 80095be:	07db      	lsls	r3, r3, #31
 80095c0:	d506      	bpl.n	80095d0 <__swbuf_r+0x64>
 80095c2:	2e0a      	cmp	r6, #10
 80095c4:	d104      	bne.n	80095d0 <__swbuf_r+0x64>
 80095c6:	4621      	mov	r1, r4
 80095c8:	4628      	mov	r0, r5
 80095ca:	f7ff f989 	bl	80088e0 <_fflush_r>
 80095ce:	b938      	cbnz	r0, 80095e0 <__swbuf_r+0x74>
 80095d0:	4638      	mov	r0, r7
 80095d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095d4:	4621      	mov	r1, r4
 80095d6:	4628      	mov	r0, r5
 80095d8:	f000 f806 	bl	80095e8 <__swsetup_r>
 80095dc:	2800      	cmp	r0, #0
 80095de:	d0d5      	beq.n	800958c <__swbuf_r+0x20>
 80095e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80095e4:	e7f4      	b.n	80095d0 <__swbuf_r+0x64>
	...

080095e8 <__swsetup_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4b2a      	ldr	r3, [pc, #168]	; (8009694 <__swsetup_r+0xac>)
 80095ec:	4605      	mov	r5, r0
 80095ee:	6818      	ldr	r0, [r3, #0]
 80095f0:	460c      	mov	r4, r1
 80095f2:	b118      	cbz	r0, 80095fc <__swsetup_r+0x14>
 80095f4:	6a03      	ldr	r3, [r0, #32]
 80095f6:	b90b      	cbnz	r3, 80095fc <__swsetup_r+0x14>
 80095f8:	f7fe f94a 	bl	8007890 <__sinit>
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009602:	0718      	lsls	r0, r3, #28
 8009604:	d422      	bmi.n	800964c <__swsetup_r+0x64>
 8009606:	06d9      	lsls	r1, r3, #27
 8009608:	d407      	bmi.n	800961a <__swsetup_r+0x32>
 800960a:	2309      	movs	r3, #9
 800960c:	602b      	str	r3, [r5, #0]
 800960e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009612:	81a3      	strh	r3, [r4, #12]
 8009614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009618:	e034      	b.n	8009684 <__swsetup_r+0x9c>
 800961a:	0758      	lsls	r0, r3, #29
 800961c:	d512      	bpl.n	8009644 <__swsetup_r+0x5c>
 800961e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009620:	b141      	cbz	r1, 8009634 <__swsetup_r+0x4c>
 8009622:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009626:	4299      	cmp	r1, r3
 8009628:	d002      	beq.n	8009630 <__swsetup_r+0x48>
 800962a:	4628      	mov	r0, r5
 800962c:	f7ff fdd6 	bl	80091dc <_free_r>
 8009630:	2300      	movs	r3, #0
 8009632:	6363      	str	r3, [r4, #52]	; 0x34
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800963a:	81a3      	strh	r3, [r4, #12]
 800963c:	2300      	movs	r3, #0
 800963e:	6063      	str	r3, [r4, #4]
 8009640:	6923      	ldr	r3, [r4, #16]
 8009642:	6023      	str	r3, [r4, #0]
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	f043 0308 	orr.w	r3, r3, #8
 800964a:	81a3      	strh	r3, [r4, #12]
 800964c:	6923      	ldr	r3, [r4, #16]
 800964e:	b94b      	cbnz	r3, 8009664 <__swsetup_r+0x7c>
 8009650:	89a3      	ldrh	r3, [r4, #12]
 8009652:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009656:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800965a:	d003      	beq.n	8009664 <__swsetup_r+0x7c>
 800965c:	4621      	mov	r1, r4
 800965e:	4628      	mov	r0, r5
 8009660:	f000 f840 	bl	80096e4 <__smakebuf_r>
 8009664:	89a0      	ldrh	r0, [r4, #12]
 8009666:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800966a:	f010 0301 	ands.w	r3, r0, #1
 800966e:	d00a      	beq.n	8009686 <__swsetup_r+0x9e>
 8009670:	2300      	movs	r3, #0
 8009672:	60a3      	str	r3, [r4, #8]
 8009674:	6963      	ldr	r3, [r4, #20]
 8009676:	425b      	negs	r3, r3
 8009678:	61a3      	str	r3, [r4, #24]
 800967a:	6923      	ldr	r3, [r4, #16]
 800967c:	b943      	cbnz	r3, 8009690 <__swsetup_r+0xa8>
 800967e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009682:	d1c4      	bne.n	800960e <__swsetup_r+0x26>
 8009684:	bd38      	pop	{r3, r4, r5, pc}
 8009686:	0781      	lsls	r1, r0, #30
 8009688:	bf58      	it	pl
 800968a:	6963      	ldrpl	r3, [r4, #20]
 800968c:	60a3      	str	r3, [r4, #8]
 800968e:	e7f4      	b.n	800967a <__swsetup_r+0x92>
 8009690:	2000      	movs	r0, #0
 8009692:	e7f7      	b.n	8009684 <__swsetup_r+0x9c>
 8009694:	20000064 	.word	0x20000064

08009698 <__swhatbuf_r>:
 8009698:	b570      	push	{r4, r5, r6, lr}
 800969a:	460c      	mov	r4, r1
 800969c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a0:	2900      	cmp	r1, #0
 80096a2:	b096      	sub	sp, #88	; 0x58
 80096a4:	4615      	mov	r5, r2
 80096a6:	461e      	mov	r6, r3
 80096a8:	da0d      	bge.n	80096c6 <__swhatbuf_r+0x2e>
 80096aa:	89a3      	ldrh	r3, [r4, #12]
 80096ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80096b0:	f04f 0100 	mov.w	r1, #0
 80096b4:	bf0c      	ite	eq
 80096b6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80096ba:	2340      	movne	r3, #64	; 0x40
 80096bc:	2000      	movs	r0, #0
 80096be:	6031      	str	r1, [r6, #0]
 80096c0:	602b      	str	r3, [r5, #0]
 80096c2:	b016      	add	sp, #88	; 0x58
 80096c4:	bd70      	pop	{r4, r5, r6, pc}
 80096c6:	466a      	mov	r2, sp
 80096c8:	f000 f848 	bl	800975c <_fstat_r>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	dbec      	blt.n	80096aa <__swhatbuf_r+0x12>
 80096d0:	9901      	ldr	r1, [sp, #4]
 80096d2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80096d6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80096da:	4259      	negs	r1, r3
 80096dc:	4159      	adcs	r1, r3
 80096de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096e2:	e7eb      	b.n	80096bc <__swhatbuf_r+0x24>

080096e4 <__smakebuf_r>:
 80096e4:	898b      	ldrh	r3, [r1, #12]
 80096e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096e8:	079d      	lsls	r5, r3, #30
 80096ea:	4606      	mov	r6, r0
 80096ec:	460c      	mov	r4, r1
 80096ee:	d507      	bpl.n	8009700 <__smakebuf_r+0x1c>
 80096f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096f4:	6023      	str	r3, [r4, #0]
 80096f6:	6123      	str	r3, [r4, #16]
 80096f8:	2301      	movs	r3, #1
 80096fa:	6163      	str	r3, [r4, #20]
 80096fc:	b002      	add	sp, #8
 80096fe:	bd70      	pop	{r4, r5, r6, pc}
 8009700:	ab01      	add	r3, sp, #4
 8009702:	466a      	mov	r2, sp
 8009704:	f7ff ffc8 	bl	8009698 <__swhatbuf_r>
 8009708:	9900      	ldr	r1, [sp, #0]
 800970a:	4605      	mov	r5, r0
 800970c:	4630      	mov	r0, r6
 800970e:	f7fe ffe1 	bl	80086d4 <_malloc_r>
 8009712:	b948      	cbnz	r0, 8009728 <__smakebuf_r+0x44>
 8009714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009718:	059a      	lsls	r2, r3, #22
 800971a:	d4ef      	bmi.n	80096fc <__smakebuf_r+0x18>
 800971c:	f023 0303 	bic.w	r3, r3, #3
 8009720:	f043 0302 	orr.w	r3, r3, #2
 8009724:	81a3      	strh	r3, [r4, #12]
 8009726:	e7e3      	b.n	80096f0 <__smakebuf_r+0xc>
 8009728:	89a3      	ldrh	r3, [r4, #12]
 800972a:	6020      	str	r0, [r4, #0]
 800972c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009730:	81a3      	strh	r3, [r4, #12]
 8009732:	9b00      	ldr	r3, [sp, #0]
 8009734:	6163      	str	r3, [r4, #20]
 8009736:	9b01      	ldr	r3, [sp, #4]
 8009738:	6120      	str	r0, [r4, #16]
 800973a:	b15b      	cbz	r3, 8009754 <__smakebuf_r+0x70>
 800973c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009740:	4630      	mov	r0, r6
 8009742:	f000 f81d 	bl	8009780 <_isatty_r>
 8009746:	b128      	cbz	r0, 8009754 <__smakebuf_r+0x70>
 8009748:	89a3      	ldrh	r3, [r4, #12]
 800974a:	f023 0303 	bic.w	r3, r3, #3
 800974e:	f043 0301 	orr.w	r3, r3, #1
 8009752:	81a3      	strh	r3, [r4, #12]
 8009754:	89a3      	ldrh	r3, [r4, #12]
 8009756:	431d      	orrs	r5, r3
 8009758:	81a5      	strh	r5, [r4, #12]
 800975a:	e7cf      	b.n	80096fc <__smakebuf_r+0x18>

0800975c <_fstat_r>:
 800975c:	b538      	push	{r3, r4, r5, lr}
 800975e:	4d07      	ldr	r5, [pc, #28]	; (800977c <_fstat_r+0x20>)
 8009760:	2300      	movs	r3, #0
 8009762:	4604      	mov	r4, r0
 8009764:	4608      	mov	r0, r1
 8009766:	4611      	mov	r1, r2
 8009768:	602b      	str	r3, [r5, #0]
 800976a:	f7f8 fddb 	bl	8002324 <_fstat>
 800976e:	1c43      	adds	r3, r0, #1
 8009770:	d102      	bne.n	8009778 <_fstat_r+0x1c>
 8009772:	682b      	ldr	r3, [r5, #0]
 8009774:	b103      	cbz	r3, 8009778 <_fstat_r+0x1c>
 8009776:	6023      	str	r3, [r4, #0]
 8009778:	bd38      	pop	{r3, r4, r5, pc}
 800977a:	bf00      	nop
 800977c:	20000818 	.word	0x20000818

08009780 <_isatty_r>:
 8009780:	b538      	push	{r3, r4, r5, lr}
 8009782:	4d06      	ldr	r5, [pc, #24]	; (800979c <_isatty_r+0x1c>)
 8009784:	2300      	movs	r3, #0
 8009786:	4604      	mov	r4, r0
 8009788:	4608      	mov	r0, r1
 800978a:	602b      	str	r3, [r5, #0]
 800978c:	f7f8 fdda 	bl	8002344 <_isatty>
 8009790:	1c43      	adds	r3, r0, #1
 8009792:	d102      	bne.n	800979a <_isatty_r+0x1a>
 8009794:	682b      	ldr	r3, [r5, #0]
 8009796:	b103      	cbz	r3, 800979a <_isatty_r+0x1a>
 8009798:	6023      	str	r3, [r4, #0]
 800979a:	bd38      	pop	{r3, r4, r5, pc}
 800979c:	20000818 	.word	0x20000818

080097a0 <_raise_r>:
 80097a0:	291f      	cmp	r1, #31
 80097a2:	b538      	push	{r3, r4, r5, lr}
 80097a4:	4604      	mov	r4, r0
 80097a6:	460d      	mov	r5, r1
 80097a8:	d904      	bls.n	80097b4 <_raise_r+0x14>
 80097aa:	2316      	movs	r3, #22
 80097ac:	6003      	str	r3, [r0, #0]
 80097ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097b2:	bd38      	pop	{r3, r4, r5, pc}
 80097b4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80097b6:	b112      	cbz	r2, 80097be <_raise_r+0x1e>
 80097b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80097bc:	b94b      	cbnz	r3, 80097d2 <_raise_r+0x32>
 80097be:	4620      	mov	r0, r4
 80097c0:	f000 f830 	bl	8009824 <_getpid_r>
 80097c4:	462a      	mov	r2, r5
 80097c6:	4601      	mov	r1, r0
 80097c8:	4620      	mov	r0, r4
 80097ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ce:	f000 b817 	b.w	8009800 <_kill_r>
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d00a      	beq.n	80097ec <_raise_r+0x4c>
 80097d6:	1c59      	adds	r1, r3, #1
 80097d8:	d103      	bne.n	80097e2 <_raise_r+0x42>
 80097da:	2316      	movs	r3, #22
 80097dc:	6003      	str	r3, [r0, #0]
 80097de:	2001      	movs	r0, #1
 80097e0:	e7e7      	b.n	80097b2 <_raise_r+0x12>
 80097e2:	2400      	movs	r4, #0
 80097e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097e8:	4628      	mov	r0, r5
 80097ea:	4798      	blx	r3
 80097ec:	2000      	movs	r0, #0
 80097ee:	e7e0      	b.n	80097b2 <_raise_r+0x12>

080097f0 <raise>:
 80097f0:	4b02      	ldr	r3, [pc, #8]	; (80097fc <raise+0xc>)
 80097f2:	4601      	mov	r1, r0
 80097f4:	6818      	ldr	r0, [r3, #0]
 80097f6:	f7ff bfd3 	b.w	80097a0 <_raise_r>
 80097fa:	bf00      	nop
 80097fc:	20000064 	.word	0x20000064

08009800 <_kill_r>:
 8009800:	b538      	push	{r3, r4, r5, lr}
 8009802:	4d07      	ldr	r5, [pc, #28]	; (8009820 <_kill_r+0x20>)
 8009804:	2300      	movs	r3, #0
 8009806:	4604      	mov	r4, r0
 8009808:	4608      	mov	r0, r1
 800980a:	4611      	mov	r1, r2
 800980c:	602b      	str	r3, [r5, #0]
 800980e:	f7f8 fd2a 	bl	8002266 <_kill>
 8009812:	1c43      	adds	r3, r0, #1
 8009814:	d102      	bne.n	800981c <_kill_r+0x1c>
 8009816:	682b      	ldr	r3, [r5, #0]
 8009818:	b103      	cbz	r3, 800981c <_kill_r+0x1c>
 800981a:	6023      	str	r3, [r4, #0]
 800981c:	bd38      	pop	{r3, r4, r5, pc}
 800981e:	bf00      	nop
 8009820:	20000818 	.word	0x20000818

08009824 <_getpid_r>:
 8009824:	f7f8 bd17 	b.w	8002256 <_getpid>

08009828 <_init>:
 8009828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982a:	bf00      	nop
 800982c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800982e:	bc08      	pop	{r3}
 8009830:	469e      	mov	lr, r3
 8009832:	4770      	bx	lr

08009834 <_fini>:
 8009834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009836:	bf00      	nop
 8009838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800983a:	bc08      	pop	{r3}
 800983c:	469e      	mov	lr, r3
 800983e:	4770      	bx	lr
