# DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING
This project demonstrates the complete RTL-to-GDSII physical design flow using the OpenLANE toolchain and the SkyWater SKY130 PDK, starting from Verilog RTL and ending with a manufacturable GDSII layout
