verilog xil_defaultlib --include "../../../../synth_top.gen/sources_1/bd/system_top_level/ipshared/d0f7" \
"../../../bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.v" \
"../../../bd/system_top_level/ip/system_top_level_util_vector_logic_0_0/sim/system_top_level_util_vector_logic_0_0.v" \
"../../../bd/system_top_level/ip/system_top_level_util_vector_logic_0_1/sim/system_top_level_util_vector_logic_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
