<!--                                                                       -->
<!-- Copyright (C) 2014-2020 Analog Devices, Inc.                          -->
<!-- This is a machine generated file, do not modify                       -->
<!-- Please send bug reports to https://ez.analog.com/sw-interface-tools/  -->
<!--                                                                       -->

<adi_regmap_dac>
	<Register>
		<Name>REG_VERSION</Name>
		<Address>0x0000</Address>
		<Description>Version and Scratch Registers (REG_VERSION)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>VERSION[31:0]</Name>
				<Access>RO</Access>
				<Description>VERSION[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>Version number. Unique to all cores. Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_ID</Name>
		<Address>0x0004</Address>
		<Description>Version and Scratch Registers (REG_ID)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>ID[31:0]</Name>
				<Access>RO</Access>
				<Description>ID[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>Instance identifier number. Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_SCRATCH</Name>
		<Address>0x0008</Address>
		<Description>Version and Scratch Registers (REG_SCRATCH)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>SCRATCH[31:0]</Name>
				<Access>RW</Access>
				<Description>SCRATCH[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>Scratch register. Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CONFIG</Name>
		<Address>0x000C</Address>
		<Description>Version and Scratch Registers (REG_CONFIG)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>IQCORRECTION_DISABLE</Name>
				<Access>RO</Access>
				<Description>IQCORRECTION_DISABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the IQ Correction module was not implemented. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DCFILTER_DISABLE</Name>
				<Access>RO</Access>
				<Description>DCFILTER_DISABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the DC Filter module was not implemented. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>1</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DATAFORMAT_DISABLE</Name>
				<Access>RO</Access>
				<Description>DATAFORMAT_DISABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the Data Format module was not implemented. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>2</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>USERPORTS_DISABLE</Name>
				<Access>RO</Access>
				<Description>USERPORTS_DISABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the logic related to the User Data Format (e.g. decimation) was not implemented. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>3</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>MODE_1R1T</Name>
				<Access>RO</Access>
				<Description>MODE_1R1T</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the core was implemented in 1 channel mode. (e.g. refer to AD9361 data sheet) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>4</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DELAY_CONTROL_DISABLE</Name>
				<Access>RO</Access>
				<Description>DELAY_CONTROL_DISABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the delay control is disabled for this IP. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>5</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DDS_DISABLE</Name>
				<Access>RO</Access>
				<Description>DDS_DISABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the DDS is disabled for this IP. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>6</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>CMOS_OR_LVDS_N</Name>
				<Access>RO</Access>
				<Description>CMOS_OR_LVDS_N</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>CMOS or LVDS mode is used for the interface. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>7</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>PPS_RECEIVER_ENABLE</Name>
				<Access>RO</Access>
				<Description>PPS_RECEIVER_ENABLE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates the PPS receiver is enabled. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>8</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>SCALECORRECTION_ONLY</Name>
				<Access>RO</Access>
				<Description>SCALECORRECTION_ONLY</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, indicates that the IQ Correction module implements only scale correction. IQ correction must be enabled. (as a result of a configuration of the IP instance) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>9</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_PPS_IRQ_MASK</Name>
		<Address>0x0010</Address>
		<Description>PPS Interrupt mask (REG_PPS_IRQ_MASK)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>PPS_IRQ_MASK</Name>
				<Access>RW</Access>
				<Description>PPS_IRQ_MASK</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Mask bit for the 1PPS receiver interrupt Default value: 0x1</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_FPGA_INFO</Name>
		<Address>0x001C</Address>
		<Description>FPGA device information [[https://github.com/analogdevicesinc/hdl/blob/master/library/scripts/adi_intel_device_info_enc.tcl |Intel encoded values]] [[https://github.com/analogdevicesinc/hdl/blob/master/library/scripts/adi_xilinx_device_info_enc.tcl |Xilinx encoded values]] (REG_FPGA_INFO)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>FPGA_TECHNOLOGY</Name>
				<Access>RO</Access>
				<Description>FPGA_TECHNOLOGY</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Encoded value describing the technology/generation of the FPGA device (arria 10/7series) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>24</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>FPGA_FAMILY</Name>
				<Access>RO</Access>
				<Description>FPGA_FAMILY</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Encoded value describing the family variant of the FPGA device(e.g., SX, GX, GT or zynq, kintex, virtex) Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>SPEED_GRADE</Name>
				<Access>RO</Access>
				<Description>SPEED_GRADE</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Encoded value describing the FPGA's speed-grade Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>8</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>DEV_PACKAGE</Name>
				<Access>RO</Access>
				<Description>DEV_PACKAGE</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Encoded value describing the device package. The package might affect high-speed interfaces Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_RSTN</Name>
		<Address>0x0040</Address>
		<Description>DAC Interface Control &amp; Status (REG_RSTN)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>CE_N</Name>
				<Access>RW</Access>
				<Description>CE_N</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Clock enable, default is enabled(0x0). An inverse version of the signal is exported out of the module to control clock enables Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>2</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>MMCM_RSTN</Name>
				<Access>RW</Access>
				<Description>MMCM_RSTN</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>MMCM reset only (required for DRP access). Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>1</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>RSTN</Name>
				<Access>RW</Access>
				<Description>RSTN</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CNTRL_1</Name>
		<Address>0x0044</Address>
		<Description>DAC Interface Control &amp; Status (REG_CNTRL_1)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>SYNC</Name>
				<Access>RW</Access>
				<Description>SYNC</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Setting this bit synchronizes channels within a DAC, and across multiple instances. This bit self clears. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CNTRL_2</Name>
		<Address>0x0048</Address>
		<Description>DAC Interface Control &amp; Status (REG_CNTRL_2)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>PAR_TYPE</Name>
				<Access>RW</Access>
				<Description>PAR_TYPE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Select parity even (0x0) or odd (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>7</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>PAR_ENB</Name>
				<Access>RW</Access>
				<Description>PAR_ENB</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Select parity (0x1) or frame (0x0) mode. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>6</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>R1_MODE</Name>
				<Access>RW</Access>
				<Description>R1_MODE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Select number of RF channels 1 (0x1) or 2 (0x0). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>5</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DATA_FORMAT</Name>
				<Access>RW</Access>
				<Description>DATA_FORMAT</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Select data format 2's complement (0x0) or offset binary (0x1). NOT-APPLICABLE if DAC_DP_DISABLE is set (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>4</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>RESERVED[3:0]</Name>
				<Access>NA</Access>
				<Description>RESERVED[3:0]</Description>
				<Visibility>Public</Visibility>
				<Width>4</Width>
				<Notes>Reserved Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>4</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_RATECNTRL</Name>
		<Address>0x004C</Address>
		<Description>DAC Interface Control &amp; Status (REG_RATECNTRL)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>RATE[7:0]</Name>
				<Access>RW</Access>
				<Description>RATE[7:0]</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>The effective dac rate (the maximum possible rate is dependent on the interface clock). The samples are generated at 1/RATE of the interface clock. Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_FRAME</Name>
		<Address>0x0050</Address>
		<Description>DAC Interface Control &amp; Status (REG_FRAME)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>FRAME</Name>
				<Access>RW</Access>
				<Description>FRAME</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>The use of frame is device specific. Usually setting this bit to 1 generates a FRAME (1 DCI clock period) pulse on the interface. This bit self clears. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_STATUS</Name>
		<Address>0x0054</Address>
		<Description>DAC Interface Control &amp; Status (REG_STATUS)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>CLK_FREQ[31:0]</Name>
				<Access>RO</Access>
				<Description>CLK_FREQ[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>Interface clock frequency. This is relative to the processor clock and in many cases is 100MHz. The number is represented as unsigned 16.16 format. Assuming a 100MHz processor clock the minimum is 1.523kHz and maximum is 6.554THz. The actual interface clock is CLK_FREQ * CLK_RATIO (see below). Note that the actual sampling clock may not be the same as the interface clock- software must consider device specific implementation parameters to calculate the final sampling clock. Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_STATUS</Name>
		<Address>0x0058</Address>
		<Description>DAC Interface Control &amp; Status (REG_STATUS)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>CLK_RATIO[31:0]</Name>
				<Access>RO</Access>
				<Description>CLK_RATIO[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>Interface clock ratio - as a factor actual received clock. This is implementation specific and depends on any serial to parallel conversion and interface type (ddr/sdr/qdr). Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_STATUS</Name>
		<Address>0x005C</Address>
		<Description>DAC Interface Control &amp; Status (REG_STATUS)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>STATUS</Name>
				<Access>RO</Access>
				<Description>STATUS</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Interface status, if set indicates no errors. If not set, there  are errors, software may try resetting the cores. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DAC_CLKSEL</Name>
		<Address>0x0060</Address>
		<Description>DAC Interface Control &amp; Status (REG_DAC_CLKSEL)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DAC_CLKSEL</Name>
				<Access>RW</Access>
				<Description>DAC_CLKSEL</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Allows changing of the clock polarity. Note: its default value is CLK_EDGE_SEL Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DRP_CNTRL</Name>
		<Address>0x0070</Address>
		<Description>DRP Control &amp; Status (REG_DRP_CNTRL)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DRP_RWN</Name>
				<Access>RW</Access>
				<Description>DRP_RWN</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>DRP read (0x1) or write (0x0) select (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>28</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DRP_ADDRESS[11:0]</Name>
				<Access>RW</Access>
				<Description>DRP_ADDRESS[11:0]</Description>
				<Visibility>Public</Visibility>
				<Width>12</Width>
				<Notes>DRP address, designs that contain more than one DRP accessible primitives  have selects based on the most significant bits (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1). Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>12</SliceWidth>
			</BitField>
			<BitField>
				<Name>RESERVED[15:0]</Name>
				<Access>RO</Access>
				<Description>RESERVED[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>Reserved for backwards compatibility Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DRP_STATUS</Name>
		<Address>0x0074</Address>
		<Description>DAC Interface Control &amp; Status (REG_DRP_STATUS)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DRP_LOCKED</Name>
				<Access>RO</Access>
				<Description>DRP_LOCKED</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set indicates the MMCM/PLL is locked Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>17</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DRP_STATUS</Name>
				<Access>RO</Access>
				<Description>DRP_STATUS</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set indicates busy (access pending). The read data may not be valid if  this bit is set (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>RESERVED[15:0]</Name>
				<Access>RO</Access>
				<Description>RESERVED[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>Reserved for backwards compatibility Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DRP_WDATA</Name>
		<Address>0x0078</Address>
		<Description>DAC Interface Control &amp; Status (REG_DRP_WDATA)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DRP_WDATA[15:0]</Name>
				<Access>RW</Access>
				<Description>DRP_WDATA[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>DRP write data (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DRP_RDATA</Name>
		<Address>0x007C</Address>
		<Description>DAC Interface Control &amp; Status (REG_DRP_RDATA)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DRP_RDATA</Name>
				<Access>RO</Access>
				<Description>DRP_RDATA</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>DRP read data (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_UI_STATUS</Name>
		<Address>0x0088</Address>
		<Description>User Interface Status (REG_UI_STATUS)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>UI_OVF</Name>
				<Access>RW1C</Access>
				<Description>UI_OVF</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>User Interface overflow. If set, indicates an overflow occurred during data transfer at the user interface (FIFO interface). Software must write a 0x1 to clear this register bit. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>1</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>UI_UNF</Name>
				<Access>RW1C</Access>
				<Description>UI_UNF</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>User Interface underflow. If set, indicates an underflow occurred during data transfer at the user interface (FIFO interface). Software must write a 0x1 to clear this register bit. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_USR_CNTRL_1</Name>
		<Address>0x00A0</Address>
		<Description>DAC User Control &amp; Status (REG_USR_CNTRL_1)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>USR_CHANMAX[7:0]</Name>
				<Access>RW</Access>
				<Description>USR_CHANMAX[7:0]</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>This indicates the maximum number of inputs for the channel data multiplexers. User may add  different processing modules as inputs to the dac. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DAC_GPIO_IN</Name>
		<Address>0x00B8</Address>
		<Description>DAC GPIO inputs (REG_DAC_GPIO_IN)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DAC_GPIO_IN[31:0]</Name>
				<Access>RO</Access>
				<Description>DAC_GPIO_IN[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>This reads auxiliary GPI pins of the DAC core Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_DAC_GPIO_OUT</Name>
		<Address>0x00BC</Address>
		<Description>DAC GPIO outputs (REG_DAC_GPIO_OUT)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DAC_GPIO_OUT[31:0]</Name>
				<Access>RW</Access>
				<Description>DAC_GPIO_OUT[31:0]</Description>
				<Visibility>Public</Visibility>
				<Width>32</Width>
				<Notes>This controls auxiliary GPO pins of the DAC core NOT-APPLICABLE if GPIO_DISABLE is set (0x1). Default value: 0x00000000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>32</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
		<Register>
		<Name>REG_TPL_CNTRL</Name>
		<Address>0x0200</Address>
		<Description>JESD, TPL Control (REG_TPL_CNTRL)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>PROFILE_SEL</Name>
				<Access>RW</Access>
				<Description>PROFILE_SEL</Description>
				<Visibility>Public</Visibility>
				<Width>4</Width>
				<Notes>Selects one of the available deframer/framers from the transport layer. Valid only if ''PROFILE_NUM'' &gt; 1.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>4</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_TPL_STATUS</Name>
		<Address>0x0204</Address>
		<Description>JESD, TPL Status (REG_TPL_STATUS)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>PROFILE_NUM</Name>
				<Access>RO</Access>
				<Description>PROFILE_NUM</Description>
				<Visibility>Public</Visibility>
				<Width>4</Width>
				<Notes>Number of supported framer/deframer profiles.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>4</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_TPL_DESCRIPTOR_1</Name>
		<Address>0x0240</Address>
		<Description>JESD, TPL descriptor for profile 0 (REG_TPL_DESCRIPTOR_1)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>JESD_F</Name>
				<Access>RO</Access>
				<Description>JESD_F</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Octets per Frame per Lane.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>24</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>JESD_S</Name>
				<Access>RO</Access>
				<Description>JESD_S</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Samples per Converter per Frame.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>JESD_L</Name>
				<Access>RO</Access>
				<Description>JESD_L</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Lane Count.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>8</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>JESD_M</Name>
				<Access>RO</Access>
				<Description>JESD_M</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Converter Count.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_TPL_DESCRIPTOR_2</Name>
		<Address>0x0244</Address>
		<Description>JESD, TPL descriptor for profile 0 (REG_TPL_DESCRIPTOR_2)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>JESD_N</Name>
				<Access>RO</Access>
				<Description>JESD_N</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Converter Resolution.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>JESD_NP</Name>
				<Access>RO</Access>
				<Description>JESD_NP</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>Total Number of Bits per Sample.</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>8</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_*</Name>
		<Address>0x0248</Address>
		<Description>Profile 1, similar to registers 0x00010 to 0x00011. (REG_*)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_*</Name>
		<Address>0x0250</Address>
		<Description>Profile 2, similar to registers 0x00010 to 0x00011. (REG_*)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_1</Name>
		<Address>0x0400</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_1)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DDS_SCALE_1[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_SCALE_1[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>The DDS scale for tone 1. Defines the amplitude of the tone. The format is  1.1.14 fixed point (signed, integer, fractional). The DDS in general runs on  16-bits, note that if you do use both channels and set both scale to 0x4000,  it is over-range. The final output is (channel_1_fullscale * scale_1) +  (channel_2 * scale_2). NOT-APPLICABLE if DDS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_2</Name>
		<Address>0x0404</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_2)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DDS_INIT_1[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_INIT_1[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>The DDS phase initialization for tone 1. Defines the initial phase offset of  the tone. NOT-APPLICABLE if DDS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
			<BitField>
				<Name>DDS_INCR_1[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_INCR_1[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>Defines the resolution of the phase accumulator. Its value can be defined by  &lt;m&gt;INCR = (f_out * 2^16) * clkratio / f_if&lt;/m&gt;; where f_out is the generated  output frequency, and f_if is the frequency of the digital interface, and  clock_ratio is the ratio between the sampling clock and the interface clock. NOT-APPLICABLE if DDS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_3</Name>
		<Address>0x0408</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_3)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DDS_SCALE_2[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_SCALE_2[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>The DDS scale for tone 1. Defines the amplitude of the tone. The format is  1.1.14 fixed point (signed, integer, fractional). The DDS in general runs on  16-bits, note that if you do use both channels and set both scale to 0x4000,  it is over-range. The final output is (channel_1_fullscale * scale_1) +  (channel_2 * scale_2). NOT-APPLICABLE if DDS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_4</Name>
		<Address>0x040C</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_4)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DDS_INIT_2[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_INIT_2[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>The DDS phase initialization for tone 1. Defines the initial phase offset of  the tone. NOT-APPLICABLE if DDS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
			<BitField>
				<Name>DDS_INCR_2[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_INCR_2[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>Defines the resolution of the phase accumulator. Its value can be defined by  &lt;m&gt;INCR = (f_out * 2^16) * clkratio / f_if&lt;/m&gt;; where f_out is the generated  output frequency, and f_if is the frequency of the digital interface, and  clock_ratio is the ratio between the sampling clock and the interface clock. NOT-APPLICABLE if DDS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_5</Name>
		<Address>0x0410</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_5)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DDS_PATT_2[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_PATT_2[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>The DDS data pattern for this channel. Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
			<BitField>
				<Name>DDS_PATT_1[15:0]</Name>
				<Access>RW</Access>
				<Description>DDS_PATT_1[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>The DDS data pattern for this channel. Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_6</Name>
		<Address>0x0414</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_6)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>IQCOR_ENB</Name>
				<Access>RW</Access>
				<Description>IQCOR_ENB</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>if set, enables IQ correction. NOT-APPLICABLE if DAC_DP_DISABLE is set (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>2</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DAC_LB_OWR</Name>
				<Access>RW</Access>
				<Description>DAC_LB_OWR</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>If set, forces DAC_DDS_SEL to 0x8, loopback If DAC_LB_OWR and DAC_PN_OWR are both set, they are ignored Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>1</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DAC_PN_OWR</Name>
				<Access>RW</Access>
				<Description>DAC_PN_OWR</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>IF set, forces DAC_DDS_SEL to 0x09, device specific pnX If DAC_LB_OWR and DAC_PN_OWR are both set, they are ignored Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_7</Name>
		<Address>0x0418</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_7)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DAC_DDS_SEL[3:0]</Name>
				<Access>RW</Access>
				<Description>DAC_DDS_SEL[3:0]</Description>
				<Visibility>Public</Visibility>
				<Width>4</Width>
				<Notes>Select internal data sources (available only if the DAC supports it). \\  - 0x00: internal tone (DDS) \\  - 0x01: pattern (SED) \\  - 0x02: input data (DMA) \\  - 0x03: 0x00 \\  - 0x04: inverted pn7 \\  - 0x05: inverted pn15 \\  - 0x06: pn7 (standard O.150) \\  - 0x07: pn15 (standard O.150) \\  - 0x08: loopback data (ADC) \\  - 0x09: pnX (Device specific e.g. ad9361) \\  - 0x0A: Nibble ramp (Device specific e.g. adrv9001) \\  - 0x0B: 16 bit ramp (Device specific e.g. adrv9001) \\ Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>4</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_CHAN_CNTRL_8</Name>
		<Address>0x041C</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_CHAN_CNTRL_8)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>IQCOR_COEFF_1[15:0]</Name>
				<Access>RW</Access>
				<Description>IQCOR_COEFF_1[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the scale value and the format is 1.1.14 (sign, integer and fractional bits). If matrix multiplication is used, this is the channel I coefficient and the format is 1.1.14 (sign, integer and fractional bits). NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
			<BitField>
				<Name>IQCOR_COEFF_2[15:0]</Name>
				<Access>RW</Access>
				<Description>IQCOR_COEFF_2[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the offset value and the format is 2's complement. If matrix multiplication is used, this is the channel Q coefficient and the format is 1.1.14 (sign, integer and fractional bits). NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_USR_CNTRL_3</Name>
		<Address>0x0420</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_USR_CNTRL_3)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>USR_DATATYPE_BE</Name>
				<Access>RW</Access>
				<Description>USR_DATATYPE_BE</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>The user data type format- if set, indicates big endian (default is little endian). NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>25</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>USR_DATATYPE_SIGNED</Name>
				<Access>RW</Access>
				<Description>USR_DATATYPE_SIGNED</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>The user data type format- if set, indicates signed (2's complement) data (default is unsigned). NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>24</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>USR_DATATYPE_SHIFT[7:0]</Name>
				<Access>RW</Access>
				<Description>USR_DATATYPE_SHIFT[7:0]</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>The user data type format- the amount of right shift for actual samples within the total number of bits. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>USR_DATATYPE_TOTAL_BITS[7:0]</Name>
				<Access>RW</Access>
				<Description>USR_DATATYPE_TOTAL_BITS[7:0]</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>The user data type format- number of total bits used for a sample. The total number of bits must be an integer multiple of 8 (byte aligned). NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>8</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
			<BitField>
				<Name>USR_DATATYPE_BITS[7:0]</Name>
				<Access>RW</Access>
				<Description>USR_DATATYPE_BITS[7:0]</Description>
				<Visibility>Public</Visibility>
				<Width>8</Width>
				<Notes>The user data type format- number of bits in a sample. This indicates the actual sample data bits. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x00</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>8</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_USR_CNTRL_4</Name>
		<Address>0x0424</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_USR_CNTRL_4)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>USR_INTERPOLATION_M[15:0]</Name>
				<Access>RW</Access>
				<Description>USR_INTERPOLATION_M[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>This holds the user interpolation M value of the channel that is currently being selected on  the multiplexer above. The total interpolation factor is of the form M/N. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>16</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
			<BitField>
				<Name>USR_INTERPOLATION_N[15:0]</Name>
				<Access>RW</Access>
				<Description>USR_INTERPOLATION_N[15:0]</Description>
				<Visibility>Public</Visibility>
				<Width>16</Width>
				<Notes>This holds the user interpolation N value of the channel that is currently being selected on the multiplexer above. The total interpolation factor is of the form M/N. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1). Default value: 0x0000</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>16</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_USR_CNTRL_5</Name>
		<Address>0x0428</Address>
		<Description>DAC Channel Control &amp; Status (channel - 0) (REG_USR_CNTRL_5)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
			<BitField>
				<Name>DAC_IQ_MODE[0]</Name>
				<Access>RW</Access>
				<Description>DAC_IQ_MODE[0]</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Enable complex mode. In this mode the driven data to the DAC must be a sequence  of I and Q sample pairs. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>0</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
			<BitField>
				<Name>DAC_IQ_SWAP[1]</Name>
				<Access>RW</Access>
				<Description>DAC_IQ_SWAP[1]</Description>
				<Visibility>Public</Visibility>
				<Width>1</Width>
				<Notes>Allows IQ swapping in complex mode. Only takes effect if complex mode is enabled. Default value: 0x0</Notes>
				<BitOffset>0</BitOffset>
				<RegOffset>1</RegOffset>
				<SliceWidth>1</SliceWidth>
			</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_*</Name>
		<Address>0x0440</Address>
		<Description>Channel 1, similar to registers 0x100 to 0x10f. (REG_*)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_*</Name>
		<Address>0x0480</Address>
		<Description>Channel 2, similar to registers 0x100 to 0x10f. (REG_*)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		</BitFields>
	</Register>
	<Register>
		<Name>REG_*</Name>
		<Address>0x07C0</Address>
		<Description>Channel 15, similar to registers 0x100 to 0x10f. (REG_*)</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		</BitFields>
	</Register>
</adi_regmap_dac>
