# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831198

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 13864 
				add                 sp, sp, t1
i0000000000:	li                  x23, 10   
i0000000001:	sd                  t6, -168(sp)        
i0000000002:	sd                  t4, 128(sp)         
i0000000003:	srai                s1, s1, 8 
i0000000004:	ld                  t6, -184(sp)        
i0000000005:	lb                  t4, 1562(sp)        
				la                  sp, begin_signature
				li                  t1, 10544 
				add                 sp, sp, t1
i0000000006:	sw                  a4, 20(sp)          
i0000000007:	subw                s1, t4, t4
i0000000008:	lw                  s1, 20(sp)          
				la                  sp, begin_signature
				li                  t1, 13272 
				add                 sp, sp, t1
i0000000009:	lh                  s6, -1046(sp)       
i000000000a:	lui                 s1, 3     
i000000000b:	srai                a4, a4, 3 
i000000000c:	lwu                 s1, -1140(sp)       
i000000000d:	remuw               t4, t6, a4
i000000000e:	add                 s1, s1, s11
i000000000f:	lw                  a3, -704(sp)        
i0000000010:	srai                a4, a4, 1 
i0000000011:	sraiw               a4, a4, 8 
i0000000012:	ld                  zero, 168(sp)       
i0000000013:	fence                         
i0000000014:	divw                t6, a6, a7
i0000000015:	mulhu               a4, s0, s6
i0000000016:	remuw               s0, t2, a5
i0000000017:	fence.i                       
i0000000018:	srai                t4, tp, 50
i0000000019:	fence.i                       
i000000001a:	addi                s8, zero, -13
i000000001b:	srai                a5, a5, 12
				la                  sp, begin_signature
				li                  t1, 6808  
				add                 sp, sp, t1
i000000001c:	lwu                 s4, 896(sp)         
i000000001d:	addi                sp, sp, -48
				la                  sp, begin_signature
				li                  t1, 12888 
				add                 sp, sp, t1
i000000001e:	sd                  a7, 1928(sp)        
i000000001f:	fence                         
i0000000020:	slli                s10, a4, 25
i0000000021:	srli                a4, a4, 22
i0000000022:	div                 s6, s1, s1
				la                  sp, begin_signature
				li                  t1, 14232 
				add                 sp, sp, t1
i0000000023:	ld                  s1, -1384(sp)       
i0000000024:	andi                a0, a0, 5 
i0000000025:	mulhu               s8, t4, a4
i0000000026:	divu                s6, s4, s9
i0000000027:	ld                  a3, 48(sp)          
i0000000028:	remuw               s1, t4, a4
				li                  x18, 10   
				la                  sp, begin_signature
				li                  t1, 3848  
				add                 sp, sp, t1
				ld                  t6, 184(sp)         
				sw                  t4, 36(sp)          
				ld                  t4, 144(sp)         
				and                 a5, a5, s0
				ld                  a7, 144(sp)         
				div                 s4, s5, a7
				remuw               a4, a6, t2
	
b0000000029:
				beq                 x23, x18, 1f        
				jal                 x1, i0000000022     
				1: li x23, 10                           
	
				remuw               a4, s0, s4
				addiw               s1, s1, -27
				auipc               gp, 453869
				fence.i                       
				srai                s0, s0, 16
				lw                  a4, 52(sp)          
				addi                s0, sp, 256
i0000000029:	sra                 gp, t4, s6
i000000002a:	lwu                 t4, -1820(sp)       
i000000002b:	sd                  t4, -944(sp)        
i000000002c:	mul                 t3, a0, a5
i000000002d:	ld                  s1, 48(sp)          
i000000002e:	lhu                 t4, 1346(sp)        
i000000002f:	or                  a3, a3, s0
i0000000030:	rem                 a4, t4, s1
i0000000031:	subw                t4, s2, zero
i0000000032:	divw                a0, a5, s4
i0000000033:	addi                sp, sp, -384
i0000000034:	srai                a4, a4, 9 
i0000000035:	addi                sp, sp, 96
i0000000036:	sw                  s0, 16(sp)          
i0000000037:	subw                a4, a4, s0
i0000000038:	slt                 a0, s1, a4
i0000000039:	div                 s1, s4, t1
i000000003a:	mul                 s0, s2, s6
i000000003b:	fence                         
i000000003c:	fence                         
i000000003d:	ld                  a4, 96(sp)          
i000000003e:	ld                  s10, 64(sp)         
i000000003f:	sd                  a4, 16(sp)          
i0000000040:	div                 a3, t0, t0
i0000000041:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 10776 
				add                 sp, sp, t1
i0000000042:	lbu                 a7, -535(sp)        
i0000000043:	sraiw               a4, t5, 2 
				la                  sp, begin_signature
				li                  t1, 2952  
				add                 sp, sp, t1
i0000000044:	lwu                 a3, 1608(sp)        
i0000000045:	addiw               a0, a0, -29
i0000000046:	div                 t0, a4, s1
i0000000047:	srli                a3, a3, 7 
i0000000048:	srli                s1, s1, 5 
i0000000049:	fence.i                       
i000000004a:	subw                a4, a4, a3
i000000004b:	sra                 a3, s9, s9
i000000004c:	sraw                t0, s9, a6
i000000004d:	divuw               s5, a3, a3
i000000004e:	slli                s0, s0, 10
i000000004f:	srai                a5, a5, 16
i0000000050:	divw                s4, s6, gp
				sw                  s9, -264(sp)        
				lwu                 s1, -836(sp)        
				addi                sp, sp, -320
				rem                 s1, s1, a4
				lw                  s0, 32(sp)          
				and                 t4, s10, a7
				lw                  a4, 28(sp)          
	
b0000000051:
				jal                 x1, i0000000067     
	
				div                 t6, gp, tp
				addi                sp, sp, 160
				addw                s1, s1, a4
				sra                 s8, s1, t4
				ld                  t4, 32(sp)          
				lw                  tp, 84(sp)          
				ld                  s1, 88(sp)          
i0000000051:	addw                a0, a0, a1
i0000000052:	srli                a4, a4, 10
i0000000053:	addw                a2, a4, a4
i0000000054:	srli                a0, a0, 5 
i0000000055:	fence.i                       
i0000000056:	fence                         
i0000000057:	subw                s1, s11, a5
i0000000058:	srli                s1, s1, 16
i0000000059:	and                 s1, s1, a1
i000000005a:	srai                s1, s1, 8 
i000000005b:	subw                a3, a3, a4
				la                  sp, begin_signature
				li                  t1, 13264 
				add                 sp, sp, t1
i000000005c:	lbu                 a6, -375(sp)        
i000000005d:	slliw               t4, a4, 27
i000000005e:	addiw               a1, a1, -20
i000000005f:	remuw               t2, zero, s5
i0000000060:	divuw               s1, s0, s2
i0000000061:	sllw                t6, a7, t3
i0000000062:	addw                t4, a4, s1
i0000000063:	lw                  s3, 64(sp)          
i0000000064:	srai                a4, a4, 13
i0000000065:	addi                s2, zero, -16
i0000000066:	or                  s10, a4, a4
i0000000067:	fsrmi               x0, 5     
i0000000068:	ld                  t5, 192(sp)         
i0000000069:	and                 a2, a2, a0
i000000006a:	remu                s1, a4, s1
i000000006b:	addi                a2, sp, 228
i000000006c:	fence                         
				la                  sp, begin_signature
				li                  t1, 5792  
				add                 sp, sp, t1
i000000006d:	lbu                 a0, -569(sp)        
i000000006e:	subw                s1, s1, s1
i000000006f:	mulhu               s6, s2, s2
i0000000070:	srli                s1, s1, 26
i0000000071:	addi                sp, sp, -208
				la                  sp, begin_signature
				li                  t1, 5568  
				add                 sp, sp, t1
i0000000072:	lhu                 zero, 1262(sp)      
i0000000073:	lhu                 s1, 1812(sp)        
i0000000074:	mulw                a5, a3, a3
i0000000075:	ld                  s1, 96(sp)          
i0000000076:	mulw                a6, a5, gp
i0000000077:	srai                a3, a3, 9 
i0000000078:	addw                s1, s1, a3
i0000000079:	mul                 a3, s1, a4
				li                  x24, 12   
				addi                x23, x23, 1
				fence                         
				divuw               t4, s9, tp
				fence                         
				lb                  s2, 330(sp)         
				srai                s0, s0, 1 
				lw                  a4, -1588(sp)       
				lhu                 s1, 1368(sp)        
	
b000000007a:
				beq                 x23, x24, 1f        
				la                  x24, i0000000062    
				jalr                x0, x24, 0          
				1: li x23, 10                           
	
				sd                  a4, -432(sp)        
				ld                  t2, -1080(sp)       
				divuw               s1, a4, a4
				addi                s1, sp, 44
				slliw               s4, s3, 12
				addi                a5, sp, 388
				srli                s1, s1, 28
i000000007a:	mulh                a3, s1, a4
i000000007b:	sd                  a0, 88(sp)          
i000000007c:	fence.i                       
i000000007d:	lw                  a1, 36(sp)          
i000000007e:	sd                  s1, 1360(sp)        
i000000007f:	fence                         
				la                  sp, begin_signature
				li                  t1, 6720  
				add                 sp, sp, t1
i0000000080:	sd                  s1, 208(sp)         
i0000000081:	addiw               a0, a0, 11
i0000000082:	addi                s1, sp, 156
i0000000083:	lui                 s5, 31    
i0000000084:	addi                sp, sp, 224
i0000000085:	sd                  a3, -1080(sp)       
i0000000086:	sltu                a4, s1, a4
i0000000087:	addi                tp, zero, 13
i0000000088:	srli                s0, s0, 4 
i0000000089:	addi                sp, sp, -96
i000000008a:	add                 t1, zero, a4
i000000008b:	lw                  a2, 20(sp)          
i000000008c:	remw                a4, s1, s1
i000000008d:	divuw               t5, a4, a4
i000000008e:	addi                s1, sp, 336
i000000008f:	slliw               s0, s3, 25
i0000000090:	lw                  a5, 52(sp)          
i0000000091:	sd                  t4, 1848(sp)        
i0000000092:	srli                a4, a4, 29
i0000000093:	lbu                 s0, -969(sp)        
i0000000094:	addiw               a2, a2, -24
i0000000095:	srai                s3, zero, 29
i0000000096:	div                 a4, s6, s3
i0000000097:	srli                a3, a3, 1 
i0000000098:	ld                  s2, 216(sp)         
i0000000099:	ld                  a4, 48(sp)          
i000000009a:	addw                a3, a3, s0
i000000009b:	addi                a4, sp, 300
i000000009c:	sd                  t0, 144(sp)         
i000000009d:	mulhsu              t2, t2, a7
i000000009e:	fence.i                       
i000000009f:	lwu                 a3, -1012(sp)       
i00000000a0:	fence                         
i00000000a1:	srli                a4, a4, 15
				la                  sp, begin_signature
				li                  t1, 4736  
				add                 sp, sp, t1
				ld                  a4, 168(sp)         
				mulw                zero, a4, s1
				remu                s4, t4, t4
				remu                gp, a4, s1
				sd                  s1, 40(sp)          
				andi                s0, s0, 1 
				lw                  a5, 8(sp)           
	
b00000000a2:
				jal                 x1, i00000000bc     
	
				fence                         
				subw                s1, a5, s6
				divw                s1, s11, s3
				ld                  s0, 40(sp)          
				rem                 a4, a4, t4
				remw                s8, s1, t4
				sd                  tp, 1496(sp)        
i00000000a2:	divu                s1, s11, tp
i00000000a3:	addi                sp, sp, -400
i00000000a4:	sd                  a3, 208(sp)         
i00000000a5:	addi                a2, a2, 11
				la                  sp, begin_signature
				li                  t1, 13520 
				add                 sp, sp, t1
i00000000a6:	ld                  a3, -792(sp)        
i00000000a7:	lwu                 a4, -724(sp)        
i00000000a8:	remw                a4, s3, gp
i00000000a9:	addi                a5, a5, -23
				la                  sp, begin_signature
				li                  t1, 13896 
				add                 sp, sp, t1
i00000000aa:	lwu                 t0, 1624(sp)        
i00000000ab:	addi                sp, sp, 64
i00000000ac:	srli                a1, a1, 11
i00000000ad:	addi                zero, a4, -1011
				la                  sp, begin_signature
				li                  t1, 10360 
				add                 sp, sp, t1
i00000000ae:	sd                  a1, 96(sp)          
				la                  sp, begin_signature
				li                  t1, 3296  
				add                 sp, sp, t1
i00000000af:	lwu                 a4, -660(sp)        
i00000000b0:	srai                s1, s1, 7 
				la                  sp, begin_signature
				li                  t1, 5472  
				add                 sp, sp, t1
i00000000b1:	sd                  s10, 256(sp)        
i00000000b2:	and                 a2, a2, a1
i00000000b3:	ld                  s1, 416(sp)         
i00000000b4:	xori                a7, t1, -1993
i00000000b5:	lb                  a3, 80(sp)          
i00000000b6:	addi                a3, sp, 196
i00000000b7:	fence.i                       
i00000000b8:	lw                  s1, 40(sp)          
i00000000b9:	remuw               a3, a3, a3
i00000000ba:	or                  s1, s1, s0
i00000000bb:	add                 a3, zero, t4
i00000000bc:	divuw               s1, t5, s3
i00000000bd:	srai                a4, a4, 29
				la                  sp, begin_signature
				li                  t1, 3176  
				add                 sp, sp, t1
i00000000be:	lw                  a0, 32(sp)          
i00000000bf:	sd                  a0, 120(sp)         
i00000000c0:	remw                s2, t4, gp
i00000000c1:	mulhu               t5, s9, s4
i00000000c2:	addi                s0, sp, 12
i00000000c3:	sb                  a5, 941(sp)         
i00000000c4:	addi                sp, sp, -128
i00000000c5:	addi                a4, sp, 140
i00000000c6:	fence                         
i00000000c7:	sd                  a4, 40(sp)          
i00000000c8:	remu                a4, a4, s1
i00000000c9:	subw                a3, a3, a2
				la                  sp, begin_signature
				li                  t1, 4520  
				add                 sp, sp, t1
				mulhsu              t4, a4, a4
				mulhsu              t3, t6, a6
				div                 a4, a4, t4
				and                 a4, a4, s1
				sd                  t4, 1528(sp)        
				lw                  s11, 0(sp)          
				srai                a4, a4, 10
	
b00000000ca:
				la                  x18, i00000000df    
				jalr                x1, x18, 0          
	
				ld                  a5, 48(sp)          
				fence.i                       
				subw                a5, a5, a5
				fence                         
				lw                  a4, 8(sp)           
				lui                 t4, 1     
				divw                t4, t6, s3
i00000000ca:	sb                  t5, -1109(sp)       
i00000000cb:	addiw               t1, a4, -132
i00000000cc:	sraiw               a0, s9, 9 
i00000000cd:	and                 a5, a5, a3
i00000000ce:	addi                a3, sp, 292
i00000000cf:	srli                a1, a1, 14
i00000000d0:	mulw                a4, a4, a4
i00000000d1:	ld                  a0, 96(sp)          
i00000000d2:	fence                         
i00000000d3:	remuw               s1, a7, s0
i00000000d4:	addi                a2, sp, 456
i00000000d5:	srli                a3, a3, 8 
				la                  sp, begin_signature
				li                  t1, 6152  
				add                 sp, sp, t1
i00000000d6:	sd                  a3, -2032(sp)       
i00000000d7:	lwu                 a4, 680(sp)         
i00000000d8:	mulw                s2, a3, a3
i00000000d9:	ld                  a4, 56(sp)          
i00000000da:	addw                a4, a4, a0
i00000000db:	mulw                tp, s1, a3
i00000000dc:	srli                s1, s8, 27
i00000000dd:	lw                  a3, 56(sp)          
i00000000de:	addw                a3, a3, a4
i00000000df:	remw                s3, a3, a4
i00000000e0:	srliw               a3, a4, 17
i00000000e1:	addw                s0, s0, a3
i00000000e2:	sllw                a7, a3, s1
i00000000e3:	divw                a4, t4, t2
i00000000e4:	ld                  a0, 8(sp)           
i00000000e5:	sh                  s1, 1594(sp)        
i00000000e6:	sw                  a4, 4(sp)           
i00000000e7:	srli                a4, a4, 9 
i00000000e8:	lh                  t5, 226(sp)         
i00000000e9:	subw                a5, a1, t0
i00000000ea:	lw                  s1, 16(sp)          
i00000000eb:	srli                s1, s1, 5 
				la                  sp, begin_signature
				li                  t1, 2760  
				add                 sp, sp, t1
i00000000ec:	ld                  a1, 0(sp)           
i00000000ed:	srli                a5, a5, 4 
i00000000ee:	srliw               a4, a3, 21
i00000000ef:	fence                         
				la                  sp, begin_signature
				li                  t1, 12296 
				add                 sp, sp, t1
i00000000f0:	lhu                 a3, 554(sp)         
i00000000f1:	xori                a6, a3, -1192
				li                  x25, 12   
				addi                x23, x23, 1
				srli                s0, s0, 8 
