Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: LAB2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LAB2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LAB2"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : LAB2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 2048

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd" in Library work.
Architecture behavioral of Entity uadder32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd" in Library work.
Architecture behavioral of Entity adder32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd" in Library work.
Architecture behavioral of Entity addsub32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd" in Library work.
Architecture behavioral of Entity uaddsub32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd" in Library work.
Architecture behavioral of Entity mul32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/div32.vhd" in Library work.
Architecture behavioral of Entity div32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/utils.vhd" in Library work.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/decode.vhd" in Library work.
Entity <decode> compiled.
Entity <decode> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" in Library work.
Architecture structural of Entity lab2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LAB2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rom> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uaddsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mul32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uadder32> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LAB2> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'UART_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI1_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI2_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI3_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI4_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'INTC_IRQ' of component 'mcs'.
WARNING:Xst:2211 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Instantiating black box module <mcs>.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DRegOut' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAlu1' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAlu2' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAluR1' of component 'cpu'.
Entity <LAB2> analyzed. Unit <LAB2> generated.

Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 334: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 335: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 336: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 337: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 419: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 419: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 419: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 419: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM0> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" line 197: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <decode_registerOut>
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <rom> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom0> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <rom> analyzed. Unit <rom> generated.

Analyzing Entity <decode> in library <work> (Architecture <behavioral>).
Entity <decode> analyzed. Unit <decode> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <addsub32> in library <work> (Architecture <behavioral>).
Entity <addsub32> analyzed. Unit <addsub32> generated.

Analyzing Entity <adder32> in library <work> (Architecture <behavioral>).
Entity <adder32> analyzed. Unit <adder32> generated.

Analyzing Entity <uaddsub32> in library <work> (Architecture <behavioral>).
Entity <uaddsub32> analyzed. Unit <uaddsub32> generated.

Analyzing Entity <uadder32> in library <work> (Architecture <behavioral>).
Entity <uadder32> analyzed. Unit <uadder32> generated.

Analyzing Entity <mul32> in library <work> (Architecture <behavioral>).
Entity <mul32> analyzed. Unit <mul32> generated.

Analyzing Entity <div32> in library <work> (Architecture <behavioral>).
Entity <div32> analyzed. Unit <div32> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd".
WARNING:Xst:647 - Input <ADDR<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <rom3> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <rom2> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <rom1> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <rom0> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <rom0$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <rom> synthesized.


Synthesizing Unit <decode>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/decode.vhd".
    Found 32x32-bit dual-port RAM <Mram_registerFile> for signal <registerFile>.
    Found 32x32-bit dual-port RAM <Mram_registerFile_ren> for signal <registerFile>.
    Found 32-bit register for signal <lreg>.
    Found 5-bit register for signal <lregAddr>.
    Found 32-bit register for signal <AluOP1>.
    Found 32-bit register for signal <AluOP2>.
    Found 6-bit register for signal <AluControl>.
    Found 5-bit register for signal <RegWBAddr>.
    Found 5-bit register for signal <ControlSignals>.
    Found 32-bit register for signal <registerOut>.
    Found 32-bit 4-to-1 multiplexer for signal <registerOut$mux0008>.
    Summary:
	inferred   2 RAM(s).
	inferred 149 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <decode> synthesized.


Synthesizing Unit <mul32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd".
WARNING:Xst:1780 - Signal <interResult2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interResult1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit multiplier for signal <combinedResult>.
    Found 64-bit adder for signal <convertedResult>.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand1>.
    Found 32-bit adder for signal <newOperand1$addsub0000> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand2>.
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <result1$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <mul32> synthesized.


Synthesizing Unit <div32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/div32.vhd".
    Found 1-bit register for signal <exception>.
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <remainder>.
    Found 1-bit register for signal <cIsSigned>.
    Found 32-bit register for signal <cOperand1>.
    Found 32-bit adder for signal <cOperand1$addsub0000> created at line 74.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand1$mux0001> created at line 66.
    Found 1-bit 32-to-1 multiplexer for signal <cOperand1$mux0002> created at line 87.
    Found 32-bit register for signal <cOperand2>.
    Found 32-bit adder for signal <cOperand2$addsub0000> created at line 80.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand2$mux0001> created at line 66.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 108.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <isDone>.
    Found 32-bit adder for signal <quotient$addsub0000> created at line 101.
    Found 32-bit 4-to-1 multiplexer for signal <quotient$mux0001>.
    Found 1-bit xor2 for signal <quotient$xor0000> created at line 100.
    Found 32-bit comparator greatequal for signal <remainder$cmp_ge0000> created at line 96.
    Found 32-bit register for signal <tquotient>.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0000> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0001> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0002> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0003> created at line 89.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0000> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0001> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0002> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0003> created at line 58.
    Found 1-bit xor2 for signal <tquotient_13$xor0000> created at line 58.
    Found 32-bit comparator equal for signal <tquotient_3$cmp_eq0000> created at line 58.
    Found 32-bit comparator equal for signal <tquotient_3$cmp_eq0001> created at line 58.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0000> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0001> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0002> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0003> created at line 89.
    Found 32-bit register for signal <tremainder>.
    Found 1-bit xor2 for signal <tremainder$xor0000> created at line 58.
    Found 32-bit comparator equal for signal <tremainder_0$cmp_eq0000> created at line 58.
    Found 32-bit comparator equal for signal <tremainder_0$cmp_eq0003> created at line 58.
    Found 32-bit subtractor for signal <tremainder_31$sub0000> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0001> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0002> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0003> created at line 90.
    Summary:
	inferred 227 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred  97 Multiplexer(s).
Unit <div32> synthesized.


Synthesizing Unit <adder32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd".
WARNING:Xst:653 - Signal <maxNegative> is used but never assigned. This sourceless signal will be automatically connected to value 10000000000000000000000000000000.
WARNING:Xst:646 - Signal <complementedAdd<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <complementedAdd$addsub0000> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0001> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0002> created at line 46.
    Found 32-bit adder for signal <interResult>.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <adder32> synthesized.


Synthesizing Unit <uadder32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd".
    Found 33-bit adder for signal <largeResult>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uadder32> synthesized.


Synthesizing Unit <addsub32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub32> synthesized.


Synthesizing Unit <uaddsub32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uaddsub32> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd".
    Found 32-bit register for signal <Debug>.
    Found 32-bit register for signal <Result1>.
    Found 32-bit register for signal <Result2>.
    Found 32-bit comparator equal for signal <Result1$cmp_eq0078> created at line 215.
    Found 32-bit comparator less for signal <Result1$cmp_lt0000> created at line 195.
    Found 32-bit comparator not equal for signal <Result1$cmp_ne0000> created at line 222.
    Found 32-bit xor2 for signal <Result1$xor0000> created at line 188.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd".
WARNING:Xst:1780 - Signal <rom_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decode_lreg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <currentIns<25:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alu_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State aluwaitwb is never reached in FSM <currentState>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | currentState$not0000      (negative)           |
    | Power Up State     | fetchdecode                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <DCurrentIns>.
    Found 32-bit register for signal <currentIns>.
    Found 32-bit register for signal <decode_CurrentInstruction>.
    Found 1-bit register for signal <decode_RegWrite>.
    Found 5-bit register for signal <decode_WriteAddr>.
    Found 32-bit register for signal <decode_WriteData>.
    Found 8-bit 16-to-1 multiplexer for signal <decode_WriteData$varindex0000> created at line 419.
    Found 8-bit 16-to-1 multiplexer for signal <decode_WriteData$varindex0001> created at line 419.
    Found 8-bit 16-to-1 multiplexer for signal <decode_WriteData$varindex0002> created at line 419.
    Found 8-bit 16-to-1 multiplexer for signal <decode_WriteData$varindex0003> created at line 419.
    Found 32-bit register for signal <hi>.
    Found 32-bit register for signal <lo>.
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc$add0000> created at line 259.
    Found 32-bit adder for signal <pc$share0000>.
    Found 32-bit register for signal <prev_op1>.
    Found 32-bit comparator not equal for signal <prev_op1$cmp_ne0000> created at line 220.
    Found 32-bit register for signal <prev_op2>.
    Found 32-bit comparator not equal for signal <prev_op2$cmp_ne0000> created at line 228.
    Found 128-bit register for signal <RAM0>.
    Found 128-bit register for signal <RAM1>.
    Found 128-bit register for signal <RAM2>.
    Found 32-bit comparator not equal for signal <RAM2_0$cmp_ne0000> created at line 220.
    Found 32-bit comparator not equal for signal <RAM2_1$cmp_ne0000> created at line 228.
    Found 128-bit register for signal <RAM3>.
    Found 32-bit register for signal <res1Reg>.
    Found 32-bit register for signal <res2Reg>.
    Found 5-bit register for signal <vlregAddr>.
    Found 32-bit down counter for signal <waitCounter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 875 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <cpu> synthesized.


Synthesizing Unit <LAB2>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd".
WARNING:Xst:646 - Signal <paddedRegAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <LAB2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 20
 32-bit adder                                          : 13
 32-bit subtractor                                     : 5
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 161
 1-bit register                                        : 68
 32-bit register                                       : 23
 5-bit register                                        : 5
 6-bit register                                        : 1
 8-bit register                                        : 64
# Comparators                                          : 25
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 5
 32-bit comparator less                                : 6
 32-bit comparator not equal                           : 9
# Multiplexers                                         : 11
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 6
 8-bit 16-to-1 multiplexer                             : 4
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpu0/currentState/FSM> on signal <currentState[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 fetchdecode | 000
 execute     | 001
 memwr       | 010
 writeback   | 110
 aluwait     | 011
 aluwaitwb   | unreached
-------------------------
Reading core <mcs.ngc>.
Loading core <mcs> for timing and area information for instance <mcs0>.
INFO:Xst:2261 - The FF/Latch <currentIns_10> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_10> 
INFO:Xst:2261 - The FF/Latch <currentIns_11> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_11> 
INFO:Xst:2261 - The FF/Latch <currentIns_12> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_12> 
INFO:Xst:2261 - The FF/Latch <currentIns_13> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_13> 
INFO:Xst:2261 - The FF/Latch <currentIns_14> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_14> 
INFO:Xst:2261 - The FF/Latch <currentIns_15> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_15> 
INFO:Xst:2261 - The FF/Latch <currentIns_20> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_20> 
INFO:Xst:2261 - The FF/Latch <currentIns_16> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_16> 
INFO:Xst:2261 - The FF/Latch <currentIns_17> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_17> 
INFO:Xst:2261 - The FF/Latch <currentIns_18> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_18> 
INFO:Xst:2261 - The FF/Latch <currentIns_19> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_19> 
INFO:Xst:2261 - The FF/Latch <currentIns_30> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_30> 
INFO:Xst:2261 - The FF/Latch <currentIns_31> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_31> 
INFO:Xst:2261 - The FF/Latch <currentIns_26> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_26> 
INFO:Xst:2261 - The FF/Latch <currentIns_27> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_27> 
INFO:Xst:2261 - The FF/Latch <currentIns_28> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_28> 
INFO:Xst:2261 - The FF/Latch <currentIns_29> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_29> 
INFO:Xst:2261 - The FF/Latch <currentIns_0> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_0> 
INFO:Xst:2261 - The FF/Latch <currentIns_1> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_1> 
INFO:Xst:2261 - The FF/Latch <currentIns_2> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_2> 
INFO:Xst:2261 - The FF/Latch <currentIns_3> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_3> 
INFO:Xst:2261 - The FF/Latch <currentIns_4> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_4> 
INFO:Xst:2261 - The FF/Latch <currentIns_5> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_5> 
INFO:Xst:2261 - The FF/Latch <currentIns_6> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_6> 
INFO:Xst:2261 - The FF/Latch <currentIns_7> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_7> 
INFO:Xst:2261 - The FF/Latch <currentIns_8> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_8> 
INFO:Xst:2261 - The FF/Latch <currentIns_9> in Unit <cpu0> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_9> 
WARNING:Xst:2677 - Node <currentIns_21> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_22> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_23> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_24> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <currentIns_25> of sequential type is unconnected in block <cpu0>.

Synthesizing (advanced) Unit <cpu>.
INFO:Xst:3226 - The RAM <idecode_Mram_registerFile_ren> will be implemented as a BLOCK RAM, absorbing the following register(s): <decode_CurrentInstruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <idecode_RegWrite_1> | high     |
    |     addrA          | connected to signal <decode_WriteAddr> |          |
    |     diA            | connected to signal <decode_WriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <decode_CurrentInstruction_not0001> | high     |
    |     addrB          | connected to signal <rom_DATA>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <idecode_Mram_registerFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <decode_CurrentInstruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <idecode_RegWrite_0> | high     |
    |     addrA          | connected to signal <decode_WriteAddr> |          |
    |     diA            | connected to signal <decode_WriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <decode_CurrentInstruction_not0001> | high     |
    |     addrB          | connected to signal <rom_DATA>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3044 - The ROM <irom_Mrom_rom0_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <pc>.
INFO:Xst:3225 - The RAM <irom_Mrom_rom0_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <currentState_not0001> | low      |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <rom_DATA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).
WARNING:Xst:2677 - Node <currentIns_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <currentIns_25> of sequential type is unconnected in block <cpu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port block RAM                         : 2
 64x32-bit single-port block RAM                       : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 19
 31-bit subtractor                                     : 3
 32-bit adder                                          : 11
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 1312
 Flip-Flops                                            : 1312
# Comparators                                          : 25
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 5
 32-bit comparator less                                : 6
 32-bit comparator not equal                           : 9
# Multiplexers                                         : 11
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 6
 8-bit 16-to-1 multiplexer                             : 4
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Debug_31> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_30> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_29> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_28> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_27> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_26> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_25> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_24> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_23> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_22> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_21> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_20> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_19> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_18> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_17> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_16> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_15> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_14> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_13> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_12> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_11> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_10> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_9> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_8> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_6> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_5> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_4> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_3> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_2> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <idecode_ControlSignals_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <idecode_ControlSignals_4> 
INFO:Xst:2261 - The FF/Latch <currentIns_10> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_10> 
INFO:Xst:2261 - The FF/Latch <currentIns_11> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_11> 
INFO:Xst:2261 - The FF/Latch <currentIns_12> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_12> 
INFO:Xst:2261 - The FF/Latch <currentIns_13> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_13> 
INFO:Xst:2261 - The FF/Latch <currentIns_14> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_14> 
INFO:Xst:2261 - The FF/Latch <currentIns_15> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_15> 
INFO:Xst:2261 - The FF/Latch <currentIns_20> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_20> 
INFO:Xst:2261 - The FF/Latch <currentIns_16> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_16> 
INFO:Xst:2261 - The FF/Latch <currentIns_17> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_17> 
INFO:Xst:2261 - The FF/Latch <currentIns_18> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_18> 
INFO:Xst:2261 - The FF/Latch <currentIns_19> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_19> 
INFO:Xst:2261 - The FF/Latch <currentIns_30> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_30> 
INFO:Xst:2261 - The FF/Latch <currentIns_26> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_26> 
INFO:Xst:2261 - The FF/Latch <currentIns_31> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_31> 
INFO:Xst:2261 - The FF/Latch <currentIns_27> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_27> 
INFO:Xst:2261 - The FF/Latch <currentIns_28> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_28> 
INFO:Xst:2261 - The FF/Latch <currentIns_29> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_29> 
INFO:Xst:2261 - The FF/Latch <currentIns_0> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_0> 
INFO:Xst:2261 - The FF/Latch <currentIns_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_1> 
INFO:Xst:2261 - The FF/Latch <currentIns_2> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_2> 
INFO:Xst:2261 - The FF/Latch <currentIns_3> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_3> 
INFO:Xst:2261 - The FF/Latch <currentIns_4> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_4> 
INFO:Xst:2261 - The FF/Latch <currentIns_5> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_5> 
INFO:Xst:2261 - The FF/Latch <currentIns_6> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_6> 
INFO:Xst:2261 - The FF/Latch <currentIns_7> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_7> 
INFO:Xst:2261 - The FF/Latch <currentIns_8> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_8> 
INFO:Xst:2261 - The FF/Latch <currentIns_9> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns_9> 

Optimizing unit <LAB2> ...

Optimizing unit <mul32> ...

Optimizing unit <div32> ...
WARNING:Xst:1293 - FF/Latch <counter_0> has a constant value of 1 in block <div32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_1> has a constant value of 1 in block <div32>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <adder32> ...

Optimizing unit <alu> ...

Optimizing unit <cpu> ...
WARNING:Xst:2677 - Node <cpu0_ialu_Debug_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Debug_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_exception> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_vlregAddr_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_vlregAddr_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_vlregAddr_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_vlregAddr_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_vlregAddr_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_idecode_lregAddr_0> of sequential type is unconnected in block <LAB2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LAB2, actual ratio is 86.
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
FlipFlop cpu0_idecode_AluControl_0 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluControl_1 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluControl_2 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_0 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_1 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_10 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_11 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_12 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_13 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_14 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_15 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_16 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_17 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_18 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_19 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_2 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_20 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_21 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_22 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_23 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_24 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_25 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_26 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_27 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_28 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_29 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_3 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_30 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_4 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_5 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_6 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_7 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_8 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP1_9 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_0 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_1 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_10 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_11 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_12 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_13 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_14 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_15 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_16 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_2 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_20 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_22 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_3 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_4 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_5 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_6 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_7 has been replicated 1 time(s)
FlipFlop cpu0_idecode_AluOP2_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1323
 Flip-Flops                                            : 1323

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LAB2.ngr
Top Level Output File Name         : LAB2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 7862
#      GND                         : 2
#      INV                         : 322
#      LUT1                        : 74
#      LUT2                        : 405
#      LUT2_D                      : 11
#      LUT2_L                      : 3
#      LUT3                        : 1130
#      LUT3_D                      : 40
#      LUT3_L                      : 6
#      LUT4                        : 3294
#      LUT4_D                      : 35
#      LUT4_L                      : 91
#      MULT_AND                    : 94
#      MUXCY                       : 1071
#      MUXCY_L                     : 77
#      MUXF5                       : 337
#      MUXF6                       : 70
#      MUXF7                       : 34
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 763
# FlipFlops/Latches                : 1914
#      FD                          : 90
#      FDE                         : 1336
#      FDR                         : 168
#      FDRE                        : 214
#      FDRS                        : 2
#      FDRSE                       : 12
#      FDS                         : 72
#      FDSE                        : 20
# RAMS                             : 160
#      RAM16X1D                    : 141
#      RAMB16BWE                   : 19
# Shift Registers                  : 50
#      SRL16                       : 1
#      SRL16E                      : 49
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     2996  out of   3584    83%  
 Number of Slice Flip Flops:           1914  out of   7168    26%  
 Number of 4 input LUTs:               5743  out of   7168    80%  
    Number used as logic:              5411
    Number used as Shift registers:      50
    Number used as RAMs:                282
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    195     5%  
 Number of BRAMs:                        19  out of     20    95%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 2124  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 35.249ns (Maximum Frequency: 28.370MHz)
   Minimum input arrival time before clock: 1.548ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 5.816ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 35.249ns (frequency: 28.370MHz)
  Total number of paths / destination ports: 5555029621707 / 6206
-------------------------------------------------------------------------
Delay:               35.249ns (Levels of Logic = 189)
  Source:            cpu0_idecode_AluOP1_0_1 (FF)
  Destination:       cpu0_ialu_div_quotient_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: cpu0_idecode_AluOP1_0_1 to cpu0_ialu_div_quotient_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.776  cpu0_idecode_AluOP1_0_1 (cpu0_idecode_AluOP1_0_1)
     LUT1:I0->O            1   0.648   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<0>_rt (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<0> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30> (cpu0_ialu_div_Madd_cOperand1_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.423  cpu0_ialu_div_Madd_cOperand1_addsub0000_xor<31> (cpu0_ialu_div_cOperand1_addsub0000<31>)
     LUT4:I3->O            3   0.648   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0001501 (cpu0_ialu_div_Mmux_cOperand1_mux0002_6)
     MUXF5:I1->O           1   0.276   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f5 (cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f5)
     MUXF6:I1->O           1   0.291   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6 (cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6)
     MUXF7:I1->O           1   0.291   0.000  cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7 (cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7)
     MUXF8:I1->O           5   0.291   0.713  cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8 (cpu0_ialu_div_cOperand1_mux0002)
     LUT2:I1->O            1   0.643   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>)
     MUXCY:CI->O         105   0.269   1.317  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0003)
     LUT3:I2->O            3   0.648   0.531  cpu0_ialu_div_tremainder_0_mux00001 (cpu0_ialu_div_tremainder_0_mux0000)
     MUXCY:DI->O           1   0.787   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>)
     MUXCY:CI->O         135   0.269   1.327  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0002)
     LUT3:I2->O            3   0.648   0.531  cpu0_ialu_div_tremainder_0_mux00011 (cpu0_ialu_div_tremainder_0_mux0001)
     MUXCY:DI->O           1   0.787   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>)
     MUXCY:CI->O         155   0.269   1.333  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0001)
     LUT3:I2->O            2   0.648   0.447  cpu0_ialu_div_tremainder_0_mux00021 (cpu0_ialu_div_tremainder_0_mux0002)
     MUXCY:DI->O           1   0.787   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30> (cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>)
     MUXCY:CI->O         117   0.269   1.292  cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31> (cpu0_ialu_div_tquotient_13_cmp_ge0000)
     LUT4:I3->O            5   0.648   0.636  cpu0_ialu_div_tquotient_0_mux00001_1 (cpu0_ialu_div_tquotient_0_mux00001)
     LUT4:I3->O            1   0.648   0.000  cpu0_ialu_div_Madd_quotient_not0000<13>11 (cpu0_ialu_div_Madd_quotient_not0000<13>1)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<13> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<14> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<15> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<16> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<17> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<18> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<19> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<20> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<21> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<22> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<23> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<24> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<25> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<26> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<27> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<28> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<29> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  cpu0_ialu_div_Madd_quotient_addsub0000_cy<30> (cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.423  cpu0_ialu_div_Madd_quotient_addsub0000_xor<31> (cpu0_ialu_div_quotient_addsub0000<31>)
     LUT4:I3->O            1   0.648   0.000  cpu0_ialu_div_Mmux_quotient_mux000150 (cpu0_ialu_div_quotient_mux0001<31>)
     FDE:D                     0.252          cpu0_ialu_div_quotient_31
    ----------------------------------------
    Total                     35.249ns (25.500ns logic, 9.749ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.548ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       mcs0/U0/reset_vec_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to mcs0/U0/reset_vec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     begin scope: 'mcs0'
     FD:D                      0.252          U0/reset_vec_0
    ----------------------------------------
    Total                      1.548ns (1.101ns logic, 0.447ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (FF)
  Destination:       D3 (PAD)
  Source Clock:      Clk rising

  Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 to D3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (GPO4<2>)
     end scope: 'mcs0'
     OBUF:I->O                 4.520          D3_OBUF (D3)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       D2 (PAD)

  Data Path: Reset to D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     OBUF:I->O                 4.520          D2_OBUF (D2)
    ----------------------------------------
    Total                      5.816ns (5.369ns logic, 0.447ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 65.00 secs
Total CPU time to Xst completion: 65.12 secs
 
--> 

Total memory usage is 390488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   95 (   0 filtered)
Number of infos    :   74 (   0 filtered)

