<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L332'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- RISCVBaseInfo.h - Top level definitions for RISC-V MC ---*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains small standalone enum definitions for the RISC-V target</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// useful for the compiler back-end and the MC libraries.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVBASEINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_RISCV_MCTARGETDESC_RISCVBASEINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/RISCVMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/APFloat.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/APInt.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringSwitch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/RISCVISAInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/RISCVTargetParser.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/SubtargetFeature.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// RISCVII - This namespace holds all of the target specific flags that</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instruction info tracks. All definitions must match RISCVInstrFormats.td.</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVII {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatPseudo = 0,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatR = 1,</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatR4 = 2,</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatI = 3,</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatS = 4,</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatB = 5,</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatU = 6,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatJ = 7,</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCR = 8,</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCI = 9,</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCSS = 10,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCIW = 11,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCL = 12,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCS = 13,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCA = 14,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCB = 15,</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCJ = 16,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCU = 17,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCLB = 18,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCLH = 19,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCSB = 20,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatCSH = 21,</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatOther = 22,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatMask = 31,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  InstFormatShift = 0,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ConstraintShift = InstFormatShift + 5,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VS2Constraint = 0b001 &lt;&lt; ConstraintShift,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VS1Constraint = 0b010 &lt;&lt; ConstraintShift,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VMConstraint = 0b100 &lt;&lt; ConstraintShift,</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ConstraintMask = 0b111 &lt;&lt; ConstraintShift,</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VLMulShift = ConstraintShift + 3,</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VLMulMask = 0b111 &lt;&lt; VLMulShift,</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Force a tail agnostic policy even this instruction has a tied destination.</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ForceTailAgnosticShift = VLMulShift + 3,</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ForceTailAgnosticMask = 1 &lt;&lt; ForceTailAgnosticShift,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is this a _TIED vector pseudo instruction. For these instructions we</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shouldn&apos;t skip the tied operand when converting to MC instructions.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IsTiedPseudoShift = ForceTailAgnosticShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IsTiedPseudoMask = 1 &lt;&lt; IsTiedPseudoShift,</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Does this instruction have a SEW operand. It will be the last explicit</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operand unless there is a vector policy operand. Used by RVV Pseudos.</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasSEWOpShift = IsTiedPseudoShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasSEWOpMask = 1 &lt;&lt; HasSEWOpShift,</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Does this instruction have a VL operand. It will be the second to last</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // explicit operand unless there is a vector policy operand. Used by RVV</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pseudos.</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasVLOpShift = HasSEWOpShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasVLOpMask = 1 &lt;&lt; HasVLOpShift,</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Does this instruction have a vector policy operand. It will be the last</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // explicit operand. Used by RVV Pseudos.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasVecPolicyOpShift = HasVLOpShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasVecPolicyOpMask = 1 &lt;&lt; HasVecPolicyOpShift,</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is this instruction a vector widening reduction instruction. Used by RVV</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pseudos.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IsRVVWideningReductionShift = HasVecPolicyOpShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IsRVVWideningReductionMask = 1 &lt;&lt; IsRVVWideningReductionShift,</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Does this instruction care about mask policy. If it is not, the mask policy</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // could be either agnostic or undisturbed. For example, unmasked, store, and</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reduction operations result would not be affected by mask policy, so</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // compiler has free to select either one.</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  UsesMaskPolicyShift = IsRVVWideningReductionShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  UsesMaskPolicyMask = 1 &lt;&lt; UsesMaskPolicyShift,</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Indicates that the result can be considered sign extended from bit 31. Some</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with this flag aren&apos;t W instructions, but are either sign</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // extended from a smaller size, always outputs a small integer, or put zeros</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in bits 63:31. Used by the SExtWRemoval pass.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IsSignExtendingOpWShift = UsesMaskPolicyShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IsSignExtendingOpWMask = 1ULL &lt;&lt; IsSignExtendingOpWShift,</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasRoundModeOpShift = IsSignExtendingOpWShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  HasRoundModeOpMask = 1 &lt;&lt; HasRoundModeOpShift,</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  UsesVXRMShift = HasRoundModeOpShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  UsesVXRMMask = 1 &lt;&lt; UsesVXRMShift,</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Indicates whether these instructions can partially overlap between source</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers and destination registers according to the vector spec.</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0 -&gt; not a vector pseudo</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1 -&gt; default value for vector pseudos. not widening or narrowing.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 -&gt; narrowing case</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3 -&gt; widening case</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TargetOverlapConstraintTypeShift = UsesVXRMShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TargetOverlapConstraintTypeMask = 3ULL &lt;&lt; TargetOverlapConstraintTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Helper functions to read TSFlags.</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns the format of the instruction.</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>58.7k</pre></td><td class='code'><pre>static inline unsigned getFormat(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>58.7k</pre></td><td class='code'><pre>  return (TSFlags &amp; InstFormatMask) &gt;&gt; InstFormatShift;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>58.7k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVRegisterInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>static inline unsigned getFormat(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  return (TSFlags &amp; InstFormatMask) &gt;&gt; InstFormatShift;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVMCCodeEmitter.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>static inline unsigned getFormat(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>  return (TSFlags &amp; InstFormatMask) &gt;&gt; InstFormatShift;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getFormat(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns the LMUL for the instruction.</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>static inline VLMUL getLMul(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  return static_cast&lt;VLMUL&gt;((TSFlags &amp; VLMulMask) &gt;&gt; VLMulShift);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>static inline VLMUL getLMul(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  return static_cast&lt;VLMUL&gt;((TSFlags &amp; VLMulMask) &gt;&gt; VLMulShift);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>static inline VLMUL getLMul(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return static_cast&lt;VLMUL&gt;((TSFlags &amp; VLMulMask) &gt;&gt; VLMulShift);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>static inline VLMUL getLMul(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>  return static_cast&lt;VLMUL&gt;((TSFlags &amp; VLMulMask) &gt;&gt; VLMulShift);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>1.26M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getLMul(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if tail agnostic is enforced for the instruction.</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>static inline bool doesForceTailAgnostic(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>  return TSFlags &amp; ForceTailAgnosticMask;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>static inline bool doesForceTailAgnostic(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>  return TSFlags &amp; ForceTailAgnosticMask;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>201k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::doesForceTailAgnostic(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if this a _TIED pseudo.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>static inline bool isTiedPseudo(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>  return TSFlags &amp; IsTiedPseudoMask;</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmPrinter.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>static inline bool isTiedPseudo(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>  return TSFlags &amp; IsTiedPseudoMask;</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::isTiedPseudo(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if there is a SEW operand for the instruction.</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>136M</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>136M</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>136M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmPrinter.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>120M</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>120M</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>120M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVOptWInstrs.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>7.44k</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>7.44k</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>7.44k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>15.2M</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>15.2M</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>15.2M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>static inline bool hasSEWOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  return TSFlags &amp; HasSEWOpMask;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::hasSEWOp(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if there is a VL operand for the instruction.</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>104M</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>104M</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>104M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmPrinter.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>100M</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>100M</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>100M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVOptWInstrs.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>static inline bool hasVLOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVLOpMask;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::hasVLOp(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if there is a vector policy operand for this instruction.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>120M</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>120M</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>120M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmPrinter.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>116M</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>116M</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>116M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVOptWInstrs.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVFoldMasks.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>3.94M</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>3.94M</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>3.94M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>static inline bool hasVecPolicyOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  return TSFlags &amp; HasVecPolicyOpMask;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::hasVecPolicyOp(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if it is a vector widening reduction instruction.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>static inline bool isRVVWideningReduction(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  return TSFlags &amp; IsRVVWideningReductionMask;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>static inline bool isRVVWideningReduction(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  return TSFlags &amp; IsRVVWideningReductionMask;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::isRVVWideningReduction(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if mask policy is valid for the instruction.</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>static inline bool usesMaskPolicy(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>  return TSFlags &amp; UsesMaskPolicyMask;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>static inline bool usesMaskPolicy(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>  return TSFlags &amp; UsesMaskPolicyMask;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>1.21M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::usesMaskPolicy(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if there is a rounding mode operand for this instruction</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>2.49M</pre></td><td class='code'><pre>static inline bool hasRoundModeOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>2.49M</pre></td><td class='code'><pre>  return TSFlags &amp; HasRoundModeOpMask;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>2.49M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmPrinter.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>static inline bool hasRoundModeOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>  return TSFlags &amp; HasRoundModeOpMask;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>static inline bool hasRoundModeOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  return TSFlags &amp; HasRoundModeOpMask;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>static inline bool hasRoundModeOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>  return TSFlags &amp; HasRoundModeOpMask;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>static inline bool hasRoundModeOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>  return TSFlags &amp; HasRoundModeOpMask;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>static inline bool hasRoundModeOp(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  return TSFlags &amp; HasRoundModeOpMask;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::hasRoundModeOp(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if this instruction uses vxrm</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>60.5k</pre></td><td class='code'><pre>static inline bool usesVXRM(uint64_t TSFlags) { return TSFlags &amp; UsesVXRMMask; }</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>static inline bool usesVXRM(uint64_t TSFlags) { return TSFlags &amp; UsesVXRMMask; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>static inline bool usesVXRM(uint64_t TSFlags) { return TSFlags &amp; UsesVXRMMask; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>static inline bool usesVXRM(uint64_t TSFlags) { return TSFlags &amp; UsesVXRMMask; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::usesVXRM(unsigned long)</pre></div></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3M</span>, <span class='None'>False</span>: <span class='covered-line'>4.20M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06M</span>, <span class='None'>False</span>: <span class='covered-line'>398k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.18k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>12.4M</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>17.0M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3M</span>, <span class='None'>False</span>: <span class='covered-line'>4.20M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>15.5M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVOptWInstrs.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06M</span>, <span class='None'>False</span>: <span class='covered-line'>398k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>1.06M</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.18k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>static inline unsigned getVLOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This method is only called if we expect to have a VL operand, and all</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions with VL also have SEW.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags) &amp;&amp; hasVLOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  unsigned Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>    Offset = 3;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getVLOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>static inline unsigned getSEWOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>  unsigned Offset = 1;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3M</span>, <span class='None'>False</span>: <span class='covered-line'>4.55M</span>]
  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>322</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63M</span>, <span class='None'>False</span>: <span class='covered-line'>652k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>12.9M</pre></td><td class='code'><pre>    Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>18.1M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>static inline unsigned getSEWOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>  unsigned Offset = 1;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3M</span>, <span class='None'>False</span>: <span class='covered-line'>4.55M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>    Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>static inline unsigned getSEWOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  unsigned Offset = 1;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>322</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>    Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVOptWInstrs.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>static inline unsigned getSEWOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  unsigned Offset = 1;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>static inline unsigned getSEWOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  assert(hasSEWOp(TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  unsigned Offset = 1;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  if (hasVecPolicyOp(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63M</span>, <span class='None'>False</span>: <span class='covered-line'>652k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    Offset = 2;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - Offset;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getSEWOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>static inline unsigned getVecPolicyOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>  assert(hasVecPolicyOp(Desc.TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>static inline unsigned getVecPolicyOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>  assert(hasVecPolicyOp(Desc.TSFlags));</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>  return Desc.getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>11.3M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getVecPolicyOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns  the index to the rounding mode immediate value if any, otherwise</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// returns -1.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>static inline int getFRMOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>  if (!hasRoundModeOp(TSFlags) || <div class='tooltip'>usesVXRM(TSFlags)<span class='tooltip-content'>30.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08M</span>, <span class='None'>False</span>: <span class='covered-line'>8.01k</span>]
  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.82k</span>, <span class='None'>False</span>: <span class='covered-line'>6.18k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L203'><span>203:7</span></a></span>) to (<span class='line-number'><a href='#L203'><span>203:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (203:7)
     Condition C2 --> (203:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L203'><span>203:7</span></a></span>) to (<span class='line-number'><a href='#L203'><span>203:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (203:7)
     Condition C2 --> (203:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>1.08M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The operand order</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | n-1 (if any)   | n-2  | n-3 | n-4 |</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | policy         | sew  | vl  | frm |</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>  return getVLOpNum(Desc) - 1;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>static inline int getFRMOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  if (!hasRoundModeOp(TSFlags) || usesVXRM(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L203'><span>203:7</span></a></span>) to (<span class='line-number'><a href='#L203'><span>203:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (203:7)
     Condition C2 --> (203:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return -1</span>;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The operand order</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | n-1 (if any)   | n-2  | n-3 | n-4 |</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | policy         | sew  | vl  | frm |</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  return getVLOpNum(Desc) - 1;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>static inline int getFRMOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>  if (!hasRoundModeOp(TSFlags) || <div class='tooltip'>usesVXRM(TSFlags)<span class='tooltip-content'>8.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08M</span>, <span class='None'>False</span>: <span class='covered-line'>8.01k</span>]
  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.82k</span>, <span class='None'>False</span>: <span class='covered-line'>6.18k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L203'><span>203:7</span></a></span>) to (<span class='line-number'><a href='#L203'><span>203:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (203:7)
     Condition C2 --> (203:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>1.08M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The operand order</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | n-1 (if any)   | n-2  | n-3 | n-4 |</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | policy         | sew  | vl  | frm |</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>  return getVLOpNum(Desc) - 1;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getFRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns  the index to the rounding mode immediate value if any, otherwise</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// returns -1.</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>static inline int getVXRMOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  if (!hasRoundModeOp(TSFlags) || <div class='tooltip'>!usesVXRM(TSFlags)<span class='tooltip-content'>30.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11M</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.61k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L218'><span>218:7</span></a></span>) to (<span class='line-number'><a href='#L218'><span>218:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (218:7)
     Condition C2 --> (218:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The operand order</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | n-1 (if any)   | n-2  | n-3 | n-4  |</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | policy         | sew  | vl  | vxrm |</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  return getVLOpNum(Desc) - 1;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertWriteVXRM.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>static inline int getVXRMOpNum(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  const uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  if (!hasRoundModeOp(TSFlags) || <div class='tooltip'>!usesVXRM(TSFlags)<span class='tooltip-content'>30.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11M</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.61k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L218'><span>218:7</span></a></span>) to (<span class='line-number'><a href='#L218'><span>218:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (218:7)
     Condition C2 --> (218:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The operand order</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | n-1 (if any)   | n-2  | n-3 | n-4  |</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // | policy         | sew  | vl  | vxrm |</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // --------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  return getVLOpNum(Desc) - 1;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::getVXRMOpNum(llvm::MCInstrDesc const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Is the first def operand tied to the first use operand. This is true for</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// vector pseudo instructions that have a merge operand for tail/mask</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// undisturbed. It&apos;s also true for vector FMA instructions where one of the</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// operands is also the destination register.</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>static inline bool isFirstDefTiedToFirstUse(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>  return Desc.getNumDefs() &lt; Desc.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>         Desc.getOperandConstraint(Desc.getNumDefs(), MCOI::TIED_TO) == 0;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>240k</span>, <span class='None'>False</span>: <span class='covered-line'>64.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L233'><span>233:10</span></a></span>) to (<span class='line-number'><a href='#L233'><span>234:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (233:10)
     Condition C2 --> (234:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L233'><span>233:10</span></a></span>) to (<span class='line-number'><a href='#L233'><span>234:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (233:10)
     Condition C2 --> (234:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVFoldMasks.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>static inline bool isFirstDefTiedToFirstUse(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  return Desc.getNumDefs() &lt; Desc.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>         Desc.getOperandConstraint(Desc.getNumDefs(), MCOI::TIED_TO) == 0;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L233'><span>233:10</span></a></span>) to (<span class='line-number'><a href='#L233'><span>234:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (233:10)
     Condition C2 --> (234:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>static inline bool isFirstDefTiedToFirstUse(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>  return Desc.getNumDefs() &lt; Desc.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>         Desc.getOperandConstraint(Desc.getNumDefs(), MCOI::TIED_TO) == 0;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>240k</span>, <span class='None'>False</span>: <span class='covered-line'>64.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L233'><span>233:10</span></a></span>) to (<span class='line-number'><a href='#L233'><span>234:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (233:10)
     Condition C2 --> (234:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVII::isFirstDefTiedToFirstUse(llvm::MCInstrDesc const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// RISC-V Specific Machine Operand Flags</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_None = 0,</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_CALL = 1,</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_LO = 3,</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_HI = 4,</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_PCREL_LO = 5,</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_PCREL_HI = 6,</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOT_HI = 7,</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TPREL_LO = 8,</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TPREL_HI = 9,</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TPREL_ADD = 10,</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLS_GOT_HI = 11,</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLS_GD_HI = 12,</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSDESC_HI = 13,</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSDESC_LOAD_LO = 14,</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSDESC_ADD_LO = 15,</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSDESC_CALL = 16,</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Used to differentiate between target-specific &quot;direct&quot; flags and &quot;bitmask&quot;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // flags. A machine operand can only have one &quot;direct&quot; flag, but can have</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // multiple &quot;bitmask&quot; flags.</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_DIRECT_FLAG_MASK = 31</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVII</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVOp {</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum OperandType : unsigned {</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_FIRST_RISCV_IMM = MCOI::OPERAND_FIRST_TARGET,</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM1 = OPERAND_FIRST_RISCV_IMM,</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM2,</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM2_LSB0,</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM3,</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM4,</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM5,</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM6,</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM7,</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM7_LSB00,</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM8_LSB00,</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM8,</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM8_LSB000,</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM8_GE32,</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM9_LSB000,</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM10_LSB00_NONZERO,</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM12,</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_ZERO,</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM5,</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM5_PLUS1,</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM6,</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM6_NONZERO,</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM10_LSB0000_NONZERO,</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM12,</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SIMM12_LSB00000,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMM20,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMMLOG2XLEN,</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_UIMMLOG2XLEN_NONZERO,</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_CLUI_IMM,</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_VTYPEI10,</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_VTYPEI11,</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_RVKRNUM,</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_RVKRNUM_0_7,</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_RVKRNUM_1_10,</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_RVKRNUM_2_14,</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_SPIMM,</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_LAST_RISCV_IMM = OPERAND_SPIMM,</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Operand is either a register or uimm5, this is used by V extension pseudo</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions to represent a value that be passed as AVL to either vsetvli</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or vsetivli.</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_AVL,</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVOp</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Describes the predecessor/successor bits used in the FENCE instruction.</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVFenceField {</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum FenceField {</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  I = 8,</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  O = 4,</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  R = 2,</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  W = 1</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Describes the supported floating point rounding mode encodings.</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVFPRndMode {</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum RoundingMode {</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RNE = 0,</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RTZ = 1,</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RDN = 2,</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RUP = 3,</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RMM = 4,</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DYN = 7,</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Invalid</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>inline static StringRef roundingModeToString(RoundingMode RndMode) {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>  switch (RndMode) {</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown floating point rounding mode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown floating point rounding mode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RNE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>478</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre>    return &quot;rne&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RTZ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>    return &quot;rtz&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RDN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>426</span>, <span class='None'>False</span>: <span class='covered-line'>4.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>    return &quot;rdn&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RUP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>464</span>, <span class='None'>False</span>: <span class='covered-line'>4.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>    return &quot;rup&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RMM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    return &quot;rmm&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>888</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::DYN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>888</span>, <span class='None'>False</span>: <span class='covered-line'>4.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>888</pre></td><td class='code'><pre>    return &quot;dyn&quot;;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstPrinter.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>inline static StringRef roundingModeToString(RoundingMode RndMode) {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>  switch (RndMode) {</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown floating point rounding mode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RNE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>478</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre>    return &quot;rne&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RTZ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>    return &quot;rtz&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RDN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>426</span>, <span class='None'>False</span>: <span class='covered-line'>4.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>    return &quot;rdn&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RUP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>464</span>, <span class='None'>False</span>: <span class='covered-line'>4.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>    return &quot;rup&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::RMM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    return &quot;rmm&quot;<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>888</pre></td><td class='code'><pre><span class='red'>  </span>case RISCVFPRndMode::DYN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>888</span>, <span class='None'>False</span>: <span class='covered-line'>4.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>888</pre></td><td class='code'><pre>    return &quot;dyn&quot;;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVFPRndMode::roundingModeToString(llvm::RISCVFPRndMode::RoundingMode)</pre></div></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>inline static RoundingMode stringToRoundingMode(StringRef Str) {</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  return StringSwitch&lt;RoundingMode&gt;(Str)</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rne&quot;, RISCVFPRndMode::RNE)</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rtz&quot;, RISCVFPRndMode::RTZ)</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rdn&quot;, RISCVFPRndMode::RDN)</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rup&quot;, RISCVFPRndMode::RUP)</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rmm&quot;, RISCVFPRndMode::RMM)</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;dyn&quot;, RISCVFPRndMode::DYN)</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Default(RISCVFPRndMode::Invalid);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmParser.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>inline static RoundingMode stringToRoundingMode(StringRef Str) {</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  return StringSwitch&lt;RoundingMode&gt;(Str)</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rne&quot;, RISCVFPRndMode::RNE)</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rtz&quot;, RISCVFPRndMode::RTZ)</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rdn&quot;, RISCVFPRndMode::RDN)</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rup&quot;, RISCVFPRndMode::RUP)</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;rmm&quot;, RISCVFPRndMode::RMM)</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Case(&quot;dyn&quot;, RISCVFPRndMode::DYN)</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      .Default(RISCVFPRndMode::Invalid);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVFPRndMode::stringToRoundingMode(llvm::StringRef)</pre></div></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>inline static bool isValidRoundingMode(unsigned Mode) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  switch (Mode) {</span></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  default:</span></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  case RISCVFPRndMode::RNE:</span></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  case RISCVFPRndMode::RTZ:</span></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  case RISCVFPRndMode::RDN:</span></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  case RISCVFPRndMode::RUP:</span></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  case RISCVFPRndMode::RMM:</span></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  case RISCVFPRndMode::DYN:</span></pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVFPRndMode::isValidRoundingMode(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVFPRndMode</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Floating-point Immediates</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVLoadFPImm {</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>float getFPImm(unsigned Imm);</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getLoadFPImm - Return a 5-bit binary encoding of the floating-point</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// immediate value. If the value cannot be represented as a 5-bit binary</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// encoding, then return -1.</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int getLoadFPImm(APFloat FPImm);</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVLoadFPImm</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVSysReg {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct SysReg {</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const char *Name;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const char *AltName;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const char *DeprecatedName;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Encoding;</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: add these additional fields when needed.</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Privilege Access: Read, Write, Read-Only.</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unsigned ReadWrite;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Privilege Mode: User, System or Machine.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unsigned Mode;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check field name.</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unsigned Extra;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Register number without the privilege bits.</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unsigned Number;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FeatureBitset FeaturesRequired;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isRV32Only;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  bool haveRequiredFeatures(const FeatureBitset &amp;ActiveFeatures) const {</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Not in 32-bit mode.</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>    if (isRV32Only &amp;&amp; <div class='tooltip'>ActiveFeatures[RISCV::Feature64Bit]<span class='tooltip-content'>1.06k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>292</span>, <span class='None'>False</span>: <span class='covered-line'>774</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L409'><span>409:9</span></a></span>) to (<span class='line-number'><a href='#L409'><span>409:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (409:9)
     Condition C2 --> (409:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No required feature associated with the system register.</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>    if (FeaturesRequired.none())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.8k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return (FeaturesRequired &amp; ActiveFeatures) == FeaturesRequired</span>;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SysRegsList_DECL</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVGenSearchableTables.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace RISCVSysReg</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVInsnOpcode {</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct RISCVOpcode {</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const char *Name;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Value;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_RISCVOpcodesList_DECL</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVGenSearchableTables.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace RISCVInsnOpcode</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVABI {</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum ABI {</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_ILP32,</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_ILP32F,</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_ILP32D,</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_ILP32E,</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_LP64,</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_LP64F,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_LP64D,</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_LP64E,</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ABI_Unknown</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns the target ABI, or else a StringError if the requested ABIName is</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// not supported for the given TT and FeatureBits combination.</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ABI computeTargetABI(const Triple &amp;TT, const FeatureBitset &amp;FeatureBits,</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     StringRef ABIName);</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ABI getTargetABI(StringRef ABIName);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns the register used to hold the stack pointer after realignment.</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister getBPReg();</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns the register holding shadow call stack pointer.</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister getSCSPReg();</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVABI</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVFeatures {</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Validates if the given combination of features are valid for the target</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// triple. Exits with report_fatal_error if not.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void validate(const Triple &amp;TT, const FeatureBitset &amp;FeatureBits);</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::Expected&lt;std::unique_ptr&lt;RISCVISAInfo&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>parseFeatureBits(bool IsRV64, const FeatureBitset &amp;FeatureBits);</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVFeatures</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVRVC {</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool compress(MCInst &amp;OutInst, const MCInst &amp;MI, const MCSubtargetInfo &amp;STI);</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool uncompress(MCInst &amp;OutInst, const MCInst &amp;MI, const MCSubtargetInfo &amp;STI);</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVRVC</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVZC {</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum RLISTENCODE {</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA = 4,</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0,</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S1,</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S2,</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S3,</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S4,</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S5,</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S6,</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S7,</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S8,</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S9,</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // note - to include s10, s11 must also be included</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_S0_S11,</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  INVALID_RLIST,</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>inline unsigned encodeRlist(MCRegister EndReg, bool IsRV32E = false) {</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  assert((!IsRV32E || EndReg &lt;= RISCV::X9) &amp;&amp; &quot;Invalid Rlist for RV32E&quot;);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  switch (EndReg) {</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  case RISCV::X1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return RLISTENCODE::RA;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case RISCV::X8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case RISCV::X9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0_S1;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::X18:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0_S2;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::X19:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0_S3;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case RISCV::X20:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return RLISTENCODE::RA_S0_S4</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case RISCV::X21:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0_S5;</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case RISCV::X22:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return RLISTENCODE::RA_S0_S6</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case RISCV::X23:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0_S7;</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case RISCV::X24:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return RLISTENCODE::RA_S0_S8</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case RISCV::X25:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return RLISTENCODE::RA_S0_S9</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case RISCV::X26:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return RLISTENCODE::INVALID_RLIST</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case RISCV::X27:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return RLISTENCODE::RA_S0_S11;</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Undefined input.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline static unsigned getStackAdjBase(unsigned RlistVal, bool IsRV64,</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>580</pre></td><td class='code'><pre>                                       bool IsEABI) {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>580</pre></td><td class='code'><pre>  assert(RlistVal != RLISTENCODE::INVALID_RLIST &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>580</pre></td><td class='code'><pre>         &quot;{ra, s0-s10} is not supported, s11 must be included.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>580</pre></td><td class='code'><pre>  if (IsEABI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>370</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return 16;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (!IsRV64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>352</pre></td><td class='code'><pre>    switch (RlistVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    case RLISTENCODE::RA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>109</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>176</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      return 16;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      return 32;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      return 48;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>176</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      return 64;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>352</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>352</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>    switch (RlistVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    case RLISTENCODE::RA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>      return 16;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      return 32;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return 48;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return 64;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      return 80;</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case RLISTENCODE::RA_S0_S9:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return 96</span>;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      return 112;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected RlistVal&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected RlistVal&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmParser.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>                                       bool IsEABI) {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  assert(RlistVal != RLISTENCODE::INVALID_RLIST &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>         &quot;{ra, s0-s10} is not supported, s11 must be included.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (IsEABI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 16</span>;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (!IsRV64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    switch (RlistVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    case RLISTENCODE::RA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>109</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>      return 16;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      return 32;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return 48;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return 64;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    switch (RlistVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    case RLISTENCODE::RA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      return 16;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      return 32;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return 48;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return 64;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return 80;</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case RLISTENCODE::RA_S0_S9:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return 96</span>;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return 112;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected RlistVal&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstPrinter.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>                                       bool IsEABI) {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  assert(RlistVal != RLISTENCODE::INVALID_RLIST &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>         &quot;{ra, s0-s10} is not supported, s11 must be included.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  if (IsEABI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>370</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return 16;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  if (!IsRV64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    switch (RlistVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    case RLISTENCODE::RA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>176</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>      return 16;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return 32;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      return 48;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>176</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      return 64;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    switch (RlistVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    case RLISTENCODE::RA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      return 16;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return 32;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return 48;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return 64;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      return 80;</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case RLISTENCODE::RA_S0_S9:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return 96</span>;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case RLISTENCODE::RA_S0_S11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return 112;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected RlistVal&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVZC::getStackAdjBase(unsigned int, bool, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline static bool getSpimm(unsigned RlistVal, unsigned &amp;SpimmVal,</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>                            int64_t StackAdjustment, bool IsRV64, bool IsEABI) {</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (RlistVal == RLISTENCODE::INVALID_RLIST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L582' href='#L582'><span>582:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned StackAdjBase = getStackAdjBase(RlistVal, IsRV64, IsEABI);</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  StackAdjustment -= StackAdjBase;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (StackAdjustment % 16 != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>206</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  SpimmVal = StackAdjustment / 16;</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  if (SpimmVal &gt; 3)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmParser.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>                            int64_t StackAdjustment, bool IsRV64, bool IsEABI) {</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (RlistVal == RLISTENCODE::INVALID_RLIST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L582' href='#L582'><span>582:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned StackAdjBase = getStackAdjBase(RlistVal, IsRV64, IsEABI);</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  StackAdjustment -= StackAdjBase;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (StackAdjustment % 16 != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>206</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  SpimmVal = StackAdjustment / 16;</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  if (SpimmVal &gt; 3)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVZC::getSpimm(unsigned int, unsigned int&amp;, long, bool, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void printRlist(unsigned SlistEncode, raw_ostream &amp;OS);</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVZC</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>