// Seed: 4252569319
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri id_6
);
  wire id_8;
  assign module_1._id_16 = 0;
endmodule
module module_0 #(
    parameter id_16 = 32'd26
) (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    output supply1 module_1,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output wor id_8,
    output supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    output wor id_14,
    output tri id_15,
    input tri0 _id_16
);
  logic id_18;
  ;
  assign id_18[id_16] = -1;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_5,
      id_9,
      id_1,
      id_8
  );
  assign id_4 = 1;
endmodule
