--------------- Build Started: 12/07/2013 11:25:47 Project: PSoc4_Main, Configuration: ARM GCC 4.7.3 Debug ---------------
cydsfit.exe "-.appdatapath" "C:\Users\javier\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj" "-d" "CY8C4245AXI-483" "-s" "C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\Generated_Source\PSoC4" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=LE"
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (BLUE_IntClock's accuracy range '76.677 kHz ñ 2.000%, (75.144 kHz - 78.211 kHz)' is not within the specified tolerance range '76.800 kHz ñ 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cydwr (BLUE_IntClock)
ADD: sdb.M0061: information: Info from component: ADC_ACCELEROMETER. The actual sample rate (18518 SPS) differs from the desired sample rate (18474 SPS) due to the clock configuration in the DWR.
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\TopDesign\TopDesign.cysch (Instance: ADC_ACCELEROMETER)
HDL Generation ...
Synthesis ...
