 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SCC_4LC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:43:20 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[34] (in)                        0.00       0.00 r
  U1025/X (STP_INV_18)                     0.01       0.01 f
  U1024/X (STP_EN2_6)                      0.04       0.06 r
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U762/X (STP_INV_S_12)                    0.01       0.27 r
  U765/X (STP_NR2_S_20)                    0.01       0.28 f
  U1040/X (STP_ND2_S_16)                   0.01       0.30 r
  U635/X (STP_OAI22_2)                     0.02       0.32 f
  U1167/X (STP_NR2_S_3)                    0.02       0.34 r
  U854/X (STP_AOI21B_8)                    0.02       0.36 f
  U1052/X (STP_NR3_G_12)                   0.03       0.39 r
  U922/X (STP_ND2_10)                      0.02       0.41 f
  U1108/X (STP_NR2_8)                      0.01       0.42 r
  U792/X (STP_INV_S_10)                    0.01       0.43 f
  U582/X (STP_NR2_1)                       0.02       0.45 r
  U1280/X (STP_EN2_S_2)                    0.04       0.48 f
  message[11] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[26] (in)                        0.00       0.00 r
  U905/X (STP_EN2_3)                       0.05       0.05 f
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U762/X (STP_INV_S_12)                    0.01       0.27 r
  U765/X (STP_NR2_S_20)                    0.01       0.28 f
  U1040/X (STP_ND2_S_16)                   0.01       0.30 r
  U635/X (STP_OAI22_2)                     0.02       0.32 f
  U1167/X (STP_NR2_S_3)                    0.02       0.34 r
  U854/X (STP_AOI21B_8)                    0.02       0.36 f
  U1052/X (STP_NR3_G_12)                   0.03       0.39 r
  U922/X (STP_ND2_10)                      0.02       0.41 f
  U1108/X (STP_NR2_8)                      0.01       0.42 r
  U792/X (STP_INV_S_10)                    0.01       0.43 f
  U582/X (STP_NR2_1)                       0.02       0.45 r
  U1280/X (STP_EN2_S_2)                    0.04       0.48 f
  message[11] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[34] (in)                        0.00       0.00 r
  U1025/X (STP_INV_18)                     0.01       0.01 f
  U1024/X (STP_EN2_6)                      0.04       0.06 r
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U762/X (STP_INV_S_12)                    0.01       0.27 r
  U765/X (STP_NR2_S_20)                    0.01       0.28 f
  U1040/X (STP_ND2_S_16)                   0.01       0.30 r
  U635/X (STP_OAI22_2)                     0.02       0.32 f
  U1167/X (STP_NR2_S_3)                    0.02       0.34 r
  U854/X (STP_AOI21B_8)                    0.02       0.36 f
  U1052/X (STP_NR3_G_12)                   0.03       0.39 r
  U922/X (STP_ND2_10)                      0.02       0.41 f
  U614/X (STP_INV_S_5)                     0.01       0.42 r
  U1116/X (STP_ND2_S_16)                   0.01       0.43 f
  U1124/X (STP_AOI22_5)                    0.01       0.45 r
  U1136/X (STP_EN2_S_2)                    0.04       0.48 f
  message[17] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[8] (in)                         0.00       0.00 f
  U729/X (STP_INV_15)                      0.01       0.01 r
  U1024/X (STP_EN2_6)                      0.04       0.05 f
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U762/X (STP_INV_S_12)                    0.01       0.27 r
  U765/X (STP_NR2_S_20)                    0.01       0.28 f
  U1040/X (STP_ND2_S_16)                   0.01       0.30 r
  U635/X (STP_OAI22_2)                     0.02       0.32 f
  U1167/X (STP_NR2_S_3)                    0.02       0.34 r
  U854/X (STP_AOI21B_8)                    0.02       0.36 f
  U1052/X (STP_NR3_G_12)                   0.03       0.39 r
  U922/X (STP_ND2_10)                      0.02       0.41 f
  U1108/X (STP_NR2_8)                      0.01       0.42 r
  U792/X (STP_INV_S_10)                    0.01       0.43 f
  U582/X (STP_NR2_1)                       0.02       0.45 r
  U1280/X (STP_EN2_S_2)                    0.04       0.48 f
  message[11] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[26] (in)                        0.00       0.00 r
  U905/X (STP_EN2_3)                       0.05       0.05 f
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U762/X (STP_INV_S_12)                    0.01       0.27 r
  U765/X (STP_NR2_S_20)                    0.01       0.28 f
  U1040/X (STP_ND2_S_16)                   0.01       0.30 r
  U635/X (STP_OAI22_2)                     0.02       0.32 f
  U1167/X (STP_NR2_S_3)                    0.02       0.34 r
  U854/X (STP_AOI21B_8)                    0.02       0.36 f
  U1052/X (STP_NR3_G_12)                   0.03       0.39 r
  U922/X (STP_ND2_10)                      0.02       0.41 f
  U614/X (STP_INV_S_5)                     0.01       0.42 r
  U1116/X (STP_ND2_S_16)                   0.01       0.43 f
  U1124/X (STP_AOI22_5)                    0.01       0.45 r
  U1136/X (STP_EN2_S_2)                    0.04       0.48 f
  message[17] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[34] (in)                        0.00       0.00 r
  U1025/X (STP_INV_18)                     0.01       0.01 f
  U1024/X (STP_EN2_6)                      0.04       0.06 r
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U945/X (STP_ND2_9)                       0.01       0.27 r
  U759/X (STP_NR2_G_12)                    0.01       0.28 f
  U694/X (STP_INV_6)                       0.01       0.29 r
  U1006/X (STP_OAI211_4)                   0.02       0.31 f
  U1208/X (STP_AOI21_4)                    0.02       0.33 r
  U812/X (STP_AOI21_6)                     0.02       0.35 f
  U1158/X (STP_NR2_8)                      0.02       0.37 r
  U944/X (STP_ND2_S_24)                    0.02       0.39 f
  U943/X (STP_NR2_G_12)                    0.02       0.40 r
  U1163/X (STP_AOI22_12)                   0.02       0.42 f
  U582/X (STP_NR2_1)                       0.02       0.45 r
  U1280/X (STP_EN2_S_2)                    0.04       0.48 f
  message[11] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[26] (in)                        0.00       0.00 r
  U905/X (STP_EN2_3)                       0.05       0.05 f
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U945/X (STP_ND2_9)                       0.01       0.27 r
  U759/X (STP_NR2_G_12)                    0.01       0.28 f
  U694/X (STP_INV_6)                       0.01       0.29 r
  U1006/X (STP_OAI211_4)                   0.02       0.31 f
  U1208/X (STP_AOI21_4)                    0.02       0.33 r
  U812/X (STP_AOI21_6)                     0.02       0.35 f
  U1158/X (STP_NR2_8)                      0.02       0.37 r
  U944/X (STP_ND2_S_24)                    0.02       0.39 f
  U943/X (STP_NR2_G_12)                    0.02       0.40 r
  U1163/X (STP_AOI22_12)                   0.02       0.42 f
  U582/X (STP_NR2_1)                       0.02       0.45 r
  U1280/X (STP_EN2_S_2)                    0.04       0.48 f
  message[11] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[34]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[34] (in)                        0.00       0.00 r
  U1025/X (STP_INV_18)                     0.01       0.01 f
  U1024/X (STP_EN2_6)                      0.04       0.06 r
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U945/X (STP_ND2_9)                       0.01       0.27 r
  U759/X (STP_NR2_G_12)                    0.01       0.28 f
  U694/X (STP_INV_6)                       0.01       0.29 r
  U1006/X (STP_OAI211_4)                   0.02       0.31 f
  U1208/X (STP_AOI21_4)                    0.02       0.33 r
  U812/X (STP_AOI21_6)                     0.02       0.35 f
  U1158/X (STP_NR2_8)                      0.02       0.37 r
  U944/X (STP_ND2_S_24)                    0.02       0.39 f
  U943/X (STP_NR2_G_12)                    0.02       0.40 r
  U600/X (STP_ND2_S_7)                     0.02       0.42 f
  U1074/X (STP_INV_2)                      0.01       0.43 r
  U740/X (STP_ND2_G_2)                     0.01       0.45 f
  U890/X (STP_EO2_S_0P5)                   0.04       0.48 r
  message[2] (out)                         0.00       0.48 r
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[26] (in)                        0.00       0.00 r
  U905/X (STP_EN2_3)                       0.05       0.05 f
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U945/X (STP_ND2_9)                       0.01       0.27 r
  U759/X (STP_NR2_G_12)                    0.01       0.28 f
  U694/X (STP_INV_6)                       0.01       0.29 r
  U1006/X (STP_OAI211_4)                   0.02       0.31 f
  U1208/X (STP_AOI21_4)                    0.02       0.33 r
  U812/X (STP_AOI21_6)                     0.02       0.35 f
  U1158/X (STP_NR2_8)                      0.02       0.37 r
  U944/X (STP_ND2_S_24)                    0.02       0.39 f
  U943/X (STP_NR2_G_12)                    0.02       0.40 r
  U600/X (STP_ND2_S_7)                     0.02       0.42 f
  U1074/X (STP_INV_2)                      0.01       0.43 r
  U740/X (STP_ND2_G_2)                     0.01       0.45 f
  U890/X (STP_EO2_S_0P5)                   0.04       0.48 r
  message[2] (out)                         0.00       0.48 r
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: codeword[62]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[62] (in)                        0.00       0.00 f
  U735/X (STP_INV_S_9)                     0.01       0.01 r
  U905/X (STP_EN2_3)                       0.04       0.05 f
  U1205/X (STP_EN3_3)                      0.07       0.12 r
  U1204/X (STP_EN3_3)                      0.04       0.17 f
  U1051/X (STP_EN3_6)                      0.07       0.24 f
  U1035/X (STP_BUF_S_12)                   0.02       0.26 f
  U762/X (STP_INV_S_12)                    0.01       0.27 r
  U765/X (STP_NR2_S_20)                    0.01       0.28 f
  U1040/X (STP_ND2_S_16)                   0.01       0.30 r
  U635/X (STP_OAI22_2)                     0.02       0.32 f
  U1167/X (STP_NR2_S_3)                    0.02       0.34 r
  U854/X (STP_AOI21B_8)                    0.02       0.36 f
  U1052/X (STP_NR3_G_12)                   0.03       0.39 r
  U922/X (STP_ND2_10)                      0.02       0.41 f
  U1108/X (STP_NR2_8)                      0.01       0.42 r
  U792/X (STP_INV_S_10)                    0.01       0.43 f
  U582/X (STP_NR2_1)                       0.02       0.45 r
  U1280/X (STP_EN2_S_2)                    0.04       0.48 f
  message[11] (out)                        0.00       0.48 f
  data arrival time                                   0.48

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


1
