// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer8_out_dout,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_empty_n,
        layer8_out_read,
        layer9_out_din,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_full_n,
        layer9_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] layer8_out_dout;
input  [8:0] layer8_out_num_data_valid;
input  [8:0] layer8_out_fifo_cap;
input   layer8_out_empty_n;
output   layer8_out_read;
output  [255:0] layer9_out_din;
input  [6:0] layer9_out_num_data_valid;
input  [6:0] layer9_out_fifo_cap;
input   layer9_out_full_n;
output   layer9_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer8_out_read;
reg layer9_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_2722;
reg   [0:0] icmp_ln55_reg_2722_pp0_iter1_reg;
reg   [0:0] and_ln55_2_reg_2744;
reg    ap_predicate_op395_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_286_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
reg    layer8_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer9_out_blk_n;
reg   [0:0] icmp_ln109_reg_2718;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_302_p2;
wire   [0:0] icmp_ln55_5_fu_316_p2;
reg   [0:0] icmp_ln55_5_reg_2726;
wire   [0:0] icmp_ln55_6_fu_322_p2;
reg   [0:0] icmp_ln55_6_reg_2731;
wire   [0:0] icmp_ln76_fu_334_p2;
reg   [0:0] icmp_ln76_reg_2736;
wire   [0:0] icmp_ln80_fu_388_p2;
reg   [0:0] icmp_ln80_reg_2740;
wire   [0:0] and_ln55_2_fu_1059_p2;
wire   [7:0] pool_window_V_fu_1065_p3;
reg   [7:0] pool_window_V_reg_2748;
wire   [7:0] pool_window_V_96_fu_1073_p3;
reg   [7:0] pool_window_V_96_reg_2753;
wire   [0:0] icmp_ln1651_fu_1097_p2;
reg   [0:0] icmp_ln1651_reg_2758;
wire   [7:0] select_ln65_80_fu_1115_p3;
reg   [7:0] select_ln65_80_reg_2763;
wire   [7:0] pool_window_V_99_fu_1123_p3;
reg   [7:0] pool_window_V_99_reg_2769;
wire   [7:0] pool_window_V_100_fu_1131_p3;
reg   [7:0] pool_window_V_100_reg_2774;
wire   [0:0] icmp_ln1651_82_fu_1155_p2;
reg   [0:0] icmp_ln1651_82_reg_2779;
wire   [7:0] select_ln65_83_fu_1173_p3;
reg   [7:0] select_ln65_83_reg_2784;
wire   [7:0] pool_window_V_103_fu_1181_p3;
reg   [7:0] pool_window_V_103_reg_2790;
wire   [7:0] pool_window_V_104_fu_1189_p3;
reg   [7:0] pool_window_V_104_reg_2795;
wire   [0:0] icmp_ln1651_85_fu_1213_p2;
reg   [0:0] icmp_ln1651_85_reg_2800;
wire   [7:0] select_ln65_86_fu_1231_p3;
reg   [7:0] select_ln65_86_reg_2805;
wire   [7:0] pool_window_V_107_fu_1239_p3;
reg   [7:0] pool_window_V_107_reg_2811;
wire   [7:0] pool_window_V_108_fu_1247_p3;
reg   [7:0] pool_window_V_108_reg_2816;
wire   [0:0] icmp_ln1651_88_fu_1271_p2;
reg   [0:0] icmp_ln1651_88_reg_2821;
wire   [7:0] select_ln65_89_fu_1289_p3;
reg   [7:0] select_ln65_89_reg_2826;
wire   [7:0] pool_window_V_111_fu_1297_p3;
reg   [7:0] pool_window_V_111_reg_2832;
wire   [7:0] pool_window_V_112_fu_1305_p3;
reg   [7:0] pool_window_V_112_reg_2837;
wire   [0:0] icmp_ln1651_91_fu_1329_p2;
reg   [0:0] icmp_ln1651_91_reg_2842;
wire   [7:0] select_ln65_92_fu_1347_p3;
reg   [7:0] select_ln65_92_reg_2847;
wire   [7:0] pool_window_V_115_fu_1355_p3;
reg   [7:0] pool_window_V_115_reg_2853;
wire   [7:0] pool_window_V_116_fu_1363_p3;
reg   [7:0] pool_window_V_116_reg_2858;
wire   [0:0] icmp_ln1651_94_fu_1387_p2;
reg   [0:0] icmp_ln1651_94_reg_2863;
wire   [7:0] select_ln65_95_fu_1405_p3;
reg   [7:0] select_ln65_95_reg_2868;
wire   [7:0] pool_window_V_119_fu_1413_p3;
reg   [7:0] pool_window_V_119_reg_2874;
wire   [7:0] pool_window_V_120_fu_1421_p3;
reg   [7:0] pool_window_V_120_reg_2879;
wire   [0:0] icmp_ln1651_97_fu_1445_p2;
reg   [0:0] icmp_ln1651_97_reg_2884;
wire   [7:0] select_ln65_98_fu_1463_p3;
reg   [7:0] select_ln65_98_reg_2889;
wire   [7:0] pool_window_V_123_fu_1471_p3;
reg   [7:0] pool_window_V_123_reg_2895;
wire   [7:0] pool_window_V_124_fu_1479_p3;
reg   [7:0] pool_window_V_124_reg_2900;
wire   [0:0] icmp_ln1651_100_fu_1503_p2;
reg   [0:0] icmp_ln1651_100_reg_2905;
wire   [7:0] select_ln65_101_fu_1521_p3;
reg   [7:0] select_ln65_101_reg_2910;
wire   [7:0] pool_window_V_127_fu_1529_p3;
reg   [7:0] pool_window_V_127_reg_2916;
wire   [7:0] pool_window_V_128_fu_1537_p3;
reg   [7:0] pool_window_V_128_reg_2921;
wire   [0:0] icmp_ln1651_103_fu_1561_p2;
reg   [0:0] icmp_ln1651_103_reg_2926;
wire   [7:0] select_ln65_104_fu_1579_p3;
reg   [7:0] select_ln65_104_reg_2931;
wire   [7:0] pool_window_V_131_fu_1587_p3;
reg   [7:0] pool_window_V_131_reg_2937;
wire   [7:0] pool_window_V_132_fu_1595_p3;
reg   [7:0] pool_window_V_132_reg_2942;
wire   [0:0] icmp_ln1651_106_fu_1619_p2;
reg   [0:0] icmp_ln1651_106_reg_2947;
wire   [7:0] select_ln65_107_fu_1637_p3;
reg   [7:0] select_ln65_107_reg_2952;
wire   [7:0] pool_window_V_135_fu_1645_p3;
reg   [7:0] pool_window_V_135_reg_2958;
wire   [7:0] pool_window_V_136_fu_1653_p3;
reg   [7:0] pool_window_V_136_reg_2963;
wire   [0:0] icmp_ln1651_109_fu_1677_p2;
reg   [0:0] icmp_ln1651_109_reg_2968;
wire   [7:0] select_ln65_110_fu_1695_p3;
reg   [7:0] select_ln65_110_reg_2973;
wire   [7:0] pool_window_V_139_fu_1703_p3;
reg   [7:0] pool_window_V_139_reg_2979;
wire   [7:0] pool_window_V_140_fu_1711_p3;
reg   [7:0] pool_window_V_140_reg_2984;
wire   [0:0] icmp_ln1651_112_fu_1735_p2;
reg   [0:0] icmp_ln1651_112_reg_2989;
wire   [7:0] select_ln65_113_fu_1753_p3;
reg   [7:0] select_ln65_113_reg_2994;
wire   [7:0] pool_window_V_143_fu_1761_p3;
reg   [7:0] pool_window_V_143_reg_3000;
wire   [7:0] pool_window_V_144_fu_1769_p3;
reg   [7:0] pool_window_V_144_reg_3005;
wire   [0:0] icmp_ln1651_115_fu_1793_p2;
reg   [0:0] icmp_ln1651_115_reg_3010;
wire   [7:0] select_ln65_116_fu_1811_p3;
reg   [7:0] select_ln65_116_reg_3015;
wire   [7:0] pool_window_V_147_fu_1819_p3;
reg   [7:0] pool_window_V_147_reg_3021;
wire   [7:0] pool_window_V_148_fu_1827_p3;
reg   [7:0] pool_window_V_148_reg_3026;
wire   [0:0] icmp_ln1651_118_fu_1851_p2;
reg   [0:0] icmp_ln1651_118_reg_3031;
wire   [7:0] select_ln65_119_fu_1869_p3;
reg   [7:0] select_ln65_119_reg_3036;
wire   [7:0] pool_window_V_151_fu_1877_p3;
reg   [7:0] pool_window_V_151_reg_3042;
wire   [7:0] pool_window_V_152_fu_1885_p3;
reg   [7:0] pool_window_V_152_reg_3047;
wire   [0:0] icmp_ln1651_121_fu_1909_p2;
reg   [0:0] icmp_ln1651_121_reg_3052;
wire   [7:0] select_ln65_122_fu_1927_p3;
reg   [7:0] select_ln65_122_reg_3057;
wire   [7:0] pool_window_V_155_fu_1935_p3;
reg   [7:0] pool_window_V_155_reg_3063;
wire   [7:0] pool_window_V_156_fu_1943_p3;
reg   [7:0] pool_window_V_156_reg_3068;
wire   [0:0] icmp_ln1651_124_fu_1967_p2;
reg   [0:0] icmp_ln1651_124_reg_3073;
wire   [7:0] select_ln65_125_fu_1985_p3;
reg   [7:0] select_ln65_125_reg_3078;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_271_p4;
wire   [31:0] add_ln86_fu_2011_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_267;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_267;
wire   [31:0] add_ln80_fu_382_p2;
wire   [31:0] add_ln76_fu_328_p2;
wire   [31:0] add_ln91_fu_354_p2;
wire   [5:0] trunc_ln115_fu_411_p1;
wire   [5:0] trunc_ln115_24_fu_435_p4;
wire   [5:0] trunc_ln115_25_fu_445_p4;
wire   [5:0] trunc_ln115_26_fu_455_p4;
wire   [5:0] trunc_ln115_27_fu_465_p4;
wire   [5:0] trunc_ln115_28_fu_475_p4;
wire   [5:0] trunc_ln115_29_fu_485_p4;
wire   [5:0] trunc_ln115_30_fu_495_p4;
wire   [5:0] trunc_ln115_31_fu_505_p4;
wire   [5:0] trunc_ln115_32_fu_515_p4;
wire   [5:0] trunc_ln115_33_fu_525_p4;
wire   [5:0] trunc_ln115_34_fu_535_p4;
wire   [5:0] trunc_ln115_35_fu_545_p4;
wire   [5:0] trunc_ln115_36_fu_555_p4;
wire   [5:0] trunc_ln115_s_fu_415_p4;
wire   [5:0] trunc_ln115_23_fu_425_p4;
reg   [7:0] indvar_flatten_fu_250;
wire   [7:0] add_ln109_fu_292_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_346_p3;
wire   [0:0] and_ln55_fu_1055_p2;
wire   [0:0] icmp_ln55_4_fu_1049_p2;
wire   [7:0] pool_window_V_97_fu_1081_p3;
wire   [7:0] pool_window_V_98_fu_1089_p3;
wire   [0:0] icmp_ln1651_80_fu_1103_p2;
wire   [0:0] xor_ln1651_80_fu_1109_p2;
wire   [7:0] pool_window_V_101_fu_1139_p3;
wire   [7:0] pool_window_V_102_fu_1147_p3;
wire   [0:0] icmp_ln1651_83_fu_1161_p2;
wire   [0:0] xor_ln1651_83_fu_1167_p2;
wire   [7:0] pool_window_V_105_fu_1197_p3;
wire   [7:0] pool_window_V_106_fu_1205_p3;
wire   [0:0] icmp_ln1651_86_fu_1219_p2;
wire   [0:0] xor_ln1651_86_fu_1225_p2;
wire   [7:0] pool_window_V_109_fu_1255_p3;
wire   [7:0] pool_window_V_110_fu_1263_p3;
wire   [0:0] icmp_ln1651_89_fu_1277_p2;
wire   [0:0] xor_ln1651_89_fu_1283_p2;
wire   [7:0] pool_window_V_113_fu_1313_p3;
wire   [7:0] pool_window_V_114_fu_1321_p3;
wire   [0:0] icmp_ln1651_92_fu_1335_p2;
wire   [0:0] xor_ln1651_92_fu_1341_p2;
wire   [7:0] pool_window_V_117_fu_1371_p3;
wire   [7:0] pool_window_V_118_fu_1379_p3;
wire   [0:0] icmp_ln1651_95_fu_1393_p2;
wire   [0:0] xor_ln1651_95_fu_1399_p2;
wire   [7:0] pool_window_V_121_fu_1429_p3;
wire   [7:0] pool_window_V_122_fu_1437_p3;
wire   [0:0] icmp_ln1651_98_fu_1451_p2;
wire   [0:0] xor_ln1651_98_fu_1457_p2;
wire   [7:0] pool_window_V_125_fu_1487_p3;
wire   [7:0] pool_window_V_126_fu_1495_p3;
wire   [0:0] icmp_ln1651_101_fu_1509_p2;
wire   [0:0] xor_ln1651_101_fu_1515_p2;
wire   [7:0] pool_window_V_129_fu_1545_p3;
wire   [7:0] pool_window_V_130_fu_1553_p3;
wire   [0:0] icmp_ln1651_104_fu_1567_p2;
wire   [0:0] xor_ln1651_104_fu_1573_p2;
wire   [7:0] pool_window_V_133_fu_1603_p3;
wire   [7:0] pool_window_V_134_fu_1611_p3;
wire   [0:0] icmp_ln1651_107_fu_1625_p2;
wire   [0:0] xor_ln1651_107_fu_1631_p2;
wire   [7:0] pool_window_V_137_fu_1661_p3;
wire   [7:0] pool_window_V_138_fu_1669_p3;
wire   [0:0] icmp_ln1651_110_fu_1683_p2;
wire   [0:0] xor_ln1651_110_fu_1689_p2;
wire   [7:0] pool_window_V_141_fu_1719_p3;
wire   [7:0] pool_window_V_142_fu_1727_p3;
wire   [0:0] icmp_ln1651_113_fu_1741_p2;
wire   [0:0] xor_ln1651_113_fu_1747_p2;
wire   [7:0] pool_window_V_145_fu_1777_p3;
wire   [7:0] pool_window_V_146_fu_1785_p3;
wire   [0:0] icmp_ln1651_116_fu_1799_p2;
wire   [0:0] xor_ln1651_116_fu_1805_p2;
wire   [7:0] pool_window_V_149_fu_1835_p3;
wire   [7:0] pool_window_V_150_fu_1843_p3;
wire   [0:0] icmp_ln1651_119_fu_1857_p2;
wire   [0:0] xor_ln1651_119_fu_1863_p2;
wire   [7:0] pool_window_V_153_fu_1893_p3;
wire   [7:0] pool_window_V_154_fu_1901_p3;
wire   [0:0] icmp_ln1651_122_fu_1915_p2;
wire   [0:0] xor_ln1651_122_fu_1921_p2;
wire   [7:0] pool_window_V_157_fu_1951_p3;
wire   [7:0] pool_window_V_158_fu_1959_p3;
wire   [0:0] icmp_ln1651_125_fu_1973_p2;
wire   [0:0] xor_ln1651_125_fu_1979_p2;
wire   [0:0] icmp_ln86_fu_1997_p2;
wire   [31:0] select_ln86_fu_2003_p3;
wire   [0:0] xor_ln1651_fu_2024_p2;
wire   [7:0] select_ln65_fu_2029_p3;
wire   [0:0] icmp_ln1651_81_fu_2035_p2;
wire   [0:0] xor_ln1651_81_fu_2040_p2;
wire   [7:0] select_ln65_81_fu_2046_p3;
wire   [9:0] res_pack_data_fu_2053_p3;
wire   [0:0] xor_ln1651_82_fu_2065_p2;
wire   [7:0] select_ln65_82_fu_2070_p3;
wire   [0:0] icmp_ln1651_84_fu_2076_p2;
wire   [0:0] xor_ln1651_84_fu_2081_p2;
wire   [7:0] select_ln65_84_fu_2087_p3;
wire   [9:0] res_pack_data_4_fu_2094_p3;
wire   [0:0] xor_ln1651_85_fu_2106_p2;
wire   [7:0] select_ln65_85_fu_2111_p3;
wire   [0:0] icmp_ln1651_87_fu_2117_p2;
wire   [0:0] xor_ln1651_87_fu_2122_p2;
wire   [7:0] select_ln65_87_fu_2128_p3;
wire   [9:0] res_pack_data_5_fu_2135_p3;
wire   [0:0] xor_ln1651_88_fu_2147_p2;
wire   [7:0] select_ln65_88_fu_2152_p3;
wire   [0:0] icmp_ln1651_90_fu_2158_p2;
wire   [0:0] xor_ln1651_90_fu_2163_p2;
wire   [7:0] select_ln65_90_fu_2169_p3;
wire   [9:0] res_pack_data_6_fu_2176_p3;
wire   [0:0] xor_ln1651_91_fu_2188_p2;
wire   [7:0] select_ln65_91_fu_2193_p3;
wire   [0:0] icmp_ln1651_93_fu_2199_p2;
wire   [0:0] xor_ln1651_93_fu_2204_p2;
wire   [7:0] select_ln65_93_fu_2210_p3;
wire   [9:0] shl_ln_fu_2217_p3;
wire   [0:0] xor_ln1651_94_fu_2229_p2;
wire   [7:0] select_ln65_94_fu_2234_p3;
wire   [0:0] icmp_ln1651_96_fu_2240_p2;
wire   [0:0] xor_ln1651_96_fu_2245_p2;
wire   [7:0] select_ln65_96_fu_2251_p3;
wire   [9:0] shl_ln841_s_fu_2258_p3;
wire   [0:0] xor_ln1651_97_fu_2270_p2;
wire   [7:0] select_ln65_97_fu_2275_p3;
wire   [0:0] icmp_ln1651_99_fu_2281_p2;
wire   [0:0] xor_ln1651_99_fu_2286_p2;
wire   [7:0] select_ln65_99_fu_2292_p3;
wire   [9:0] shl_ln841_18_fu_2299_p3;
wire   [0:0] xor_ln1651_100_fu_2311_p2;
wire   [7:0] select_ln65_100_fu_2316_p3;
wire   [0:0] icmp_ln1651_102_fu_2322_p2;
wire   [0:0] xor_ln1651_102_fu_2327_p2;
wire   [7:0] select_ln65_102_fu_2333_p3;
wire   [9:0] shl_ln841_19_fu_2340_p3;
wire   [0:0] xor_ln1651_103_fu_2352_p2;
wire   [7:0] select_ln65_103_fu_2357_p3;
wire   [0:0] icmp_ln1651_105_fu_2363_p2;
wire   [0:0] xor_ln1651_105_fu_2368_p2;
wire   [7:0] select_ln65_105_fu_2374_p3;
wire   [9:0] shl_ln841_20_fu_2381_p3;
wire   [0:0] xor_ln1651_106_fu_2393_p2;
wire   [7:0] select_ln65_106_fu_2398_p3;
wire   [0:0] icmp_ln1651_108_fu_2404_p2;
wire   [0:0] xor_ln1651_108_fu_2409_p2;
wire   [7:0] select_ln65_108_fu_2415_p3;
wire   [9:0] shl_ln841_21_fu_2422_p3;
wire   [0:0] xor_ln1651_109_fu_2434_p2;
wire   [7:0] select_ln65_109_fu_2439_p3;
wire   [0:0] icmp_ln1651_111_fu_2445_p2;
wire   [0:0] xor_ln1651_111_fu_2450_p2;
wire   [7:0] select_ln65_111_fu_2456_p3;
wire   [9:0] shl_ln841_22_fu_2463_p3;
wire   [0:0] xor_ln1651_112_fu_2475_p2;
wire   [7:0] select_ln65_112_fu_2480_p3;
wire   [0:0] icmp_ln1651_114_fu_2486_p2;
wire   [0:0] xor_ln1651_114_fu_2491_p2;
wire   [7:0] select_ln65_114_fu_2497_p3;
wire   [9:0] shl_ln841_23_fu_2504_p3;
wire   [0:0] xor_ln1651_115_fu_2516_p2;
wire   [7:0] select_ln65_115_fu_2521_p3;
wire   [0:0] icmp_ln1651_117_fu_2527_p2;
wire   [0:0] xor_ln1651_117_fu_2532_p2;
wire   [7:0] select_ln65_117_fu_2538_p3;
wire   [9:0] shl_ln841_24_fu_2545_p3;
wire   [0:0] xor_ln1651_118_fu_2557_p2;
wire   [7:0] select_ln65_118_fu_2562_p3;
wire   [0:0] icmp_ln1651_120_fu_2568_p2;
wire   [0:0] xor_ln1651_120_fu_2573_p2;
wire   [7:0] select_ln65_120_fu_2579_p3;
wire   [9:0] shl_ln841_25_fu_2586_p3;
wire   [0:0] xor_ln1651_121_fu_2598_p2;
wire   [7:0] select_ln65_121_fu_2603_p3;
wire   [0:0] icmp_ln1651_123_fu_2609_p2;
wire   [0:0] xor_ln1651_123_fu_2614_p2;
wire   [7:0] select_ln65_123_fu_2620_p3;
wire   [9:0] shl_ln841_26_fu_2627_p3;
wire   [0:0] xor_ln1651_124_fu_2639_p2;
wire   [7:0] select_ln65_124_fu_2644_p3;
wire   [0:0] icmp_ln1651_126_fu_2650_p2;
wire   [0:0] xor_ln1651_126_fu_2655_p2;
wire   [7:0] select_ln65_126_fu_2661_p3;
wire   [15:0] zext_ln837_28_fu_2635_p1;
wire   [15:0] zext_ln837_27_fu_2594_p1;
wire   [15:0] zext_ln837_26_fu_2553_p1;
wire   [15:0] zext_ln837_25_fu_2512_p1;
wire   [15:0] zext_ln837_24_fu_2471_p1;
wire   [15:0] zext_ln837_23_fu_2430_p1;
wire   [15:0] zext_ln837_22_fu_2389_p1;
wire   [15:0] zext_ln837_21_fu_2348_p1;
wire   [15:0] zext_ln837_20_fu_2307_p1;
wire   [15:0] zext_ln837_19_fu_2266_p1;
wire   [15:0] zext_ln837_fu_2225_p1;
wire   [15:0] zext_ln48_6_fu_2184_p1;
wire   [15:0] zext_ln48_5_fu_2143_p1;
wire   [15:0] zext_ln48_4_fu_2102_p1;
wire   [15:0] zext_ln48_fu_2061_p1;
wire   [249:0] or_ln72_s_fu_2668_p18;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_456;
reg    ap_condition_454;
reg    ap_condition_593;
reg    ap_condition_480;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 = 6'd0;
end

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0),
    .d0(trunc_ln115_fu_411_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_cl_3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0)
);

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((1'b1 == ap_condition_456)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_267 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_267 <= ap_phi_reg_pp0_iter0_storemerge_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((icmp_ln109_fu_286_p2 == 1'd0)) begin
            indvar_flatten_fu_250 <= add_ln109_fu_292_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_250 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln76_fu_334_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln76_fu_334_p2 == 1'd0)) begin
            pX_1 <= add_ln76_fu_328_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_480)) begin
        if ((icmp_ln80_fu_388_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln80_fu_388_p2 == 1'd0)) begin
            pY_1 <= add_ln80_fu_382_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln76_fu_334_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln76_fu_334_p2 == 1'd0)) begin
            sX_1 <= add_ln91_fu_354_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_2_reg_2744 <= and_ln55_2_fu_1059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_2718 <= icmp_ln109_fu_286_p2;
        icmp_ln55_reg_2722_pp0_iter1_reg <= icmp_ln55_reg_2722;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_2_fu_1059_p2) & (icmp_ln55_reg_2722 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_100_reg_2905 <= icmp_ln1651_100_fu_1503_p2;
        icmp_ln1651_103_reg_2926 <= icmp_ln1651_103_fu_1561_p2;
        icmp_ln1651_106_reg_2947 <= icmp_ln1651_106_fu_1619_p2;
        icmp_ln1651_109_reg_2968 <= icmp_ln1651_109_fu_1677_p2;
        icmp_ln1651_112_reg_2989 <= icmp_ln1651_112_fu_1735_p2;
        icmp_ln1651_115_reg_3010 <= icmp_ln1651_115_fu_1793_p2;
        icmp_ln1651_118_reg_3031 <= icmp_ln1651_118_fu_1851_p2;
        icmp_ln1651_121_reg_3052 <= icmp_ln1651_121_fu_1909_p2;
        icmp_ln1651_124_reg_3073 <= icmp_ln1651_124_fu_1967_p2;
        icmp_ln1651_82_reg_2779 <= icmp_ln1651_82_fu_1155_p2;
        icmp_ln1651_85_reg_2800 <= icmp_ln1651_85_fu_1213_p2;
        icmp_ln1651_88_reg_2821 <= icmp_ln1651_88_fu_1271_p2;
        icmp_ln1651_91_reg_2842 <= icmp_ln1651_91_fu_1329_p2;
        icmp_ln1651_94_reg_2863 <= icmp_ln1651_94_fu_1387_p2;
        icmp_ln1651_97_reg_2884 <= icmp_ln1651_97_fu_1445_p2;
        icmp_ln1651_reg_2758 <= icmp_ln1651_fu_1097_p2;
        pool_window_V_100_reg_2774[7 : 2] <= pool_window_V_100_fu_1131_p3[7 : 2];
        pool_window_V_103_reg_2790[7 : 2] <= pool_window_V_103_fu_1181_p3[7 : 2];
        pool_window_V_104_reg_2795[7 : 2] <= pool_window_V_104_fu_1189_p3[7 : 2];
        pool_window_V_107_reg_2811[7 : 2] <= pool_window_V_107_fu_1239_p3[7 : 2];
        pool_window_V_108_reg_2816[7 : 2] <= pool_window_V_108_fu_1247_p3[7 : 2];
        pool_window_V_111_reg_2832[7 : 2] <= pool_window_V_111_fu_1297_p3[7 : 2];
        pool_window_V_112_reg_2837[7 : 2] <= pool_window_V_112_fu_1305_p3[7 : 2];
        pool_window_V_115_reg_2853[7 : 2] <= pool_window_V_115_fu_1355_p3[7 : 2];
        pool_window_V_116_reg_2858[7 : 2] <= pool_window_V_116_fu_1363_p3[7 : 2];
        pool_window_V_119_reg_2874[7 : 2] <= pool_window_V_119_fu_1413_p3[7 : 2];
        pool_window_V_120_reg_2879[7 : 2] <= pool_window_V_120_fu_1421_p3[7 : 2];
        pool_window_V_123_reg_2895[7 : 2] <= pool_window_V_123_fu_1471_p3[7 : 2];
        pool_window_V_124_reg_2900[7 : 2] <= pool_window_V_124_fu_1479_p3[7 : 2];
        pool_window_V_127_reg_2916[7 : 2] <= pool_window_V_127_fu_1529_p3[7 : 2];
        pool_window_V_128_reg_2921[7 : 2] <= pool_window_V_128_fu_1537_p3[7 : 2];
        pool_window_V_131_reg_2937[7 : 2] <= pool_window_V_131_fu_1587_p3[7 : 2];
        pool_window_V_132_reg_2942[7 : 2] <= pool_window_V_132_fu_1595_p3[7 : 2];
        pool_window_V_135_reg_2958[7 : 2] <= pool_window_V_135_fu_1645_p3[7 : 2];
        pool_window_V_136_reg_2963[7 : 2] <= pool_window_V_136_fu_1653_p3[7 : 2];
        pool_window_V_139_reg_2979[7 : 2] <= pool_window_V_139_fu_1703_p3[7 : 2];
        pool_window_V_140_reg_2984[7 : 2] <= pool_window_V_140_fu_1711_p3[7 : 2];
        pool_window_V_143_reg_3000[7 : 2] <= pool_window_V_143_fu_1761_p3[7 : 2];
        pool_window_V_144_reg_3005[7 : 2] <= pool_window_V_144_fu_1769_p3[7 : 2];
        pool_window_V_147_reg_3021[7 : 2] <= pool_window_V_147_fu_1819_p3[7 : 2];
        pool_window_V_148_reg_3026[7 : 2] <= pool_window_V_148_fu_1827_p3[7 : 2];
        pool_window_V_151_reg_3042[7 : 2] <= pool_window_V_151_fu_1877_p3[7 : 2];
        pool_window_V_152_reg_3047[7 : 2] <= pool_window_V_152_fu_1885_p3[7 : 2];
        pool_window_V_155_reg_3063[7 : 2] <= pool_window_V_155_fu_1935_p3[7 : 2];
        pool_window_V_156_reg_3068[7 : 2] <= pool_window_V_156_fu_1943_p3[7 : 2];
        pool_window_V_96_reg_2753[7 : 2] <= pool_window_V_96_fu_1073_p3[7 : 2];
        pool_window_V_99_reg_2769[7 : 2] <= pool_window_V_99_fu_1123_p3[7 : 2];
        pool_window_V_reg_2748[7 : 2] <= pool_window_V_fu_1065_p3[7 : 2];
        select_ln65_101_reg_2910[7 : 2] <= select_ln65_101_fu_1521_p3[7 : 2];
        select_ln65_104_reg_2931[7 : 2] <= select_ln65_104_fu_1579_p3[7 : 2];
        select_ln65_107_reg_2952[7 : 2] <= select_ln65_107_fu_1637_p3[7 : 2];
        select_ln65_110_reg_2973[7 : 2] <= select_ln65_110_fu_1695_p3[7 : 2];
        select_ln65_113_reg_2994[7 : 2] <= select_ln65_113_fu_1753_p3[7 : 2];
        select_ln65_116_reg_3015[7 : 2] <= select_ln65_116_fu_1811_p3[7 : 2];
        select_ln65_119_reg_3036[7 : 2] <= select_ln65_119_fu_1869_p3[7 : 2];
        select_ln65_122_reg_3057[7 : 2] <= select_ln65_122_fu_1927_p3[7 : 2];
        select_ln65_125_reg_3078[7 : 2] <= select_ln65_125_fu_1985_p3[7 : 2];
        select_ln65_80_reg_2763[7 : 2] <= select_ln65_80_fu_1115_p3[7 : 2];
        select_ln65_83_reg_2784[7 : 2] <= select_ln65_83_fu_1173_p3[7 : 2];
        select_ln65_86_reg_2805[7 : 2] <= select_ln65_86_fu_1231_p3[7 : 2];
        select_ln65_89_reg_2826[7 : 2] <= select_ln65_89_fu_1289_p3[7 : 2];
        select_ln65_92_reg_2847[7 : 2] <= select_ln65_92_fu_1347_p3[7 : 2];
        select_ln65_95_reg_2868[7 : 2] <= select_ln65_95_fu_1405_p3[7 : 2];
        select_ln65_98_reg_2889[7 : 2] <= select_ln65_98_fu_1463_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_286_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_5_reg_2726 <= icmp_ln55_5_fu_316_p2;
        icmp_ln55_6_reg_2731 <= icmp_ln55_6_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_286_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_2722 <= icmp_ln55_fu_302_p2;
        icmp_ln76_reg_2736 <= icmp_ln76_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_286_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_334_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_2740 <= icmp_ln80_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 <= {{layer8_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 <= {{layer8_out_dout[89:84]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 <= {{layer8_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 <= {{layer8_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 <= {{layer8_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 <= {{layer8_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 <= {{layer8_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 <= {{layer8_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 <= {{layer8_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 <= {{layer8_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 <= {{layer8_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 <= {{layer8_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 <= {{layer8_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 <= {{layer8_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 <= {{layer8_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 <= trunc_ln115_fu_411_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln76_reg_2736 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= ap_phi_mux_storemerge_phi_fu_271_p4;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_286_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_2740 == 1'd0) & (icmp_ln76_reg_2736 == 1'd1) & (icmp_ln109_reg_2718 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_271_p4 = add_ln86_fu_2011_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_271_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_267;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_blk_n = layer8_out_empty_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_read = 1'b1;
    end else begin
        layer8_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op395_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_blk_n = layer9_out_full_n;
    end else begin
        layer9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op395_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_write = 1'b1;
    end else begin
        layer9_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_292_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln76_fu_328_p2 = (pX_1 + 32'd1);

assign add_ln80_fu_382_p2 = (pY_1 + 32'd1);

assign add_ln86_fu_2011_p2 = (sY_1 + select_ln86_fu_2003_p3);

assign add_ln91_fu_354_p2 = (sX_1 + select_ln91_fu_346_p3);

assign and_ln55_2_fu_1059_p2 = (icmp_ln55_4_fu_1049_p2 & and_ln55_fu_1055_p2);

assign and_ln55_fu_1055_p2 = (icmp_ln55_6_reg_2731 & icmp_ln55_5_reg_2726);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op395_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op395_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op395_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer8_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op395_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_454 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_456 = ((icmp_ln109_fu_286_p2 == 1'd0) & (icmp_ln80_fu_388_p2 == 1'd1) & (icmp_ln76_fu_334_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_480 = ((icmp_ln109_fu_286_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_334_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_593 = ((icmp_ln109_fu_286_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_267 = 'bx;

always @ (*) begin
    ap_predicate_op395_write_state3 = ((1'd1 == and_ln55_2_reg_2744) & (icmp_ln55_reg_2722_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_286_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln1651_100_fu_1503_p2 = ((pool_window_V_123_fu_1471_p3 < pool_window_V_124_fu_1479_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_101_fu_1509_p2 = ((pool_window_V_125_fu_1487_p3 < pool_window_V_126_fu_1495_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_102_fu_2322_p2 = ((select_ln65_100_fu_2316_p3 < select_ln65_101_reg_2910) ? 1'b1 : 1'b0);

assign icmp_ln1651_103_fu_1561_p2 = ((pool_window_V_127_fu_1529_p3 < pool_window_V_128_fu_1537_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_104_fu_1567_p2 = ((pool_window_V_129_fu_1545_p3 < pool_window_V_130_fu_1553_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_105_fu_2363_p2 = ((select_ln65_103_fu_2357_p3 < select_ln65_104_reg_2931) ? 1'b1 : 1'b0);

assign icmp_ln1651_106_fu_1619_p2 = ((pool_window_V_131_fu_1587_p3 < pool_window_V_132_fu_1595_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_107_fu_1625_p2 = ((pool_window_V_133_fu_1603_p3 < pool_window_V_134_fu_1611_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_108_fu_2404_p2 = ((select_ln65_106_fu_2398_p3 < select_ln65_107_reg_2952) ? 1'b1 : 1'b0);

assign icmp_ln1651_109_fu_1677_p2 = ((pool_window_V_135_fu_1645_p3 < pool_window_V_136_fu_1653_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_110_fu_1683_p2 = ((pool_window_V_137_fu_1661_p3 < pool_window_V_138_fu_1669_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_111_fu_2445_p2 = ((select_ln65_109_fu_2439_p3 < select_ln65_110_reg_2973) ? 1'b1 : 1'b0);

assign icmp_ln1651_112_fu_1735_p2 = ((pool_window_V_139_fu_1703_p3 < pool_window_V_140_fu_1711_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_113_fu_1741_p2 = ((pool_window_V_141_fu_1719_p3 < pool_window_V_142_fu_1727_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_114_fu_2486_p2 = ((select_ln65_112_fu_2480_p3 < select_ln65_113_reg_2994) ? 1'b1 : 1'b0);

assign icmp_ln1651_115_fu_1793_p2 = ((pool_window_V_143_fu_1761_p3 < pool_window_V_144_fu_1769_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_116_fu_1799_p2 = ((pool_window_V_145_fu_1777_p3 < pool_window_V_146_fu_1785_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_117_fu_2527_p2 = ((select_ln65_115_fu_2521_p3 < select_ln65_116_reg_3015) ? 1'b1 : 1'b0);

assign icmp_ln1651_118_fu_1851_p2 = ((pool_window_V_147_fu_1819_p3 < pool_window_V_148_fu_1827_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_119_fu_1857_p2 = ((pool_window_V_149_fu_1835_p3 < pool_window_V_150_fu_1843_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_120_fu_2568_p2 = ((select_ln65_118_fu_2562_p3 < select_ln65_119_reg_3036) ? 1'b1 : 1'b0);

assign icmp_ln1651_121_fu_1909_p2 = ((pool_window_V_151_fu_1877_p3 < pool_window_V_152_fu_1885_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_122_fu_1915_p2 = ((pool_window_V_153_fu_1893_p3 < pool_window_V_154_fu_1901_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_123_fu_2609_p2 = ((select_ln65_121_fu_2603_p3 < select_ln65_122_reg_3057) ? 1'b1 : 1'b0);

assign icmp_ln1651_124_fu_1967_p2 = ((pool_window_V_155_fu_1935_p3 < pool_window_V_156_fu_1943_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_125_fu_1973_p2 = ((pool_window_V_157_fu_1951_p3 < pool_window_V_158_fu_1959_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_126_fu_2650_p2 = ((select_ln65_124_fu_2644_p3 < select_ln65_125_reg_3078) ? 1'b1 : 1'b0);

assign icmp_ln1651_80_fu_1103_p2 = ((pool_window_V_97_fu_1081_p3 < pool_window_V_98_fu_1089_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_81_fu_2035_p2 = ((select_ln65_fu_2029_p3 < select_ln65_80_reg_2763) ? 1'b1 : 1'b0);

assign icmp_ln1651_82_fu_1155_p2 = ((pool_window_V_99_fu_1123_p3 < pool_window_V_100_fu_1131_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_83_fu_1161_p2 = ((pool_window_V_101_fu_1139_p3 < pool_window_V_102_fu_1147_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_84_fu_2076_p2 = ((select_ln65_82_fu_2070_p3 < select_ln65_83_reg_2784) ? 1'b1 : 1'b0);

assign icmp_ln1651_85_fu_1213_p2 = ((pool_window_V_103_fu_1181_p3 < pool_window_V_104_fu_1189_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_86_fu_1219_p2 = ((pool_window_V_105_fu_1197_p3 < pool_window_V_106_fu_1205_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_87_fu_2117_p2 = ((select_ln65_85_fu_2111_p3 < select_ln65_86_reg_2805) ? 1'b1 : 1'b0);

assign icmp_ln1651_88_fu_1271_p2 = ((pool_window_V_107_fu_1239_p3 < pool_window_V_108_fu_1247_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_89_fu_1277_p2 = ((pool_window_V_109_fu_1255_p3 < pool_window_V_110_fu_1263_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_90_fu_2158_p2 = ((select_ln65_88_fu_2152_p3 < select_ln65_89_reg_2826) ? 1'b1 : 1'b0);

assign icmp_ln1651_91_fu_1329_p2 = ((pool_window_V_111_fu_1297_p3 < pool_window_V_112_fu_1305_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_92_fu_1335_p2 = ((pool_window_V_113_fu_1313_p3 < pool_window_V_114_fu_1321_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_93_fu_2199_p2 = ((select_ln65_91_fu_2193_p3 < select_ln65_92_reg_2847) ? 1'b1 : 1'b0);

assign icmp_ln1651_94_fu_1387_p2 = ((pool_window_V_115_fu_1355_p3 < pool_window_V_116_fu_1363_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_95_fu_1393_p2 = ((pool_window_V_117_fu_1371_p3 < pool_window_V_118_fu_1379_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_96_fu_2240_p2 = ((select_ln65_94_fu_2234_p3 < select_ln65_95_reg_2868) ? 1'b1 : 1'b0);

assign icmp_ln1651_97_fu_1445_p2 = ((pool_window_V_119_fu_1413_p3 < pool_window_V_120_fu_1421_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_98_fu_1451_p2 = ((pool_window_V_121_fu_1429_p3 < pool_window_V_122_fu_1437_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_99_fu_2281_p2 = ((select_ln65_97_fu_2275_p3 < select_ln65_98_reg_2889) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1097_p2 = ((pool_window_V_fu_1065_p3 < pool_window_V_96_fu_1073_p3) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_1049_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_316_p2 = (($signed(pY_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_322_p2 = (($signed(pX_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_302_p2 = ((sX_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_334_p2 = ((add_ln76_fu_328_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_388_p2 = ((add_ln80_fu_382_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1997_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign layer9_out_din = or_ln72_s_fu_2668_p18;

assign or_ln72_s_fu_2668_p18 = {{{{{{{{{{{{{{{{{select_ln65_126_fu_2661_p3}, {2'd0}}, {zext_ln837_28_fu_2635_p1}}, {zext_ln837_27_fu_2594_p1}}, {zext_ln837_26_fu_2553_p1}}, {zext_ln837_25_fu_2512_p1}}, {zext_ln837_24_fu_2471_p1}}, {zext_ln837_23_fu_2430_p1}}, {zext_ln837_22_fu_2389_p1}}, {zext_ln837_21_fu_2348_p1}}, {zext_ln837_20_fu_2307_p1}}, {zext_ln837_19_fu_2266_p1}}, {zext_ln837_fu_2225_p1}}, {zext_ln48_6_fu_2184_p1}}, {zext_ln48_5_fu_2143_p1}}, {zext_ln48_4_fu_2102_p1}}, {zext_ln48_fu_2061_p1}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_d0 = {{layer8_out_dout[95:90]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_d0 = {{layer8_out_dout[89:84]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 = {{layer8_out_dout[83:78]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_d0 = {{layer8_out_dout[77:72]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_d0 = {{layer8_out_dout[71:66]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_d0 = {{layer8_out_dout[65:60]}};

assign pool_window_V_100_fu_1131_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0}, {2'd0}};

assign pool_window_V_101_fu_1139_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62}, {2'd0}};

assign pool_window_V_102_fu_1147_p3 = {{trunc_ln115_24_fu_435_p4}, {2'd0}};

assign pool_window_V_103_fu_1181_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77}, {2'd0}};

assign pool_window_V_104_fu_1189_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0}, {2'd0}};

assign pool_window_V_105_fu_1197_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61}, {2'd0}};

assign pool_window_V_106_fu_1205_p3 = {{trunc_ln115_25_fu_445_p4}, {2'd0}};

assign pool_window_V_107_fu_1239_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76}, {2'd0}};

assign pool_window_V_108_fu_1247_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0}, {2'd0}};

assign pool_window_V_109_fu_1255_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60}, {2'd0}};

assign pool_window_V_110_fu_1263_p3 = {{trunc_ln115_26_fu_455_p4}, {2'd0}};

assign pool_window_V_111_fu_1297_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75}, {2'd0}};

assign pool_window_V_112_fu_1305_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0}, {2'd0}};

assign pool_window_V_113_fu_1313_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59}, {2'd0}};

assign pool_window_V_114_fu_1321_p3 = {{trunc_ln115_27_fu_465_p4}, {2'd0}};

assign pool_window_V_115_fu_1355_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74}, {2'd0}};

assign pool_window_V_116_fu_1363_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0}, {2'd0}};

assign pool_window_V_117_fu_1371_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58}, {2'd0}};

assign pool_window_V_118_fu_1379_p3 = {{trunc_ln115_28_fu_475_p4}, {2'd0}};

assign pool_window_V_119_fu_1413_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73}, {2'd0}};

assign pool_window_V_120_fu_1421_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0}, {2'd0}};

assign pool_window_V_121_fu_1429_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57}, {2'd0}};

assign pool_window_V_122_fu_1437_p3 = {{trunc_ln115_29_fu_485_p4}, {2'd0}};

assign pool_window_V_123_fu_1471_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72}, {2'd0}};

assign pool_window_V_124_fu_1479_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0}, {2'd0}};

assign pool_window_V_125_fu_1487_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56}, {2'd0}};

assign pool_window_V_126_fu_1495_p3 = {{trunc_ln115_30_fu_495_p4}, {2'd0}};

assign pool_window_V_127_fu_1529_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71}, {2'd0}};

assign pool_window_V_128_fu_1537_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0}, {2'd0}};

assign pool_window_V_129_fu_1545_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55}, {2'd0}};

assign pool_window_V_130_fu_1553_p3 = {{trunc_ln115_31_fu_505_p4}, {2'd0}};

assign pool_window_V_131_fu_1587_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70}, {2'd0}};

assign pool_window_V_132_fu_1595_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0}, {2'd0}};

assign pool_window_V_133_fu_1603_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54}, {2'd0}};

assign pool_window_V_134_fu_1611_p3 = {{trunc_ln115_32_fu_515_p4}, {2'd0}};

assign pool_window_V_135_fu_1645_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69}, {2'd0}};

assign pool_window_V_136_fu_1653_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_19_q0}, {2'd0}};

assign pool_window_V_137_fu_1661_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53}, {2'd0}};

assign pool_window_V_138_fu_1669_p3 = {{trunc_ln115_33_fu_525_p4}, {2'd0}};

assign pool_window_V_139_fu_1703_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68}, {2'd0}};

assign pool_window_V_140_fu_1711_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_18_q0}, {2'd0}};

assign pool_window_V_141_fu_1719_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52}, {2'd0}};

assign pool_window_V_142_fu_1727_p3 = {{trunc_ln115_34_fu_535_p4}, {2'd0}};

assign pool_window_V_143_fu_1761_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67}, {2'd0}};

assign pool_window_V_144_fu_1769_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_17_q0}, {2'd0}};

assign pool_window_V_145_fu_1777_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51}, {2'd0}};

assign pool_window_V_146_fu_1785_p3 = {{trunc_ln115_35_fu_545_p4}, {2'd0}};

assign pool_window_V_147_fu_1819_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66}, {2'd0}};

assign pool_window_V_148_fu_1827_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_16_q0}, {2'd0}};

assign pool_window_V_149_fu_1835_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50}, {2'd0}};

assign pool_window_V_150_fu_1843_p3 = {{trunc_ln115_36_fu_555_p4}, {2'd0}};

assign pool_window_V_151_fu_1877_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65}, {2'd0}};

assign pool_window_V_152_fu_1885_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_15_q0}, {2'd0}};

assign pool_window_V_153_fu_1893_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49}, {2'd0}};

assign pool_window_V_154_fu_1901_p3 = {{trunc_ln115_s_fu_415_p4}, {2'd0}};

assign pool_window_V_155_fu_1935_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64}, {2'd0}};

assign pool_window_V_156_fu_1943_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_14_q0}, {2'd0}};

assign pool_window_V_157_fu_1951_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48}, {2'd0}};

assign pool_window_V_158_fu_1959_p3 = {{trunc_ln115_23_fu_425_p4}, {2'd0}};

assign pool_window_V_96_fu_1073_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0}, {2'd0}};

assign pool_window_V_97_fu_1081_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63}, {2'd0}};

assign pool_window_V_98_fu_1089_p3 = {{trunc_ln115_fu_411_p1}, {2'd0}};

assign pool_window_V_99_fu_1123_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78}, {2'd0}};

assign pool_window_V_fu_1065_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79}, {2'd0}};

assign res_pack_data_4_fu_2094_p3 = {{select_ln65_84_fu_2087_p3}, {2'd0}};

assign res_pack_data_5_fu_2135_p3 = {{select_ln65_87_fu_2128_p3}, {2'd0}};

assign res_pack_data_6_fu_2176_p3 = {{select_ln65_90_fu_2169_p3}, {2'd0}};

assign res_pack_data_fu_2053_p3 = {{select_ln65_81_fu_2046_p3}, {2'd0}};

assign select_ln65_100_fu_2316_p3 = ((xor_ln1651_100_fu_2311_p2[0:0] == 1'b1) ? pool_window_V_123_reg_2895 : pool_window_V_124_reg_2900);

assign select_ln65_101_fu_1521_p3 = ((xor_ln1651_101_fu_1515_p2[0:0] == 1'b1) ? pool_window_V_125_fu_1487_p3 : pool_window_V_126_fu_1495_p3);

assign select_ln65_102_fu_2333_p3 = ((xor_ln1651_102_fu_2327_p2[0:0] == 1'b1) ? select_ln65_100_fu_2316_p3 : select_ln65_101_reg_2910);

assign select_ln65_103_fu_2357_p3 = ((xor_ln1651_103_fu_2352_p2[0:0] == 1'b1) ? pool_window_V_127_reg_2916 : pool_window_V_128_reg_2921);

assign select_ln65_104_fu_1579_p3 = ((xor_ln1651_104_fu_1573_p2[0:0] == 1'b1) ? pool_window_V_129_fu_1545_p3 : pool_window_V_130_fu_1553_p3);

assign select_ln65_105_fu_2374_p3 = ((xor_ln1651_105_fu_2368_p2[0:0] == 1'b1) ? select_ln65_103_fu_2357_p3 : select_ln65_104_reg_2931);

assign select_ln65_106_fu_2398_p3 = ((xor_ln1651_106_fu_2393_p2[0:0] == 1'b1) ? pool_window_V_131_reg_2937 : pool_window_V_132_reg_2942);

assign select_ln65_107_fu_1637_p3 = ((xor_ln1651_107_fu_1631_p2[0:0] == 1'b1) ? pool_window_V_133_fu_1603_p3 : pool_window_V_134_fu_1611_p3);

assign select_ln65_108_fu_2415_p3 = ((xor_ln1651_108_fu_2409_p2[0:0] == 1'b1) ? select_ln65_106_fu_2398_p3 : select_ln65_107_reg_2952);

assign select_ln65_109_fu_2439_p3 = ((xor_ln1651_109_fu_2434_p2[0:0] == 1'b1) ? pool_window_V_135_reg_2958 : pool_window_V_136_reg_2963);

assign select_ln65_110_fu_1695_p3 = ((xor_ln1651_110_fu_1689_p2[0:0] == 1'b1) ? pool_window_V_137_fu_1661_p3 : pool_window_V_138_fu_1669_p3);

assign select_ln65_111_fu_2456_p3 = ((xor_ln1651_111_fu_2450_p2[0:0] == 1'b1) ? select_ln65_109_fu_2439_p3 : select_ln65_110_reg_2973);

assign select_ln65_112_fu_2480_p3 = ((xor_ln1651_112_fu_2475_p2[0:0] == 1'b1) ? pool_window_V_139_reg_2979 : pool_window_V_140_reg_2984);

assign select_ln65_113_fu_1753_p3 = ((xor_ln1651_113_fu_1747_p2[0:0] == 1'b1) ? pool_window_V_141_fu_1719_p3 : pool_window_V_142_fu_1727_p3);

assign select_ln65_114_fu_2497_p3 = ((xor_ln1651_114_fu_2491_p2[0:0] == 1'b1) ? select_ln65_112_fu_2480_p3 : select_ln65_113_reg_2994);

assign select_ln65_115_fu_2521_p3 = ((xor_ln1651_115_fu_2516_p2[0:0] == 1'b1) ? pool_window_V_143_reg_3000 : pool_window_V_144_reg_3005);

assign select_ln65_116_fu_1811_p3 = ((xor_ln1651_116_fu_1805_p2[0:0] == 1'b1) ? pool_window_V_145_fu_1777_p3 : pool_window_V_146_fu_1785_p3);

assign select_ln65_117_fu_2538_p3 = ((xor_ln1651_117_fu_2532_p2[0:0] == 1'b1) ? select_ln65_115_fu_2521_p3 : select_ln65_116_reg_3015);

assign select_ln65_118_fu_2562_p3 = ((xor_ln1651_118_fu_2557_p2[0:0] == 1'b1) ? pool_window_V_147_reg_3021 : pool_window_V_148_reg_3026);

assign select_ln65_119_fu_1869_p3 = ((xor_ln1651_119_fu_1863_p2[0:0] == 1'b1) ? pool_window_V_149_fu_1835_p3 : pool_window_V_150_fu_1843_p3);

assign select_ln65_120_fu_2579_p3 = ((xor_ln1651_120_fu_2573_p2[0:0] == 1'b1) ? select_ln65_118_fu_2562_p3 : select_ln65_119_reg_3036);

assign select_ln65_121_fu_2603_p3 = ((xor_ln1651_121_fu_2598_p2[0:0] == 1'b1) ? pool_window_V_151_reg_3042 : pool_window_V_152_reg_3047);

assign select_ln65_122_fu_1927_p3 = ((xor_ln1651_122_fu_1921_p2[0:0] == 1'b1) ? pool_window_V_153_fu_1893_p3 : pool_window_V_154_fu_1901_p3);

assign select_ln65_123_fu_2620_p3 = ((xor_ln1651_123_fu_2614_p2[0:0] == 1'b1) ? select_ln65_121_fu_2603_p3 : select_ln65_122_reg_3057);

assign select_ln65_124_fu_2644_p3 = ((xor_ln1651_124_fu_2639_p2[0:0] == 1'b1) ? pool_window_V_155_reg_3063 : pool_window_V_156_reg_3068);

assign select_ln65_125_fu_1985_p3 = ((xor_ln1651_125_fu_1979_p2[0:0] == 1'b1) ? pool_window_V_157_fu_1951_p3 : pool_window_V_158_fu_1959_p3);

assign select_ln65_126_fu_2661_p3 = ((xor_ln1651_126_fu_2655_p2[0:0] == 1'b1) ? select_ln65_124_fu_2644_p3 : select_ln65_125_reg_3078);

assign select_ln65_80_fu_1115_p3 = ((xor_ln1651_80_fu_1109_p2[0:0] == 1'b1) ? pool_window_V_97_fu_1081_p3 : pool_window_V_98_fu_1089_p3);

assign select_ln65_81_fu_2046_p3 = ((xor_ln1651_81_fu_2040_p2[0:0] == 1'b1) ? select_ln65_fu_2029_p3 : select_ln65_80_reg_2763);

assign select_ln65_82_fu_2070_p3 = ((xor_ln1651_82_fu_2065_p2[0:0] == 1'b1) ? pool_window_V_99_reg_2769 : pool_window_V_100_reg_2774);

assign select_ln65_83_fu_1173_p3 = ((xor_ln1651_83_fu_1167_p2[0:0] == 1'b1) ? pool_window_V_101_fu_1139_p3 : pool_window_V_102_fu_1147_p3);

assign select_ln65_84_fu_2087_p3 = ((xor_ln1651_84_fu_2081_p2[0:0] == 1'b1) ? select_ln65_82_fu_2070_p3 : select_ln65_83_reg_2784);

assign select_ln65_85_fu_2111_p3 = ((xor_ln1651_85_fu_2106_p2[0:0] == 1'b1) ? pool_window_V_103_reg_2790 : pool_window_V_104_reg_2795);

assign select_ln65_86_fu_1231_p3 = ((xor_ln1651_86_fu_1225_p2[0:0] == 1'b1) ? pool_window_V_105_fu_1197_p3 : pool_window_V_106_fu_1205_p3);

assign select_ln65_87_fu_2128_p3 = ((xor_ln1651_87_fu_2122_p2[0:0] == 1'b1) ? select_ln65_85_fu_2111_p3 : select_ln65_86_reg_2805);

assign select_ln65_88_fu_2152_p3 = ((xor_ln1651_88_fu_2147_p2[0:0] == 1'b1) ? pool_window_V_107_reg_2811 : pool_window_V_108_reg_2816);

assign select_ln65_89_fu_1289_p3 = ((xor_ln1651_89_fu_1283_p2[0:0] == 1'b1) ? pool_window_V_109_fu_1255_p3 : pool_window_V_110_fu_1263_p3);

assign select_ln65_90_fu_2169_p3 = ((xor_ln1651_90_fu_2163_p2[0:0] == 1'b1) ? select_ln65_88_fu_2152_p3 : select_ln65_89_reg_2826);

assign select_ln65_91_fu_2193_p3 = ((xor_ln1651_91_fu_2188_p2[0:0] == 1'b1) ? pool_window_V_111_reg_2832 : pool_window_V_112_reg_2837);

assign select_ln65_92_fu_1347_p3 = ((xor_ln1651_92_fu_1341_p2[0:0] == 1'b1) ? pool_window_V_113_fu_1313_p3 : pool_window_V_114_fu_1321_p3);

assign select_ln65_93_fu_2210_p3 = ((xor_ln1651_93_fu_2204_p2[0:0] == 1'b1) ? select_ln65_91_fu_2193_p3 : select_ln65_92_reg_2847);

assign select_ln65_94_fu_2234_p3 = ((xor_ln1651_94_fu_2229_p2[0:0] == 1'b1) ? pool_window_V_115_reg_2853 : pool_window_V_116_reg_2858);

assign select_ln65_95_fu_1405_p3 = ((xor_ln1651_95_fu_1399_p2[0:0] == 1'b1) ? pool_window_V_117_fu_1371_p3 : pool_window_V_118_fu_1379_p3);

assign select_ln65_96_fu_2251_p3 = ((xor_ln1651_96_fu_2245_p2[0:0] == 1'b1) ? select_ln65_94_fu_2234_p3 : select_ln65_95_reg_2868);

assign select_ln65_97_fu_2275_p3 = ((xor_ln1651_97_fu_2270_p2[0:0] == 1'b1) ? pool_window_V_119_reg_2874 : pool_window_V_120_reg_2879);

assign select_ln65_98_fu_1463_p3 = ((xor_ln1651_98_fu_1457_p2[0:0] == 1'b1) ? pool_window_V_121_fu_1429_p3 : pool_window_V_122_fu_1437_p3);

assign select_ln65_99_fu_2292_p3 = ((xor_ln1651_99_fu_2286_p2[0:0] == 1'b1) ? select_ln65_97_fu_2275_p3 : select_ln65_98_reg_2889);

assign select_ln65_fu_2029_p3 = ((xor_ln1651_fu_2024_p2[0:0] == 1'b1) ? pool_window_V_reg_2748 : pool_window_V_96_reg_2753);

assign select_ln86_fu_2003_p3 = ((icmp_ln86_fu_1997_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_346_p3 = ((icmp_ln55_fu_302_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign shl_ln841_18_fu_2299_p3 = {{select_ln65_99_fu_2292_p3}, {2'd0}};

assign shl_ln841_19_fu_2340_p3 = {{select_ln65_102_fu_2333_p3}, {2'd0}};

assign shl_ln841_20_fu_2381_p3 = {{select_ln65_105_fu_2374_p3}, {2'd0}};

assign shl_ln841_21_fu_2422_p3 = {{select_ln65_108_fu_2415_p3}, {2'd0}};

assign shl_ln841_22_fu_2463_p3 = {{select_ln65_111_fu_2456_p3}, {2'd0}};

assign shl_ln841_23_fu_2504_p3 = {{select_ln65_114_fu_2497_p3}, {2'd0}};

assign shl_ln841_24_fu_2545_p3 = {{select_ln65_117_fu_2538_p3}, {2'd0}};

assign shl_ln841_25_fu_2586_p3 = {{select_ln65_120_fu_2579_p3}, {2'd0}};

assign shl_ln841_26_fu_2627_p3 = {{select_ln65_123_fu_2620_p3}, {2'd0}};

assign shl_ln841_s_fu_2258_p3 = {{select_ln65_96_fu_2251_p3}, {2'd0}};

assign shl_ln_fu_2217_p3 = {{select_ln65_93_fu_2210_p3}, {2'd0}};

assign start_out = real_start;

assign trunc_ln115_23_fu_425_p4 = {{layer8_out_dout[95:90]}};

assign trunc_ln115_24_fu_435_p4 = {{layer8_out_dout[11:6]}};

assign trunc_ln115_25_fu_445_p4 = {{layer8_out_dout[17:12]}};

assign trunc_ln115_26_fu_455_p4 = {{layer8_out_dout[23:18]}};

assign trunc_ln115_27_fu_465_p4 = {{layer8_out_dout[29:24]}};

assign trunc_ln115_28_fu_475_p4 = {{layer8_out_dout[35:30]}};

assign trunc_ln115_29_fu_485_p4 = {{layer8_out_dout[41:36]}};

assign trunc_ln115_30_fu_495_p4 = {{layer8_out_dout[47:42]}};

assign trunc_ln115_31_fu_505_p4 = {{layer8_out_dout[53:48]}};

assign trunc_ln115_32_fu_515_p4 = {{layer8_out_dout[59:54]}};

assign trunc_ln115_33_fu_525_p4 = {{layer8_out_dout[65:60]}};

assign trunc_ln115_34_fu_535_p4 = {{layer8_out_dout[71:66]}};

assign trunc_ln115_35_fu_545_p4 = {{layer8_out_dout[77:72]}};

assign trunc_ln115_36_fu_555_p4 = {{layer8_out_dout[83:78]}};

assign trunc_ln115_fu_411_p1 = layer8_out_dout[5:0];

assign trunc_ln115_s_fu_415_p4 = {{layer8_out_dout[89:84]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 = {{layer8_out_dout[53:48]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 = {{layer8_out_dout[47:42]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 = {{layer8_out_dout[41:36]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 = {{layer8_out_dout[35:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 = {{layer8_out_dout[29:24]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 = {{layer8_out_dout[23:18]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 = {{layer8_out_dout[17:12]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 = {{layer8_out_dout[11:6]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 = {{layer8_out_dout[59:54]}};

assign xor_ln1651_100_fu_2311_p2 = (icmp_ln1651_100_reg_2905 ^ 1'd1);

assign xor_ln1651_101_fu_1515_p2 = (icmp_ln1651_101_fu_1509_p2 ^ 1'd1);

assign xor_ln1651_102_fu_2327_p2 = (icmp_ln1651_102_fu_2322_p2 ^ 1'd1);

assign xor_ln1651_103_fu_2352_p2 = (icmp_ln1651_103_reg_2926 ^ 1'd1);

assign xor_ln1651_104_fu_1573_p2 = (icmp_ln1651_104_fu_1567_p2 ^ 1'd1);

assign xor_ln1651_105_fu_2368_p2 = (icmp_ln1651_105_fu_2363_p2 ^ 1'd1);

assign xor_ln1651_106_fu_2393_p2 = (icmp_ln1651_106_reg_2947 ^ 1'd1);

assign xor_ln1651_107_fu_1631_p2 = (icmp_ln1651_107_fu_1625_p2 ^ 1'd1);

assign xor_ln1651_108_fu_2409_p2 = (icmp_ln1651_108_fu_2404_p2 ^ 1'd1);

assign xor_ln1651_109_fu_2434_p2 = (icmp_ln1651_109_reg_2968 ^ 1'd1);

assign xor_ln1651_110_fu_1689_p2 = (icmp_ln1651_110_fu_1683_p2 ^ 1'd1);

assign xor_ln1651_111_fu_2450_p2 = (icmp_ln1651_111_fu_2445_p2 ^ 1'd1);

assign xor_ln1651_112_fu_2475_p2 = (icmp_ln1651_112_reg_2989 ^ 1'd1);

assign xor_ln1651_113_fu_1747_p2 = (icmp_ln1651_113_fu_1741_p2 ^ 1'd1);

assign xor_ln1651_114_fu_2491_p2 = (icmp_ln1651_114_fu_2486_p2 ^ 1'd1);

assign xor_ln1651_115_fu_2516_p2 = (icmp_ln1651_115_reg_3010 ^ 1'd1);

assign xor_ln1651_116_fu_1805_p2 = (icmp_ln1651_116_fu_1799_p2 ^ 1'd1);

assign xor_ln1651_117_fu_2532_p2 = (icmp_ln1651_117_fu_2527_p2 ^ 1'd1);

assign xor_ln1651_118_fu_2557_p2 = (icmp_ln1651_118_reg_3031 ^ 1'd1);

assign xor_ln1651_119_fu_1863_p2 = (icmp_ln1651_119_fu_1857_p2 ^ 1'd1);

assign xor_ln1651_120_fu_2573_p2 = (icmp_ln1651_120_fu_2568_p2 ^ 1'd1);

assign xor_ln1651_121_fu_2598_p2 = (icmp_ln1651_121_reg_3052 ^ 1'd1);

assign xor_ln1651_122_fu_1921_p2 = (icmp_ln1651_122_fu_1915_p2 ^ 1'd1);

assign xor_ln1651_123_fu_2614_p2 = (icmp_ln1651_123_fu_2609_p2 ^ 1'd1);

assign xor_ln1651_124_fu_2639_p2 = (icmp_ln1651_124_reg_3073 ^ 1'd1);

assign xor_ln1651_125_fu_1979_p2 = (icmp_ln1651_125_fu_1973_p2 ^ 1'd1);

assign xor_ln1651_126_fu_2655_p2 = (icmp_ln1651_126_fu_2650_p2 ^ 1'd1);

assign xor_ln1651_80_fu_1109_p2 = (icmp_ln1651_80_fu_1103_p2 ^ 1'd1);

assign xor_ln1651_81_fu_2040_p2 = (icmp_ln1651_81_fu_2035_p2 ^ 1'd1);

assign xor_ln1651_82_fu_2065_p2 = (icmp_ln1651_82_reg_2779 ^ 1'd1);

assign xor_ln1651_83_fu_1167_p2 = (icmp_ln1651_83_fu_1161_p2 ^ 1'd1);

assign xor_ln1651_84_fu_2081_p2 = (icmp_ln1651_84_fu_2076_p2 ^ 1'd1);

assign xor_ln1651_85_fu_2106_p2 = (icmp_ln1651_85_reg_2800 ^ 1'd1);

assign xor_ln1651_86_fu_1225_p2 = (icmp_ln1651_86_fu_1219_p2 ^ 1'd1);

assign xor_ln1651_87_fu_2122_p2 = (icmp_ln1651_87_fu_2117_p2 ^ 1'd1);

assign xor_ln1651_88_fu_2147_p2 = (icmp_ln1651_88_reg_2821 ^ 1'd1);

assign xor_ln1651_89_fu_1283_p2 = (icmp_ln1651_89_fu_1277_p2 ^ 1'd1);

assign xor_ln1651_90_fu_2163_p2 = (icmp_ln1651_90_fu_2158_p2 ^ 1'd1);

assign xor_ln1651_91_fu_2188_p2 = (icmp_ln1651_91_reg_2842 ^ 1'd1);

assign xor_ln1651_92_fu_1341_p2 = (icmp_ln1651_92_fu_1335_p2 ^ 1'd1);

assign xor_ln1651_93_fu_2204_p2 = (icmp_ln1651_93_fu_2199_p2 ^ 1'd1);

assign xor_ln1651_94_fu_2229_p2 = (icmp_ln1651_94_reg_2863 ^ 1'd1);

assign xor_ln1651_95_fu_1399_p2 = (icmp_ln1651_95_fu_1393_p2 ^ 1'd1);

assign xor_ln1651_96_fu_2245_p2 = (icmp_ln1651_96_fu_2240_p2 ^ 1'd1);

assign xor_ln1651_97_fu_2270_p2 = (icmp_ln1651_97_reg_2884 ^ 1'd1);

assign xor_ln1651_98_fu_1457_p2 = (icmp_ln1651_98_fu_1451_p2 ^ 1'd1);

assign xor_ln1651_99_fu_2286_p2 = (icmp_ln1651_99_fu_2281_p2 ^ 1'd1);

assign xor_ln1651_fu_2024_p2 = (icmp_ln1651_reg_2758 ^ 1'd1);

assign zext_ln48_4_fu_2102_p1 = res_pack_data_4_fu_2094_p3;

assign zext_ln48_5_fu_2143_p1 = res_pack_data_5_fu_2135_p3;

assign zext_ln48_6_fu_2184_p1 = res_pack_data_6_fu_2176_p3;

assign zext_ln48_fu_2061_p1 = res_pack_data_fu_2053_p3;

assign zext_ln837_19_fu_2266_p1 = shl_ln841_s_fu_2258_p3;

assign zext_ln837_20_fu_2307_p1 = shl_ln841_18_fu_2299_p3;

assign zext_ln837_21_fu_2348_p1 = shl_ln841_19_fu_2340_p3;

assign zext_ln837_22_fu_2389_p1 = shl_ln841_20_fu_2381_p3;

assign zext_ln837_23_fu_2430_p1 = shl_ln841_21_fu_2422_p3;

assign zext_ln837_24_fu_2471_p1 = shl_ln841_22_fu_2463_p3;

assign zext_ln837_25_fu_2512_p1 = shl_ln841_23_fu_2504_p3;

assign zext_ln837_26_fu_2553_p1 = shl_ln841_24_fu_2545_p3;

assign zext_ln837_27_fu_2594_p1 = shl_ln841_25_fu_2586_p3;

assign zext_ln837_28_fu_2635_p1 = shl_ln841_26_fu_2627_p3;

assign zext_ln837_fu_2225_p1 = shl_ln_fu_2217_p3;

always @ (posedge ap_clk) begin
    pool_window_V_reg_2748[1:0] <= 2'b00;
    pool_window_V_96_reg_2753[1:0] <= 2'b00;
    select_ln65_80_reg_2763[1:0] <= 2'b00;
    pool_window_V_99_reg_2769[1:0] <= 2'b00;
    pool_window_V_100_reg_2774[1:0] <= 2'b00;
    select_ln65_83_reg_2784[1:0] <= 2'b00;
    pool_window_V_103_reg_2790[1:0] <= 2'b00;
    pool_window_V_104_reg_2795[1:0] <= 2'b00;
    select_ln65_86_reg_2805[1:0] <= 2'b00;
    pool_window_V_107_reg_2811[1:0] <= 2'b00;
    pool_window_V_108_reg_2816[1:0] <= 2'b00;
    select_ln65_89_reg_2826[1:0] <= 2'b00;
    pool_window_V_111_reg_2832[1:0] <= 2'b00;
    pool_window_V_112_reg_2837[1:0] <= 2'b00;
    select_ln65_92_reg_2847[1:0] <= 2'b00;
    pool_window_V_115_reg_2853[1:0] <= 2'b00;
    pool_window_V_116_reg_2858[1:0] <= 2'b00;
    select_ln65_95_reg_2868[1:0] <= 2'b00;
    pool_window_V_119_reg_2874[1:0] <= 2'b00;
    pool_window_V_120_reg_2879[1:0] <= 2'b00;
    select_ln65_98_reg_2889[1:0] <= 2'b00;
    pool_window_V_123_reg_2895[1:0] <= 2'b00;
    pool_window_V_124_reg_2900[1:0] <= 2'b00;
    select_ln65_101_reg_2910[1:0] <= 2'b00;
    pool_window_V_127_reg_2916[1:0] <= 2'b00;
    pool_window_V_128_reg_2921[1:0] <= 2'b00;
    select_ln65_104_reg_2931[1:0] <= 2'b00;
    pool_window_V_131_reg_2937[1:0] <= 2'b00;
    pool_window_V_132_reg_2942[1:0] <= 2'b00;
    select_ln65_107_reg_2952[1:0] <= 2'b00;
    pool_window_V_135_reg_2958[1:0] <= 2'b00;
    pool_window_V_136_reg_2963[1:0] <= 2'b00;
    select_ln65_110_reg_2973[1:0] <= 2'b00;
    pool_window_V_139_reg_2979[1:0] <= 2'b00;
    pool_window_V_140_reg_2984[1:0] <= 2'b00;
    select_ln65_113_reg_2994[1:0] <= 2'b00;
    pool_window_V_143_reg_3000[1:0] <= 2'b00;
    pool_window_V_144_reg_3005[1:0] <= 2'b00;
    select_ln65_116_reg_3015[1:0] <= 2'b00;
    pool_window_V_147_reg_3021[1:0] <= 2'b00;
    pool_window_V_148_reg_3026[1:0] <= 2'b00;
    select_ln65_119_reg_3036[1:0] <= 2'b00;
    pool_window_V_151_reg_3042[1:0] <= 2'b00;
    pool_window_V_152_reg_3047[1:0] <= 2'b00;
    select_ln65_122_reg_3057[1:0] <= 2'b00;
    pool_window_V_155_reg_3063[1:0] <= 2'b00;
    pool_window_V_156_reg_3068[1:0] <= 2'b00;
    select_ln65_125_reg_3078[1:0] <= 2'b00;
end

endmodule //alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s
