.. _versal_acap_cpm_example_design:

Versal ACAP CPM Example Designs
===============================

* Versal ACAP CPM5 QDMA Simulation Example Design
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_CPM5_QDMA_Simulation_Design
* Veral ACAP CPM5 BMD Simulation Example Design
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_CPM5_PCIe_BMD_Simulation_Design
* Versal ACAP CPM - Using PCIe Link for Debug
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_CPM_PCIe_Debug
* Veral ACAP Tandem PCIe Example Design
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_CPM_Tandem_PCIe
* Versal ACAP CPM AXI Bridge Root Complex Example Design
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_ACAP_CPM_AXI_Bridge_RootPort_Design
* Versal ACAP CPM Gen4x8 QDMA Endpoint Example Design
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_ACAP_CPM_Gen4x8_QDMA_EP_Design
* Versal ACAP CPM PCIE PIO Example Design 
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/Versal_ACAP_CPM_PCIE_PIO_Design
* Versal ACAP CPM PCIE BMD Example Design for VCK190
    - https://github.com/Xilinx/XilinxCEDStore/tree/2022.2/ced/Xilinx/IPI/VCK190_CPM_PCIE_BMD

