<?xml version="1.0" encoding="UTF-8"?>
<module id="PLL" HW_revision="" XML_version="1" description="">
  <!-- csl_pllcregs -->
  <register id="rstype" offset="0x000e4" width="32" description="">
    <bitfield id="emusrst" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="wdrstn" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="pllctlrst" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="reset" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="por" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rstctrl" offset="0x000e8" width="32" description="">
    <bitfield id="swrst" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="key" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rstcfg" offset="0x000ec" width="32" description="">
    <bitfield id="pllctlrsttype" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="resettype" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="wdtypen" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="rsiso" offset="0x000f0" width="32" description="">
    <bitfield id="srioiso" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sriso" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="aif2iso" width="1" begin="3" end="3" description="" rwaccess="RW" />
  </register>
  <register id="pllctl" offset="0x00100" width="32" description="">
    <bitfield id="pllensrc" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="pllrst" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="pllpwrdn" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="pllen" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="secctl" offset="0x00108" width="32" description="">
    <bitfield id="pllsecctl" width="8" begin="23" end="16" description="" rwaccess="RW" />
  </register>
  <register id="pllm" offset="0x00110" width="32" description="">
    <bitfield id="pllm" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="prediv" offset="0x00114" width="32" description="">
    <bitfield id="preden" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ratio" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="plldiv1_3" offset="0x00118" width="32" description="(1 of 3, stride 4)">
    <bitfield id="dnen" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ratio" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="postdiv" offset="0x00128" width="32" description="">
    <bitfield id="postden" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ratio" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pllcmd" offset="0x00138" width="32" description="">
    <bitfield id="goset" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pllstat" offset="0x0013c" width="32" description="">
    <bitfield id="gostat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="alnctl" offset="0x00140" width="32" description="">
    <bitfield id="aln1_16" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dchange" offset="0x00144" width="32" description="">
    <bitfield id="sys1_16" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="cken" offset="0x00148" width="32" description="">
    <bitfield id="auxen" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ckstat" offset="0x0014c" width="32" description="">
    <bitfield id="auxon" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="systat" offset="0x00150" width="32" description="">
    <bitfield id="sys1_16on" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="plldiv4_16" offset="0x00160" width="32" description="(1 of 13, stride 4)">
    <bitfield id="dnen" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="ratio" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
</module>
