#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 23 01:39:25 2023
# Process ID: 33416
# Current directory: /home/timdg/Documents/verilog-cpu/verilog-multdiv/wallace-tree-vivado/wallace-tree-vivado.runs/synth_1
# Command line: vivado -log multdiv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multdiv.tcl
# Log file: /home/timdg/Documents/verilog-cpu/verilog-multdiv/wallace-tree-vivado/wallace-tree-vivado.runs/synth_1/multdiv.vds
# Journal file: /home/timdg/Documents/verilog-cpu/verilog-multdiv/wallace-tree-vivado/wallace-tree-vivado.runs/synth_1/vivado.jou
# Running On: timdg-B550I-AORUS-PRO-AX, OS: Linux, CPU Frequency: 3742.661 MHz, CPU Physical cores: 16, Host memory: 33600 MB
#-----------------------------------------------------------
source multdiv.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/timdg/Documents/verilog-cpu/verilog-multdiv/wallace-tree-vivado/wallace-tree-vivado.srcs/utils_1/imports/synth_1/wallace32.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/timdg/Documents/verilog-cpu/verilog-multdiv/wallace-tree-vivado/wallace-tree-vivado.srcs/utils_1/imports/synth_1/wallace32.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top multdiv -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33430
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'topAllSame', assumed default net type 'wire' [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:110]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1628.996 ; gain = 364.832 ; free physical = 18545 ; free virtual = 56621
Synthesis current peak Physical Memory [PSS] (MB): peak = 1051.853; parent = 846.502; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2605.004; parent = 1631.969; children = 973.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multdiv' [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:690]
INFO: [Synth 8-6157] synthesizing module 'wallace32' [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:87]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:41]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:41]
INFO: [Synth 8-6155] done synthesizing module 'wallace32' (0#1) [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:87]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (0#1) [/home/timdg/Documents/verilog-cpu/verilog-multdiv/old-multdiv.v:690]
WARNING: [Synth 8-3917] design multdiv has port data_resultRDY driven by constant 1
WARNING: [Synth 8-7129] Port ctrl_MULT in module multdiv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_DIV in module multdiv is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module multdiv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1713.934 ; gain = 449.770 ; free physical = 18613 ; free virtual = 56693
Synthesis current peak Physical Memory [PSS] (MB): peak = 1051.853; parent = 846.502; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2686.973; parent = 1713.938; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1722.840 ; gain = 458.676 ; free physical = 18607 ; free virtual = 56686
Synthesis current peak Physical Memory [PSS] (MB): peak = 1051.853; parent = 846.502; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2695.879; parent = 1722.844; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1730.844 ; gain = 466.680 ; free physical = 18604 ; free virtual = 56684
Synthesis current peak Physical Memory [PSS] (MB): peak = 1051.853; parent = 846.502; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2703.883; parent = 1730.848; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1730.844 ; gain = 466.680 ; free physical = 18573 ; free virtual = 56655
Synthesis current peak Physical Memory [PSS] (MB): peak = 1051.853; parent = 846.502; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2703.883; parent = 1730.848; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1730.844 ; gain = 466.680 ; free physical = 18570 ; free virtual = 56652
Synthesis current peak Physical Memory [PSS] (MB): peak = 1051.853; parent = 846.502; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2703.883; parent = 1730.848; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1749.828 ; gain = 485.664 ; free physical = 18525 ; free virtual = 56622
Synthesis current peak Physical Memory [PSS] (MB): peak = 1057.589; parent = 852.238; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2722.867; parent = 1749.832; children = 973.035
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2051  
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design multdiv has port data_resultRDY driven by constant 1
WARNING: [Synth 8-7129] Port ctrl_MULT in module multdiv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_DIV in module multdiv is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module multdiv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18228 ; free virtual = 56339
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18217 ; free virtual = 56328
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18231 ; free virtual = 56341
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    90|
|3     |LUT2   |     7|
|4     |LUT3   |    69|
|5     |LUT4   |    82|
|6     |LUT5   |   185|
|7     |LUT6   |  3515|
|8     |IBUF   |    64|
|9     |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4078|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18248 ; free virtual = 56355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.452; parent = 1217.133; children = 205.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.438; parent = 2075.402; children = 973.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.398 ; gain = 811.234 ; free physical = 18253 ; free virtual = 56360
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.406 ; gain = 811.234 ; free physical = 18253 ; free virtual = 56360
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2075.406 ; gain = 0.000 ; free physical = 18358 ; free virtual = 56467
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'multdiv' is not ideal for floorplanning, since the cellview 'multdiv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.422 ; gain = 0.000 ; free physical = 18281 ; free virtual = 56403
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a12435e
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2123.422 ; gain = 859.258 ; free physical = 18500 ; free virtual = 56621
INFO: [Common 17-1381] The checkpoint '/home/timdg/Documents/verilog-cpu/verilog-multdiv/wallace-tree-vivado/wallace-tree-vivado.runs/synth_1/multdiv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multdiv_utilization_synth.rpt -pb multdiv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 01:39:48 2023...
