// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFN_Multiply_VecMat_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        res_strm_din,
        res_strm_full_n,
        res_strm_write,
        res_strm_num_data_valid,
        res_strm_fifo_cap,
        z3_strm_dout,
        z3_strm_empty_n,
        z3_strm_read,
        W_strm_dout,
        W_strm_empty_n,
        W_strm_read,
        grp_fu_264_p_din0,
        grp_fu_264_p_din1,
        grp_fu_264_p_din2,
        grp_fu_264_p_din3,
        grp_fu_264_p_dout0,
        grp_fu_264_p_ce
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] res_strm_din;
input   res_strm_full_n;
output   res_strm_write;
input  [6:0] res_strm_num_data_valid;
input  [6:0] res_strm_fifo_cap;
input  [31:0] z3_strm_dout;
input   z3_strm_empty_n;
output   z3_strm_read;
input  [31:0] W_strm_dout;
input   W_strm_empty_n;
output   W_strm_read;
output  [31:0] grp_fu_264_p_din0;
output  [31:0] grp_fu_264_p_din1;
output  [31:0] grp_fu_264_p_din2;
output  [31:0] grp_fu_264_p_din3;
input  [31:0] grp_fu_264_p_dout0;
output   grp_fu_264_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [11:0] local_vec_address0;
reg    local_vec_ce0;
reg    local_vec_we0;
wire   [31:0] local_vec_q0;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_done;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_idle;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_ready;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_z3_strm_read;
wire   [11:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_address0;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_ce0;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_we0;
wire   [31:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_d0;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_done;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_idle;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_ready;
wire   [31:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_res_strm_din;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_res_strm_write;
wire   [11:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_local_vec_address0;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_local_vec_ce0;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_W_strm_read;
wire   [31:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din0;
wire   [31:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din1;
wire   [31:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din2;
wire   [31:0] grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din3;
wire    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_ce;
reg    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_fu_73_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_CS_fsm_state3;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg = 1'b0;
#0 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg = 1'b0;
end

FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
local_vec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_vec_address0),
    .ce0(local_vec_ce0),
    .we0(local_vec_we0),
    .d0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_d0),
    .q0(local_vec_q0)
);

FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start),
    .ap_done(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_done),
    .ap_idle(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_idle),
    .ap_ready(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_ready),
    .z3_strm_dout(z3_strm_dout),
    .z3_strm_empty_n(z3_strm_empty_n),
    .z3_strm_read(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_z3_strm_read),
    .local_vec_address0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_address0),
    .local_vec_ce0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_ce0),
    .local_vec_we0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_we0),
    .local_vec_d0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_d0)
);

FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start),
    .ap_done(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_done),
    .ap_idle(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_idle),
    .ap_ready(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_ready),
    .res_strm_din(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_res_strm_din),
    .res_strm_full_n(res_strm_full_n),
    .res_strm_write(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_res_strm_write),
    .res_strm_num_data_valid(7'd0),
    .res_strm_fifo_cap(7'd0),
    .local_vec_address0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_local_vec_address0),
    .local_vec_ce0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_local_vec_ce0),
    .local_vec_q0(local_vec_q0),
    .W_strm_dout(W_strm_dout),
    .W_strm_empty_n(W_strm_empty_n),
    .W_strm_read(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_W_strm_read),
    .grp_fu_73_p_din0(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din0),
    .grp_fu_73_p_din1(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din1),
    .grp_fu_73_p_din2(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din2),
    .grp_fu_73_p_din3(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din3),
    .grp_fu_73_p_dout0(grp_fu_264_p_dout0),
    .grp_fu_73_p_ce(grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg <= 1'b1;
        end else if ((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_ready == 1'b1)) begin
            grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_NS_fsm_state3))) begin
            grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg <= 1'b1;
        end else if ((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_ready == 1'b1)) begin
            grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_73_ce = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_ce;
    end else begin
        grp_fu_73_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_vec_address0 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_local_vec_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_vec_address0 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_address0;
    end else begin
        local_vec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_vec_ce0 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_local_vec_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_vec_ce0 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_ce0;
    end else begin
        local_vec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_vec_we0 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_local_vec_we0;
    end else begin
        local_vec_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_strm_read = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_W_strm_read;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

assign grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg;

assign grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg;

assign grp_fu_264_p_ce = grp_fu_73_ce;

assign grp_fu_264_p_din0 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din0;

assign grp_fu_264_p_din1 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din1;

assign grp_fu_264_p_din2 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din2;

assign grp_fu_264_p_din3 = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_grp_fu_73_p_din3;

assign res_strm_din = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_res_strm_din;

assign res_strm_write = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_res_strm_write;

assign z3_strm_read = grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28_z3_strm_read;

endmodule //FFN_Multiply_VecMat_5
