

================================================================
== Vitis HLS Report for 'pool5'
================================================================
* Date:           Sun Jan 26 21:40:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17153|    17153|  0.172 ms|  0.172 ms|  17153|  17153|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |    17152|    17152|        67|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_85 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_86 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_115 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_322 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_529 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_736 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_943 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_1150 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_257 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_464 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_671 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_878 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_1085 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_1292 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_87 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv59 = alloca i32 1"   --->   Operation 25 'alloca' 'indvars_iv59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_114_loc = alloca i64 1"   --->   Operation 26 'alloca' 'mux_case_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_321_loc = alloca i64 1"   --->   Operation 27 'alloca' 'mux_case_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_528_loc = alloca i64 1"   --->   Operation 28 'alloca' 'mux_case_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_735_loc = alloca i64 1"   --->   Operation 29 'alloca' 'mux_case_735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_942_loc = alloca i64 1"   --->   Operation 30 'alloca' 'mux_case_942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_1149_loc = alloca i64 1"   --->   Operation 31 'alloca' 'mux_case_1149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_256_loc = alloca i64 1"   --->   Operation 32 'alloca' 'mux_case_256_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_463_loc = alloca i64 1"   --->   Operation 33 'alloca' 'mux_case_463_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_670_loc = alloca i64 1"   --->   Operation 34 'alloca' 'mux_case_670_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_877_loc = alloca i64 1"   --->   Operation 35 'alloca' 'mux_case_877_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_1084_loc = alloca i64 1"   --->   Operation 36 'alloca' 'mux_case_1084_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_1291_loc = alloca i64 1"   --->   Operation 37 'alloca' 'mux_case_1291_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 38 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_img, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvars_iv59"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 0, i9 %c" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 41 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %phi_mul"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul_load = load i12 %phi_mul" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 44 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c_1 = load i9 %c" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 45 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%add_ln51_2 = add i12 %phi_mul_load, i12 13" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 46 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %c_1, i9 256" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 47 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %c_1, i9 1" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 48 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %L3.split, void %for.end270" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_udiv2_cast = zext i12 %phi_mul_load" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 50 'zext' 'p_udiv2_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%inp_img_0_addr = getelementptr i32 %inp_img_0, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 51 'getelementptr' 'inp_img_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%inp_img_1_addr = getelementptr i32 %inp_img_1, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 52 'getelementptr' 'inp_img_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%inp_img_2_addr = getelementptr i32 %inp_img_2, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 53 'getelementptr' 'inp_img_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%inp_img_3_addr = getelementptr i32 %inp_img_3, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 54 'getelementptr' 'inp_img_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%inp_img_4_addr = getelementptr i32 %inp_img_4, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 55 'getelementptr' 'inp_img_4_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inp_img_5_addr = getelementptr i32 %inp_img_5, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 56 'getelementptr' 'inp_img_5_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%inp_img_6_addr = getelementptr i32 %inp_img_6, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 57 'getelementptr' 'inp_img_6_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%inp_img_7_addr = getelementptr i32 %inp_img_7, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 58 'getelementptr' 'inp_img_7_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%inp_img_8_addr = getelementptr i32 %inp_img_8, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 59 'getelementptr' 'inp_img_8_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%inp_img_9_addr = getelementptr i32 %inp_img_9, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 60 'getelementptr' 'inp_img_9_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%inp_img_10_addr = getelementptr i32 %inp_img_10, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 61 'getelementptr' 'inp_img_10_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%inp_img_11_addr = getelementptr i32 %inp_img_11, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 62 'getelementptr' 'inp_img_11_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%inp_img_12_addr = getelementptr i32 %inp_img_12, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 63 'getelementptr' 'inp_img_12_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%inp_img_0_load = load i12 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 64 'load' 'inp_img_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 65 [2/2] (1.23ns)   --->   "%inp_img_1_load = load i12 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 65 'load' 'inp_img_1_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%inp_img_2_load = load i12 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 66 'load' 'inp_img_2_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%inp_img_3_load = load i12 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 67 'load' 'inp_img_3_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%inp_img_4_load = load i12 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 68 'load' 'inp_img_4_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%inp_img_5_load = load i12 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 69 'load' 'inp_img_5_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%inp_img_6_load = load i12 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 70 'load' 'inp_img_6_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%inp_img_7_load = load i12 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 71 'load' 'inp_img_7_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 72 [2/2] (1.23ns)   --->   "%inp_img_8_load = load i12 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 72 'load' 'inp_img_8_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%inp_img_9_load = load i12 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 73 'load' 'inp_img_9_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%inp_img_10_load = load i12 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 74 'load' 'inp_img_10_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%inp_img_11_load = load i12 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 75 'load' 'inp_img_11_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%inp_img_12_load = load i12 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 76 'load' 'inp_img_12_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_2 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %c" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 77 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln51 = store i12 %add_ln51_2, i12 %phi_mul" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 78 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 79 'ret' 'ret_ln167' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_115_load = load i32 %mux_case_115"   --->   Operation 80 'load' 'mux_case_115_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_322_load = load i32 %mux_case_322"   --->   Operation 81 'load' 'mux_case_322_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_529_load = load i32 %mux_case_529"   --->   Operation 82 'load' 'mux_case_529_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_736_load = load i32 %mux_case_736"   --->   Operation 83 'load' 'mux_case_736_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_943_load = load i32 %mux_case_943"   --->   Operation 84 'load' 'mux_case_943_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_1150_load = load i32 %mux_case_1150"   --->   Operation 85 'load' 'mux_case_1150_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_257_load = load i32 %mux_case_257"   --->   Operation 86 'load' 'mux_case_257_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_464_load = load i32 %mux_case_464"   --->   Operation 87 'load' 'mux_case_464_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_671_load = load i32 %mux_case_671"   --->   Operation 88 'load' 'mux_case_671_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_878_load = load i32 %mux_case_878"   --->   Operation 89 'load' 'mux_case_878_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_1085_load = load i32 %mux_case_1085"   --->   Operation 90 'load' 'mux_case_1085_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_1292_load = load i32 %mux_case_1292"   --->   Operation 91 'load' 'mux_case_1292_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_87"   --->   Operation 92 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_0_load = load i12 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 93 'load' 'inp_img_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 94 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_1_load = load i12 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 94 'load' 'inp_img_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 95 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_2_load = load i12 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 95 'load' 'inp_img_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 96 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load = load i12 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 96 'load' 'inp_img_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 97 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load = load i12 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 97 'load' 'inp_img_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 98 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_5_load = load i12 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 98 'load' 'inp_img_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 99 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_6_load = load i12 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 99 'load' 'inp_img_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 100 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_7_load = load i12 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 100 'load' 'inp_img_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 101 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_8_load = load i12 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 101 'load' 'inp_img_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 102 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_9_load = load i12 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 102 'load' 'inp_img_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 103 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_10_load = load i12 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 103 'load' 'inp_img_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 104 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_11_load = load i12 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 104 'load' 'inp_img_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 105 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_12_load = load i12 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 105 'load' 'inp_img_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_3 : Operation 106 [2/2] (1.09ns)   --->   "%call_ln51 = call void @pool5_Pipeline_L4, i32 %p_load, i32 %mux_case_1292_load, i32 %mux_case_1085_load, i32 %mux_case_878_load, i32 %mux_case_671_load, i32 %mux_case_464_load, i32 %mux_case_257_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %inp_img_0_load, i32 %inp_img_1_load, i32 %inp_img_2_load, i32 %inp_img_3_load, i32 %inp_img_4_load, i32 %inp_img_5_load, i32 %inp_img_6_load, i32 %inp_img_7_load, i32 %inp_img_8_load, i32 %inp_img_9_load, i32 %inp_img_10_load, i32 %inp_img_11_load, i32 %inp_img_12_load, i32 %p_loc, i32 %mux_case_1291_loc, i32 %mux_case_1084_loc, i32 %mux_case_877_loc, i32 %mux_case_670_loc, i32 %mux_case_463_loc, i32 %mux_case_256_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 106 'call' 'call_ln51' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.65>
ST_4 : Operation 107 [1/2] (1.65ns)   --->   "%call_ln51 = call void @pool5_Pipeline_L4, i32 %p_load, i32 %mux_case_1292_load, i32 %mux_case_1085_load, i32 %mux_case_878_load, i32 %mux_case_671_load, i32 %mux_case_464_load, i32 %mux_case_257_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %inp_img_0_load, i32 %inp_img_1_load, i32 %inp_img_2_load, i32 %inp_img_3_load, i32 %inp_img_4_load, i32 %inp_img_5_load, i32 %inp_img_6_load, i32 %inp_img_7_load, i32 %inp_img_8_load, i32 %inp_img_9_load, i32 %inp_img_10_load, i32 %inp_img_11_load, i32 %inp_img_12_load, i32 %p_loc, i32 %mux_case_1291_loc, i32 %mux_case_1084_loc, i32 %mux_case_877_loc, i32 %mux_case_670_loc, i32 %mux_case_463_loc, i32 %mux_case_256_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 107 'call' 'call_ln51' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%indvars_iv59_load = load i12 %indvars_iv59" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 108 'load' 'indvars_iv59_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 109 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_1291_loc_load = load i32 %mux_case_1291_loc"   --->   Operation 110 'load' 'mux_case_1291_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_1084_loc_load = load i32 %mux_case_1084_loc"   --->   Operation 111 'load' 'mux_case_1084_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_877_loc_load = load i32 %mux_case_877_loc"   --->   Operation 112 'load' 'mux_case_877_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_670_loc_load = load i32 %mux_case_670_loc"   --->   Operation 113 'load' 'mux_case_670_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_463_loc_load = load i32 %mux_case_463_loc"   --->   Operation 114 'load' 'mux_case_463_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_256_loc_load = load i32 %mux_case_256_loc"   --->   Operation 115 'load' 'mux_case_256_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_1149_loc_load = load i32 %mux_case_1149_loc"   --->   Operation 116 'load' 'mux_case_1149_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_942_loc_load = load i32 %mux_case_942_loc"   --->   Operation 117 'load' 'mux_case_942_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_735_loc_load = load i32 %mux_case_735_loc"   --->   Operation 118 'load' 'mux_case_735_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_528_loc_load = load i32 %mux_case_528_loc"   --->   Operation 119 'load' 'mux_case_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_321_loc_load = load i32 %mux_case_321_loc"   --->   Operation 120 'load' 'mux_case_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mux_case_114_loc_load = load i32 %mux_case_114_loc"   --->   Operation 121 'load' 'mux_case_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %c_1, i5 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 122 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %c_1, i2 0" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 123 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i11 %tmp" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 124 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.83ns)   --->   "%add_ln68 = add i14 %p_shl, i14 %zext_ln68" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68]   --->   Operation 125 'add' 'add_ln68' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [2/2] (2.04ns)   --->   "%call_ln51 = call void @pool5_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_1291_loc_load, i32 %mux_case_1084_loc_load, i32 %mux_case_877_loc_load, i32 %mux_case_670_loc_load, i32 %mux_case_463_loc_load, i32 %mux_case_256_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i12 %indvars_iv59_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %inp_img_5, i32 %inp_img_6, i32 %inp_img_7, i32 %inp_img_8, i32 %inp_img_9, i32 %inp_img_10, i32 %inp_img_11, i32 %inp_img_12, i14 %add_ln68, i32 %out_img, i32 %empty_87, i32 %mux_case_1292, i32 %mux_case_1085, i32 %mux_case_878, i32 %mux_case_671, i32 %mux_case_464, i32 %mux_case_257, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_86, i32 %empty_85, i32 %empty" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 126 'call' 'call_ln51' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 127 [1/1] (0.80ns)   --->   "%add_ln51_1 = add i12 %indvars_iv59_load, i12 13" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 127 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln51 = store i12 %add_ln51_1, i12 %indvars_iv59" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 128 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 130 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pool5_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_1291_loc_load, i32 %mux_case_1084_loc_load, i32 %mux_case_877_loc_load, i32 %mux_case_670_loc_load, i32 %mux_case_463_loc_load, i32 %mux_case_256_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i12 %indvars_iv59_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %inp_img_5, i32 %inp_img_6, i32 %inp_img_7, i32 %inp_img_8, i32 %inp_img_9, i32 %inp_img_10, i32 %inp_img_11, i32 %inp_img_12, i14 %add_ln68, i32 %out_img, i32 %empty_87, i32 %mux_case_1292, i32 %mux_case_1085, i32 %mux_case_878, i32 %mux_case_671, i32 %mux_case_464, i32 %mux_case_257, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_86, i32 %empty_85, i32 %empty" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 131 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 132 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 12 bit ('indvars_iv59') [33]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvars_iv59' [48]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 12 bit ('phi_mul_load', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) on local variable 'phi_mul' [53]  (0.000 ns)
	'getelementptr' operation 12 bit ('inp_img_0_addr', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) [77]  (0.000 ns)
	'load' operation 32 bit ('inp_img_0_load', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) on array 'inp_img_0' [90]  (1.237 ns)

 <State 3>: 2.329ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_img_0_load', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) on array 'inp_img_0' [90]  (1.237 ns)
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) to 'pool5_Pipeline_L4' [103]  (1.091 ns)

 <State 4>: 1.651ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) to 'pool5_Pipeline_L4' [103]  (1.651 ns)

 <State 5>: 2.877ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln68', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:68) [120]  (0.831 ns)
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51) to 'pool5_Pipeline_L5_L6' [121]  (2.046 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
