INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Daniel' on host 'desktop-jcqtlv3' (Windows NT_amd64 version 6.2) on Mon Apr 22 20:26:47 +0100 2024
INFO: [HLS 200-10] In directory 'C:/Xil_proj/315/proj/Windowing/ug948-design-files/SysGen_Tutorial/Lab2/C_code'
Sourcing Tcl script 'C:/Xil_proj/315/proj/Windowing/ug948-design-files/SysGen_Tutorial/Lab2/C_code/hls_project/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project hls_project 
INFO: [HLS 200-10] Opening project 'C:/Xil_proj/315/proj/Windowing/ug948-design-files/SysGen_Tutorial/Lab2/C_code/hls_project'.
INFO: [HLS 200-1510] Running: set_top MedianFilter 
INFO: [HLS 200-1510] Running: add_files MedianFilter.cpp 
INFO: [HLS 200-10] Adding design file 'MedianFilter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb TestMedianFilter.cpp 
INFO: [HLS 200-10] Adding test bench file 'TestMedianFilter.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Xil_proj/315/proj/Windowing/ug948-design-files/SysGen_Tutorial/Lab2/C_code/hls_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2404222026 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 801)
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 20:27:03 2024...
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.048 seconds; current allocated memory: 170.937 MB.
command 'ap_source' returned error code
    while executing
"source C:/Xil_proj/315/proj/Windowing/ug948-design-files/SysGen_Tutorial/Lab2/C_code/hls_project/solution1/export.tcl"
    invoked from within
"hls::main C:/Xil_proj/315/proj/Windowing/ug948-design-files/SysGen_Tutorial/Lab2/C_code/hls_project/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
