INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/SRlatch/SRlatch.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
WARNING: [VRFC 10-1315] redeclaration of ansi port R is not allowed [D:/onedrive/WSU/EE214/SRlatch/SRlatch.srcs/sources_1/new/sr_latch.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/SRlatch/SRlatch.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/SRlatch/SRlatch.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
