Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 22 13:58:08 2024
| Host         : YashLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           19 |
| Yes          | No                    | No                     |              45 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------------+---------------------------+------------------+----------------+--------------+
|          Clock Signal          |                  Enable Signal                 |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  ctrl/hz100clk/clk1KHz         |                                                |                           |                1 |              1 |         1.00 |
|  ctrl/btn0/dbdiv/clk20Hz_reg_0 |                                                |                           |                1 |              2 |         2.00 |
|  ctrl/btn1/dbdiv/clk20Hz       |                                                |                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                 | ctrl/btn0/db/Qb_reg_1[0]                       |                           |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                 | ctrl/btn0/db/Qb_reg_2[0]                       |                           |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                 | ctrl/btn0/sp/FSM_sequential_op_state_reg[2][0] |                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                 | ctrl/op2[7]_i_1_n_0                            |                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                 | ctrl/op1[7]_i_1_n_0                            |                           |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                 | ctrl/btn0/db/DVR                               | ctrl/DVR[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                 | ctrl/btn0/sp/E[0]                              |                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                 |                                                |                           |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG                 |                                                | ctrl/hz100clk/clk1KHz_0   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                 |                                                | ctrl/btn0/dbdiv/clk20Hz   |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG                 |                                                | ctrl/btn1/dbdiv/clk20Hz_0 |                7 |             22 |         3.14 |
+--------------------------------+------------------------------------------------+---------------------------+------------------+----------------+--------------+


