`timescale 1ns/100ps

module tb_register32_8;
   reg clk;
   reg reset_n;
   reg [7:0] en;
   reg [31:0] d_in;
   wire [31:0] d_out0;
   wire [31:0] d_out1;
   wire [31:0] d_out2;
   wire [31:0] d_out3;
   wire [31:0] d_out4;
   wire [31:0] d_out5;
   wire [31:0] d_out6;
   wire [31:0] d_out7;

   register32_8 u1_register32_8 (
      .clk(clk),
      .reset_n(reset_n),
      .en(en),
      .d_in(d_in),
      .d_out0(d_out0),
      .d_out1(d_out1),
      .d_out2(d_out2),
      .d_out3(d_out3),
      .d_out4(d_out4),
      .d_out5(d_out5),
      .d_out6(d_out6),
      .d_out7(d_out7)
   );
	
	always begin
      #5 clk = ~clk;
   end
	
   initial begin
      clk = 0;
      reset_n = 0;
      en = 8'h00;
      d_in = 32'h1234_5678;
      #5 reset_n = 1;
      #5 en = 8'hFF;
      #10 d_in = 32'h9ABC_DEF0;
      #10 en = 8'h55;
      #10 d_in = 32'h1234_5678;
      #10 $finish;
   end

  

endmodule

