vendor_name = ModelSim
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/SM.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/LM.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/memoryinst.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/WriteBack.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/tempreg1+flag_en.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/signextender9.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/signextender6.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/shifter7.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/RegisterRead.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/registerfile.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/pc.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P5bReg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P4bReg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P4aReg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P3bReg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P3aReg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P2aReg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P1Reg.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/mux8.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/mux4.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/mux2.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/memory.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/MemAccess.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/InstFetch.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/Execution.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/datapath.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/ControlStore.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/alu_add.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/alu.vhd
source_file = 1, /home/shivi/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/shivi/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/shivi/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/shivi/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/priorityencoder.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/decoder.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/subtracter8.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/tempreg16.vhd
source_file = 1, /home/shivi/Desktop/MICRO/Pipeline_29-11/P2bReg.vhd
design_name = datapath
instance = comp, \clk~I\, clk, datapath, 1
instance = comp, \reset~I\, reset, datapath, 1
instance = comp, \clock_50~I\, clock_50, datapath, 1
