
*** Running vivado
    with args -log topModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topModule.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source topModule.tcl -notrace
Command: synth_design -top topModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topModule' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/topModule.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock_25mHz' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/clock_25mHz.v:3]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_25mHz' (1#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/clock_25mHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'createTable' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:3]
	Parameter startY bound to: 16 - type: integer 
	Parameter startX bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'createSquare' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createSquare.v:3]
INFO: [Synth 8-6155] done synthesizing module 'createSquare' (2#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createSquare.v:3]
INFO: [Synth 8-6157] synthesizing module 'createCrossSign' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:3]
	Parameter size bound to: 5 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (16) of module 'createSquare' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:11]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (16) of module 'createSquare' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:11]
INFO: [Synth 8-6155] done synthesizing module 'createCrossSign' (3#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:3]
INFO: [Synth 8-6157] synthesizing module 'text_test' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/text_test.v:2]
INFO: [Synth 8-6155] done synthesizing module 'text_test' (4#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/text_test.v:2]
INFO: [Synth 8-6157] synthesizing module 'createCircleSign' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCircleSign.v:23]
	Parameter center bound to: 67 - type: integer 
	Parameter size bound to: 5 - type: integer 
	Parameter radius bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'createCircleSign' (5#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCircleSign.v:23]
INFO: [Synth 8-6155] done synthesizing module 'createTable' (6#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_display' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/VGA_display.v:4]
	Parameter H_Display bound to: 640 - type: integer 
	Parameter H_L_Border bound to: 48 - type: integer 
	Parameter H_R_Border bound to: 16 - type: integer 
	Parameter H_Retrace bound to: 96 - type: integer 
	Parameter H_Max bound to: 799 - type: integer 
	Parameter Start_H_Retrace bound to: 656 - type: integer 
	Parameter End_H_Retrace bound to: 751 - type: integer 
	Parameter V_Display bound to: 480 - type: integer 
	Parameter V_T_Border bound to: 10 - type: integer 
	Parameter V_B_Border bound to: 33 - type: integer 
	Parameter V_Retrace bound to: 2 - type: integer 
	Parameter V_Max bound to: 524 - type: integer 
	Parameter Start_V_Retrace bound to: 513 - type: integer 
	Parameter End_V_Retrace bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_display' (7#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/VGA_display.v:4]
INFO: [Synth 8-6155] done synthesizing module 'topModule' (8#1) [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/topModule.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1013.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/constrs_1/new/basys3Master.xdc]
Finished Parsing XDC File [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/constrs_1/new/basys3Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/constrs_1/new/basys3Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 27    
	   3 Input   17 Bit       Adders := 44    
	   2 Input   17 Bit       Adders := 27    
	   2 Input   16 Bit       Adders := 46    
	   3 Input   16 Bit       Adders := 36    
	   3 Input   10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP circleSign2/draw1, operation Mode is: A*B.
DSP Report: operator circleSign2/draw1 is absorbed into DSP circleSign2/draw1.
DSP Report: Generating DSP circleSign2/draw0, operation Mode is: PCIN+A*B.
DSP Report: operator circleSign2/draw0 is absorbed into DSP circleSign2/draw0.
DSP Report: operator circleSign2/draw1 is absorbed into DSP circleSign2/draw0.
DSP Report: Generating DSP circleSign3/draw0, operation Mode is: C+A*B.
DSP Report: operator circleSign3/draw0 is absorbed into DSP circleSign3/draw0.
DSP Report: operator circleSign3/draw1 is absorbed into DSP circleSign3/draw0.
DSP Report: Generating DSP circleSign4/draw1, operation Mode is: A*B.
DSP Report: operator circleSign4/draw1 is absorbed into DSP circleSign4/draw1.
DSP Report: Generating DSP circleSign4/draw0, operation Mode is: PCIN+A*B.
DSP Report: operator circleSign4/draw0 is absorbed into DSP circleSign4/draw0.
DSP Report: operator circleSign4/draw1 is absorbed into DSP circleSign4/draw0.
DSP Report: Generating DSP circleSign5/draw0, operation Mode is: C+A*B.
DSP Report: operator circleSign5/draw0 is absorbed into DSP circleSign5/draw0.
DSP Report: operator circleSign2/draw1 is absorbed into DSP circleSign5/draw0.
DSP Report: Generating DSP circleSign6/draw0, operation Mode is: C+A*B.
DSP Report: operator circleSign6/draw0 is absorbed into DSP circleSign6/draw0.
DSP Report: operator circleSign3/draw1 is absorbed into DSP circleSign6/draw0.
DSP Report: Generating DSP circleSign7/draw1, operation Mode is: A*B.
DSP Report: operator circleSign7/draw1 is absorbed into DSP circleSign7/draw1.
DSP Report: Generating DSP circleSign7/draw0, operation Mode is: PCIN+A*B.
DSP Report: operator circleSign7/draw0 is absorbed into DSP circleSign7/draw0.
DSP Report: operator circleSign4/draw1 is absorbed into DSP circleSign7/draw0.
DSP Report: Generating DSP circleSign8/draw0, operation Mode is: C+A*B.
DSP Report: operator circleSign8/draw0 is absorbed into DSP circleSign8/draw0.
DSP Report: operator circleSign2/draw1 is absorbed into DSP circleSign8/draw0.
DSP Report: Generating DSP circleSign9/draw0, operation Mode is: C+A*B.
DSP Report: operator circleSign9/draw0 is absorbed into DSP circleSign9/draw0.
DSP Report: operator circleSign3/draw1 is absorbed into DSP circleSign9/draw0.
DSP Report: Generating DSP circleSign1/draw0, operation Mode is: C+A*B.
DSP Report: operator circleSign1/draw0 is absorbed into DSP circleSign1/draw0.
DSP Report: operator circleSign4/draw1 is absorbed into DSP circleSign1/draw0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|createCircleSign | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|createCircleSign | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|createCircleSign | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|createCircleSign | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|createCircleSign | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|createCircleSign | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|createCircleSign | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|createCircleSign | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|createCircleSign | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|createCircleSign | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|createCircleSign | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|createCircleSign | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1013.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1020.188 ; gain = 6.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1029.012 ; gain = 15.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   475|
|3     |DSP48E1 |    12|
|5     |LUT1    |   791|
|6     |LUT2    |   600|
|7     |LUT3    |     2|
|8     |LUT4    |   624|
|9     |LUT5    |    49|
|10    |LUT6    |    43|
|11    |FDCE    |    32|
|12    |FDRE    |    33|
|13    |IBUF    |     2|
|14    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.805 ; gain = 21.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.805 ; gain = 21.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.805 ; gain = 21.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1034.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 487 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1034.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1034.805 ; gain = 21.148
INFO: [Common 17-1381] The checkpoint 'D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.runs/synth_1/topModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topModule_utilization_synth.rpt -pb topModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 04:14:19 2020...
