library ieee;
    use ieee.std_logic_1164.all;
    
entity top_level is
    port (
        CLK100MHZ   : in    std_logic;                     --! Main clock
        LED       : out   std_logic_vector(15 downto 0); --! Show 16-bit counter value
        CA        : out   std_logic;                     --! Cathode of segment A
        CB        : out   std_logic;                     --! Cathode of segment B
        CC        : out   std_logic;                     --! Cathode of segment C
        CD        : out   std_logic;                     --! Cathode of segment D
        CE        : out   std_logic;                     --! Cathode of segment E
        CF        : out   std_logic;                     --! Cathode of segment F
        CG        : out   std_logic;                     --! Cathode of segment G
        DP        : out   std_logic;                     --! Decimal point
        AN        : out   std_logic_vector(7 downto 0);  --! Common anodes of all on-board displays
        BTNC      : in    std_logic;                      --! Synchronous reset
        LED_16G : out STD_LOGIC;
        LED_16R    : out STD_LOGIC;
        SW : in    std_logic
    );
end entity top_level;

-------------------------------------------------

architecture behavioral of top_level is

 component clock_enable is
        generic (
            N_PERIODS : integer
        );
        port (
            clk   : in    std_logic;
            rst   : in    std_logic;
            pulse : out   std_logic
        );
    end component; 
    
    
    component echo_triger is
	port ( clk : in STD_LOGIC;
       	   triger : out STD_LOGIC);
end component ;


    
    
    component PS_availability is
    port (
        distance_in   : in    std_logic_vector(5 downto 0);
        LED_RED       : out   std_logic;
        LED_GREEN     : out   std_logic                   
      
    );
end component PS_availability;

   
    component bin2seg is
        port (
            clear : in    std_logic;
            bin   : in    std_logic_vector(3 downto 0);
            seg   : out   std_logic_vector(6 downto 0)
        );
    end component;
    
    component distance_measure is
    port  (
        clk   : in    std_logic;                            
        rst   : in    std_logic;                           
        measured_time    : in    std_logic;                            
        measured_distance : out   std_logic_vector(5 downto 0) 
    );
end component distance_measure;

signal sig_trig   : std_logic;
signal sig_LED_RED: std_logic;
signal sig_LED_GREEN: std_logic;
signal sig_distance: std_logic_vector(5 downto 0);
signal sig_distancein: std_logic;
  
begin

   trig: component echo_triger
   port map (
   clk => CLK100MHZ,
   triger => sig_trig
      );
   
   distance : component distance_measure
   
   port map(
    clk => CLK100MHZ, 
    rst =>  BTNC, 
    measured_time => sig_distancein,  
    measured_distance => sig_distance
   );
    
   PS: component PS_availability
   port map (
   distance_in =>  sig_distancein, 
   LED_RED     => sig_LED_RED,
   LED_GREEN   => sig_LED_GREEN 
   );
   

   display :component bin2seg
    Port map(   clear => BTNC,
                bin => SW,
                seg(6) => CA,
                seg(5) => CB,
                seg(4) => CC,
                seg(3) => CD,
                seg(2) => CE,
                seg(1) => CF,
                seg(0) => CG,
                
                an => AN);
                  
    DP <= '1';
    
    LED <= SW;

   

    -- Component instantiation of clock enable for 2 ms
    clk_en1 : component clock_enable
        generic map (
            N_PERIODS => 200_000
        )
        port map (
            clk   => CLK100MHZ,
            rst   => BTNC,
            pulse => sig_en_2ms
        );

            

end architecture behavioral;
