Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa513511613d4e24a6369c7144e276c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.CLK
Compiling module xil_defaultlib.Rom
Compiling module xil_defaultlib.ALU_Controller
Compiling module xil_defaultlib.Sig_Gen
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2_1_32bit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.COUNT
Compiling module xil_defaultlib.LEDdata_Store
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.mux2_1_5bit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.mux4_1_8bit
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav
