m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/Programs/Quartus
Ealu
Z0 w1587916692
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0
Z7 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd
Z8 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd
l0
L6
VzioP[Xe`7Z?BA[MR=hoTE1
!s100 [8Nj9`e30O?4T0dRWhNdn3
Z9 OV;C;10.5b;63
32
Z10 !s110 1587916825
!i10b 1
Z11 !s108 1587916825.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd|
Z13 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 zioP[Xe`7Z?BA[MR=hoTE1
l51
L29
Vzi@mC>b[EGURfFGFZLY5c0
!s100 ?V@]KF5fh4z^oh[H;KGnW2
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ebinarytobcd
Z17 w1587916824
R1
R4
R5
R6
Z18 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd
Z19 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd
l0
L5
Vfide[IL_EcM?obD?c9o]e2
!s100 MA@0eiSQDj]ibK1_;E4492
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd|
Z21 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/BinaryToBCD.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z22 DEx4 work 11 binarytobcd 0 22 fide[IL_EcM?obD?c9o]e2
l39
L16
V45M1GC4N6P3A=cgSH[]Ta2
!s100 hK8TmXllHBV_0AbMEcLSE1
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eclockdividermodule
Z23 w1587909695
Z24 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R4
R5
R6
Z25 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd
Z26 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd|
Z28 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R24
R1
R2
R4
R5
Z29 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l31
L16
VTHD_OoYGda`EhE1FGVjok2
!s100 QU=i0oC4jh@T3R8zjORm@3
R9
32
R10
!i10b 1
R11
R27
R28
!i113 1
R14
R15
Ecu
R23
R2
R24
R4
R5
R6
Z30 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd
Z31 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd
l0
L5
VSd`>;eWlE?AW3GZ;8b[lO3
!s100 H8hE?nYoQA3:Q[f2?Z_QF1
R9
32
R10
!i10b 1
R11
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd|
Z33 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/CU.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z34 DEx4 work 2 cu 0 22 Sd`>;eWlE?AW3GZ;8b[lO3
l25
L20
VJM@lYWFKR6PZYf8lKT?n52
!s100 zM5<d7i`ZWhec4F=ZOa6G1
R9
32
R10
!i10b 1
R11
R32
R33
!i113 1
R14
R15
Edisplay
R23
R1
R4
R5
R6
Z35 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd
Z36 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R9
32
R10
!i10b 1
R11
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd|
Z38 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Display.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z39 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
Voj9b@NNXLQ:4beVh39H@82
!s100 8onOE4Mb^zo<IPOM]K^Z[1
R9
32
R10
!i10b 1
R11
R37
R38
!i113 1
R14
R15
Ememory
R23
R2
R24
R4
R5
R6
Z40 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd
Z41 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd
l0
L5
VR3;d=z97S[2h2ec5PE02b1
!s100 1RG1ngQG4_02R=R^j6:S:0
R9
32
R10
!i10b 1
R11
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd|
Z43 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z44 DEx4 work 6 memory 0 22 R3;d=z97S[2h2ec5PE02b1
l31
L24
VLjkaKS`3FmgSQb`24Af7Z1
!s100 PF8`hkeB=ao6SUkzQ9ffQ3
R9
32
R10
!i10b 1
R11
R42
R43
!i113 1
R14
R15
Enumpad
Z45 w1587916775
R1
R4
R5
R6
Z46 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd
Z47 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd
l0
L5
VQLb5KcVMFn2PQ>Xmf<1033
!s100 8ER07hLeY<9Hi`SU^h:>U1
R9
32
Z48 !s110 1587916826
!i10b 1
R11
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd|
Z50 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/Numpad.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z51 DEx4 work 6 numpad 0 22 QLb5KcVMFn2PQ>Xmf<1033
l49
L20
VR`=EMELh:[_[9H?LN]FZ21
!s100 >W1gCVD0enBDWL2XJI=Ke2
R9
32
R48
!i10b 1
R11
R49
R50
!i113 1
R14
R15
Eprogramcode
R23
R2
R24
R4
R5
R6
Z52 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd
Z53 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd
l0
L5
VEL`3fQ8[:Uf2d[CL_X9Fh0
!s100 ei>fmEU75LHN6^`KU3FfB1
R9
32
R48
!i10b 1
Z54 !s108 1587916826.000000
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd|
Z56 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z57 DEx4 work 11 programcode 0 22 EL`3fQ8[:Uf2d[CL_X9Fh0
l17
L12
VGR^SUzdK``X_4Qn?^>I`@0
!s100 aL4Hgz^O[C3jnlKdi;V;B2
R9
32
R48
!i10b 1
R54
R55
R56
!i113 1
R14
R15
Etestbench
Z58 w1587913557
R1
R4
R5
R6
Z59 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd
Z60 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R9
32
R48
!i10b 1
R54
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd|
Z62 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0/TestBench.vhd|
!i113 1
R14
R15
Asim
R44
R57
R34
R3
R16
R51
R39
R22
R24
R2
R29
R1
R4
R5
Z63 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l52
L8
Z64 ViT^d9A:>8fVO7gA[j^Z:81
Z65 !s100 _1OZfkf1__aVNWiNA=8o;3
R9
32
R48
!i10b 1
R54
R61
R62
!i113 1
R14
R15
