// Seed: 3858082112
module module_0 (
    input  tri  id_0,
    output wire id_1,
    input  wor  id_2,
    output tri  id_3
);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wand id_2,
    input tri1 id_3,
    output logic id_4,
    input tri1 id_5,
    input wor id_6
    , id_20,
    input wand id_7,
    output uwire id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    output uwire id_13,
    output tri1 id_14,
    input tri id_15,
    input uwire id_16,
    output supply1 id_17,
    input tri1 id_18
);
  wire id_21;
  always @(posedge 1) begin : LABEL_0
    id_4 = id_18;
  end
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8
  );
endmodule
