Ken Batcher , Christos Papachristou, Instruction Randomization Self Test For Processor Cores, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.34, April 26-30, 1999
Brahme, D. and Abraham, J. 1984. Functional testing of microprocessors. IEEE Trans. Computers C-33, 6, 475--485.
Li Chen , Sujit Dey, DEFUSE: A Deterministic Functional Self-Test Methodology for Processors, Proceedings of the 18th IEEE VLSI Test Symposium, p.255, April 30-May 04, 2000
Distante, F. and Piuri, V. 1986. Optimum behavioral test procedure for VLSI devices: A simulated annealing approach. In Proceedings of the IEEE International Conference on Computer Design. IEEE Computer Society Press, Los Alamitos, CA, 31--35.
Wei-Cheng Lai , Kwang-Ting Cheng, Instruction-level DFT for testing processor and IP cores in system-on-a-chip, Proceedings of the 38th annual Design Automation Conference, p.59-64, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378282]
Wei-Cheng Lai , Angela Krstic , Kwang-Ting (Tim) Cheng, Test Program Synthesis for Path Delay Faults in Microprocessor Cores, Proceedings of the 2000 IEEE International Test Conference, p.1080, October 03-05, 2000
Lee, J. and Patel, J. 1994. Architectural level test generation for microprocessors. IEEE Trans. Comput.-aid. Des. Integ. Circuits Syst. 13, 10 (Oct.), 1288--1300.
Brian T. Murray , John P. Hayes, Testing ICs: Getting to the Core of the Problem, Computer, v.29 n.11, p.32-38, November 1996[doi>10.1109/2.544235]
Navabi, Z. 2004. Digital Design and Implementation with Field Programmable Devices. Kluwer Academic Publisher.
John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Semiconductor Industry Association. 1997. The National Technology Roadmap for Semi- conductors.
Shamshiri, S., Esmaeilzadeh, H., Alisafaee, M., Lotfikamran, P. and Navabi, Z. 2004a. Test instruction set (TIS): An instruction level CPU core self-testing method. In Proceedings of 9th IEEE European Test Symposium (ETS'04) (Corsica, France). IEEE Computer Society Press, Los Alamitos, CA, 15--16.
Saeed Shamshiri , Hadi Esmaeilzadeh , Zainalabedin Navabi, Test Instruction Set (TIS) for High Level Self-Testing of CPU Cores, Proceedings of the 13th Asian Test Symposium, p.158-163, November 15-17, 2004[doi>10.1109/ATS.2004.81]
S. Shamshiri , H. Esmaeilzadeh , Z. Navabi, Instruction level test methodology for CPU core software-based self-testing, Proceedings of the High-Level Design Validation and Test Workshop, 2004. Ninth IEEE International, p.25-29, November 10-12, 2004[doi>10.1109/HLDVT.2004.1431227]
Jian Shen , Jacob A. Abraham, Native mode functional test generation for processors with applications to self test and design validation, Proceedings of the 1998 IEEE International Test Conference, p.990-999, October 18-22, 1998
Zolfy, M., Mirkhani, S. and Navabi, Z. 2001. SPC-FC: A new method for fault simulation implemented in VHDl. In Proceedings of North Atlantic Test Workshop (NATW'01). 17--21.
