# Tiny Tapeout project information
project:
  title:        "PiecewiseOrionSynth Deluxe"     # Project title
  author:       "Toivo Henningsson"       # Your name
  discord:      "possible_realities"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "4 channel chip tune/synth - deluxe version (stand alone)"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     64000000  # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Do not change the top module here.  Instead change tt_wrapper.v line 38 to refer to your module.
  top_module:  "tt_um_toivoh_pwl_synth"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
#    - "tt_wrapper.v"
#    - "test_harness/falling_edge_detector.sv"
#    - "test_harness/rising_edge_detector.sv"
#    - "test_harness/reclocking.sv"
#    - "test_harness/spi_reg.sv"
#    - "test_harness/synchronizer.sv"
    - "pwl_synth.sv"
    - "pwl_synth_memory.sv"
    - "project.sv"
#    - "alt_project.sv"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "data_in[0]"
  ui[1]: "data_in[1]"
  ui[2]: "data_in[2]"
  ui[3]: "data_in[3]"
  ui[4]: "data_in[4]"
  ui[5]: "data_in[5]"
  ui[6]: "data_in[6]"
  ui[7]: "data_in[7]"

  # Outputs
  uo[0]: "data_out[0]"
  uo[1]: "data_out[1]"
  uo[2]: "data_out[2]"
  uo[3]: "data_out[3]"
  uo[4]: "data_out[4]"
  uo[5]: "data_out[5]"
  uo[6]: "data_out[6]"
  uo[7]: "data_out[7]"

  # Bidirectional pins
  uio[0]: "cmd_data_low_in"
  uio[1]: "cmd_data_high_in"
  uio[2]: "cmd_write_in"
  uio[3]: "cmd_read_in"
  uio[4]: "read_sel_in"
  uio[5]: "read_pending_out"
  uio[6]: "pwm_out_l"
  uio[7]: "pwm_out_r"

# Do not change!
yaml_version: 6
