// Seed: 3090152313
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri1  id_3
);
  assign id_2 = id_0;
  assign id_2 = 1'b0 == id_3;
  assign id_1 = 1;
  `define pp_5 0
  supply0 id_6;
  wor id_7;
  wire id_8, id_9;
  assign id_7 = id_6;
  always `pp_5 <= id_6 - 1;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    output logic id_5,
    input wire id_6
);
  initial id_5 <= id_1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
