$date
	Tue Nov 19 12:46:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var wire 1 " clock $end
$var reg 1 # reset_ $end
$scope module clk $end
$var wire 1 " clock $end
$var reg 1 $ CLOCK $end
$upscope $end
$scope module dut $end
$var wire 1 " clock $end
$var wire 1 ! out $end
$var wire 1 # reset_ $end
$var wire 1 % next_star_s0 $end
$var wire 4 & next_count_s0 [3:0] $end
$var reg 4 ' COUNT [3:0] $end
$var reg 1 ( OUT $end
$var reg 1 ) STAR $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
b11 '
bx &
x%
0$
0#
0"
0!
$end
#2
b10 &
0%
#5
1"
1$
#10
0"
0$
1#
#15
1"
1$
#18
1!
1(
b10 '
#20
0"
0$
b1 &
#25
1"
1$
#28
b1 '
#30
0"
0$
1%
b0 &
#35
1"
1$
#38
1)
b0 '
#40
0"
0$
0%
b1111 &
#45
1"
1$
#48
0)
0!
0(
b11 '
#50
0"
0$
b10 &
#55
1"
1$
#58
1!
1(
b10 '
#60
0"
0$
b1 &
#65
1"
1$
#68
b1 '
#70
0"
0$
1%
b0 &
#75
1"
1$
#78
1)
b0 '
#80
0"
0$
0%
b1111 &
#85
1"
1$
#88
0)
0!
0(
b11 '
#90
0"
0$
b10 &
#95
1"
1$
#98
1!
1(
b10 '
#100
0"
0$
b1 &
#105
1"
1$
#108
b1 '
#110
0"
0$
1%
b0 &
#115
1"
1$
#118
1)
b0 '
#120
0"
0$
0%
b1111 &
#125
1"
1$
#128
0)
0!
0(
b11 '
#130
0"
0$
b10 &
#135
1"
1$
#138
1!
1(
b10 '
#140
0"
0$
b1 &
#145
1"
1$
#148
b1 '
#150
0"
0$
1%
b0 &
#155
1"
1$
#158
1)
b0 '
#160
0"
0$
0%
b1111 &
