[12/01 19:40:24      0s] 
[12/01 19:40:24      0s] Cadence Innovus(TM) Implementation System.
[12/01 19:40:24      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/01 19:40:24      0s] 
[12/01 19:40:24      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/01 19:40:24      0s] Options:	
[12/01 19:40:24      0s] Date:		Thu Dec  1 19:40:24 2022
[12/01 19:40:24      0s] Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/01 19:40:24      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/01 19:40:24      0s] 
[12/01 19:40:24      0s] License:
[12/01 19:40:25      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/01 19:40:25      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/01 19:40:36      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 19:40:36      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/01 19:40:36      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 19:40:36      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/01 19:40:36      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/01 19:40:36      8s] @(#)CDS: CPE v20.15-s071
[12/01 19:40:36      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 19:40:36      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/01 19:40:36      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/01 19:40:36      8s] @(#)CDS: RCDB 11.15.0
[12/01 19:40:36      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/01 19:40:36      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3953309_lab1-15.eng.utah.edu_u1081888_IrM5Eo.

[12/01 19:40:36      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/01 19:40:37      9s] 
[12/01 19:40:37      9s] **INFO:  MMMC transition support version v31-84 
[12/01 19:40:37      9s] 
[12/01 19:40:37      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 19:40:37      9s] <CMD> suppressMessage ENCEXT-2799
[12/01 19:40:37      9s] <CMD> win
[12/01 19:40:46     10s] <CMD> setMultiCpuUsage -localCpu 8
[12/01 19:40:50     10s] <CMD> setMultiCpuUsage -localCpu max
[12/01 19:42:07     16s] <CMD> set init_design_uniquify 1
[12/01 19:42:40     19s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/01 19:42:40     19s] <CMD> set conf_qxconf_file NULL
[12/01 19:42:40     19s] <CMD> set conf_qxlib_file NULL
[12/01 19:42:40     19s] <CMD> set dbgDualViewAwareXTree 1
[12/01 19:42:40     19s] <CMD> set defHierChar /
[12/01 19:42:40     19s] <CMD> set distributed_client_message_echo 1
[12/01 19:42:40     19s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/01 19:42:40     19s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/01 19:42:40     19s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/01 19:42:40     19s] <CMD> set init_gnd_net VSS
[12/01 19:42:40     19s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/01 19:42:40     19s] <CMD> set init_mmmc_file CONF/project.view
[12/01 19:42:40     19s] <CMD> set init_pwr_net VDD
[12/01 19:42:40     19s] <CMD> set init_verilog ../design_compiler/HDL/GATE/MAU_mapped_pads.v
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> set latch_time_borrow_mode max_borrow
[12/01 19:42:40     19s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/01 19:42:40     19s] <CMD> set pegDefaultResScaleFactor 1
[12/01 19:42:40     19s] <CMD> set pegDetailResScaleFactor 1
[12/01 19:42:40     19s] <CMD> set pegEnableDualViewForTQuantus 1
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/01 19:42:40     19s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/01 19:42:40     19s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> suppressMessage -silent GLOBAL-100
[12/01 19:42:40     19s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/01 19:42:40     19s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> suppressMessage -silent GLOBAL-100
[12/01 19:42:40     19s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/01 19:42:40     19s] <CMD> set timing_enable_default_delay_arc 1
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:42:40     19s] <CMD> set timing_path_based_override_distance 3.40282e+38
[12/01 19:42:40     19s] <CMD> set defStreamOutCheckUncolored false
[12/01 19:42:40     19s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/01 19:42:40     19s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/01 19:42:47     20s] <CMD> init_design
[12/01 19:42:47     20s] #% Begin Load MMMC data ... (date=12/01 19:42:47, mem=794.7M)
[12/01 19:42:47     20s] #% End Load MMMC data ... (date=12/01 19:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.3M, current mem=795.3M)
[12/01 19:42:47     20s] 
[12/01 19:42:47     20s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/01 19:42:47     20s] 
[12/01 19:42:47     20s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/01 19:42:47     20s] Set DBUPerIGU to M2 pitch 1120.
[12/01 19:42:47     20s] 
[12/01 19:42:47     20s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/01 19:42:47     20s] 
[12/01 19:42:47     20s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/01 19:42:47     20s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/01 19:42:47     20s] The LEF parser will ignore this statement.
[12/01 19:42:47     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/01 19:42:47     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/01 19:42:47     20s] 
[12/01 19:42:47     20s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/01 19:42:47     20s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/01 19:42:47     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:42:47     20s] Type 'man IMPLF-58' for more detail.
[12/01 19:42:47     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/01 19:42:47     20s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/01 19:42:47     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:42:47     20s] Type 'man IMPLF-61' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-201' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 19:42:47     20s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:42:47     20s] Type 'man IMPLF-200' for more detail.
[12/01 19:42:47     20s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 19:42:47     20s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:42:47     20s] 
[12/01 19:42:47     20s] viaInitial starts at Thu Dec  1 19:42:47 2022
viaInitial ends at Thu Dec  1 19:42:47 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 19:42:47     20s] Loading view definition file from CONF/project.view
[12/01 19:42:47     20s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[12/01 19:42:47     20s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib.
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/01 19:42:47     20s] Read 21 cells in library sclib_tsmc180_ss.
[12/01 19:42:47     20s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib.
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:42:47     20s] Read 6 cells in library padlib_tsmc180_ss.
[12/01 19:42:47     20s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib.
[12/01 19:42:47     20s] Read 1 cells in library USERLIB.
[12/01 19:42:47     20s] Library reading multithread flow ended.
[12/01 19:42:47     20s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[12/01 19:42:47     20s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib.
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/01 19:42:47     20s] Read 21 cells in library sclib_tsmc180_ff.
[12/01 19:42:47     20s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib.
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:42:47     20s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:42:47     20s] Read 6 cells in library padlib_tsmc180_ff.
[12/01 19:42:47     20s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib.
[12/01 19:42:47     20s] Read 1 cells in library USERLIB.
[12/01 19:42:47     20s] Library reading multithread flow ended.
[12/01 19:42:47     20s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=919.6M, current mem=818.3M)
[12/01 19:42:47     20s] *** End library_loading (cpu=0.01min, real=0.00min, mem=295.5M, fe_cpu=0.35min, fe_real=2.38min, fe_mem=1074.3M) ***
[12/01 19:42:47     20s] #% Begin Load netlist data ... (date=12/01 19:42:47, mem=818.3M)
[12/01 19:42:47     20s] *** Begin netlist parsing (mem=1074.3M) ***
[12/01 19:42:47     20s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/01 19:42:47     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:42:47     20s] Type 'man IMPVL-159' for more detail.
[12/01 19:42:47     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:42:47     20s] Type 'man IMPVL-159' for more detail.
[12/01 19:42:47     20s] Created 28 new cells from 6 timing libraries.
[12/01 19:42:47     20s] Reading netlist ...
[12/01 19:42:47     20s] Backslashed names will retain backslash and a trailing blank character.
[12/01 19:42:47     20s] Keeping previous port order for module pad_in.
[12/01 19:42:47     20s] Keeping previous port order for module pad_out.
[12/01 19:42:47     20s] Keeping previous port order for module pad_bidirhe.
[12/01 19:42:47     20s] Keeping previous port order for module pad_vdd.
[12/01 19:42:47     20s] Keeping previous port order for module pad_gnd.
[12/01 19:42:47     20s] Keeping previous port order for module pad_ana.
[12/01 19:42:47     20s] Reading verilog netlist '../design_compiler/HDL/GATE/MAU_mapped_pads.v'
[12/01 19:42:47     21s] 
[12/01 19:42:47     21s] *** Memory Usage v#1 (Current mem = 1108.281M, initial mem = 290.191M) ***
[12/01 19:42:47     21s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1108.3M) ***
[12/01 19:42:47     21s] #% End Load netlist data ... (date=12/01 19:42:47, total cpu=0:00:00.3, real=0:00:00.0, peak res=858.0M, current mem=858.0M)
[12/01 19:42:47     21s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/01 19:42:47     21s] Warning: The top level cell is ambiguous.
[12/01 19:42:47     21s] Setting top level cell to be MAU_top_pads.
[12/01 19:42:47     21s] Hooked 56 DB cells to tlib cells.
[12/01 19:42:47     21s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=860.7M, current mem=860.7M)
[12/01 19:42:47     21s] Starting recursive module instantiation check.
[12/01 19:42:47     21s] No recursion found.
[12/01 19:42:47     21s] Building hierarchical netlist for Cell MAU_top_pads ...
[12/01 19:42:47     21s] *** Netlist is NOT unique.
[12/01 19:42:47     21s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/01 19:42:47     21s] ** info: there are 281 modules.
[12/01 19:42:47     21s] ** info: there are 94957 stdCell insts.
[12/01 19:42:47     21s] ** info: there are 33 Pad insts.
[12/01 19:42:47     21s] 
[12/01 19:42:47     21s] *** Memory Usage v#1 (Current mem = 1159.195M, initial mem = 290.191M) ***
[12/01 19:42:47     21s] Initializing I/O assignment ...
[12/01 19:42:47     21s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/01 19:42:47     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:42:47     21s] Type 'man IMPFP-3961' for more detail.
[12/01 19:42:47     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:42:47     21s] Type 'man IMPFP-3961' for more detail.
[12/01 19:42:47     21s] Start create_tracks
[12/01 19:42:47     21s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 19:42:47     21s] Set Default Net Delay as 1000 ps.
[12/01 19:42:47     21s] Set Default Net Load as 0.5 pF. 
[12/01 19:42:47     21s] Set Default Input Pin Transition as 0.1 ps.
[12/01 19:42:47     21s] Pre-connect netlist-defined P/G connections...
[12/01 19:42:48     21s]   Updated 0 instances.
[12/01 19:42:48     21s] Extraction setup Started 
[12/01 19:42:48     21s] 
[12/01 19:42:48     21s] Trim Metal Layers:
[12/01 19:42:48     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 19:42:48     21s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 19:42:48     21s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 19:42:48     21s] Importing multi-corner RC tables ... 
[12/01 19:42:48     21s] Summary of Active RC-Corners : 
[12/01 19:42:48     21s]  
[12/01 19:42:48     21s]  Analysis View: wc
[12/01 19:42:48     21s]     RC-Corner Name        : wc
[12/01 19:42:48     21s]     RC-Corner Index       : 0
[12/01 19:42:48     21s]     RC-Corner Temperature : 25 Celsius
[12/01 19:42:48     21s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 19:42:48     21s]     RC-Corner PreRoute Res Factor         : 1
[12/01 19:42:48     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 19:42:48     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 19:42:48     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 19:42:48     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 19:42:48     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 19:42:48     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:42:48     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:42:48     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 19:42:48     21s]  
[12/01 19:42:48     21s]  Analysis View: bc
[12/01 19:42:48     21s]     RC-Corner Name        : bc
[12/01 19:42:48     21s]     RC-Corner Index       : 1
[12/01 19:42:48     21s]     RC-Corner Temperature : 25 Celsius
[12/01 19:42:48     21s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 19:42:48     21s]     RC-Corner PreRoute Res Factor         : 1
[12/01 19:42:48     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 19:42:48     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 19:42:48     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 19:42:48     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 19:42:48     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 19:42:48     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:42:48     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:42:48     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 19:42:48     21s] 
[12/01 19:42:48     21s] Trim Metal Layers:
[12/01 19:42:48     21s] LayerId::1 widthSet size::4
[12/01 19:42:48     21s] LayerId::2 widthSet size::4
[12/01 19:42:48     21s] LayerId::3 widthSet size::4
[12/01 19:42:48     21s] LayerId::4 widthSet size::4
[12/01 19:42:48     21s] LayerId::5 widthSet size::4
[12/01 19:42:48     21s] LayerId::6 widthSet size::3
[12/01 19:42:48     21s] Updating RC grid for preRoute extraction ...
[12/01 19:42:48     21s] eee: pegSigSF::1.070000
[12/01 19:42:48     21s] Initializing multi-corner capacitance tables ... 
[12/01 19:42:48     21s] Initializing multi-corner resistance tables ...
[12/01 19:42:48     21s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:42:48     21s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:42:48     21s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:42:48     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:42:48     21s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:42:48     21s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:42:48     21s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:42:48     21s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 19:42:48     21s] *Info: initialize multi-corner CTS.
[12/01 19:42:48     21s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1146.2M, current mem=934.1M)
[12/01 19:42:48     21s] Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
[12/01 19:42:48     21s] Current (total cpu=0:00:22.0, real=0:02:24, peak res=1158.8M, current mem=1158.8M)
[12/01 19:42:48     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).
[12/01 19:42:48     21s] 
[12/01 19:42:48     22s] INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
[12/01 19:42:48     22s] WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.6M, current mem=1165.6M)
[12/01 19:42:48     22s] Current (total cpu=0:00:22.0, real=0:02:24, peak res=1165.6M, current mem=1165.6M)
[12/01 19:42:48     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/01 19:42:48     22s] Summary for sequential cells identification: 
[12/01 19:42:48     22s]   Identified SBFF number: 4
[12/01 19:42:48     22s]   Identified MBFF number: 0
[12/01 19:42:48     22s]   Identified SB Latch number: 0
[12/01 19:42:48     22s]   Identified MB Latch number: 0
[12/01 19:42:48     22s]   Not identified SBFF number: 0
[12/01 19:42:48     22s]   Not identified MBFF number: 0
[12/01 19:42:48     22s]   Not identified SB Latch number: 0
[12/01 19:42:48     22s]   Not identified MB Latch number: 0
[12/01 19:42:48     22s]   Number of sequential cells which are not FFs: 0
[12/01 19:42:48     22s] Total number of combinational cells: 17
[12/01 19:42:48     22s] Total number of sequential cells: 4
[12/01 19:42:48     22s] Total number of tristate cells: 0
[12/01 19:42:48     22s] Total number of level shifter cells: 0
[12/01 19:42:48     22s] Total number of power gating cells: 0
[12/01 19:42:48     22s] Total number of isolation cells: 0
[12/01 19:42:48     22s] Total number of power switch cells: 0
[12/01 19:42:48     22s] Total number of pulse generator cells: 0
[12/01 19:42:48     22s] Total number of always on buffers: 0
[12/01 19:42:48     22s] Total number of retention cells: 0
[12/01 19:42:48     22s] List of usable buffers: BUFX1
[12/01 19:42:48     22s] Total number of usable buffers: 1
[12/01 19:42:48     22s] List of unusable buffers:
[12/01 19:42:48     22s] Total number of unusable buffers: 0
[12/01 19:42:48     22s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/01 19:42:48     22s] Total number of usable inverters: 6
[12/01 19:42:48     22s] List of unusable inverters:
[12/01 19:42:48     22s] Total number of unusable inverters: 0
[12/01 19:42:48     22s] List of identified usable delay cells:
[12/01 19:42:48     22s] Total number of identified usable delay cells: 0
[12/01 19:42:48     22s] List of identified unusable delay cells:
[12/01 19:42:48     22s] Total number of identified unusable delay cells: 0
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/01 19:42:48     22s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] TimeStamp Deleting Cell Server End ...
[12/01 19:42:48     22s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.2M, current mem=1195.2M)
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:42:48     22s] Summary for sequential cells identification: 
[12/01 19:42:48     22s]   Identified SBFF number: 4
[12/01 19:42:48     22s]   Identified MBFF number: 0
[12/01 19:42:48     22s]   Identified SB Latch number: 0
[12/01 19:42:48     22s]   Identified MB Latch number: 0
[12/01 19:42:48     22s]   Not identified SBFF number: 0
[12/01 19:42:48     22s]   Not identified MBFF number: 0
[12/01 19:42:48     22s]   Not identified SB Latch number: 0
[12/01 19:42:48     22s]   Not identified MB Latch number: 0
[12/01 19:42:48     22s]   Number of sequential cells which are not FFs: 0
[12/01 19:42:48     22s]  Visiting view : wc
[12/01 19:42:48     22s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:42:48     22s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:42:48     22s]  Visiting view : bc
[12/01 19:42:48     22s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:42:48     22s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:42:48     22s] TLC MultiMap info (StdDelay):
[12/01 19:42:48     22s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:42:48     22s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:42:48     22s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:42:48     22s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:42:48     22s]  Setting StdDelay to: 40.9ps
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:42:48     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/01 19:42:48     22s] Type 'man IMPSYC-2' for more detail.
[12/01 19:42:48     22s] 
[12/01 19:42:48     22s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:42:48     22s] Severity  ID               Count  Summary                                  
[12/01 19:42:48     22s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 19:42:48     22s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 19:42:48     22s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 19:42:48     22s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 19:42:48     22s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/01 19:42:48     22s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/01 19:42:48     22s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 19:42:48     22s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 19:42:48     22s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 19:42:48     22s] *** Message Summary: 90 warning(s), 0 error(s)
[12/01 19:42:48     22s] 
[12/01 19:43:44     28s] <CMD> encMessage warning 0
[12/01 19:43:44     28s] Suppress "**WARN ..." messages.
[12/01 19:43:44     28s] <CMD> encMessage debug 0
[12/01 19:43:44     28s] <CMD> encMessage info 0
[12/01 19:43:45     28s] 
[12/01 19:43:45     28s] 
[12/01 19:43:45     28s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/01 19:43:45     28s] 
[12/01 19:43:45     28s] 
[12/01 19:43:45     28s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/01 19:43:45     28s] 
[12/01 19:43:45     28s]     while executing
[12/01 19:43:45     28s] "error $catchMsg"
[12/01 19:43:45     28s]     (procedure "restoreDesign" line 31)
[12/01 19:43:45     28s] 
[12/01 19:43:45     28s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/01 19:43:45     28s] 
[12/01 19:44:34     33s] <CMD> freeDesign
[12/01 19:44:34     33s] Reset to color id 0 for pad_out0 (pad_out_buffered) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out1 (pad_out_buffered_SPC_1) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out2 (pad_out_buffered_SPC_2) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out3 (pad_out_buffered_SPC_3) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out4 (pad_out_buffered_SPC_4) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out5 (pad_out_buffered_SPC_5) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out6 (pad_out_buffered_SPC_6) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out7 (pad_out_buffered_SPC_7) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for pad_out8 (pad_out_buffered_SPC_8) and all their descendants.
[12/01 19:44:34     33s] Reset to color id 0 for MAU_dut (MAU) and all their descendants.
[12/01 19:44:34     33s] 
[12/01 19:44:34     33s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:44:34     33s] 
[12/01 19:44:34     33s] TimeStamp Deleting Cell Server End ...
[12/01 19:44:34     33s] All LLGs are deleted
[12/01 19:44:34     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1604.2M
[12/01 19:44:34     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1604.2M
[12/01 19:44:34     33s] Free PSO.
[12/01 19:44:34     33s] Reset cap table.
[12/01 19:44:34     33s] Cleaning up the current multi-corner RC extraction setup.
[12/01 19:44:35     33s] Set DBUPerIGU to 1000.
[12/01 19:44:35     33s] Set net toggle Scale Factor to 1.00
[12/01 19:44:35     33s] Set Shrink Factor to 1.00000
[12/01 19:44:35     33s] Set net toggle Scale Factor to 1.00
[12/01 19:44:35     33s] Set Shrink Factor to 1.00000
[12/01 19:44:35     33s] Set net toggle Scale Factor to 1.00
[12/01 19:44:35     33s] Set Shrink Factor to 1.00000
[12/01 19:44:35     33s] 
[12/01 19:44:35     33s] *** Memory Usage v#1 (Current mem = 1356.199M, initial mem = 290.191M) ***
[12/01 19:44:35     33s] 
[12/01 19:44:35     33s] 
[12/01 19:44:35     33s] Info (SM2C): Status of key globals:
[12/01 19:44:35     33s] 	 MMMC-by-default flow     : 1
[12/01 19:44:35     33s] 	 Default MMMC objs envvar : 0
[12/01 19:44:35     33s] 	 Data portability         : 0
[12/01 19:44:35     33s] 	 MMMC PV Emulation        : 0
[12/01 19:44:35     33s] 	 MMMC debug               : 0
[12/01 19:44:35     33s] 	 Init_Design flow         : 1
[12/01 19:44:35     33s] 
[12/01 19:44:35     33s] 
[12/01 19:44:35     33s] 	 CTE SM2C global          : false
[12/01 19:44:35     33s] 	 Reporting view filter    : false
[12/01 19:44:45     34s] <CMD> setMultiCpuUsage -localCpu max
[12/01 19:44:58     35s] <CMD> set init_design_uniquify 1
[12/01 19:45:19     36s] <CMD> encMessage warning 0
[12/01 19:45:19     36s] Suppress "**WARN ..." messages.
[12/01 19:45:19     36s] <CMD> encMessage debug 0
[12/01 19:45:19     36s] <CMD> encMessage info 0
[12/01 19:45:19     37s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/01 19:45:19     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:45:19     37s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/01 19:45:19     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 19:45:19     37s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:45:19     37s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 19:45:19     37s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:45:19     37s] Loading view definition file from /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus/DBS/mau_fplan_power.enc.dat/viewDefinition.tcl
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:45:19     37s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 19:45:20     37s] *** End library_loading (cpu=0.01min, real=0.02min, mem=43.0M, fe_cpu=0.62min, fe_real=4.93min, fe_mem=1397.8M) ***
[12/01 19:45:20     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:45:20     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:45:20     38s] *** Netlist is NOT unique.
[12/01 19:45:20     38s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:45:20     38s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:45:20     38s] Loading preference file /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus/DBS/mau_fplan_power.enc.dat/gui.pref.tcl ...
[12/01 19:45:20     38s] **WARN: analysis view bc not found, use default_view_setup
[12/01 19:45:20     38s] **WARN: analysis view wc not found, use default_view_setup
[12/01 19:45:20     38s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:45:21     38s] 
[12/01 19:45:21     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/01 19:45:21     38s] 
[12/01 19:45:21     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/01 19:45:21     38s] 
[12/01 19:45:21     38s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:45:21     38s] 
[12/01 19:45:21     38s] TimeStamp Deleting Cell Server End ...
[12/01 19:45:21     38s] 
[12/01 19:45:21     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[12/01 19:45:21     38s] 
[12/01 19:45:21     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[12/01 19:45:21     38s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/01 19:45:21     38s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:45:21     38s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:45:21     38s] Loading place ...
[12/01 19:45:22     39s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:45:22     39s] 
[12/01 19:45:22     39s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:45:22     39s] 
[12/01 19:45:22     39s] TimeStamp Deleting Cell Server End ...
[12/01 19:45:22     39s] 
[12/01 19:45:22     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/01 19:45:22     39s] 
[12/01 19:45:22     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/01 19:45:22     39s] 
[12/01 19:45:22     39s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:45:22     39s] 
[12/01 19:45:22     39s] TimeStamp Deleting Cell Server End ...
[12/01 19:45:22     39s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
[12/01 19:45:22     39s] timing_enable_default_delay_arc
[12/01 19:45:44     41s] <CMD> freeDesign
[12/01 19:45:44     41s] Reset to color id 0 for pad_out0 (pad_out_buffered) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out1 (pad_out_buffered_SPC_1) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out2 (pad_out_buffered_SPC_2) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out3 (pad_out_buffered_SPC_3) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out4 (pad_out_buffered_SPC_4) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out5 (pad_out_buffered_SPC_5) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out6 (pad_out_buffered_SPC_6) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out7 (pad_out_buffered_SPC_7) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for pad_out8 (pad_out_buffered_SPC_8) and all their descendants.
[12/01 19:45:44     41s] Reset to color id 0 for MAU_dut (MAU) and all their descendants.
[12/01 19:45:44     41s] All LLGs are deleted
[12/01 19:45:44     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1667.8M
[12/01 19:45:44     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1667.8M
[12/01 19:45:44     41s] -viaConnectToShape padring ring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire
[12/01 19:45:44     41s] -stacked_via_bottom_layer bottomLayer
[12/01 19:45:44     41s] -stacked_via_top_layer topLayer
[12/01 19:45:44     41s] -stacked_via_bottom_layer bottomLayer
[12/01 19:45:44     41s] -stacked_via_top_layer topLayer
[12/01 19:45:44     41s] -via_using_exact_crossover_size true
[12/01 19:45:44     41s] Free PSO.
[12/01 19:45:44     41s] Reset cap table.
[12/01 19:45:44     41s] Cleaning up the current multi-corner RC extraction setup.
[12/01 19:45:44     42s] Set DBUPerIGU to 1000.
[12/01 19:45:44     42s] Set net toggle Scale Factor to 1.00
[12/01 19:45:44     42s] Set Shrink Factor to 1.00000
[12/01 19:45:44     42s] Set net toggle Scale Factor to 1.00
[12/01 19:45:44     42s] Set Shrink Factor to 1.00000
[12/01 19:45:44     42s] Set net toggle Scale Factor to 1.00
[12/01 19:45:44     42s] Set Shrink Factor to 1.00000
[12/01 19:45:44     42s] 
[12/01 19:45:44     42s] *** Memory Usage v#1 (Current mem = 1427.777M, initial mem = 290.191M) ***
[12/01 19:45:44     42s] 
[12/01 19:45:44     42s] 
[12/01 19:45:44     42s] Info (SM2C): Status of key globals:
[12/01 19:45:44     42s] 	 MMMC-by-default flow     : 1
[12/01 19:45:44     42s] 	 Default MMMC objs envvar : 0
[12/01 19:45:44     42s] 	 Data portability         : 0
[12/01 19:45:44     42s] 	 MMMC PV Emulation        : 0
[12/01 19:45:44     42s] 	 MMMC debug               : 0
[12/01 19:45:44     42s] 	 Init_Design flow         : 1
[12/01 19:45:44     42s] 
[12/01 19:45:44     42s] 
[12/01 19:45:44     42s] 	 CTE SM2C global          : false
[12/01 19:45:44     42s] 	 Reporting view filter    : false
[12/01 19:45:47     42s] <CMD> setMultiCpuUsage -localCpu max
[12/01 19:45:49     42s] <CMD> set init_design_uniquify 1
[12/01 19:46:14     44s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/01 19:46:14     44s] <CMD> set conf_qxconf_file NULL
[12/01 19:46:14     44s] <CMD> set conf_qxlib_file NULL
[12/01 19:46:14     44s] <CMD> set dbgDualViewAwareXTree 1
[12/01 19:46:14     44s] <CMD> set defHierChar /
[12/01 19:46:14     44s] <CMD> set distributed_client_message_echo 1
[12/01 19:46:14     44s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/01 19:46:14     44s] <CMD> redraw
[12/01 19:46:14     44s] <CMD> redraw
[12/01 19:46:14     44s] <CMD> redraw
[12/01 19:46:14     44s] <CMD> redraw
[12/01 19:46:14     44s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/01 19:46:14     44s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/01 19:46:14     44s] <CMD> set init_gnd_net VSS
[12/01 19:46:14     44s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/01 19:46:14     44s] <CMD> set init_mmmc_file CONF/project.view
[12/01 19:46:14     44s] <CMD> set init_pwr_net VDD
[12/01 19:46:14     44s] <CMD> set init_verilog ../design_compiler/HDL/GATE/MAU_mapped_pads.v
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> set latch_time_borrow_mode max_borrow
[12/01 19:46:14     44s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/01 19:46:14     44s] <CMD> set pegDefaultResScaleFactor 1
[12/01 19:46:14     44s] <CMD> set pegDetailResScaleFactor 1
[12/01 19:46:14     44s] <CMD> set pegEnableDualViewForTQuantus 1
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/01 19:46:14     44s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/01 19:46:14     44s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> suppressMessage -silent GLOBAL-100
[12/01 19:46:14     44s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/01 19:46:14     44s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> suppressMessage -silent GLOBAL-100
[12/01 19:46:14     44s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/01 19:46:14     44s] <CMD> set timing_enable_default_delay_arc 1
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> get_message -id GLOBAL-100 -suppress
[12/01 19:46:14     44s] <CMD> set timing_path_based_override_distance 3.40282e+38
[12/01 19:46:14     44s] <CMD> set defStreamOutCheckUncolored false
[12/01 19:46:14     44s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/01 19:46:14     44s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/01 19:46:16     45s] <CMD> init_design
[12/01 19:46:16     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[12/01 19:46:16     45s] % Begin Load MMMC data ... (date=12/01 19:46:16, mem=1008.9M)
[12/01 19:46:16     45s] % End Load MMMC data ... (date=12/01 19:46:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.9M, current mem=1008.9M)
[12/01 19:46:16     45s] 
[12/01 19:46:16     45s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/01 19:46:16     45s] 
[12/01 19:46:16     45s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/01 19:46:16     45s] Set DBUPerIGU to M2 pitch 1120.
[12/01 19:46:16     45s] 
[12/01 19:46:16     45s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/01 19:46:16     45s] 
[12/01 19:46:16     45s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/01 19:46:16     45s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/01 19:46:16     45s] The LEF parser will ignore this statement.
[12/01 19:46:16     45s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/01 19:46:16     45s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/01 19:46:16     45s] 
[12/01 19:46:16     45s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/01 19:46:16     45s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/01 19:46:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:46:16     45s] Type 'man IMPLF-58' for more detail.
[12/01 19:46:16     45s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/01 19:46:16     45s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/01 19:46:16     45s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 19:46:16     45s] Type 'man IMPLF-61' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-201' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 19:46:16     45s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 19:46:16     45s] Type 'man IMPLF-200' for more detail.
[12/01 19:46:16     45s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 19:46:16     45s] To increase the message display limit, refer to the product command reference manual.
[12/01 19:46:16     45s] 
[12/01 19:46:16     45s] viaInitial starts at Thu Dec  1 19:46:16 2022
viaInitial ends at Thu Dec  1 19:46:16 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 19:46:16     45s] Loading view definition file from CONF/project.view
[12/01 19:46:16     45s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[12/01 19:46:16     45s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib.
[12/01 19:46:16     45s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/01 19:46:16     45s] Read 21 cells in library sclib_tsmc180_ss.
[12/01 19:46:16     45s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib.
[12/01 19:46:16     45s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:46:16     45s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:46:16     45s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 19:46:16     45s] Read 6 cells in library padlib_tsmc180_ss.
[12/01 19:46:16     45s] Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib.
[12/01 19:46:16     45s] Read 1 cells in library USERLIB.
[12/01 19:46:16     45s] Library reading multithread flow ended.
[12/01 19:46:16     45s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[12/01 19:46:16     45s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib.
[12/01 19:46:16     45s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/01 19:46:16     45s] Read 21 cells in library sclib_tsmc180_ff.
[12/01 19:46:16     45s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib.
[12/01 19:46:16     45s] Read 6 cells in library padlib_tsmc180_ff.
[12/01 19:46:16     45s] Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib.
[12/01 19:46:16     45s] Read 1 cells in library USERLIB.
[12/01 19:46:16     45s] Library reading multithread flow ended.
[12/01 19:46:16     45s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:00.0, peak res=1008.9M, current mem=995.6M)
[12/01 19:46:16     45s] *** End library_loading (cpu=0.01min, real=0.00min, mem=-2.0M, fe_cpu=0.77min, fe_real=5.87min, fe_mem=1424.4M) ***
[12/01 19:46:16     45s] % Begin Load netlist data ... (date=12/01 19:46:16, mem=995.6M)
[12/01 19:46:16     45s] *** Begin netlist parsing (mem=1424.4M) ***
[12/01 19:46:16     45s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/01 19:46:16     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:46:16     45s] Type 'man IMPVL-159' for more detail.
[12/01 19:46:16     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 19:46:16     45s] Type 'man IMPVL-159' for more detail.
[12/01 19:46:16     45s] Created 28 new cells from 6 timing libraries.
[12/01 19:46:16     45s] Reading netlist ...
[12/01 19:46:16     45s] Backslashed names will retain backslash and a trailing blank character.
[12/01 19:46:16     45s] Keeping previous port order for module pad_in.
[12/01 19:46:16     45s] Keeping previous port order for module pad_out.
[12/01 19:46:16     45s] Keeping previous port order for module pad_bidirhe.
[12/01 19:46:16     45s] Keeping previous port order for module pad_vdd.
[12/01 19:46:16     45s] Keeping previous port order for module pad_gnd.
[12/01 19:46:16     45s] Keeping previous port order for module pad_ana.
[12/01 19:46:16     46s] Reading verilog netlist '../design_compiler/HDL/GATE/MAU_mapped_pads.v'
[12/01 19:46:16     46s] 
[12/01 19:46:16     46s] *** Memory Usage v#1 (Current mem = 1424.414M, initial mem = 290.191M) ***
[12/01 19:46:16     46s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1424.4M) ***
[12/01 19:46:16     46s] % End Load netlist data ... (date=12/01 19:46:16, total cpu=0:00:00.3, real=0:00:00.0, peak res=1026.3M, current mem=1026.3M)
[12/01 19:46:16     46s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/01 19:46:16     46s] Warning: The top level cell is ambiguous.
[12/01 19:46:16     46s] Setting top level cell to be MAU_top_pads.
[12/01 19:46:16     46s] Hooked 56 DB cells to tlib cells.
[12/01 19:46:16     46s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1028.1M, current mem=1028.1M)
[12/01 19:46:16     46s] Starting recursive module instantiation check.
[12/01 19:46:16     46s] No recursion found.
[12/01 19:46:16     46s] Building hierarchical netlist for Cell MAU_top_pads ...
[12/01 19:46:16     46s] *** Netlist is NOT unique.
[12/01 19:46:16     46s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/01 19:46:16     46s] ** info: there are 281 modules.
[12/01 19:46:16     46s] ** info: there are 94957 stdCell insts.
[12/01 19:46:16     46s] ** info: there are 33 Pad insts.
[12/01 19:46:16     46s] 
[12/01 19:46:16     46s] *** Memory Usage v#1 (Current mem = 1441.328M, initial mem = 290.191M) ***
[12/01 19:46:16     46s] *info: set bottom ioPad orient R0
[12/01 19:46:16     46s] Initializing I/O assignment ...
[12/01 19:46:16     46s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:46:16     46s] Type 'man IMPFP-3961' for more detail.
[12/01 19:46:16     46s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:46:16     46s] Type 'man IMPFP-3961' for more detail.
[12/01 19:46:16     46s] Start create_tracks
[12/01 19:46:16     46s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 19:46:16     46s] Set Default Net Delay as 1000 ps.
[12/01 19:46:16     46s] Set Default Net Load as 0.5 pF. 
[12/01 19:46:16     46s] Set Default Input Pin Transition as 0.1 ps.
[12/01 19:46:16     46s] Pre-connect netlist-defined P/G connections...
[12/01 19:46:16     46s]   Updated 0 instances.
[12/01 19:46:17     46s] **WARN: analysis view bc not found, use default_view_setup
[12/01 19:46:17     46s] **WARN: analysis view wc not found, use default_view_setup
[12/01 19:46:17     46s] **WARN: analysis view bc not found, use default_view_setup
[12/01 19:46:17     46s] **WARN: analysis view wc not found, use default_view_setup
[12/01 19:46:17     46s] Extraction setup Started 
[12/01 19:46:17     46s] 
[12/01 19:46:17     46s] Trim Metal Layers:
[12/01 19:46:17     46s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 19:46:17     46s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 19:46:17     46s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 19:46:17     46s] Importing multi-corner RC tables ... 
[12/01 19:46:17     46s] Summary of Active RC-Corners : 
[12/01 19:46:17     46s]  
[12/01 19:46:17     46s]  Analysis View: wc
[12/01 19:46:17     46s]     RC-Corner Name        : wc
[12/01 19:46:17     46s]     RC-Corner Index       : 0
[12/01 19:46:17     46s]     RC-Corner Temperature : 25 Celsius
[12/01 19:46:17     46s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 19:46:17     46s]     RC-Corner PreRoute Res Factor         : 1
[12/01 19:46:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 19:46:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 19:46:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 19:46:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 19:46:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 19:46:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:46:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:46:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 19:46:17     46s]  
[12/01 19:46:17     46s]  Analysis View: bc
[12/01 19:46:17     46s]     RC-Corner Name        : bc
[12/01 19:46:17     46s]     RC-Corner Index       : 1
[12/01 19:46:17     46s]     RC-Corner Temperature : 25 Celsius
[12/01 19:46:17     46s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 19:46:17     46s]     RC-Corner PreRoute Res Factor         : 1
[12/01 19:46:17     46s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 19:46:17     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 19:46:17     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 19:46:17     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 19:46:17     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 19:46:17     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:46:17     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 19:46:17     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 19:46:17     46s] 
[12/01 19:46:17     46s] Trim Metal Layers:
[12/01 19:46:17     46s] LayerId::1 widthSet size::4
[12/01 19:46:17     46s] LayerId::2 widthSet size::4
[12/01 19:46:17     46s] LayerId::3 widthSet size::4
[12/01 19:46:17     46s] LayerId::4 widthSet size::4
[12/01 19:46:17     46s] LayerId::5 widthSet size::4
[12/01 19:46:17     46s] LayerId::6 widthSet size::3
[12/01 19:46:17     46s] Updating RC grid for preRoute extraction ...
[12/01 19:46:17     46s] eee: pegSigSF::1.070000
[12/01 19:46:17     46s] Initializing multi-corner capacitance tables ... 
[12/01 19:46:17     46s] Initializing multi-corner resistance tables ...
[12/01 19:46:17     46s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:46:17     46s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:46:17     46s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:46:17     46s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:46:17     46s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:46:17     46s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 19:46:17     46s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:46:17     46s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 19:46:17     46s] *Info: initialize multi-corner CTS.
[12/01 19:46:17     47s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1080.9M, current mem=1080.9M)
[12/01 19:46:17     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/01 19:46:17     47s] Summary for sequential cells identification: 
[12/01 19:46:17     47s]   Identified SBFF number: 4
[12/01 19:46:17     47s]   Identified MBFF number: 0
[12/01 19:46:17     47s]   Identified SB Latch number: 0
[12/01 19:46:17     47s]   Identified MB Latch number: 0
[12/01 19:46:17     47s]   Not identified SBFF number: 0
[12/01 19:46:17     47s]   Not identified MBFF number: 0
[12/01 19:46:17     47s]   Not identified SB Latch number: 0
[12/01 19:46:17     47s]   Not identified MB Latch number: 0
[12/01 19:46:17     47s]   Number of sequential cells which are not FFs: 0
[12/01 19:46:17     47s] Total number of combinational cells: 17
[12/01 19:46:17     47s] Total number of sequential cells: 4
[12/01 19:46:17     47s] Total number of tristate cells: 0
[12/01 19:46:17     47s] Total number of level shifter cells: 0
[12/01 19:46:17     47s] Total number of power gating cells: 0
[12/01 19:46:17     47s] Total number of isolation cells: 0
[12/01 19:46:17     47s] Total number of power switch cells: 0
[12/01 19:46:17     47s] Total number of pulse generator cells: 0
[12/01 19:46:17     47s] Total number of always on buffers: 0
[12/01 19:46:17     47s] Total number of retention cells: 0
[12/01 19:46:17     47s] List of usable buffers: BUFX1
[12/01 19:46:17     47s] Total number of usable buffers: 1
[12/01 19:46:17     47s] List of unusable buffers:
[12/01 19:46:17     47s] Total number of unusable buffers: 0
[12/01 19:46:17     47s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/01 19:46:17     47s] Total number of usable inverters: 6
[12/01 19:46:17     47s] List of unusable inverters:
[12/01 19:46:17     47s] Total number of unusable inverters: 0
[12/01 19:46:17     47s] List of identified usable delay cells:
[12/01 19:46:17     47s] Total number of identified usable delay cells: 0
[12/01 19:46:17     47s] List of identified unusable delay cells:
[12/01 19:46:17     47s] Total number of identified unusable delay cells: 0
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/01 19:46:17     47s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] TimeStamp Deleting Cell Server End ...
[12/01 19:46:17     47s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1299.3M, current mem=1299.3M)
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:46:17     47s] Summary for sequential cells identification: 
[12/01 19:46:17     47s]   Identified SBFF number: 4
[12/01 19:46:17     47s]   Identified MBFF number: 0
[12/01 19:46:17     47s]   Identified SB Latch number: 0
[12/01 19:46:17     47s]   Identified MB Latch number: 0
[12/01 19:46:17     47s]   Not identified SBFF number: 0
[12/01 19:46:17     47s]   Not identified MBFF number: 0
[12/01 19:46:17     47s]   Not identified SB Latch number: 0
[12/01 19:46:17     47s]   Not identified MB Latch number: 0
[12/01 19:46:17     47s]   Number of sequential cells which are not FFs: 0
[12/01 19:46:17     47s]  Visiting view : wc
[12/01 19:46:17     47s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:46:17     47s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:46:17     47s]  Visiting view : bc
[12/01 19:46:17     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:46:17     47s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:46:17     47s] TLC MultiMap info (StdDelay):
[12/01 19:46:17     47s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:46:17     47s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:46:17     47s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:46:17     47s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:46:17     47s]  Setting StdDelay to: 40.9ps
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:46:17     47s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/01 19:46:17     47s] Type 'man IMPSYC-2' for more detail.
[12/01 19:46:17     47s] 
[12/01 19:46:17     47s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:46:17     47s] Severity  ID               Count  Summary                                  
[12/01 19:46:17     47s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 19:46:17     47s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 19:46:17     47s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 19:46:17     47s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 19:46:17     47s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/01 19:46:17     47s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/01 19:46:17     47s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 19:46:17     47s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 19:46:17     47s] *** Message Summary: 89 warning(s), 0 error(s)
[12/01 19:46:17     47s] 
[12/01 19:46:36     48s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/01 19:46:36     48s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/01 19:46:36     48s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:46:36     48s] Type 'man IMPFP-3961' for more detail.
[12/01 19:46:36     48s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 19:46:36     48s] Type 'man IMPFP-3961' for more detail.
[12/01 19:46:36     48s] Start create_tracks
[12/01 19:46:36     48s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 19:46:47     49s] <CMD> setPreference MinFPModuleSize 1
[12/01 19:47:52     54s] <CMD> clearGlobalNets
[12/01 19:47:52     54s] Pre-connect netlist-defined P/G connections...
[12/01 19:47:52     54s]   Updated 0 instances.
[12/01 19:47:52     54s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/01 19:47:52     54s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:48:02     54s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:48:02     54s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:48:02     55s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:48:02     55s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:48:02     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:48:02     55s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:48:02     55s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:48:02     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:48:39     57s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/01 19:48:39     57s] The ring targets are set to core/block ring wires.
[12/01 19:48:39     57s] addRing command will consider rows while creating rings.
[12/01 19:48:39     57s] addRing command will disallow rings to go over rows.
[12/01 19:48:39     57s] addRing command will ignore shorts while creating rings.
[12/01 19:48:39     57s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/01 19:48:39     57s] 
[12/01 19:48:39     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1681.5M)
[12/01 19:48:39     57s] Ring generation is complete.
[12/01 19:48:39     57s] vias are now being generated.
[12/01 19:48:39     57s] addRing created 8 wires.
[12/01 19:48:39     57s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 19:48:39     57s] +--------+----------------+----------------+
[12/01 19:48:39     57s] |  Layer |     Created    |     Deleted    |
[12/01 19:48:39     57s] +--------+----------------+----------------+
[12/01 19:48:39     57s] | METAL4 |        4       |       NA       |
[12/01 19:48:39     57s] |  VIA45 |        8       |        0       |
[12/01 19:48:39     57s] | METAL5 |        4       |       NA       |
[12/01 19:48:39     57s] +--------+----------------+----------------+
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:48:49     58s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeRingLayers {}
[12/01 19:48:49     58s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 19:48:49     58s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 19:49:18     60s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/01 19:49:18     60s] addStripe will allow jog to connect padcore ring and block ring.
[12/01 19:49:18     60s] 
[12/01 19:49:18     60s] Stripes will stop at the boundary of the specified area.
[12/01 19:49:18     60s] When breaking rings, the power planner will consider the existence of blocks.
[12/01 19:49:18     60s] Stripes will not extend to closest target.
[12/01 19:49:18     60s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/01 19:49:18     60s] Stripes will not be created over regions without power planning wires.
[12/01 19:49:18     60s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/01 19:49:18     60s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/01 19:49:18     60s] Offset for stripe breaking is set to 0.
[12/01 19:49:18     60s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/01 19:49:18     60s] 
[12/01 19:49:18     60s] Initialize fgc environment(mem: 1684.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.1M)
[12/01 19:49:19     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1684.1M)
[12/01 19:49:19     60s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.1M)
[12/01 19:49:19     60s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.1M)
[12/01 19:49:19     60s] Starting stripe generation ...
[12/01 19:49:19     60s] Non-Default Mode Option Settings :
[12/01 19:49:19     60s]   NONE
[12/01 19:49:19     60s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[12/01 19:49:19     60s] Type 'man IMPPP-4055' for more detail.
[12/01 19:49:19     60s] Stripe generation is complete.
[12/01 19:49:19     60s] vias are now being generated.
[12/01 19:49:19     60s] addStripe created 4 wires.
[12/01 19:49:19     60s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 19:49:19     60s] +--------+----------------+----------------+
[12/01 19:49:19     60s] |  Layer |     Created    |     Deleted    |
[12/01 19:49:19     60s] +--------+----------------+----------------+
[12/01 19:49:19     60s] | METAL4 |        4       |       NA       |
[12/01 19:49:19     60s] |  VIA45 |        8       |        0       |
[12/01 19:49:19     60s] +--------+----------------+----------------+
[12/01 19:49:42     62s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/01 19:49:42     62s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/01 19:49:42     62s] *** Begin SPECIAL ROUTE on Thu Dec  1 19:49:42 2022 ***
[12/01 19:49:42     62s] SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
[12/01 19:49:42     62s] SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s] Begin option processing ...
[12/01 19:49:42     62s] srouteConnectPowerBump set to false
[12/01 19:49:42     62s] routeSelectNet set to "VDD VSS"
[12/01 19:49:42     62s] routeSpecial set to true
[12/01 19:49:42     62s] srouteBlockPin set to "useLef"
[12/01 19:49:42     62s] srouteBottomLayerLimit set to 1
[12/01 19:49:42     62s] srouteBottomTargetLayerLimit set to 1
[12/01 19:49:42     62s] srouteConnectConverterPin set to false
[12/01 19:49:42     62s] srouteConnectPadPin set to false
[12/01 19:49:42     62s] srouteConnectStripe set to false
[12/01 19:49:42     62s] srouteCrossoverViaBottomLayer set to 1
[12/01 19:49:42     62s] srouteCrossoverViaTopLayer set to 6
[12/01 19:49:42     62s] srouteFollowCorePinEnd set to 3
[12/01 19:49:42     62s] srouteFollowPadPin set to false
[12/01 19:49:42     62s] srouteJogControl set to "preferWithChanges differentLayer"
[12/01 19:49:42     62s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/01 19:49:42     62s] sroutePadPinAllPorts set to true
[12/01 19:49:42     62s] sroutePreserveExistingRoutes set to true
[12/01 19:49:42     62s] srouteRoutePowerBarPortOnBothDir set to true
[12/01 19:49:42     62s] srouteStopBlockPin set to "nearestTarget"
[12/01 19:49:42     62s] srouteTopLayerLimit set to 6
[12/01 19:49:42     62s] srouteTopTargetLayerLimit set to 6
[12/01 19:49:42     62s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2764.00 megs.
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s] Reading DB technology information...
[12/01 19:49:42     62s] Finished reading DB technology information.
[12/01 19:49:42     62s] Reading floorplan and netlist information...
[12/01 19:49:42     62s] Finished reading floorplan and netlist information.
[12/01 19:49:42     62s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/01 19:49:42     62s] Read in 32 macros, 22 used
[12/01 19:49:42     62s] Read in 50 components
[12/01 19:49:42     62s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/01 19:49:42     62s]   29 pad components: 0 unplaced, 29 placed, 0 fixed
[12/01 19:49:42     62s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/01 19:49:42     62s] Read in 27 logical pins
[12/01 19:49:42     62s] Read in 27 nets
[12/01 19:49:42     62s] Read in 2 special nets, 2 routed
[12/01 19:49:42     62s] Read in 100 terminals
[12/01 19:49:42     62s] 2 nets selected.
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s] Begin power routing ...
[12/01 19:49:42     62s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 19:49:42     62s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 19:49:42     62s] CPU time for FollowPin 0 seconds
[12/01 19:49:42     62s] CPU time for FollowPin 0 seconds
[12/01 19:49:42     62s]   Number of Block ports routed: 0
[12/01 19:49:42     62s]   Number of Core ports routed: 678
[12/01 19:49:42     62s]   Number of Power Bump ports routed: 0
[12/01 19:49:42     62s]   Number of Followpin connections: 339
[12/01 19:49:42     62s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2771.00 megs.
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s]  Begin updating DB with routing results ...
[12/01 19:49:42     62s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/01 19:49:42     62s] Pin and blockage extraction finished
[12/01 19:49:42     62s] 
[12/01 19:49:42     62s] sroute created 1017 wires.
[12/01 19:49:42     62s] ViaGen created 2034 vias, deleted 0 via to avoid violation.
[12/01 19:49:42     62s] +--------+----------------+----------------+
[12/01 19:49:42     62s] |  Layer |     Created    |     Deleted    |
[12/01 19:49:42     62s] +--------+----------------+----------------+
[12/01 19:49:42     62s] | METAL1 |      1017      |       NA       |
[12/01 19:49:42     62s] |  VIA12 |       678      |        0       |
[12/01 19:49:42     62s] |  VIA23 |       678      |        0       |
[12/01 19:49:42     62s] |  VIA34 |       678      |        0       |
[12/01 19:49:42     62s] +--------+----------------+----------------+
[12/01 19:50:02     64s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/01 19:50:02     64s] <CMD> setEndCapMode -reset
[12/01 19:50:02     64s] <CMD> setEndCapMode -boundary_tap false
[12/01 19:50:02     64s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/01 19:50:03     64s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/01 19:50:03     64s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/01 19:50:03     64s] <CMD> setPlaceMode -reset
[12/01 19:50:03     64s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/01 19:50:05     64s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/01 19:50:05     64s] <CMD> setEndCapMode -reset
[12/01 19:50:05     64s] <CMD> setEndCapMode -boundary_tap false
[12/01 19:50:05     64s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/01 19:50:10     64s] <CMD> setPlaceMode -fp false
[12/01 19:50:10     64s] <CMD> place_design
[12/01 19:50:10     64s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2083, percentage of missing scan cell = 0.00% (0 / 2083)
[12/01 19:50:10     64s] ### Time Record (colorize_geometry) is installed.
[12/01 19:50:10     64s] #Start colorize_geometry on Thu Dec  1 19:50:10 2022
[12/01 19:50:10     64s] #
[12/01 19:50:10     64s] ### Time Record (Pre Callback) is installed.
[12/01 19:50:10     64s] ### Time Record (Pre Callback) is uninstalled.
[12/01 19:50:10     64s] ### Time Record (DB Import) is installed.
[12/01 19:50:10     64s] #create default rule from bind_ndr_rule rule=0x7f2326b28e20 0x7f22ec672018
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di0 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di1 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di2 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di3 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di4 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di5 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di6 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN di7 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_top_pads does not have physical port.
[12/01 19:50:11     65s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 19:50:11     65s] #To increase the message display limit, refer to the product command reference manual.
[12/01 19:50:11     65s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=538334024 pin_access=1 inst_pattern=1 halo=0
[12/01 19:50:11     65s] ### Time Record (DB Import) is uninstalled.
[12/01 19:50:11     65s] ### Time Record (DB Export) is installed.
[12/01 19:50:11     65s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=538334024 pin_access=1 inst_pattern=1 halo=0
[12/01 19:50:11     65s] ### Time Record (DB Export) is uninstalled.
[12/01 19:50:11     65s] ### Time Record (Post Callback) is installed.
[12/01 19:50:11     65s] ### Time Record (Post Callback) is uninstalled.
[12/01 19:50:11     65s] #
[12/01 19:50:11     65s] #colorize_geometry statistics:
[12/01 19:50:11     65s] #Cpu time = 00:00:00
[12/01 19:50:11     65s] #Elapsed time = 00:00:00
[12/01 19:50:11     65s] #Increased memory = 10.05 (MB)
[12/01 19:50:11     65s] #Total memory = 1376.16 (MB)
[12/01 19:50:11     65s] #Peak memory = 1376.88 (MB)
[12/01 19:50:11     65s] #Number of warnings = 21
[12/01 19:50:11     65s] #Total number of warnings = 21
[12/01 19:50:11     65s] #Number of fails = 0
[12/01 19:50:11     65s] #Total number of fails = 0
[12/01 19:50:11     65s] #Complete colorize_geometry on Thu Dec  1 19:50:11 2022
[12/01 19:50:11     65s] #
[12/01 19:50:11     65s] ### Time Record (colorize_geometry) is uninstalled.
[12/01 19:50:11     65s] ### 
[12/01 19:50:11     65s] ###   Scalability Statistics
[12/01 19:50:11     65s] ### 
[12/01 19:50:11     65s] ### ------------------------+----------------+----------------+----------------+
[12/01 19:50:11     65s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/01 19:50:11     65s] ### ------------------------+----------------+----------------+----------------+
[12/01 19:50:11     65s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/01 19:50:11     65s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/01 19:50:11     65s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/01 19:50:11     65s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/01 19:50:11     65s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/01 19:50:11     65s] ### ------------------------+----------------+----------------+----------------+
[12/01 19:50:11     65s] ### 
[12/01 19:50:11     65s] *** Starting placeDesign default flow ***
[12/01 19:50:11     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1706.0M
[12/01 19:50:11     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1706.0M
[12/01 19:50:11     65s] *** Start deleteBufferTree ***
[12/01 19:50:12     66s] Total CPU(s) requested: 16
[12/01 19:50:12     66s] Total CPU(s) enabled with current License(s): 8
[12/01 19:50:12     66s] Current free CPU(s): 8
[12/01 19:50:12     66s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[12/01 19:50:12     66s] Total CPU(s) now enabled: 16
[12/01 19:50:12     66s] Multithreaded Timing Analysis is initialized with 16 threads
[12/01 19:50:12     66s] 
[12/01 19:50:12     66s] Info: Detect buffers to remove automatically.
[12/01 19:50:12     66s] Analyzing netlist ...
[12/01 19:50:12     66s] Updating netlist
[12/01 19:50:13     67s] AAE DB initialization (MEM=1996.48 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 19:50:13     67s] Start AAE Lib Loading. (MEM=1996.48)
[12/01 19:50:13     67s] End AAE Lib Loading. (MEM=2025.1 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 19:50:13     67s] 
[12/01 19:50:13     67s] *summary: 378 instances (buffers/inverters) removed
[12/01 19:50:13     67s] *** Finish deleteBufferTree (0:00:02.6) ***
[12/01 19:50:13     67s] 
[12/01 19:50:13     67s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:50:13     67s] 
[12/01 19:50:13     67s] TimeStamp Deleting Cell Server End ...
[12/01 19:50:13     67s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 19:50:13     67s] Set Using Default Delay Limit as 101.
[12/01 19:50:13     67s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 19:50:13     67s] Set Default Net Delay as 0 ps.
[12/01 19:50:13     67s] Set Default Net Load as 0 pF. 
[12/01 19:50:13     67s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 19:50:13     67s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 19:50:13     67s] Set Using Default Delay Limit as 1000.
[12/01 19:50:13     67s] Set Default Net Delay as 1000 ps.
[12/01 19:50:13     67s] Set Default Net Load as 0.5 pF. 
[12/01 19:50:13     67s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/01 19:50:13     67s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2030.1M
[12/01 19:50:13     67s] Deleted 0 physical inst  (cell - / prefix -).
[12/01 19:50:13     67s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:2030.1M
[12/01 19:50:13     67s] INFO: #ExclusiveGroups=0
[12/01 19:50:13     67s] INFO: There are no Exclusive Groups.
[12/01 19:50:13     67s] *** Starting "NanoPlace(TM) placement v#7 (mem=2030.1M)" ...
[12/01 19:50:13     67s] Wait...
[12/01 19:50:13     67s] *** Build Buffered Sizing Timing Model
[12/01 19:50:13     67s] (cpu=0:00:00.0 mem=2158.1M) ***
[12/01 19:50:13     67s] *** Build Virtual Sizing Timing Model
[12/01 19:50:13     67s] (cpu=0:00:00.0 mem=2158.1M) ***
[12/01 19:50:13     67s] No user-set net weight.
[12/01 19:50:13     67s] Net fanout histogram:
[12/01 19:50:13     67s] 2		: 73206 (76.5%) nets
[12/01 19:50:13     67s] 3		: 11216 (11.7%) nets
[12/01 19:50:13     67s] 4     -	14	: 10656 (11.1%) nets
[12/01 19:50:13     67s] 15    -	39	: 509 (0.5%) nets
[12/01 19:50:13     67s] 40    -	79	: 35 (0.0%) nets
[12/01 19:50:13     67s] 80    -	159	: 37 (0.0%) nets
[12/01 19:50:13     67s] 160   -	319	: 0 (0.0%) nets
[12/01 19:50:13     67s] 320   -	639	: 30 (0.0%) nets
[12/01 19:50:13     67s] 640   -	1279	: 3 (0.0%) nets
[12/01 19:50:13     67s] 1280  -	2559	: 6 (0.0%) nets
[12/01 19:50:13     67s] 2560  -	5119	: 0 (0.0%) nets
[12/01 19:50:13     67s] 5120+		: 0 (0.0%) nets
[12/01 19:50:13     67s] no activity file in design. spp won't run.
[12/01 19:50:13     67s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/01 19:50:13     67s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/01 19:50:13     67s] Define the scan chains before using this option.
[12/01 19:50:13     67s] Type 'man IMPSP-9042' for more detail.
[12/01 19:50:13     67s] z: 2, totalTracks: 1
[12/01 19:50:13     67s] z: 4, totalTracks: 1
[12/01 19:50:13     67s] z: 6, totalTracks: 1
[12/01 19:50:13     67s] #spOpts: hrOri=1 hrSnap=1 
[12/01 19:50:13     67s] # Building MAU_top_pads llgBox search-tree.
[12/01 19:50:13     67s] #std cell=94608 (0 fixed + 94608 movable) #buf cell=0 #inv cell=6184 #block=0 (0 floating + 0 preplaced)
[12/01 19:50:13     67s] #ioInst=33 #net=95698 #term=289633 #term/net=3.03, #fixedIo=33, #floatIo=0, #fixedPin=27, #floatPin=0
[12/01 19:50:13     67s] stdCell: 94608 single + 0 double + 0 multi
[12/01 19:50:13     67s] Total standard cell length = 313.8727 (mm), area = 1.2304 (mm^2)
[12/01 19:50:13     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2158.1M
[12/01 19:50:13     67s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2158.1M
[12/01 19:50:13     67s] Core basic site is core7T
[12/01 19:50:13     67s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2158.1M
[12/01 19:50:13     67s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.004, MEM:2414.1M
[12/01 19:50:13     67s] Use non-trimmed site array because memory saving is not enough.
[12/01 19:50:13     67s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:50:13     67s] SiteArray: use 3,461,120 bytes
[12/01 19:50:13     67s] SiteArray: current memory after site array memory allocation 2417.4M
[12/01 19:50:13     67s] SiteArray: FP blocked sites are writable
[12/01 19:50:13     67s] Estimated cell power/ground rail width = 0.551 um
[12/01 19:50:13     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:50:13     67s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2417.4M
[12/01 19:50:13     67s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:50:13     67s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.002, REAL:0.000, MEM:2417.4M
[12/01 19:50:13     68s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.038, REAL:0.020, MEM:2417.4M
[12/01 19:50:14     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.117, REAL:0.095, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF: Starting pre-place ADS at level 1, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:2193.4M
[12/01 19:50:14     68s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:2193.4M
[12/01 19:50:14     68s] ADSU 0.698 -> 0.698. site 802750.000 -> 802750.000. GS 31.360
[12/01 19:50:14     68s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.081, REAL:0.074, MEM:2193.4M
[12/01 19:50:14     68s] Average module density = 0.698.
[12/01 19:50:14     68s] Density for the design = 0.698.
[12/01 19:50:14     68s]        = stdcell_area 560487 sites (1230381 um^2) / alloc_area 802750 sites (1762197 um^2).
[12/01 19:50:14     68s] Pin Density = 0.3608.
[12/01 19:50:14     68s]             = total # of pins 289633 / total area 802750.
[12/01 19:50:14     68s] OPERPROF: Starting spMPad at level 1, MEM:2190.4M
[12/01 19:50:14     68s] OPERPROF:   Starting spContextMPad at level 2, MEM:2190.4M
[12/01 19:50:14     68s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2190.4M
[12/01 19:50:14     68s] OPERPROF: Finished spMPad at level 1, CPU:0.003, REAL:0.003, MEM:2190.4M
[12/01 19:50:14     68s] Initial padding reaches pin density 0.500 for top
[12/01 19:50:14     68s] InitPadU 0.698 -> 0.824 for top
[12/01 19:50:14     68s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2191.8M
[12/01 19:50:14     68s] Identified 2 spare or floating instances, with no clusters.
[12/01 19:50:14     68s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:2191.8M
[12/01 19:50:14     68s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[12/01 19:50:14     68s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2192.8M
[12/01 19:50:14     68s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.008, REAL:0.007, MEM:2192.8M
[12/01 19:50:14     68s] === lastAutoLevel = 10 
[12/01 19:50:14     68s] OPERPROF: Starting spInitNetWt at level 1, MEM:2192.8M
[12/01 19:50:14     68s] no activity file in design. spp won't run.
[12/01 19:50:14     68s] [spp] 0
[12/01 19:50:14     68s] [adp] 0:1:1:3
[12/01 19:50:17     74s] OPERPROF: Finished spInitNetWt at level 1, CPU:6.402, REAL:3.194, MEM:2421.0M
[12/01 19:50:17     74s] Clock gating cells determined by native netlist tracing.
[12/01 19:50:17     74s] no activity file in design. spp won't run.
[12/01 19:50:17     74s] no activity file in design. spp won't run.
[12/01 19:50:17     74s] Effort level <high> specified for reg2reg path_group
[12/01 19:50:18     78s] OPERPROF: Starting npMain at level 1, MEM:2441.0M
[12/01 19:50:19     79s] OPERPROF:   Starting npPlace at level 2, MEM:2914.0M
[12/01 19:50:19     81s] Iteration  1: Total net bbox = 6.810e+04 (2.94e+04 3.87e+04)
[12/01 19:50:19     81s]               Est.  stn bbox = 8.216e+04 (3.52e+04 4.70e+04)
[12/01 19:50:19     81s]               cpu = 0:00:02.0 real = 0:00:00.0 mem = 2736.0M
[12/01 19:50:19     81s] Iteration  2: Total net bbox = 6.810e+04 (2.94e+04 3.87e+04)
[12/01 19:50:19     81s]               Est.  stn bbox = 8.216e+04 (3.52e+04 4.70e+04)
[12/01 19:50:19     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2737.4M
[12/01 19:50:19     81s] exp_mt_sequential is set from setPlaceMode option to 1
[12/01 19:50:19     81s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=16)
[12/01 19:50:19     81s] place_exp_mt_interval set to default 32
[12/01 19:50:19     81s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/01 19:50:21     95s] Iteration  3: Total net bbox = 7.391e+04 (2.91e+04 4.48e+04)
[12/01 19:50:21     95s]               Est.  stn bbox = 1.004e+05 (4.08e+04 5.96e+04)
[12/01 19:50:21     95s]               cpu = 0:00:14.0 real = 0:00:02.0 mem = 3375.4M
[12/01 19:50:21     95s] Total number of setup views is 1.
[12/01 19:50:21     95s] Total number of active setup views is 1.
[12/01 19:50:21     95s] Active setup views:
[12/01 19:50:21     95s]     wc
[12/01 19:50:25    136s] Iteration  4: Total net bbox = 3.408e+06 (1.78e+06 1.63e+06)
[12/01 19:50:25    136s]               Est.  stn bbox = 4.143e+06 (2.15e+06 2.00e+06)
[12/01 19:50:25    136s]               cpu = 0:00:41.1 real = 0:00:04.0 mem = 3375.3M
[12/01 19:50:29    171s] Iteration  5: Total net bbox = 3.060e+06 (1.58e+06 1.48e+06)
[12/01 19:50:29    171s]               Est.  stn bbox = 3.846e+06 (1.97e+06 1.88e+06)
[12/01 19:50:29    171s]               cpu = 0:00:35.4 real = 0:00:04.0 mem = 3376.2M
[12/01 19:50:29    171s] OPERPROF:   Finished npPlace at level 2, CPU:92.582, REAL:10.811, MEM:3152.2M
[12/01 19:50:29    171s] OPERPROF: Finished npMain at level 1, CPU:93.026, REAL:11.965, MEM:3152.2M
[12/01 19:50:29    171s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3152.2M
[12/01 19:50:30    171s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:50:30    171s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.009, MEM:3152.2M
[12/01 19:50:30    171s] OPERPROF: Starting npMain at level 1, MEM:3152.2M
[12/01 19:50:30    172s] OPERPROF:   Starting npPlace at level 2, MEM:3376.2M
[12/01 19:50:33    205s] Iteration  6: Total net bbox = 2.910e+06 (1.50e+06 1.41e+06)
[12/01 19:50:33    205s]               Est.  stn bbox = 3.681e+06 (1.88e+06 1.80e+06)
[12/01 19:50:33    205s]               cpu = 0:00:33.1 real = 0:00:03.0 mem = 3648.8M
[12/01 19:50:33    205s] OPERPROF:   Finished npPlace at level 2, CPU:33.237, REAL:3.617, MEM:3424.8M
[12/01 19:50:33    205s] OPERPROF: Finished npMain at level 1, CPU:33.928, REAL:3.797, MEM:3168.8M
[12/01 19:50:33    205s] Iteration  7: Total net bbox = 2.945e+06 (1.53e+06 1.41e+06)
[12/01 19:50:33    205s]               Est.  stn bbox = 3.715e+06 (1.91e+06 1.80e+06)
[12/01 19:50:33    205s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3168.8M
[12/01 19:50:37    213s] 
[12/01 19:50:37    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:50:37    213s] TLC MultiMap info (StdDelay):
[12/01 19:50:37    213s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:50:37    213s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:50:37    213s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:50:37    213s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:50:37    213s]  Setting StdDelay to: 40.9ps
[12/01 19:50:37    213s] 
[12/01 19:50:37    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:50:37    213s] nrCritNet: 0.00% ( 0 / 95698 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/01 19:50:40    220s] nrCritNet: 0.00% ( 0 / 95698 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/01 19:50:40    220s] Iteration  8: Total net bbox = 2.945e+06 (1.53e+06 1.41e+06)
[12/01 19:50:40    220s]               Est.  stn bbox = 3.715e+06 (1.91e+06 1.80e+06)
[12/01 19:50:40    220s]               cpu = 0:00:14.6 real = 0:00:07.0 mem = 3136.8M
[12/01 19:50:40    220s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3136.8M
[12/01 19:50:40    220s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:50:40    220s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3136.8M
[12/01 19:50:40    220s] OPERPROF: Starting npMain at level 1, MEM:3136.8M
[12/01 19:50:40    221s] OPERPROF:   Starting npPlace at level 2, MEM:3392.8M
[12/01 19:50:44    254s] OPERPROF:   Finished npPlace at level 2, CPU:33.911, REAL:3.659, MEM:3424.8M
[12/01 19:50:44    255s] OPERPROF: Finished npMain at level 1, CPU:34.603, REAL:3.847, MEM:3168.8M
[12/01 19:50:44    255s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3168.8M
[12/01 19:50:44    255s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:50:44    255s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3168.8M
[12/01 19:50:44    255s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3168.8M
[12/01 19:50:44    255s] Starting Early Global Route rough congestion estimation: mem = 3168.8M
[12/01 19:50:44    255s] (I)       Started Import and model ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Create place DB ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Import place data ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read instances and placement ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read nets ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Create route DB ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       == Non-default Options ==
[12/01 19:50:44    255s] (I)       Print mode                                         : 2
[12/01 19:50:44    255s] (I)       Stop if highly congested                           : false
[12/01 19:50:44    255s] (I)       Maximum routing layer                              : 6
[12/01 19:50:44    255s] (I)       Assign partition pins                              : false
[12/01 19:50:44    255s] (I)       Support large GCell                                : true
[12/01 19:50:44    255s] (I)       Number of threads                                  : 16
[12/01 19:50:44    255s] (I)       Number of rows per GCell                           : 11
[12/01 19:50:44    255s] (I)       Max num rows per GCell                             : 32
[12/01 19:50:44    255s] (I)       Method to set GCell size                           : row
[12/01 19:50:44    255s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:50:44    255s] (I)       Started Import route data (16T) ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       ============== Pin Summary ==============
[12/01 19:50:44    255s] (I)       +-------+--------+---------+------------+
[12/01 19:50:44    255s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:50:44    255s] (I)       +-------+--------+---------+------------+
[12/01 19:50:44    255s] (I)       |     1 | 289488 |   99.95 |        Pin |
[12/01 19:50:44    255s] (I)       |     2 |     91 |    0.03 | Pin access |
[12/01 19:50:44    255s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:50:44    255s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:50:44    255s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:50:44    255s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:50:44    255s] (I)       +-------+--------+---------+------------+
[12/01 19:50:44    255s] (I)       Use row-based GCell size
[12/01 19:50:44    255s] (I)       Use row-based GCell align
[12/01 19:50:44    255s] (I)       GCell unit size   : 7840
[12/01 19:50:44    255s] (I)       GCell multiplier  : 11
[12/01 19:50:44    255s] (I)       GCell row height  : 7840
[12/01 19:50:44    255s] (I)       Actual row height : 7840
[12/01 19:50:44    255s] (I)       GCell align ref   : 507360 507360
[12/01 19:50:44    255s] [NR-eGR] Track table information for default rule: 
[12/01 19:50:44    255s] [NR-eGR] METAL1 has no routable track
[12/01 19:50:44    255s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:50:44    255s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:50:44    255s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:50:44    255s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:50:44    255s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:50:44    255s] (I)       ============== Default via ===============
[12/01 19:50:44    255s] (I)       +---+------------------+-----------------+
[12/01 19:50:44    255s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:50:44    255s] (I)       +---+------------------+-----------------+
[12/01 19:50:44    255s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:50:44    255s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:50:44    255s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:50:44    255s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:50:44    255s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:50:44    255s] (I)       +---+------------------+-----------------+
[12/01 19:50:44    255s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read routing blockages ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read instance blockages ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read PG blockages ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] [NR-eGR] Read 3434 PG shapes
[12/01 19:50:44    255s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read boundary cut boxes ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:50:44    255s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:50:44    255s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:50:44    255s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:50:44    255s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:50:44    255s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read blackboxes ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:50:44    255s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read prerouted ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:50:44    255s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read unlegalized nets ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read nets ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] [NR-eGR] Read numTotalNets=95698  numIgnoredNets=0
[12/01 19:50:44    255s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Set up via pillars ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       early_global_route_priority property id does not exist.
[12/01 19:50:44    255s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Model blockages into capacity
[12/01 19:50:44    255s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:50:44    255s] (I)       Started Initialize 3D capacity ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:50:44    255s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:50:44    255s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:50:44    255s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:50:44    255s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:50:44    255s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       -- layer congestion ratio --
[12/01 19:50:44    255s] (I)       Layer 1 : 0.100000
[12/01 19:50:44    255s] (I)       Layer 2 : 0.700000
[12/01 19:50:44    255s] (I)       Layer 3 : 0.700000
[12/01 19:50:44    255s] (I)       Layer 4 : 0.700000
[12/01 19:50:44    255s] (I)       Layer 5 : 0.700000
[12/01 19:50:44    255s] (I)       Layer 6 : 0.700000
[12/01 19:50:44    255s] (I)       ----------------------------
[12/01 19:50:44    255s] (I)       Number of ignored nets                =      0
[12/01 19:50:44    255s] (I)       Number of connected nets              =      0
[12/01 19:50:44    255s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:50:44    255s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:50:44    255s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:50:44    255s] (I)       Finished Import route data (16T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Read aux data ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Others data preparation ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Create route kernel ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Ndr track 0 does not exist
[12/01 19:50:44    255s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:50:44    255s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:50:44    255s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:50:44    255s] (I)       Site width          :  1120  (dbu)
[12/01 19:50:44    255s] (I)       Row height          :  7840  (dbu)
[12/01 19:50:44    255s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:50:44    255s] (I)       GCell width         : 86240  (dbu)
[12/01 19:50:44    255s] (I)       GCell height        : 86240  (dbu)
[12/01 19:50:44    255s] (I)       Grid                :    43    43     6
[12/01 19:50:44    255s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:50:44    255s] (I)       Vertical capacity   :     0 86240     0 86240     0 86240
[12/01 19:50:44    255s] (I)       Horizontal capacity :     0     0 86240     0 86240     0
[12/01 19:50:44    255s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:50:44    255s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:50:44    255s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:50:44    255s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:50:44    255s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:50:44    255s] (I)       Num tracks per GCell: 93.74 77.00 77.00 77.00 77.00 38.50
[12/01 19:50:44    255s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:50:44    255s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:50:44    255s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:50:44    255s] (I)       --------------------------------------------------------
[12/01 19:50:44    255s] 
[12/01 19:50:44    255s] [NR-eGR] ============ Routing rule table ============
[12/01 19:50:44    255s] [NR-eGR] Rule id: 0  Nets: 95672 
[12/01 19:50:44    255s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:50:44    255s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:50:44    255s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:50:44    255s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:50:44    255s] [NR-eGR] ========================================
[12/01 19:50:44    255s] [NR-eGR] 
[12/01 19:50:44    255s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:50:44    255s] (I)       blocked tracks on layer2 : = 54903 / 141040 (38.93%)
[12/01 19:50:44    255s] (I)       blocked tracks on layer3 : = 34657 / 140653 (24.64%)
[12/01 19:50:44    255s] (I)       blocked tracks on layer4 : = 39321 / 141040 (27.88%)
[12/01 19:50:44    255s] (I)       blocked tracks on layer5 : = 37029 / 140653 (26.33%)
[12/01 19:50:44    255s] (I)       blocked tracks on layer6 : = 18417 / 70520 (26.12%)
[12/01 19:50:44    255s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Reset routing kernel
[12/01 19:50:44    255s] (I)       Started Initialization ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       numLocalWires=273820  numGlobalNetBranches=59786  numLocalNetBranches=77199
[12/01 19:50:44    255s] (I)       totalPins=289581  totalGlobalPin=88868 (30.69%)
[12/01 19:50:44    255s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Generate topology (16T) ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       total 2D Cap : 489623 = (220398 H, 269225 V)
[12/01 19:50:44    255s] (I)       
[12/01 19:50:44    255s] (I)       ============  Phase 1a Route ============
[12/01 19:50:44    255s] (I)       Started Phase 1a ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Pattern routing (16T) ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Pattern routing (16T) ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 19:50:44    255s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Usage: 86243 = (43582 H, 42661 V) = (19.77% H, 15.85% V) = (1.879e+06um H, 1.840e+06um V)
[12/01 19:50:44    255s] (I)       Started Add via demand to 2D ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.04 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       
[12/01 19:50:44    255s] (I)       ============  Phase 1b Route ============
[12/01 19:50:44    255s] (I)       Started Phase 1b ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Usage: 86243 = (43582 H, 42661 V) = (19.77% H, 15.85% V) = (1.879e+06um H, 1.840e+06um V)
[12/01 19:50:44    255s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 19:50:44    255s] 
[12/01 19:50:44    255s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] (I)       Started Export 2D cong map ( Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 19:50:44    255s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3168.80 MB )
[12/01 19:50:44    255s] Finished Early Global Route rough congestion estimation: mem = 3168.8M
[12/01 19:50:44    255s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.370, REAL:0.304, MEM:3168.8M
[12/01 19:50:44    255s] earlyGlobalRoute rough estimation gcell size 11 row height
[12/01 19:50:44    255s] OPERPROF: Starting CDPad at level 1, MEM:3168.8M
[12/01 19:50:45    255s] CDPadU 0.824 -> 0.824. R=0.698, N=94608, GS=43.120
[12/01 19:50:45    255s] OPERPROF: Finished CDPad at level 1, CPU:0.357, REAL:0.101, MEM:3168.8M
[12/01 19:50:45    255s] OPERPROF: Starting npMain at level 1, MEM:3168.8M
[12/01 19:50:45    256s] OPERPROF:   Starting npPlace at level 2, MEM:3392.8M
[12/01 19:50:45    256s] OPERPROF:   Finished npPlace at level 2, CPU:0.231, REAL:0.074, MEM:3392.8M
[12/01 19:50:45    256s] OPERPROF: Finished npMain at level 1, CPU:0.927, REAL:0.257, MEM:3168.8M
[12/01 19:50:45    256s] Global placement CDP skipped at cutLevel 9.
[12/01 19:50:45    256s] Iteration  9: Total net bbox = 2.878e+06 (1.51e+06 1.36e+06)
[12/01 19:50:45    256s]               Est.  stn bbox = 3.663e+06 (1.90e+06 1.76e+06)
[12/01 19:50:45    256s]               cpu = 0:00:36.4 real = 0:00:05.0 mem = 3168.8M
[12/01 19:50:48    264s] nrCritNet: 0.00% ( 0 / 95698 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/01 19:50:52    271s] nrCritNet: 0.00% ( 0 / 95698 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/01 19:50:52    271s] Iteration 10: Total net bbox = 2.878e+06 (1.51e+06 1.36e+06)
[12/01 19:50:52    271s]               Est.  stn bbox = 3.663e+06 (1.90e+06 1.76e+06)
[12/01 19:50:52    271s]               cpu = 0:00:14.6 real = 0:00:07.0 mem = 3136.8M
[12/01 19:50:52    271s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3136.8M
[12/01 19:50:52    271s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:50:52    271s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3136.8M
[12/01 19:50:52    271s] OPERPROF: Starting npMain at level 1, MEM:3136.8M
[12/01 19:50:52    272s] OPERPROF:   Starting npPlace at level 2, MEM:3392.8M
[12/01 19:50:56    306s] OPERPROF:   Finished npPlace at level 2, CPU:34.497, REAL:3.747, MEM:3422.8M
[12/01 19:50:56    306s] OPERPROF: Finished npMain at level 1, CPU:35.189, REAL:3.928, MEM:3166.8M
[12/01 19:50:56    306s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3166.8M
[12/01 19:50:56    306s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:50:56    306s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3166.8M
[12/01 19:50:56    306s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3166.8M
[12/01 19:50:56    306s] Starting Early Global Route rough congestion estimation: mem = 3166.8M
[12/01 19:50:56    306s] (I)       Started Import and model ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Create place DB ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Import place data ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read instances and placement ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read nets ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Create route DB ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       == Non-default Options ==
[12/01 19:50:56    306s] (I)       Print mode                                         : 2
[12/01 19:50:56    306s] (I)       Stop if highly congested                           : false
[12/01 19:50:56    306s] (I)       Maximum routing layer                              : 6
[12/01 19:50:56    306s] (I)       Assign partition pins                              : false
[12/01 19:50:56    306s] (I)       Support large GCell                                : true
[12/01 19:50:56    306s] (I)       Number of threads                                  : 16
[12/01 19:50:56    306s] (I)       Number of rows per GCell                           : 6
[12/01 19:50:56    306s] (I)       Max num rows per GCell                             : 32
[12/01 19:50:56    306s] (I)       Method to set GCell size                           : row
[12/01 19:50:56    306s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:50:56    306s] (I)       Started Import route data (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       ============== Pin Summary ==============
[12/01 19:50:56    306s] (I)       +-------+--------+---------+------------+
[12/01 19:50:56    306s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:50:56    306s] (I)       +-------+--------+---------+------------+
[12/01 19:50:56    306s] (I)       |     1 | 289488 |   99.95 |        Pin |
[12/01 19:50:56    306s] (I)       |     2 |     91 |    0.03 | Pin access |
[12/01 19:50:56    306s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:50:56    306s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:50:56    306s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:50:56    306s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:50:56    306s] (I)       +-------+--------+---------+------------+
[12/01 19:50:56    306s] (I)       Use row-based GCell size
[12/01 19:50:56    306s] (I)       Use row-based GCell align
[12/01 19:50:56    306s] (I)       GCell unit size   : 7840
[12/01 19:50:56    306s] (I)       GCell multiplier  : 6
[12/01 19:50:56    306s] (I)       GCell row height  : 7840
[12/01 19:50:56    306s] (I)       Actual row height : 7840
[12/01 19:50:56    306s] (I)       GCell align ref   : 507360 507360
[12/01 19:50:56    306s] [NR-eGR] Track table information for default rule: 
[12/01 19:50:56    306s] [NR-eGR] METAL1 has no routable track
[12/01 19:50:56    306s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:50:56    306s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:50:56    306s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:50:56    306s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:50:56    306s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:50:56    306s] (I)       ============== Default via ===============
[12/01 19:50:56    306s] (I)       +---+------------------+-----------------+
[12/01 19:50:56    306s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:50:56    306s] (I)       +---+------------------+-----------------+
[12/01 19:50:56    306s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:50:56    306s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:50:56    306s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:50:56    306s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:50:56    306s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:50:56    306s] (I)       +---+------------------+-----------------+
[12/01 19:50:56    306s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read routing blockages ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read instance blockages ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read PG blockages ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] [NR-eGR] Read 3434 PG shapes
[12/01 19:50:56    306s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read boundary cut boxes ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:50:56    306s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:50:56    306s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:50:56    306s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:50:56    306s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:50:56    306s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read blackboxes ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:50:56    306s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read prerouted ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:50:56    306s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read unlegalized nets ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read nets ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] [NR-eGR] Read numTotalNets=95698  numIgnoredNets=0
[12/01 19:50:56    306s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Set up via pillars ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       early_global_route_priority property id does not exist.
[12/01 19:50:56    306s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Model blockages into capacity
[12/01 19:50:56    306s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:50:56    306s] (I)       Started Initialize 3D capacity ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:50:56    306s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:50:56    306s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:50:56    306s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:50:56    306s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:50:56    306s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       -- layer congestion ratio --
[12/01 19:50:56    306s] (I)       Layer 1 : 0.100000
[12/01 19:50:56    306s] (I)       Layer 2 : 0.700000
[12/01 19:50:56    306s] (I)       Layer 3 : 0.700000
[12/01 19:50:56    306s] (I)       Layer 4 : 0.700000
[12/01 19:50:56    306s] (I)       Layer 5 : 0.700000
[12/01 19:50:56    306s] (I)       Layer 6 : 0.700000
[12/01 19:50:56    306s] (I)       ----------------------------
[12/01 19:50:56    306s] (I)       Number of ignored nets                =      0
[12/01 19:50:56    306s] (I)       Number of connected nets              =      0
[12/01 19:50:56    306s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:50:56    306s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:50:56    306s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:50:56    306s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Read aux data ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Others data preparation ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Create route kernel ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Ndr track 0 does not exist
[12/01 19:50:56    306s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:50:56    306s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:50:56    306s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:50:56    306s] (I)       Site width          :  1120  (dbu)
[12/01 19:50:56    306s] (I)       Row height          :  7840  (dbu)
[12/01 19:50:56    306s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:50:56    306s] (I)       GCell width         : 47040  (dbu)
[12/01 19:50:56    306s] (I)       GCell height        : 47040  (dbu)
[12/01 19:50:56    306s] (I)       Grid                :    78    78     6
[12/01 19:50:56    306s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:50:56    306s] (I)       Vertical capacity   :     0 47040     0 47040     0 47040
[12/01 19:50:56    306s] (I)       Horizontal capacity :     0     0 47040     0 47040     0
[12/01 19:50:56    306s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:50:56    306s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:50:56    306s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:50:56    306s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:50:56    306s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:50:56    306s] (I)       Num tracks per GCell: 51.13 42.00 42.00 42.00 42.00 21.00
[12/01 19:50:56    306s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:50:56    306s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:50:56    306s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:50:56    306s] (I)       --------------------------------------------------------
[12/01 19:50:56    306s] 
[12/01 19:50:56    306s] [NR-eGR] ============ Routing rule table ============
[12/01 19:50:56    306s] [NR-eGR] Rule id: 0  Nets: 95672 
[12/01 19:50:56    306s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:50:56    306s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:50:56    306s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:50:56    306s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:50:56    306s] [NR-eGR] ========================================
[12/01 19:50:56    306s] [NR-eGR] 
[12/01 19:50:56    306s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:50:56    306s] (I)       blocked tracks on layer2 : = 80960 / 255840 (31.64%)
[12/01 19:50:56    306s] (I)       blocked tracks on layer3 : = 55016 / 255138 (21.56%)
[12/01 19:50:56    306s] (I)       blocked tracks on layer4 : = 61543 / 255840 (24.06%)
[12/01 19:50:56    306s] (I)       blocked tracks on layer5 : = 61292 / 255138 (24.02%)
[12/01 19:50:56    306s] (I)       blocked tracks on layer6 : = 28777 / 127920 (22.50%)
[12/01 19:50:56    306s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Reset routing kernel
[12/01 19:50:56    306s] (I)       Started Initialization ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       numLocalWires=217092  numGlobalNetBranches=49072  numLocalNetBranches=59547
[12/01 19:50:56    306s] (I)       totalPins=289581  totalGlobalPin=128841 (44.49%)
[12/01 19:50:56    306s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Generate topology (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Finished Generate topology (16T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       total 2D Cap : 898629 = (406144 H, 492485 V)
[12/01 19:50:56    306s] (I)       
[12/01 19:50:56    306s] (I)       ============  Phase 1a Route ============
[12/01 19:50:56    306s] (I)       Started Phase 1a ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    306s] (I)       Started Pattern routing (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Finished Pattern routing (16T) ( CPU: 0.15 sec, Real: 0.04 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 19:50:56    307s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Usage: 158399 = (80078 H, 78321 V) = (19.72% H, 15.90% V) = (1.883e+06um H, 1.842e+06um V)
[12/01 19:50:56    307s] (I)       Started Add via demand to 2D ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.06 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       
[12/01 19:50:56    307s] (I)       ============  Phase 1b Route ============
[12/01 19:50:56    307s] (I)       Started Phase 1b ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Finished Monotonic routing (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Usage: 158399 = (80078 H, 78321 V) = (19.72% H, 15.90% V) = (1.883e+06um H, 1.842e+06um V)
[12/01 19:50:56    307s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 19:50:56    307s] 
[12/01 19:50:56    307s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] (I)       Started Export 2D cong map ( Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 19:50:56    307s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:50:56    307s] Finished Early Global Route rough congestion estimation: mem = 3166.8M
[12/01 19:50:56    307s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.472, REAL:0.344, MEM:3166.8M
[12/01 19:50:56    307s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/01 19:50:56    307s] OPERPROF: Starting CDPad at level 1, MEM:3166.8M
[12/01 19:50:56    307s] CDPadU 0.824 -> 0.824. R=0.698, N=94608, GS=23.520
[12/01 19:50:56    307s] OPERPROF: Finished CDPad at level 1, CPU:0.380, REAL:0.103, MEM:3166.8M
[12/01 19:50:56    307s] OPERPROF: Starting npMain at level 1, MEM:3166.8M
[12/01 19:50:56    308s] OPERPROF:   Starting npPlace at level 2, MEM:3390.8M
[12/01 19:50:56    308s] OPERPROF:   Finished npPlace at level 2, CPU:0.222, REAL:0.082, MEM:3390.8M
[12/01 19:50:57    308s] OPERPROF: Finished npMain at level 1, CPU:0.921, REAL:0.262, MEM:3166.8M
[12/01 19:50:57    308s] Global placement CDP skipped at cutLevel 11.
[12/01 19:50:57    308s] Iteration 11: Total net bbox = 2.836e+06 (1.50e+06 1.34e+06)
[12/01 19:50:57    308s]               Est.  stn bbox = 3.628e+06 (1.89e+06 1.74e+06)
[12/01 19:50:57    308s]               cpu = 0:00:37.1 real = 0:00:05.0 mem = 3166.8M
[12/01 19:51:00    315s] nrCritNet: 0.00% ( 0 / 95698 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/01 19:51:03    322s] nrCritNet: 0.00% ( 0 / 95698 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/01 19:51:03    323s] Iteration 12: Total net bbox = 2.836e+06 (1.50e+06 1.34e+06)
[12/01 19:51:03    323s]               Est.  stn bbox = 3.628e+06 (1.89e+06 1.74e+06)
[12/01 19:51:03    323s]               cpu = 0:00:14.6 real = 0:00:06.0 mem = 3134.8M
[12/01 19:51:03    323s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3134.8M
[12/01 19:51:03    323s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:51:03    323s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:3134.8M
[12/01 19:51:03    323s] OPERPROF: Starting npMain at level 1, MEM:3134.8M
[12/01 19:51:04    323s] OPERPROF:   Starting npPlace at level 2, MEM:3390.8M
[12/01 19:51:08    366s] OPERPROF:   Finished npPlace at level 2, CPU:43.236, REAL:4.701, MEM:3422.8M
[12/01 19:51:08    367s] OPERPROF: Finished npMain at level 1, CPU:43.931, REAL:4.883, MEM:3166.8M
[12/01 19:51:08    367s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3166.8M
[12/01 19:51:08    367s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:51:08    367s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3166.8M
[12/01 19:51:08    367s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3166.8M
[12/01 19:51:08    367s] Starting Early Global Route rough congestion estimation: mem = 3166.8M
[12/01 19:51:08    367s] (I)       Started Import and model ( Curr Mem: 3166.80 MB )
[12/01 19:51:08    367s] (I)       Started Create place DB ( Curr Mem: 3166.80 MB )
[12/01 19:51:08    367s] (I)       Started Import place data ( Curr Mem: 3166.80 MB )
[12/01 19:51:08    367s] (I)       Started Read instances and placement ( Curr Mem: 3166.80 MB )
[12/01 19:51:08    367s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:08    367s] (I)       Started Read nets ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Create route DB ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       == Non-default Options ==
[12/01 19:51:09    367s] (I)       Print mode                                         : 2
[12/01 19:51:09    367s] (I)       Stop if highly congested                           : false
[12/01 19:51:09    367s] (I)       Maximum routing layer                              : 6
[12/01 19:51:09    367s] (I)       Assign partition pins                              : false
[12/01 19:51:09    367s] (I)       Support large GCell                                : true
[12/01 19:51:09    367s] (I)       Number of threads                                  : 16
[12/01 19:51:09    367s] (I)       Number of rows per GCell                           : 3
[12/01 19:51:09    367s] (I)       Max num rows per GCell                             : 32
[12/01 19:51:09    367s] (I)       Method to set GCell size                           : row
[12/01 19:51:09    367s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:51:09    367s] (I)       Started Import route data (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       ============== Pin Summary ==============
[12/01 19:51:09    367s] (I)       +-------+--------+---------+------------+
[12/01 19:51:09    367s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:51:09    367s] (I)       +-------+--------+---------+------------+
[12/01 19:51:09    367s] (I)       |     1 | 289488 |   99.95 |        Pin |
[12/01 19:51:09    367s] (I)       |     2 |     91 |    0.03 | Pin access |
[12/01 19:51:09    367s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:51:09    367s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:51:09    367s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:51:09    367s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:51:09    367s] (I)       +-------+--------+---------+------------+
[12/01 19:51:09    367s] (I)       Use row-based GCell size
[12/01 19:51:09    367s] (I)       Use row-based GCell align
[12/01 19:51:09    367s] (I)       GCell unit size   : 7840
[12/01 19:51:09    367s] (I)       GCell multiplier  : 3
[12/01 19:51:09    367s] (I)       GCell row height  : 7840
[12/01 19:51:09    367s] (I)       Actual row height : 7840
[12/01 19:51:09    367s] (I)       GCell align ref   : 507360 507360
[12/01 19:51:09    367s] [NR-eGR] Track table information for default rule: 
[12/01 19:51:09    367s] [NR-eGR] METAL1 has no routable track
[12/01 19:51:09    367s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:51:09    367s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:51:09    367s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:51:09    367s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:51:09    367s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:51:09    367s] (I)       ============== Default via ===============
[12/01 19:51:09    367s] (I)       +---+------------------+-----------------+
[12/01 19:51:09    367s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:51:09    367s] (I)       +---+------------------+-----------------+
[12/01 19:51:09    367s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:51:09    367s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:51:09    367s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:51:09    367s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:51:09    367s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:51:09    367s] (I)       +---+------------------+-----------------+
[12/01 19:51:09    367s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read routing blockages ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read instance blockages ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read PG blockages ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] [NR-eGR] Read 3434 PG shapes
[12/01 19:51:09    367s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read boundary cut boxes ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:51:09    367s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:51:09    367s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:51:09    367s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:51:09    367s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:51:09    367s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read blackboxes ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:51:09    367s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read prerouted ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:51:09    367s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read unlegalized nets ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read nets ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] [NR-eGR] Read numTotalNets=95698  numIgnoredNets=0
[12/01 19:51:09    367s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Set up via pillars ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       early_global_route_priority property id does not exist.
[12/01 19:51:09    367s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Model blockages into capacity
[12/01 19:51:09    367s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:51:09    367s] (I)       Started Initialize 3D capacity ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:51:09    367s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:51:09    367s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:51:09    367s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:51:09    367s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:51:09    367s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       -- layer congestion ratio --
[12/01 19:51:09    367s] (I)       Layer 1 : 0.100000
[12/01 19:51:09    367s] (I)       Layer 2 : 0.700000
[12/01 19:51:09    367s] (I)       Layer 3 : 0.700000
[12/01 19:51:09    367s] (I)       Layer 4 : 0.700000
[12/01 19:51:09    367s] (I)       Layer 5 : 0.700000
[12/01 19:51:09    367s] (I)       Layer 6 : 0.700000
[12/01 19:51:09    367s] (I)       ----------------------------
[12/01 19:51:09    367s] (I)       Number of ignored nets                =      0
[12/01 19:51:09    367s] (I)       Number of connected nets              =      0
[12/01 19:51:09    367s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:51:09    367s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:51:09    367s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:51:09    367s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Read aux data ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Others data preparation ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Create route kernel ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Ndr track 0 does not exist
[12/01 19:51:09    367s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:51:09    367s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:51:09    367s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:51:09    367s] (I)       Site width          :  1120  (dbu)
[12/01 19:51:09    367s] (I)       Row height          :  7840  (dbu)
[12/01 19:51:09    367s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:51:09    367s] (I)       GCell width         : 23520  (dbu)
[12/01 19:51:09    367s] (I)       GCell height        : 23520  (dbu)
[12/01 19:51:09    367s] (I)       Grid                :   156   156     6
[12/01 19:51:09    367s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:51:09    367s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/01 19:51:09    367s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/01 19:51:09    367s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:51:09    367s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:51:09    367s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:51:09    367s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:51:09    367s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:51:09    367s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/01 19:51:09    367s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:51:09    367s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:51:09    367s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:51:09    367s] (I)       --------------------------------------------------------
[12/01 19:51:09    367s] 
[12/01 19:51:09    367s] [NR-eGR] ============ Routing rule table ============
[12/01 19:51:09    367s] [NR-eGR] Rule id: 0  Nets: 95672 
[12/01 19:51:09    367s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:51:09    367s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:51:09    367s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:51:09    367s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:51:09    367s] [NR-eGR] ========================================
[12/01 19:51:09    367s] [NR-eGR] 
[12/01 19:51:09    367s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:51:09    367s] (I)       blocked tracks on layer2 : = 145088 / 511680 (28.36%)
[12/01 19:51:09    367s] (I)       blocked tracks on layer3 : = 99601 / 510276 (19.52%)
[12/01 19:51:09    367s] (I)       blocked tracks on layer4 : = 116401 / 511680 (22.75%)
[12/01 19:51:09    367s] (I)       blocked tracks on layer5 : = 115134 / 510276 (22.56%)
[12/01 19:51:09    367s] (I)       blocked tracks on layer6 : = 54243 / 255840 (21.20%)
[12/01 19:51:09    367s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Reset routing kernel
[12/01 19:51:09    367s] (I)       Started Initialization ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       numLocalWires=143061  numGlobalNetBranches=31358  numLocalNetBranches=40258
[12/01 19:51:09    367s] (I)       totalPins=289581  totalGlobalPin=180694 (62.40%)
[12/01 19:51:09    367s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Generate topology (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Generate topology (16T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       total 2D Cap : 1808802 = (818729 H, 990073 V)
[12/01 19:51:09    367s] (I)       
[12/01 19:51:09    367s] (I)       ============  Phase 1a Route ============
[12/01 19:51:09    367s] (I)       Started Phase 1a ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Pattern routing (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Pattern routing (16T) ( CPU: 0.27 sec, Real: 0.06 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 19:51:09    367s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Usage: 317326 = (160455 H, 156871 V) = (19.60% H, 15.84% V) = (1.887e+06um H, 1.845e+06um V)
[12/01 19:51:09    367s] (I)       Started Add via demand to 2D ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Phase 1a ( CPU: 0.30 sec, Real: 0.09 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       
[12/01 19:51:09    367s] (I)       ============  Phase 1b Route ============
[12/01 19:51:09    367s] (I)       Started Phase 1b ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Finished Monotonic routing (16T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Usage: 317337 = (160462 H, 156875 V) = (19.60% H, 15.84% V) = (1.887e+06um H, 1.845e+06um V)
[12/01 19:51:09    367s] (I)       eGR overflow: 0.02% H + 0.00% V
[12/01 19:51:09    367s] 
[12/01 19:51:09    367s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] (I)       Started Export 2D cong map ( Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/01 19:51:09    367s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.80 MB )
[12/01 19:51:09    367s] Finished Early Global Route rough congestion estimation: mem = 3166.8M
[12/01 19:51:09    367s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.651, REAL:0.408, MEM:3166.8M
[12/01 19:51:09    367s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/01 19:51:09    367s] OPERPROF: Starting CDPad at level 1, MEM:3166.8M
[12/01 19:51:09    368s] CDPadU 0.824 -> 0.824. R=0.698, N=94608, GS=11.760
[12/01 19:51:09    368s] OPERPROF: Finished CDPad at level 1, CPU:0.403, REAL:0.109, MEM:3166.8M
[12/01 19:51:09    368s] OPERPROF: Starting npMain at level 1, MEM:3166.8M
[12/01 19:51:09    368s] OPERPROF:   Starting npPlace at level 2, MEM:3390.8M
[12/01 19:51:09    368s] AB param 2.3% (2195/94606).
[12/01 19:51:09    368s] OPERPROF:   Finished npPlace at level 2, CPU:0.261, REAL:0.126, MEM:3390.8M
[12/01 19:51:09    369s] OPERPROF: Finished npMain at level 1, CPU:0.965, REAL:0.311, MEM:3166.8M
[12/01 19:51:09    369s] Global placement CDP skipped at cutLevel 13.
[12/01 19:51:09    369s] Iteration 13: Total net bbox = 2.824e+06 (1.50e+06 1.33e+06)
[12/01 19:51:09    369s]               Est.  stn bbox = 3.617e+06 (1.89e+06 1.73e+06)
[12/01 19:51:09    369s]               cpu = 0:00:46.1 real = 0:00:06.0 mem = 3166.8M
[12/01 19:51:09    369s] Iteration 14: Total net bbox = 2.824e+06 (1.50e+06 1.33e+06)
[12/01 19:51:09    369s]               Est.  stn bbox = 3.617e+06 (1.89e+06 1.73e+06)
[12/01 19:51:09    369s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3166.8M
[12/01 19:51:09    369s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3166.8M
[12/01 19:51:09    369s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:51:09    369s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.004, MEM:3166.8M
[12/01 19:51:09    369s] OPERPROF: Starting npMain at level 1, MEM:3166.8M
[12/01 19:51:10    369s] OPERPROF:   Starting npPlace at level 2, MEM:3390.8M
[12/01 19:51:17    439s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3646.8M
[12/01 19:51:17    439s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3646.8M
[12/01 19:51:17    439s] OPERPROF:   Finished npPlace at level 2, CPU:69.339, REAL:7.943, MEM:3422.8M
[12/01 19:51:18    439s] OPERPROF: Finished npMain at level 1, CPU:70.042, REAL:8.130, MEM:3166.8M
[12/01 19:51:18    439s] Iteration 15: Total net bbox = 2.931e+06 (1.55e+06 1.38e+06)
[12/01 19:51:18    439s]               Est.  stn bbox = 3.710e+06 (1.93e+06 1.78e+06)
[12/01 19:51:18    439s]               cpu = 0:01:10 real = 0:00:09.0 mem = 3166.8M
[12/01 19:51:18    439s] [adp] clock
[12/01 19:51:18    439s] [adp] weight, nr nets, wire length
[12/01 19:51:18    439s] [adp]      0        0  0.000000
[12/01 19:51:18    439s] [adp] data
[12/01 19:51:18    439s] [adp] weight, nr nets, wire length
[12/01 19:51:18    439s] [adp]      0    95699  2931194.372500
[12/01 19:51:18    439s] [adp] 0.000000|0.000000|0.000000
[12/01 19:51:18    439s] Iteration 16: Total net bbox = 2.931e+06 (1.55e+06 1.38e+06)
[12/01 19:51:18    439s]               Est.  stn bbox = 3.710e+06 (1.93e+06 1.78e+06)
[12/01 19:51:18    439s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3166.8M
[12/01 19:51:18    439s] *** cost = 2.931e+06 (1.55e+06 1.38e+06) (cpu for global=0:06:05) real=0:01:01***
[12/01 19:51:18    439s] Placement multithread real runtime: 0:01:01 with 16 threads.
[12/01 19:51:18    439s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[12/01 19:51:18    439s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:3166.8M
[12/01 19:51:18    439s] Solver runtime cpu: 0:05:01 real: 0:00:32.2
[12/01 19:51:18    439s] Core Placement runtime cpu: 0:05:14 real: 0:00:37.0
[12/01 19:51:18    439s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 19:51:18    439s] Type 'man IMPSP-9025' for more detail.
[12/01 19:51:18    439s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3166.8M
[12/01 19:51:18    439s] z: 2, totalTracks: 1
[12/01 19:51:18    439s] z: 4, totalTracks: 1
[12/01 19:51:18    439s] z: 6, totalTracks: 1
[12/01 19:51:18    439s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:51:18    439s] All LLGs are deleted
[12/01 19:51:18    439s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3166.8M
[12/01 19:51:18    439s] Core basic site is core7T
[12/01 19:51:18    439s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.064, REAL:0.010, MEM:3390.8M
[12/01 19:51:18    439s] Fast DP-INIT is on for default
[12/01 19:51:18    439s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:51:18    439s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.089, REAL:0.022, MEM:3390.8M
[12/01 19:51:18    439s] OPERPROF:       Starting CMU at level 4, MEM:3390.8M
[12/01 19:51:18    439s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.006, MEM:3422.8M
[12/01 19:51:18    439s] 
[12/01 19:51:18    439s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:51:18    439s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.112, REAL:0.041, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3390.8M
[12/01 19:51:18    439s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3166.8MB).
[12/01 19:51:18    439s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.177, REAL:0.102, MEM:3166.8M
[12/01 19:51:18    439s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.177, REAL:0.102, MEM:3166.8M
[12/01 19:51:18    439s] TDRefine: refinePlace mode is spiral
[12/01 19:51:18    439s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3953309.1
[12/01 19:51:18    439s] OPERPROF: Starting RefinePlace at level 1, MEM:3166.8M
[12/01 19:51:18    439s] *** Starting refinePlace (0:07:20 mem=3166.8M) ***
[12/01 19:51:18    439s] Total net bbox length = 2.931e+06 (1.548e+06 1.384e+06) (ext = 1.337e+04)
[12/01 19:51:18    439s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:51:18    439s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3166.8M
[12/01 19:51:18    439s] Starting refinePlace ...
[12/01 19:51:18    439s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:51:18    439s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 19:51:19    445s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.0, real=0:00:01.0, mem=3170.8MB) @(0:07:20 - 0:07:26).
[12/01 19:51:19    445s] Move report: preRPlace moves 94607 insts, mean move: 1.17 um, max move: 5.89 um 
[12/01 19:51:19    445s] 	Max move on inst (MAU_dut/AA_MUX/U1472): (1440.21, 577.18) --> (1440.32, 582.96)
[12/01 19:51:19    445s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 19:51:19    445s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:51:19    445s] tweakage running in 16 threads.
[12/01 19:51:19    445s] Placement tweakage begins.
[12/01 19:51:19    446s] wire length = 3.929e+06
[12/01 19:51:21    454s] wire length = 3.820e+06
[12/01 19:51:21    454s] Placement tweakage ends.
[12/01 19:51:21    454s] Move report: tweak moves 25466 insts, mean move: 6.24 um, max move: 48.16 um 
[12/01 19:51:21    454s] 	Max move on inst (MAU_dut/B1/U3837): (576.24, 767.20) --> (575.12, 814.24)
[12/01 19:51:21    454s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.8, real=0:00:02.0, mem=3226.7MB) @(0:07:26 - 0:07:35).
[12/01 19:51:21    454s] 
[12/01 19:51:21    454s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:51:22    456s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:51:22    456s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3226.7MB) @(0:07:35 - 0:07:36).
[12/01 19:51:22    456s] Move report: Detail placement moves 94607 insts, mean move: 2.62 um, max move: 49.03 um 
[12/01 19:51:22    456s] 	Max move on inst (MAU_dut/B3/U5069): (575.27, 815.26) --> (576.24, 767.20)
[12/01 19:51:22    456s] 	Runtime: CPU: 0:00:16.5 REAL: 0:00:04.0 MEM: 3226.7MB
[12/01 19:51:22    456s] Statistics of distance of Instance movement in refine placement:
[12/01 19:51:22    456s]   maximum (X+Y) =        49.03 um
[12/01 19:51:22    456s]   inst (MAU_dut/B3/U5069) with max move: (575.269, 815.262) -> (576.24, 767.2)
[12/01 19:51:22    456s]   mean    (X+Y) =         2.62 um
[12/01 19:51:22    456s] Total instances flipped for legalization: 1
[12/01 19:51:22    456s] Summary Report:
[12/01 19:51:22    456s] Instances move: 94607 (out of 94608 movable)
[12/01 19:51:22    456s] Instances flipped: 1
[12/01 19:51:22    456s] Mean displacement: 2.62 um
[12/01 19:51:22    456s] Max displacement: 49.03 um (Instance: MAU_dut/B3/U5069) (575.269, 815.262) -> (576.24, 767.2)
[12/01 19:51:22    456s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 19:51:22    456s] Total instances moved : 94607
[12/01 19:51:22    456s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:16.521, REAL:3.723, MEM:3226.7M
[12/01 19:51:22    456s] Total net bbox length = 2.844e+06 (1.462e+06 1.382e+06) (ext = 1.340e+04)
[12/01 19:51:22    456s] Runtime: CPU: 0:00:16.6 REAL: 0:00:04.0 MEM: 3226.7MB
[12/01 19:51:22    456s] [CPU] RefinePlace/total (cpu=0:00:16.6, real=0:00:04.0, mem=3226.7MB) @(0:07:20 - 0:07:36).
[12/01 19:51:22    456s] *** Finished refinePlace (0:07:36 mem=3226.7M) ***
[12/01 19:51:22    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3953309.1
[12/01 19:51:22    456s] OPERPROF: Finished RefinePlace at level 1, CPU:16.620, REAL:3.821, MEM:3226.7M
[12/01 19:51:22    456s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3226.7M
[12/01 19:51:22    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3226.7M
[12/01 19:51:22    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:3226.7M
[12/01 19:51:22    456s] All LLGs are deleted
[12/01 19:51:22    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3226.7M
[12/01 19:51:22    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3226.7M
[12/01 19:51:22    456s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.086, REAL:0.045, MEM:3043.7M
[12/01 19:51:22    456s] *** End of Placement (cpu=0:06:29, real=0:01:09, mem=3043.7M) ***
[12/01 19:51:22    456s] z: 2, totalTracks: 1
[12/01 19:51:22    456s] z: 4, totalTracks: 1
[12/01 19:51:22    456s] z: 6, totalTracks: 1
[12/01 19:51:22    456s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:51:22    456s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3043.7M
[12/01 19:51:22    456s] Core basic site is core7T
[12/01 19:51:22    456s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.107, REAL:0.009, MEM:3267.7M
[12/01 19:51:22    456s] Fast DP-INIT is on for default
[12/01 19:51:22    456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:51:22    456s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.132, REAL:0.022, MEM:3267.7M
[12/01 19:51:22    456s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.145, REAL:0.033, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.019, REAL:0.014, MEM:3043.7M
[12/01 19:51:22    456s] default core: bins with density > 0.750 =  7.79 % ( 90 / 1156 )
[12/01 19:51:22    456s] Density distribution unevenness ratio = 2.431%
[12/01 19:51:22    456s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.027, REAL:0.022, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3043.7M
[12/01 19:51:22    456s] All LLGs are deleted
[12/01 19:51:22    456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3043.7M
[12/01 19:51:22    456s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.059, REAL:0.017, MEM:3036.7M
[12/01 19:51:22    456s] *** Free Virtual Timing Model ...(mem=3036.7M)
[12/01 19:51:22    456s] Starting IO pin assignment...
[12/01 19:51:22    456s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 19:51:22    456s] Set Using Default Delay Limit as 101.
[12/01 19:51:22    456s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 19:51:22    456s] Set Default Net Delay as 0 ps.
[12/01 19:51:22    456s] Set Default Net Load as 0 pF. 
[12/01 19:51:22    456s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 19:51:22    456s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 19:51:22    456s] Set Using Default Delay Limit as 1000.
[12/01 19:51:22    456s] Set Default Net Delay as 1000 ps.
[12/01 19:51:22    456s] Set Default Net Load as 0.5 pF. 
[12/01 19:51:22    456s] Info: Disable timing driven in postCTS congRepair.
[12/01 19:51:22    456s] 
[12/01 19:51:22    456s] Starting congRepair ...
[12/01 19:51:22    456s] User Input Parameters:
[12/01 19:51:22    456s] - Congestion Driven    : On
[12/01 19:51:22    456s] - Timing Driven        : Off
[12/01 19:51:22    456s] - Area-Violation Based : On
[12/01 19:51:22    456s] - Start Rollback Level : -5
[12/01 19:51:22    456s] - Legalized            : On
[12/01 19:51:22    456s] - Window Based         : Off
[12/01 19:51:22    456s] - eDen incr mode       : Off
[12/01 19:51:22    456s] - Small incr mode      : Off
[12/01 19:51:22    456s] 
[12/01 19:51:22    456s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3007.1M
[12/01 19:51:22    456s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.021, REAL:0.020, MEM:3007.1M
[12/01 19:51:22    456s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3007.1M
[12/01 19:51:22    456s] Starting Early Global Route congestion estimation: mem = 3007.1M
[12/01 19:51:22    456s] (I)       Started Import and model ( Curr Mem: 3007.15 MB )
[12/01 19:51:22    456s] (I)       Started Create place DB ( Curr Mem: 3007.15 MB )
[12/01 19:51:22    456s] (I)       Started Import place data ( Curr Mem: 3007.15 MB )
[12/01 19:51:22    456s] (I)       Started Read instances and placement ( Curr Mem: 3007.15 MB )
[12/01 19:51:22    457s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3007.15 MB )
[12/01 19:51:22    457s] (I)       Started Read nets ( Curr Mem: 3007.15 MB )
[12/01 19:51:22    457s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Finished Create place DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Create route DB ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       == Non-default Options ==
[12/01 19:51:22    457s] (I)       Maximum routing layer                              : 6
[12/01 19:51:22    457s] (I)       Number of threads                                  : 16
[12/01 19:51:22    457s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:51:22    457s] (I)       Method to set GCell size                           : row
[12/01 19:51:22    457s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:51:22    457s] (I)       Started Import route data (16T) ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       ============== Pin Summary ==============
[12/01 19:51:22    457s] (I)       +-------+--------+---------+------------+
[12/01 19:51:22    457s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:51:22    457s] (I)       +-------+--------+---------+------------+
[12/01 19:51:22    457s] (I)       |     1 | 289491 |   99.95 |        Pin |
[12/01 19:51:22    457s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:51:22    457s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:51:22    457s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:51:22    457s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:51:22    457s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:51:22    457s] (I)       +-------+--------+---------+------------+
[12/01 19:51:22    457s] (I)       Use row-based GCell size
[12/01 19:51:22    457s] (I)       Use row-based GCell align
[12/01 19:51:22    457s] (I)       GCell unit size   : 7840
[12/01 19:51:22    457s] (I)       GCell multiplier  : 1
[12/01 19:51:22    457s] (I)       GCell row height  : 7840
[12/01 19:51:22    457s] (I)       Actual row height : 7840
[12/01 19:51:22    457s] (I)       GCell align ref   : 507360 507360
[12/01 19:51:22    457s] [NR-eGR] Track table information for default rule: 
[12/01 19:51:22    457s] [NR-eGR] METAL1 has no routable track
[12/01 19:51:22    457s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:51:22    457s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:51:22    457s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:51:22    457s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:51:22    457s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:51:22    457s] (I)       ============== Default via ===============
[12/01 19:51:22    457s] (I)       +---+------------------+-----------------+
[12/01 19:51:22    457s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:51:22    457s] (I)       +---+------------------+-----------------+
[12/01 19:51:22    457s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:51:22    457s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:51:22    457s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:51:22    457s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:51:22    457s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 19:51:22    457s] (I)       +---+------------------+-----------------+
[12/01 19:51:22    457s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read routing blockages ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read instance blockages ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read PG blockages ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] [NR-eGR] Read 3434 PG shapes
[12/01 19:51:22    457s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read boundary cut boxes ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:51:22    457s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:51:22    457s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:51:22    457s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:51:22    457s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:51:22    457s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read blackboxes ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:51:22    457s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read prerouted ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:51:22    457s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read unlegalized nets ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] (I)       Started Read nets ( Curr Mem: 3033.15 MB )
[12/01 19:51:22    457s] [NR-eGR] Read numTotalNets=95698  numIgnoredNets=0
[12/01 19:51:22    457s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Set up via pillars ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       early_global_route_priority property id does not exist.
[12/01 19:51:22    457s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Model blockages into capacity
[12/01 19:51:22    457s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:51:22    457s] (I)       Started Initialize 3D capacity ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:51:22    457s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:51:22    457s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:51:22    457s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:51:22    457s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:51:22    457s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       -- layer congestion ratio --
[12/01 19:51:22    457s] (I)       Layer 1 : 0.100000
[12/01 19:51:22    457s] (I)       Layer 2 : 0.700000
[12/01 19:51:22    457s] (I)       Layer 3 : 0.700000
[12/01 19:51:22    457s] (I)       Layer 4 : 0.700000
[12/01 19:51:22    457s] (I)       Layer 5 : 0.700000
[12/01 19:51:22    457s] (I)       Layer 6 : 0.700000
[12/01 19:51:22    457s] (I)       ----------------------------
[12/01 19:51:22    457s] (I)       Number of ignored nets                =      0
[12/01 19:51:22    457s] (I)       Number of connected nets              =      0
[12/01 19:51:22    457s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:51:22    457s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:51:22    457s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:51:22    457s] (I)       Finished Import route data (16T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Read aux data ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Others data preparation ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Create route kernel ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Ndr track 0 does not exist
[12/01 19:51:22    457s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:51:22    457s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:51:22    457s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:51:22    457s] (I)       Site width          :  1120  (dbu)
[12/01 19:51:22    457s] (I)       Row height          :  7840  (dbu)
[12/01 19:51:22    457s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:51:22    457s] (I)       GCell width         :  7840  (dbu)
[12/01 19:51:22    457s] (I)       GCell height        :  7840  (dbu)
[12/01 19:51:22    457s] (I)       Grid                :   468   467     6
[12/01 19:51:22    457s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:51:22    457s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:51:22    457s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:51:22    457s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:51:22    457s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:51:22    457s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:51:22    457s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:51:22    457s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:51:22    457s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:51:22    457s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:51:22    457s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:51:22    457s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:51:22    457s] (I)       --------------------------------------------------------
[12/01 19:51:22    457s] 
[12/01 19:51:22    457s] [NR-eGR] ============ Routing rule table ============
[12/01 19:51:22    457s] [NR-eGR] Rule id: 0  Nets: 95672 
[12/01 19:51:22    457s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:51:22    457s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:51:22    457s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:51:22    457s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:51:22    457s] [NR-eGR] ========================================
[12/01 19:51:22    457s] [NR-eGR] 
[12/01 19:51:22    457s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:51:22    457s] (I)       blocked tracks on layer2 : = 405955 / 1531760 (26.50%)
[12/01 19:51:22    457s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:51:22    457s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:51:22    457s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:51:22    457s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:51:22    457s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Finished Import and model ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Reset routing kernel
[12/01 19:51:22    457s] (I)       Started Global Routing ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Initialization ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       totalPins=289581  totalGlobalPin=280863 (96.99%)
[12/01 19:51:22    457s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Net group 1 ( Curr Mem: 3055.79 MB )
[12/01 19:51:22    457s] (I)       Started Generate topology (16T) ( Curr Mem: 3055.79 MB )
[12/01 19:51:23    457s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3055.79 MB )
[12/01 19:51:23    457s] (I)       total 2D Cap : 5431946 = (2467631 H, 2964315 V)
[12/01 19:51:23    457s] [NR-eGR] Layer group 1: route 95672 net(s) in layer range [2, 6]
[12/01 19:51:23    457s] (I)       
[12/01 19:51:23    457s] (I)       ============  Phase 1a Route ============
[12/01 19:51:23    457s] (I)       Started Phase 1a ( Curr Mem: 3055.79 MB )
[12/01 19:51:23    457s] (I)       Started Pattern routing (16T) ( Curr Mem: 3055.79 MB )
[12/01 19:51:23    457s] (I)       Finished Pattern routing (16T) ( CPU: 0.62 sec, Real: 0.16 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    457s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:51:23    458s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Usage: 955825 = (474780 H, 481045 V) = (19.24% H, 16.23% V) = (1.861e+06um H, 1.886e+06um V)
[12/01 19:51:23    458s] (I)       Started Add via demand to 2D ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Phase 1a ( CPU: 0.68 sec, Real: 0.22 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       
[12/01 19:51:23    458s] (I)       ============  Phase 1b Route ============
[12/01 19:51:23    458s] (I)       Started Phase 1b ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Monotonic routing (16T) ( CPU: 0.12 sec, Real: 0.07 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Usage: 955959 = (474845 H, 481114 V) = (19.24% H, 16.23% V) = (1.861e+06um H, 1.886e+06um V)
[12/01 19:51:23    458s] (I)       Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.747359e+06um
[12/01 19:51:23    458s] (I)       Congestion metric : 0.03%H 0.00%V, 0.03%HV
[12/01 19:51:23    458s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:51:23    458s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.07 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       
[12/01 19:51:23    458s] (I)       ============  Phase 1c Route ============
[12/01 19:51:23    458s] (I)       Started Phase 1c ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Two level routing ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Level2 Grid: 94 x 94
[12/01 19:51:23    458s] (I)       Started Two Level Routing ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Usage: 955959 = (474845 H, 481114 V) = (19.24% H, 16.23% V) = (1.861e+06um H, 1.886e+06um V)
[12/01 19:51:23    458s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       
[12/01 19:51:23    458s] (I)       ============  Phase 1d Route ============
[12/01 19:51:23    458s] (I)       Started Phase 1d ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Detoured routing ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Usage: 956063 = (474857 H, 481206 V) = (19.24% H, 16.23% V) = (1.861e+06um H, 1.886e+06um V)
[12/01 19:51:23    458s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       
[12/01 19:51:23    458s] (I)       ============  Phase 1e Route ============
[12/01 19:51:23    458s] (I)       Started Phase 1e ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Route legalization ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Usage: 956063 = (474857 H, 481206 V) = (19.24% H, 16.23% V) = (1.861e+06um H, 1.886e+06um V)
[12/01 19:51:23    458s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 3.747767e+06um
[12/01 19:51:23    458s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       
[12/01 19:51:23    458s] (I)       ============  Phase 1l Route ============
[12/01 19:51:23    458s] (I)       Started Phase 1l ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Started Layer assignment (16T) ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    458s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Finished Layer assignment (16T) ( CPU: 1.32 sec, Real: 0.19 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Finished Phase 1l ( CPU: 1.32 sec, Real: 0.20 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Finished Net group 1 ( CPU: 2.32 sec, Real: 0.63 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Started Clean cong LA ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:51:23    459s] (I)       Layer  2:    1158149    340793       579      319739     1206877    (20.94%) 
[12/01 19:51:23    459s] (I)       Layer  3:    1261904    300224        96      238553     1288070    (15.63%) 
[12/01 19:51:23    459s] (I)       Layer  4:    1198843    241033        77      300370     1226246    (19.68%) 
[12/01 19:51:23    459s] (I)       Layer  5:    1203743    219939       424      307601     1219022    (20.15%) 
[12/01 19:51:23    459s] (I)       Layer  6:     611717     67558         6      144490      618817    (18.93%) 
[12/01 19:51:23    459s] (I)       Total:       5434356   1169547      1182     1310753     5559032    (19.08%) 
[12/01 19:51:23    459s] (I)       
[12/01 19:51:23    459s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:51:23    459s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:51:23    459s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:51:23    459s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 19:51:23    459s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:51:23    459s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:51:23    459s] [NR-eGR]  METAL2  (2)       512( 0.30%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[12/01 19:51:23    459s] [NR-eGR]  METAL3  (3)        85( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/01 19:51:23    459s] [NR-eGR]  METAL4  (4)        68( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/01 19:51:23    459s] [NR-eGR]  METAL5  (5)       218( 0.13%)        32( 0.02%)         7( 0.00%)         3( 0.00%)   ( 0.15%) 
[12/01 19:51:23    459s] [NR-eGR]  METAL6  (6)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:51:23    459s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:51:23    459s] [NR-eGR] Total              889( 0.10%)        42( 0.00%)         7( 0.00%)         3( 0.00%)   ( 0.11%) 
[12/01 19:51:23    459s] [NR-eGR] 
[12/01 19:51:23    459s] (I)       Finished Global Routing ( CPU: 2.35 sec, Real: 0.67 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Started Export 3D cong map ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       total 2D Cap : 5445247 = (2470683 H, 2974564 V)
[12/01 19:51:23    459s] (I)       Started Export 2D cong map ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.01% V
[12/01 19:51:23    459s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.01% V
[12/01 19:51:23    459s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] Early Global Route congestion estimation runtime: 0.99 seconds, mem = 3121.8M
[12/01 19:51:23    459s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.671, REAL:0.987, MEM:3121.8M
[12/01 19:51:23    459s] OPERPROF: Starting HotSpotCal at level 1, MEM:3121.8M
[12/01 19:51:23    459s] [hotspot] +------------+---------------+---------------+
[12/01 19:51:23    459s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:51:23    459s] [hotspot] +------------+---------------+---------------+
[12/01 19:51:23    459s] [hotspot] | normalized |          0.26 |          0.26 |
[12/01 19:51:23    459s] [hotspot] +------------+---------------+---------------+
[12/01 19:51:23    459s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/01 19:51:23    459s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/01 19:51:23    459s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 19:51:23    459s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:51:23    459s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 19:51:23    459s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:51:23    459s] [hotspot] |  1  |   974.96   818.16  1037.68   880.88 |        0.26   |
[12/01 19:51:23    459s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:51:23    459s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.013, MEM:3121.8M
[12/01 19:51:23    459s] Skipped repairing congestion.
[12/01 19:51:23    459s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3121.8M
[12/01 19:51:23    459s] Starting Early Global Route wiring: mem = 3121.8M
[12/01 19:51:23    459s] (I)       ============= Track Assignment ============
[12/01 19:51:23    459s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Started Track Assignment (16T) ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:51:23    459s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    459s] (I)       Run Multi-thread track assignment
[12/01 19:51:23    461s] (I)       Finished Track Assignment (16T) ( CPU: 1.54 sec, Real: 0.13 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Started Export ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] Started Export DB wires ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.39 sec, Real: 0.03 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] Finished Export DB wires ( CPU: 0.51 sec, Real: 0.06 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:51:23    461s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289488
[12/01 19:51:23    461s] [NR-eGR] METAL2  (2V) length: 8.378126e+05um, number of vias: 368561
[12/01 19:51:23    461s] [NR-eGR] METAL3  (3H) length: 1.073154e+06um, number of vias: 68673
[12/01 19:51:23    461s] [NR-eGR] METAL4  (4V) length: 9.127836e+05um, number of vias: 21644
[12/01 19:51:23    461s] [NR-eGR] METAL5  (5H) length: 8.244824e+05um, number of vias: 4620
[12/01 19:51:23    461s] [NR-eGR] METAL6  (6V) length: 2.660659e+05um, number of vias: 0
[12/01 19:51:23    461s] [NR-eGR] Total length: 3.914298e+06um, number of vias: 752986
[12/01 19:51:23    461s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:51:23    461s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 19:51:23    461s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:51:23    461s] (I)       Started Update net boxes ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Finished Update net boxes ( CPU: 0.15 sec, Real: 0.02 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Started Update timing ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Finished Export ( CPU: 0.71 sec, Real: 0.13 sec, Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Started Postprocess design ( Curr Mem: 3121.79 MB )
[12/01 19:51:23    461s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2972.79 MB )
[12/01 19:51:23    461s] Early Global Route wiring runtime: 0.28 seconds, mem = 2972.8M
[12/01 19:51:23    461s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.264, REAL:0.283, MEM:2972.8M
[12/01 19:51:23    461s] Tdgp not successfully inited but do clear! skip clearing
[12/01 19:51:23    461s] End of congRepair (cpu=0:00:05.0, real=0:00:01.0)
[12/01 19:51:23    461s] *** Finishing placeDesign default flow ***
[12/01 19:51:23    461s] **placeDesign ... cpu = 0: 6:37, real = 0: 1:13, mem = 2901.8M **
[12/01 19:51:23    461s] Tdgp not successfully inited but do clear! skip clearing
[12/01 19:51:24    462s] 
[12/01 19:51:24    462s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:51:24    462s] Severity  ID               Count  Summary                                  
[12/01 19:51:24    462s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 19:51:24    462s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 19:51:24    462s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/01 19:51:24    462s] *** Message Summary: 4 warning(s), 0 error(s)
[12/01 19:51:24    462s] 
[12/01 19:51:36    462s] <CMD> zoomBox 96.68850 58.41850 1337.42550 1546.24400
[12/01 19:51:36    462s] <CMD> zoomBox 141.69400 142.87000 1196.32050 1407.52150
[12/01 19:51:36    463s] <CMD> zoomBox -18.55050 -157.82350 1698.73250 1901.45050
[12/01 19:51:37    463s] <CMD> zoomBox -91.83450 -295.33850 1928.49850 2127.33700
[12/01 19:51:37    463s] <CMD> zoomBox -178.05100 -457.12050 2198.81150 2393.08600
[12/01 19:51:39    463s] <CMD> pan -165.67050 -248.64050
[12/01 19:52:02    465s] <CMD> checkPlace RPT/mau.checkPlace.rpt
[12/01 19:52:02    465s] OPERPROF: Starting checkPlace at level 1, MEM:2906.6M
[12/01 19:52:02    465s] z: 2, totalTracks: 1
[12/01 19:52:02    465s] z: 4, totalTracks: 1
[12/01 19:52:02    465s] z: 6, totalTracks: 1
[12/01 19:52:02    465s] #spOpts: hrOri=1 hrSnap=1 
[12/01 19:52:02    465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2906.6M
[12/01 19:52:02    465s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2906.6M
[12/01 19:52:02    465s] Core basic site is core7T
[12/01 19:52:02    465s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2906.6M
[12/01 19:52:02    465s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.108, REAL:0.014, MEM:3162.6M
[12/01 19:52:02    465s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:52:02    465s] SiteArray: use 3,461,120 bytes
[12/01 19:52:02    465s] SiteArray: current memory after site array memory allocation 3162.6M
[12/01 19:52:02    465s] SiteArray: FP blocked sites are writable
[12/01 19:52:02    465s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:52:02    465s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3162.6M
[12/01 19:52:02    465s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:52:02    465s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.103, REAL:0.007, MEM:3162.6M
[12/01 19:52:02    465s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.236, REAL:0.035, MEM:3162.6M
[12/01 19:52:02    465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.244, REAL:0.041, MEM:2906.6M
[12/01 19:52:02    465s] Begin checking placement ... (start mem=2906.6M, init mem=2906.6M)
[12/01 19:52:02    465s] Begin checking exclusive groups violation ...
[12/01 19:52:02    465s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 19:52:02    465s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 19:52:02    465s] 
[12/01 19:52:02    465s] Running CheckPlace using 16 threads!...
[12/01 19:52:02    466s] 
[12/01 19:52:02    466s] ...checkPlace MT is done!
[12/01 19:52:02    466s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2906.6M
[12/01 19:52:02    466s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.026, REAL:0.026, MEM:2906.6M
[12/01 19:52:02    466s] IO instance overlap:4
[12/01 19:52:02    466s] *info: Placed = 94608         
[12/01 19:52:02    466s] *info: Unplaced = 0           
[12/01 19:52:02    466s] Placement Density:69.82%(1230381/1762197)
[12/01 19:52:02    466s] Placement Density (including fixed std cells):69.82%(1230381/1762197)
[12/01 19:52:02    466s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2906.6M
[12/01 19:52:02    466s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.014, REAL:0.013, MEM:2906.6M
[12/01 19:52:02    466s] Finished checkPlace (total: cpu=0:00:01.4, real=0:00:00.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=2906.6M)
[12/01 19:52:02    466s] OPERPROF: Finished checkPlace at level 1, CPU:1.408, REAL:0.332, MEM:2906.6M
[12/01 19:52:25    468s] <CMD> setDesignMode -process 180
[12/01 19:52:25    468s] ##  Process: 180           (User Set)               
[12/01 19:52:25    468s] ##     Node: (not set)                           
[12/01 19:52:25    468s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/01 19:52:25    468s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/01 19:52:25    468s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/01 19:52:25    468s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/01 19:52:25    468s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/01 19:52:25    468s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/01 19:52:34    468s] <CMD> getCTSMode -engine -quiet
[12/01 19:53:04    471s] <CMD> timeDesign -preCTS -pathReports -drvReports -slaceReports -numPaths 1 -prefix mau_preCTs -outDir RPT
[12/01 19:53:04    471s] 
[12/01 19:53:04    471s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>]
[12/01 19:53:04    471s]                   [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
[12/01 19:53:04    471s]                   [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[12/01 19:53:04    471s] 
[12/01 19:53:04    471s] **ERROR: (IMPTCM-48):	"-slaceReports" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
[12/01 19:53:09    471s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix mau_preCTs -outDir RPT
[12/01 19:53:09    471s] AAE DB initialization (MEM=2935.2 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 19:53:09    471s] #optDebug: fT-S <1 1 0 0 0>
[12/01 19:53:09    471s] *** timeDesign #1 [begin] : totSession cpu/real = 0:07:51.6/0:12:44.0 (0.6), mem = 2935.2M
[12/01 19:53:09    471s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/01 19:53:09    471s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/01 19:53:09    471s] 
[12/01 19:53:09    471s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:53:09    471s] 
[12/01 19:53:09    471s] TimeStamp Deleting Cell Server End ...
[12/01 19:53:09    471s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2931.2M
[12/01 19:53:09    471s] All LLGs are deleted
[12/01 19:53:09    471s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2931.2M
[12/01 19:53:09    471s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2931.2M
[12/01 19:53:09    471s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2931.2M
[12/01 19:53:09    471s] Start to check current routing status for nets...
[12/01 19:53:10    471s] All nets are already routed correctly.
[12/01 19:53:10    471s] End to check current routing status for nets (mem=2931.2M)
[12/01 19:53:10    471s] Extraction called for design 'MAU_top_pads' of instances=94641 and nets=96362 using extraction engine 'preRoute' .
[12/01 19:53:10    471s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:53:10    471s] RC Extraction called in multi-corner(2) mode.
[12/01 19:53:10    471s] RCMode: PreRoute
[12/01 19:53:10    471s]       RC Corner Indexes            0       1   
[12/01 19:53:10    471s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:53:10    471s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:53:10    471s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:53:10    471s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:53:10    471s] Shrink Factor                : 1.00000
[12/01 19:53:10    471s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:53:10    471s] Using capacitance table file ...
[12/01 19:53:10    471s] 
[12/01 19:53:10    471s] Trim Metal Layers:
[12/01 19:53:10    472s] LayerId::1 widthSet size::4
[12/01 19:53:10    472s] LayerId::2 widthSet size::4
[12/01 19:53:10    472s] LayerId::3 widthSet size::4
[12/01 19:53:10    472s] LayerId::4 widthSet size::4
[12/01 19:53:10    472s] LayerId::5 widthSet size::4
[12/01 19:53:10    472s] LayerId::6 widthSet size::3
[12/01 19:53:10    472s] Updating RC grid for preRoute extraction ...
[12/01 19:53:10    472s] eee: pegSigSF::1.070000
[12/01 19:53:10    472s] Initializing multi-corner capacitance tables ... 
[12/01 19:53:10    472s] Initializing multi-corner resistance tables ...
[12/01 19:53:10    472s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:53:10    472s] eee: l::2 avDens::0.254424 usedTrk::21372.769110 availTrk::84004.478824 sigTrk::21372.769110
[12/01 19:53:10    472s] eee: l::3 avDens::0.323415 usedTrk::27376.371426 availTrk::84647.856221 sigTrk::27376.371426
[12/01 19:53:10    472s] eee: l::4 avDens::0.278634 usedTrk::23594.876268 availTrk::84680.567788 sigTrk::23594.876268
[12/01 19:53:10    472s] eee: l::5 avDens::0.272832 usedTrk::21170.910167 availTrk::77597.003859 sigTrk::21170.910167
[12/01 19:53:10    472s] eee: l::6 avDens::0.219891 usedTrk::6787.395027 availTrk::30867.129136 sigTrk::6787.395027
[12/01 19:53:10    472s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:53:10    472s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.372108 ; uaWl: 1.000000 ; uaWlH: 0.511798 ; aWlH: 0.000000 ; Pmax: 0.903700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:53:10    472s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2931.211M)
[12/01 19:53:10    472s] Effort level <high> specified for reg2reg path_group
[12/01 19:53:11    475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3039.7M
[12/01 19:53:11    475s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3039.7M
[12/01 19:53:11    475s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3039.7M
[12/01 19:53:11    475s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.109, REAL:0.010, MEM:3295.7M
[12/01 19:53:11    475s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3295.7M
[12/01 19:53:11    475s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:53:11    475s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.098, REAL:0.006, MEM:3295.7M
[12/01 19:53:11    475s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.233, REAL:0.030, MEM:3295.7M
[12/01 19:53:11    475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.245, REAL:0.041, MEM:3295.7M
[12/01 19:53:11    475s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3295.7M
[12/01 19:53:11    475s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3295.7M
[12/01 19:53:11    475s] Starting delay calculation for Setup views
[12/01 19:53:11    475s] #################################################################################
[12/01 19:53:11    475s] # Design Stage: PreRoute
[12/01 19:53:11    475s] # Design Name: MAU_top_pads
[12/01 19:53:11    475s] # Design Mode: 180nm
[12/01 19:53:11    475s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:53:11    475s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:53:11    475s] # Signoff Settings: SI Off 
[12/01 19:53:11    475s] #################################################################################
[12/01 19:53:11    475s] Topological Sorting (REAL = 0:00:00.0, MEM = 3051.4M, InitMEM = 3037.7M)
[12/01 19:53:11    475s] Calculate delays in BcWc mode...
[12/01 19:53:11    475s] Start delay calculation (fullDC) (16 T). (MEM=3051.41)
[12/01 19:53:11    476s] Start AAE Lib Loading. (MEM=3063.93)
[12/01 19:53:11    476s] End AAE Lib Loading. (MEM=3083 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 19:53:11    476s] End AAE Lib Interpolated Model. (MEM=3083 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:53:11    476s] First Iteration Infinite Tw... 
[12/01 19:53:12    489s] Total number of fetched objects 95700
[12/01 19:53:12    489s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:53:12    489s] End delay calculation. (MEM=4012.71 CPU=0:00:10.9 REAL=0:00:00.0)
[12/01 19:53:12    489s] End delay calculation (fullDC). (MEM=4012.71 CPU=0:00:13.6 REAL=0:00:01.0)
[12/01 19:53:12    489s] *** CDM Built up (cpu=0:00:13.8  real=0:00:01.0  mem= 4012.7M) ***
[12/01 19:53:13    490s] *** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:02.0 totSessionCpu=0:08:11 mem=3207.7M)
[12/01 19:53:15    493s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    239 (239)     |  -10.773   |    239 (239)     |
|   max_tran     |  22202 (85196)   |  -50.566   |  22206 (85277)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:53:15    493s] Density: 69.821%
Routing Overflow: 0.05% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir RPT
[12/01 19:53:15    493s] Total CPU time: 21.95 sec
[12/01 19:53:15    493s] Total Real time: 6.0 sec
[12/01 19:53:15    493s] Total Memory Usage: 3239.660156 Mbytes
[12/01 19:53:15    493s] *** timeDesign #1 [finish] : cpu/real = 0:00:21.8/0:00:05.4 (4.0), totSession cpu/real = 0:08:13.4/0:12:49.4 (0.6), mem = 3239.7M
[12/01 19:53:15    493s] 
[12/01 19:53:15    493s] =============================================================================================
[12/01 19:53:15    493s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/01 19:53:15    493s] =============================================================================================
[12/01 19:53:15    493s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:53:15    493s] ---------------------------------------------------------------------------------------------
[12/01 19:53:15    493s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:53:15    493s] [ ExtractRC              ]      1   0:00:00.6  (  10.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:53:15    493s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:01.9 /  0:00:15.2    8.0
[12/01 19:53:15    493s] [ FullDelayCalc          ]      1   0:00:01.8  (  33.0 % )     0:00:01.8 /  0:00:13.9    7.8
[12/01 19:53:15    493s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:04.1 /  0:00:18.1    4.5
[12/01 19:53:15    493s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 19:53:15    493s] [ DrvReport              ]      1   0:00:01.9  (  35.3 % )     0:00:01.9 /  0:00:02.6    1.4
[12/01 19:53:15    493s] [ GenerateReports        ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.2
[12/01 19:53:15    493s] [ MISC                   ]          0:00:00.8  (  14.3 % )     0:00:00.8 /  0:00:03.1    4.0
[12/01 19:53:15    493s] ---------------------------------------------------------------------------------------------
[12/01 19:53:15    493s]  timeDesign #1 TOTAL                0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:21.8    4.0
[12/01 19:53:15    493s] ---------------------------------------------------------------------------------------------
[12/01 19:53:15    493s] 
[12/01 19:53:15    493s] Info: pop threads available for lower-level modules during optimization.
[12/01 19:54:18    497s] <CMD> setDrawView place
[12/01 19:54:43    499s] <CMD> optDesign -preCTS
[12/01 19:54:43    499s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2045.5M, totSessionCpu=0:08:20 **
[12/01 19:54:43    499s] Executing: place_opt_design -opt
[12/01 19:54:43    499s] **INFO: User settings:
[12/01 19:54:43    499s] setDesignMode -process                              180
[12/01 19:54:43    499s] setExtractRCMode -coupling_c_th                     3
[12/01 19:54:43    499s] setExtractRCMode -engine                            preRoute
[12/01 19:54:43    499s] setExtractRCMode -relative_c_th                     0.03
[12/01 19:54:43    499s] setExtractRCMode -total_c_th                        5
[12/01 19:54:43    499s] setUsefulSkewMode -maxAllowedDelay                  1
[12/01 19:54:43    499s] setUsefulSkewMode -maxSkew                          false
[12/01 19:54:43    499s] setUsefulSkewMode -noBoundary                       false
[12/01 19:54:43    499s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/01 19:54:43    499s] setDelayCalMode -enable_high_fanout                 true
[12/01 19:54:43    499s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 19:54:43    499s] setDelayCalMode -ignoreNetLoad                      false
[12/01 19:54:43    499s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 19:54:43    499s] setPlaceMode -place_design_floorplan_mode           false
[12/01 19:54:43    499s] setPlaceMode -place_detail_check_route              false
[12/01 19:54:43    499s] setPlaceMode -place_detail_preserve_routing         true
[12/01 19:54:43    499s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 19:54:43    499s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 19:54:43    499s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 19:54:43    499s] setPlaceMode -place_global_cong_effort              auto
[12/01 19:54:43    499s] setPlaceMode -place_global_ignore_scan              true
[12/01 19:54:43    499s] setPlaceMode -place_global_ignore_spare             false
[12/01 19:54:43    499s] setPlaceMode -place_global_module_aware_spare       false
[12/01 19:54:43    499s] setPlaceMode -place_global_place_io_pins            true
[12/01 19:54:43    499s] setPlaceMode -place_global_reorder_scan             true
[12/01 19:54:43    499s] setPlaceMode -powerDriven                           false
[12/01 19:54:43    499s] setPlaceMode -timingDriven                          true
[12/01 19:54:43    499s] setAnalysisMode -analysisType                       bcwc
[12/01 19:54:43    499s] setAnalysisMode -checkType                          setup
[12/01 19:54:43    499s] setAnalysisMode -clkSrcPath                         true
[12/01 19:54:43    499s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/01 19:54:43    499s] setAnalysisMode -virtualIPO                         false
[12/01 19:54:43    499s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 19:54:43    499s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 19:54:43    499s] 
[12/01 19:54:43    499s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:08:19.8/0:14:17.4 (0.6), mem = 3241.5M
[12/01 19:54:43    499s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/01 19:54:43    499s] *** Starting GigaPlace ***
[12/01 19:54:43    499s] #optDebug: fT-E <X 2 3 1 0>
[12/01 19:54:43    499s] OPERPROF: Starting DPlace-Init at level 1, MEM:3241.5M
[12/01 19:54:43    499s] z: 2, totalTracks: 1
[12/01 19:54:43    499s] z: 4, totalTracks: 1
[12/01 19:54:43    499s] z: 6, totalTracks: 1
[12/01 19:54:43    499s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:43    499s] All LLGs are deleted
[12/01 19:54:43    499s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3241.5M
[12/01 19:54:43    499s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3238.2M
[12/01 19:54:43    499s] # Building MAU_top_pads llgBox search-tree.
[12/01 19:54:43    499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3238.2M
[12/01 19:54:43    499s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3238.2M
[12/01 19:54:43    499s] Core basic site is core7T
[12/01 19:54:43    499s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3238.2M
[12/01 19:54:43    499s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.109, REAL:0.010, MEM:3494.2M
[12/01 19:54:43    499s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 19:54:43    499s] SiteArray: use 3,461,120 bytes
[12/01 19:54:43    499s] SiteArray: current memory after site array memory allocation 3497.5M
[12/01 19:54:43    499s] SiteArray: FP blocked sites are writable
[12/01 19:54:43    499s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:54:43    499s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3497.5M
[12/01 19:54:43    500s] Process 1021 wires and vias for routing blockage analysis
[12/01 19:54:43    500s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.068, REAL:0.008, MEM:3497.5M
[12/01 19:54:43    500s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.204, REAL:0.032, MEM:3497.5M
[12/01 19:54:43    500s] OPERPROF:     Starting CMU at level 3, MEM:3497.5M
[12/01 19:54:43    500s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3498.9M
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:43    500s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.237, REAL:0.061, MEM:3498.9M
[12/01 19:54:43    500s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3498.9M
[12/01 19:54:43    500s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3498.9M
[12/01 19:54:43    500s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3498.9MB).
[12/01 19:54:43    500s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.123, MEM:3498.9M
[12/01 19:54:43    500s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:3242.9M
[12/01 19:54:43    500s] All LLGs are deleted
[12/01 19:54:43    500s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.164, REAL:0.042, MEM:3242.9M
[12/01 19:54:43    500s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:08:20.2/0:14:17.5 (0.6), mem = 3242.9M
[12/01 19:54:43    500s] VSMManager cleared!
[12/01 19:54:43    500s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:20.2/0:14:17.5 (0.6), mem = 3242.9M
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] =============================================================================================
[12/01 19:54:43    500s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/01 19:54:43    500s] =============================================================================================
[12/01 19:54:43    500s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:54:43    500s] ---------------------------------------------------------------------------------------------
[12/01 19:54:43    500s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:43    500s] ---------------------------------------------------------------------------------------------
[12/01 19:54:43    500s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:43    500s] ---------------------------------------------------------------------------------------------
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2049.5M, totSessionCpu=0:08:20 **
[12/01 19:54:43    500s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 19:54:43    500s] *** InitOpt #1 [begin] : totSession cpu/real = 0:08:20.3/0:14:17.6 (0.6), mem = 3242.9M
[12/01 19:54:43    500s] GigaOpt running with 16 threads.
[12/01 19:54:43    500s] Info: 16 threads available for lower-level modules during optimization.
[12/01 19:54:43    500s] OPERPROF: Starting DPlace-Init at level 1, MEM:3242.9M
[12/01 19:54:43    500s] z: 2, totalTracks: 1
[12/01 19:54:43    500s] z: 4, totalTracks: 1
[12/01 19:54:43    500s] z: 6, totalTracks: 1
[12/01 19:54:43    500s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:43    500s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3242.9M
[12/01 19:54:43    500s] Core basic site is core7T
[12/01 19:54:43    500s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.104, REAL:0.009, MEM:3466.9M
[12/01 19:54:43    500s] Fast DP-INIT is on for default
[12/01 19:54:43    500s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:54:43    500s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.128, REAL:0.023, MEM:3466.9M
[12/01 19:54:43    500s] OPERPROF:     Starting CMU at level 3, MEM:3466.9M
[12/01 19:54:43    500s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3466.9M
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:43    500s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.146, REAL:0.039, MEM:3466.9M
[12/01 19:54:43    500s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3466.9M
[12/01 19:54:43    500s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3466.9M
[12/01 19:54:43    500s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3466.9MB).
[12/01 19:54:43    500s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.208, REAL:0.098, MEM:3466.9M
[12/01 19:54:43    500s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3242.9M
[12/01 19:54:43    500s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.159, REAL:0.029, MEM:3242.9M
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:54:43    500s] Summary for sequential cells identification: 
[12/01 19:54:43    500s]   Identified SBFF number: 4
[12/01 19:54:43    500s]   Identified MBFF number: 0
[12/01 19:54:43    500s]   Identified SB Latch number: 0
[12/01 19:54:43    500s]   Identified MB Latch number: 0
[12/01 19:54:43    500s]   Not identified SBFF number: 0
[12/01 19:54:43    500s]   Not identified MBFF number: 0
[12/01 19:54:43    500s]   Not identified SB Latch number: 0
[12/01 19:54:43    500s]   Not identified MB Latch number: 0
[12/01 19:54:43    500s]   Number of sequential cells which are not FFs: 0
[12/01 19:54:43    500s]  Visiting view : wc
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:54:43    500s]  Visiting view : bc
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:54:43    500s] TLC MultiMap info (StdDelay):
[12/01 19:54:43    500s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:54:43    500s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:54:43    500s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:54:43    500s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:54:43    500s]  Setting StdDelay to: 40.9ps
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] Creating Lib Analyzer ...
[12/01 19:54:43    500s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:54:43    500s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:54:43    500s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:54:43    500s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:21 mem=3248.9M
[12/01 19:54:43    500s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:21 mem=3248.9M
[12/01 19:54:43    500s] Creating Lib Analyzer, finished. 
[12/01 19:54:43    500s] #optDebug: fT-S <1 2 3 1 0>
[12/01 19:54:43    500s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2055.6M, totSessionCpu=0:08:21 **
[12/01 19:54:43    500s] *** optDesign -preCTS ***
[12/01 19:54:43    500s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 19:54:43    500s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 19:54:43    500s] Hold Target Slack: user slack 0
[12/01 19:54:43    500s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3248.9M
[12/01 19:54:43    500s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.019, MEM:3504.9M
[12/01 19:54:43    500s] Multi-VT timing optimization disabled based on library information.
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:54:43    500s] Deleting Lib Analyzer.
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Deleting Cell Server End ...
[12/01 19:54:43    500s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:54:43    500s] Summary for sequential cells identification: 
[12/01 19:54:43    500s]   Identified SBFF number: 4
[12/01 19:54:43    500s]   Identified MBFF number: 0
[12/01 19:54:43    500s]   Identified SB Latch number: 0
[12/01 19:54:43    500s]   Identified MB Latch number: 0
[12/01 19:54:43    500s]   Not identified SBFF number: 0
[12/01 19:54:43    500s]   Not identified MBFF number: 0
[12/01 19:54:43    500s]   Not identified SB Latch number: 0
[12/01 19:54:43    500s]   Not identified MB Latch number: 0
[12/01 19:54:43    500s]   Number of sequential cells which are not FFs: 0
[12/01 19:54:43    500s]  Visiting view : wc
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:54:43    500s]  Visiting view : bc
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:54:43    500s] TLC MultiMap info (StdDelay):
[12/01 19:54:43    500s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:54:43    500s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:54:43    500s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:54:43    500s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:54:43    500s]  Setting StdDelay to: 40.9ps
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Deleting Cell Server End ...
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] Creating Lib Analyzer ...
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:54:43    500s] Summary for sequential cells identification: 
[12/01 19:54:43    500s]   Identified SBFF number: 4
[12/01 19:54:43    500s]   Identified MBFF number: 0
[12/01 19:54:43    500s]   Identified SB Latch number: 0
[12/01 19:54:43    500s]   Identified MB Latch number: 0
[12/01 19:54:43    500s]   Not identified SBFF number: 0
[12/01 19:54:43    500s]   Not identified MBFF number: 0
[12/01 19:54:43    500s]   Not identified SB Latch number: 0
[12/01 19:54:43    500s]   Not identified MB Latch number: 0
[12/01 19:54:43    500s]   Number of sequential cells which are not FFs: 0
[12/01 19:54:43    500s]  Visiting view : wc
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:54:43    500s]  Visiting view : bc
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:54:43    500s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:54:43    500s] TLC MultiMap info (StdDelay):
[12/01 19:54:43    500s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:54:43    500s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:54:43    500s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:54:43    500s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:54:43    500s]  Setting StdDelay to: 40.9ps
[12/01 19:54:43    500s] 
[12/01 19:54:43    500s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:54:43    500s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:54:43    500s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:54:43    500s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:54:43    500s] 
[12/01 19:54:43    501s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:54:43    501s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:21 mem=3248.9M
[12/01 19:54:43    501s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:21 mem=3248.9M
[12/01 19:54:43    501s] Creating Lib Analyzer, finished. 
[12/01 19:54:43    501s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3248.9M
[12/01 19:54:43    501s] All LLGs are deleted
[12/01 19:54:43    501s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3248.9M
[12/01 19:54:43    501s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3248.9M
[12/01 19:54:43    501s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3248.9M
[12/01 19:54:43    501s] ### Creating LA Mngr. totSessionCpu=0:08:21 mem=3248.9M
[12/01 19:54:43    501s] ### Creating LA Mngr, finished. totSessionCpu=0:08:21 mem=3248.9M
[12/01 19:54:43    501s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3248.95 MB )
[12/01 19:54:43    501s] (I)       Started Import and model ( Curr Mem: 3248.95 MB )
[12/01 19:54:43    501s] (I)       Started Create place DB ( Curr Mem: 3248.95 MB )
[12/01 19:54:43    501s] (I)       Started Import place data ( Curr Mem: 3248.95 MB )
[12/01 19:54:43    501s] (I)       Started Read instances and placement ( Curr Mem: 3248.95 MB )
[12/01 19:54:44    501s] (I)       Number of ignored instance 0
[12/01 19:54:44    501s] (I)       Number of inbound cells 33
[12/01 19:54:44    501s] (I)       Number of opened ILM blockages 0
[12/01 19:54:44    501s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/01 19:54:44    501s] (I)       numMoveCells=94608, numMacros=33  numPads=27  numMultiRowHeightInsts=0
[12/01 19:54:44    501s] (I)       cell height: 7840, count: 94608
[12/01 19:54:44    501s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3280.82 MB )
[12/01 19:54:44    501s] (I)       Started Read nets ( Curr Mem: 3280.82 MB )
[12/01 19:54:44    501s] (I)       Number of nets = 95698 ( 11 ignored )
[12/01 19:54:44    501s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Read rows... (mem=3314.8M)
[12/01 19:54:44    501s] (I)       Done Read rows (cpu=0.000s, mem=3314.8M)
[12/01 19:54:44    501s] (I)       Identified Clock instances: Flop 2083, Clock buffer/inverter 0, Gate 0, Logic 0
[12/01 19:54:44    501s] (I)       Read module constraints... (mem=3314.8M)
[12/01 19:54:44    501s] (I)       Done Read module constraints (cpu=0.000s, mem=3314.8M)
[12/01 19:54:44    501s] (I)       Finished Import place data ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Finished Create place DB ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Create route DB ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       == Non-default Options ==
[12/01 19:54:44    501s] (I)       Maximum routing layer                              : 6
[12/01 19:54:44    501s] (I)       Buffering-aware routing                            : true
[12/01 19:54:44    501s] (I)       Spread congestion away from blockages              : true
[12/01 19:54:44    501s] (I)       Number of threads                                  : 16
[12/01 19:54:44    501s] (I)       Overflow penalty cost                              : 10
[12/01 19:54:44    501s] (I)       Punch through distance                             : 706.906000
[12/01 19:54:44    501s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 19:54:44    501s] (I)       Method to set GCell size                           : row
[12/01 19:54:44    501s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:54:44    501s] (I)       Started Import route data (16T) ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       ============== Pin Summary ==============
[12/01 19:54:44    501s] (I)       +-------+--------+---------+------------+
[12/01 19:54:44    501s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:54:44    501s] (I)       +-------+--------+---------+------------+
[12/01 19:54:44    501s] (I)       |     1 | 289491 |   99.95 |        Pin |
[12/01 19:54:44    501s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:54:44    501s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:54:44    501s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:54:44    501s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:54:44    501s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:54:44    501s] (I)       +-------+--------+---------+------------+
[12/01 19:54:44    501s] (I)       Use row-based GCell size
[12/01 19:54:44    501s] (I)       Use row-based GCell align
[12/01 19:54:44    501s] (I)       GCell unit size   : 7840
[12/01 19:54:44    501s] (I)       GCell multiplier  : 1
[12/01 19:54:44    501s] (I)       GCell row height  : 7840
[12/01 19:54:44    501s] (I)       Actual row height : 7840
[12/01 19:54:44    501s] (I)       GCell align ref   : 507360 507360
[12/01 19:54:44    501s] [NR-eGR] Track table information for default rule: 
[12/01 19:54:44    501s] [NR-eGR] METAL1 has no routable track
[12/01 19:54:44    501s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:54:44    501s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:54:44    501s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:54:44    501s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:54:44    501s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:54:44    501s] (I)       ============== Default via ===============
[12/01 19:54:44    501s] (I)       +---+------------------+-----------------+
[12/01 19:54:44    501s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:54:44    501s] (I)       +---+------------------+-----------------+
[12/01 19:54:44    501s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:54:44    501s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:54:44    501s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:54:44    501s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:54:44    501s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:54:44    501s] (I)       +---+------------------+-----------------+
[12/01 19:54:44    501s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read routing blockages ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read instance blockages ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read PG blockages ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] [NR-eGR] Read 3434 PG shapes
[12/01 19:54:44    501s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read boundary cut boxes ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:54:44    501s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:54:44    501s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:54:44    501s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:54:44    501s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:54:44    501s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read blackboxes ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:54:44    501s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read prerouted ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:54:44    501s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read unlegalized nets ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] (I)       Started Read nets ( Curr Mem: 3314.82 MB )
[12/01 19:54:44    501s] [NR-eGR] Read numTotalNets=95698  numIgnoredNets=0
[12/01 19:54:44    501s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Started Set up via pillars ( Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       early_global_route_priority property id does not exist.
[12/01 19:54:44    501s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Model blockages into capacity
[12/01 19:54:44    501s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:54:44    501s] (I)       Started Initialize 3D capacity ( Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:54:44    501s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:54:44    501s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:54:44    501s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:54:44    501s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:54:44    501s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       -- layer congestion ratio --
[12/01 19:54:44    501s] (I)       Layer 1 : 0.100000
[12/01 19:54:44    501s] (I)       Layer 2 : 0.700000
[12/01 19:54:44    501s] (I)       Layer 3 : 0.700000
[12/01 19:54:44    501s] (I)       Layer 4 : 0.700000
[12/01 19:54:44    501s] (I)       Layer 5 : 0.700000
[12/01 19:54:44    501s] (I)       Layer 6 : 0.700000
[12/01 19:54:44    501s] (I)       ----------------------------
[12/01 19:54:44    501s] (I)       Number of ignored nets                =      0
[12/01 19:54:44    501s] (I)       Number of connected nets              =      0
[12/01 19:54:44    501s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:54:44    501s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:54:44    501s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:54:44    501s] (I)       Finished Import route data (16T) ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Finished Create route DB ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Started Read aux data ( Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Constructing bin map
[12/01 19:54:44    501s] (I)       Initialize bin information with width=15680 height=15680
[12/01 19:54:44    501s] (I)       Done constructing bin map
[12/01 19:54:44    501s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Started Others data preparation ( Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Started Create route kernel ( Curr Mem: 3337.46 MB )
[12/01 19:54:44    501s] (I)       Ndr track 0 does not exist
[12/01 19:54:44    501s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:54:44    501s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:54:44    501s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:54:44    501s] (I)       Site width          :  1120  (dbu)
[12/01 19:54:44    501s] (I)       Row height          :  7840  (dbu)
[12/01 19:54:44    501s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:54:44    501s] (I)       GCell width         :  7840  (dbu)
[12/01 19:54:44    501s] (I)       GCell height        :  7840  (dbu)
[12/01 19:54:44    501s] (I)       Grid                :   468   467     6
[12/01 19:54:44    501s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:54:44    501s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:54:44    501s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:54:44    501s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:54:44    501s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:54:44    501s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:54:44    501s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:54:44    501s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:54:44    501s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:54:44    501s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:54:44    501s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:54:44    501s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:54:44    501s] (I)       --------------------------------------------------------
[12/01 19:54:44    501s] 
[12/01 19:54:44    501s] [NR-eGR] ============ Routing rule table ============
[12/01 19:54:44    501s] [NR-eGR] Rule id: 0  Nets: 95672 
[12/01 19:54:44    501s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:54:44    501s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:54:44    501s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:54:44    501s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:54:44    501s] [NR-eGR] ========================================
[12/01 19:54:44    501s] [NR-eGR] 
[12/01 19:54:44    501s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:54:44    501s] (I)       blocked tracks on layer2 : = 405955 / 1531760 (26.50%)
[12/01 19:54:44    501s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:54:44    501s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:54:44    501s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:54:44    501s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:54:44    501s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       Reset routing kernel
[12/01 19:54:44    501s] (I)       Started Global Routing ( Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       Started Initialization ( Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       totalPins=289581  totalGlobalPin=280863 (96.99%)
[12/01 19:54:44    501s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       Started Net group 1 ( Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       Started Generate topology (16T) ( Curr Mem: 3346.22 MB )
[12/01 19:54:44    501s] (I)       Finished Generate topology (16T) ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3354.22 MB )
[12/01 19:54:44    501s] (I)       total 2D Cap : 5431946 = (2467631 H, 2964315 V)
[12/01 19:54:44    501s] (I)       #blocked areas for congestion spreading : 93
[12/01 19:54:44    501s] [NR-eGR] Layer group 1: route 95672 net(s) in layer range [2, 6]
[12/01 19:54:44    501s] (I)       
[12/01 19:54:44    501s] (I)       ============  Phase 1a Route ============
[12/01 19:54:44    501s] (I)       Started Phase 1a ( Curr Mem: 3354.22 MB )
[12/01 19:54:44    501s] (I)       Started Pattern routing (16T) ( Curr Mem: 3354.22 MB )
[12/01 19:54:44    502s] (I)       Finished Pattern routing (16T) ( CPU: 0.62 sec, Real: 0.16 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:54:44    502s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Usage: 971301 = (485564 H, 485737 V) = (19.68% H, 16.39% V) = (1.903e+06um H, 1.904e+06um V)
[12/01 19:54:44    502s] (I)       Started Add via demand to 2D ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Phase 1a ( CPU: 0.68 sec, Real: 0.22 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       
[12/01 19:54:44    502s] (I)       ============  Phase 1b Route ============
[12/01 19:54:44    502s] (I)       Started Phase 1b ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Monotonic routing (16T) ( CPU: 0.12 sec, Real: 0.07 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Usage: 971831 = (485789 H, 486042 V) = (19.69% H, 16.40% V) = (1.904e+06um H, 1.905e+06um V)
[12/01 19:54:44    502s] (I)       Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.809578e+06um
[12/01 19:54:44    502s] (I)       Congestion metric : 0.02%H 0.00%V, 0.03%HV
[12/01 19:54:44    502s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:54:44    502s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.07 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       
[12/01 19:54:44    502s] (I)       ============  Phase 1c Route ============
[12/01 19:54:44    502s] (I)       Started Phase 1c ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Two level routing ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Level2 Grid: 94 x 94
[12/01 19:54:44    502s] (I)       Started Two Level Routing ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Usage: 971831 = (485789 H, 486042 V) = (19.69% H, 16.40% V) = (1.904e+06um H, 1.905e+06um V)
[12/01 19:54:44    502s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       
[12/01 19:54:44    502s] (I)       ============  Phase 1d Route ============
[12/01 19:54:44    502s] (I)       Started Phase 1d ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Detoured routing ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Usage: 971898 = (485791 H, 486107 V) = (19.69% H, 16.40% V) = (1.904e+06um H, 1.906e+06um V)
[12/01 19:54:44    502s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       
[12/01 19:54:44    502s] (I)       ============  Phase 1e Route ============
[12/01 19:54:44    502s] (I)       Started Phase 1e ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Route legalization ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Usage: 971898 = (485791 H, 486107 V) = (19.69% H, 16.40% V) = (1.904e+06um H, 1.906e+06um V)
[12/01 19:54:44    502s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.809840e+06um
[12/01 19:54:44    502s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       
[12/01 19:54:44    502s] (I)       ============  Phase 1l Route ============
[12/01 19:54:44    502s] (I)       Started Phase 1l ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Started Layer assignment (16T) ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    502s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    503s] (I)       Finished Layer assignment (16T) ( CPU: 1.35 sec, Real: 0.20 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    503s] (I)       Finished Phase 1l ( CPU: 1.35 sec, Real: 0.20 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    503s] (I)       Finished Net group 1 ( CPU: 2.37 sec, Real: 0.66 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    503s] (I)       Started Clean cong LA ( Curr Mem: 3398.22 MB )
[12/01 19:54:44    503s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:44    503s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:54:44    503s] (I)       Layer  2:    1158149    342965       599      319739     1206877    (20.94%) 
[12/01 19:54:44    503s] (I)       Layer  3:    1261904    306185       157      238553     1288070    (15.63%) 
[12/01 19:54:44    503s] (I)       Layer  4:    1198843    244084        89      300370     1226246    (19.68%) 
[12/01 19:54:44    503s] (I)       Layer  5:    1203743    225129       483      307601     1219022    (20.15%) 
[12/01 19:54:44    503s] (I)       Layer  6:     611717     67766         1      144490      618817    (18.93%) 
[12/01 19:54:44    503s] (I)       Total:       5434356   1186129      1329     1310753     5559032    (19.08%) 
[12/01 19:54:44    503s] (I)       
[12/01 19:54:44    503s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:54:44    503s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:54:44    503s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:54:44    503s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 19:54:44    503s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:54:44    503s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:54:45    503s] [NR-eGR]  METAL2  (2)       528( 0.31%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[12/01 19:54:45    503s] [NR-eGR]  METAL3  (3)       139( 0.08%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/01 19:54:45    503s] [NR-eGR]  METAL4  (4)        76( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/01 19:54:45    503s] [NR-eGR]  METAL5  (5)       280( 0.16%)        22( 0.01%)        12( 0.01%)         1( 0.00%)   ( 0.18%) 
[12/01 19:54:45    503s] [NR-eGR]  METAL6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:54:45    503s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:54:45    503s] [NR-eGR] Total             1024( 0.12%)        32( 0.00%)        12( 0.00%)         1( 0.00%)   ( 0.12%) 
[12/01 19:54:45    503s] [NR-eGR] 
[12/01 19:54:45    503s] (I)       Finished Global Routing ( CPU: 2.41 sec, Real: 0.70 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       Started Export 3D cong map ( Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       total 2D Cap : 5445247 = (2470683 H, 2974564 V)
[12/01 19:54:45    503s] (I)       Started Export 2D cong map ( Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.05% H + 0.00% V
[12/01 19:54:45    503s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[12/01 19:54:45    503s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       ============= Track Assignment ============
[12/01 19:54:45    503s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       Started Track Assignment (16T) ( Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:54:45    503s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3398.22 MB )
[12/01 19:54:45    503s] (I)       Run Multi-thread track assignment
[12/01 19:54:45    505s] (I)       Finished Track Assignment (16T) ( CPU: 1.65 sec, Real: 0.14 sec, Curr Mem: 3382.22 MB )
[12/01 19:54:45    505s] (I)       Started Export ( Curr Mem: 3382.22 MB )
[12/01 19:54:45    505s] [NR-eGR] Started Export DB wires ( Curr Mem: 3374.22 MB )
[12/01 19:54:45    505s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3374.22 MB )
[12/01 19:54:45    505s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.39 sec, Real: 0.04 sec, Curr Mem: 3374.22 MB )
[12/01 19:54:45    505s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3374.22 MB )
[12/01 19:54:45    506s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 3374.22 MB )
[12/01 19:54:45    506s] [NR-eGR] Finished Export DB wires ( CPU: 0.51 sec, Real: 0.07 sec, Curr Mem: 3374.22 MB )
[12/01 19:54:45    506s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:54:45    506s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289488
[12/01 19:54:45    506s] [NR-eGR] METAL2  (2V) length: 8.460440e+05um, number of vias: 368642
[12/01 19:54:45    506s] [NR-eGR] METAL3  (3H) length: 1.095462e+06um, number of vias: 69455
[12/01 19:54:45    506s] [NR-eGR] METAL4  (4V) length: 9.249836e+05um, number of vias: 22673
[12/01 19:54:45    506s] [NR-eGR] METAL5  (5H) length: 8.448258e+05um, number of vias: 4692
[12/01 19:54:45    506s] [NR-eGR] METAL6  (6V) length: 2.668793e+05um, number of vias: 0
[12/01 19:54:45    506s] [NR-eGR] Total length: 3.978194e+06um, number of vias: 754950
[12/01 19:54:45    506s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:54:45    506s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 19:54:45    506s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:54:45    506s] (I)       Started Update net boxes ( Curr Mem: 3374.22 MB )
[12/01 19:54:45    506s] (I)       Finished Update net boxes ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3374.22 MB )
[12/01 19:54:45    506s] (I)       Started Update timing ( Curr Mem: 3374.22 MB )
[12/01 19:54:45    506s] (I)       Finished Update timing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3363.70 MB )
[12/01 19:54:45    506s] (I)       Finished Export ( CPU: 0.86 sec, Real: 0.29 sec, Curr Mem: 3363.70 MB )
[12/01 19:54:45    506s] (I)       Started Postprocess design ( Curr Mem: 3363.70 MB )
[12/01 19:54:45    506s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3240.70 MB )
[12/01 19:54:45    506s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.29 sec, Real: 1.50 sec, Curr Mem: 3240.70 MB )
[12/01 19:54:45    506s] Extraction called for design 'MAU_top_pads' of instances=94641 and nets=96362 using extraction engine 'preRoute' .
[12/01 19:54:45    506s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:54:45    506s] RC Extraction called in multi-corner(2) mode.
[12/01 19:54:45    506s] RCMode: PreRoute
[12/01 19:54:45    506s]       RC Corner Indexes            0       1   
[12/01 19:54:45    506s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:54:45    506s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:54:45    506s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:54:45    506s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:54:45    506s] Shrink Factor                : 1.00000
[12/01 19:54:45    506s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:54:45    506s] Using capacitance table file ...
[12/01 19:54:45    506s] 
[12/01 19:54:45    506s] Trim Metal Layers:
[12/01 19:54:45    506s] LayerId::1 widthSet size::4
[12/01 19:54:45    506s] LayerId::2 widthSet size::4
[12/01 19:54:45    506s] LayerId::3 widthSet size::4
[12/01 19:54:45    506s] LayerId::4 widthSet size::4
[12/01 19:54:45    506s] LayerId::5 widthSet size::4
[12/01 19:54:45    506s] LayerId::6 widthSet size::3
[12/01 19:54:45    506s] Updating RC grid for preRoute extraction ...
[12/01 19:54:45    506s] eee: pegSigSF::1.070000
[12/01 19:54:45    506s] Initializing multi-corner capacitance tables ... 
[12/01 19:54:45    506s] Initializing multi-corner resistance tables ...
[12/01 19:54:45    506s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:54:45    506s] eee: l::2 avDens::0.256924 usedTrk::21582.756007 availTrk::84004.478824 sigTrk::21582.756007
[12/01 19:54:45    506s] eee: l::3 avDens::0.330809 usedTrk::27945.450016 availTrk::84476.064288 sigTrk::27945.450016
[12/01 19:54:45    506s] eee: l::4 avDens::0.282555 usedTrk::23906.100755 availTrk::84606.859855 sigTrk::23906.100755
[12/01 19:54:45    506s] eee: l::5 avDens::0.276008 usedTrk::21689.874496 availTrk::78584.109020 sigTrk::21689.874496
[12/01 19:54:45    506s] eee: l::6 avDens::0.220680 usedTrk::6808.144530 availTrk::30850.733842 sigTrk::6808.144530
[12/01 19:54:45    506s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:54:45    506s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.381094 ; uaWl: 1.000000 ; uaWlH: 0.511963 ; aWlH: 0.000000 ; Pmax: 0.903700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:54:46    507s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3163.703M)
[12/01 19:54:46    507s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3163.7M
[12/01 19:54:46    507s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3163.7M
[12/01 19:54:46    507s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3163.7M
[12/01 19:54:46    507s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.103, REAL:0.009, MEM:3419.7M
[12/01 19:54:46    507s] Fast DP-INIT is on for default
[12/01 19:54:46    507s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.128, REAL:0.022, MEM:3419.7M
[12/01 19:54:46    507s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.139, REAL:0.033, MEM:3419.7M
[12/01 19:54:46    507s] Starting delay calculation for Setup views
[12/01 19:54:46    507s] #################################################################################
[12/01 19:54:46    507s] # Design Stage: PreRoute
[12/01 19:54:46    507s] # Design Name: MAU_top_pads
[12/01 19:54:46    507s] # Design Mode: 180nm
[12/01 19:54:46    507s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:54:46    507s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:54:46    507s] # Signoff Settings: SI Off 
[12/01 19:54:46    507s] #################################################################################
[12/01 19:54:46    509s] Topological Sorting (REAL = 0:00:00.0, MEM = 3267.8M, InitMEM = 3252.1M)
[12/01 19:54:46    509s] Calculate delays in BcWc mode...
[12/01 19:54:46    509s] Start delay calculation (fullDC) (16 T). (MEM=3267.82)
[12/01 19:54:46    510s] End AAE Lib Interpolated Model. (MEM=3280.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:54:47    522s] Total number of fetched objects 95700
[12/01 19:54:47    522s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:54:47    522s] End delay calculation. (MEM=3978.93 CPU=0:00:10.7 REAL=0:00:00.0)
[12/01 19:54:47    522s] End delay calculation (fullDC). (MEM=3978.93 CPU=0:00:13.1 REAL=0:00:01.0)
[12/01 19:54:47    522s] *** CDM Built up (cpu=0:00:15.7  real=0:00:01.0  mem= 3978.9M) ***
[12/01 19:54:48    524s] *** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:02.0 totSessionCpu=0:08:44 mem=3263.9M)
[12/01 19:54:48    525s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    241 (241)     |  -11.043   |    241 (241)     |
|   max_tran     |  22736 (86375)   |  -52.868   |  22736 (86422)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:05, mem = 2088.0M, totSessionCpu=0:08:46 **
[12/01 19:54:48    525s] *** InitOpt #1 [finish] : cpu/real = 0:00:25.4/0:00:05.0 (5.1), totSession cpu/real = 0:08:45.7/0:14:22.6 (0.6), mem = 3294.9M
[12/01 19:54:48    525s] 
[12/01 19:54:48    525s] =============================================================================================
[12/01 19:54:48    525s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/01 19:54:48    525s] =============================================================================================
[12/01 19:54:48    525s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:54:48    525s] ---------------------------------------------------------------------------------------------
[12/01 19:54:48    525s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:48    525s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (  30.3 % )     0:00:01.5 /  0:00:05.3    3.5
[12/01 19:54:48    525s] [ ExtractRC              ]      1   0:00:00.6  (  11.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:54:48    525s] [ TimingUpdate           ]      1   0:00:00.1  (   2.5 % )     0:00:01.9 /  0:00:17.0    9.1
[12/01 19:54:48    525s] [ FullDelayCalc          ]      1   0:00:01.7  (  35.3 % )     0:00:01.7 /  0:00:15.8    9.0
[12/01 19:54:48    525s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:02.3 /  0:00:18.7    8.1
[12/01 19:54:48    525s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/01 19:54:48    525s] [ DrvReport              ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:01.4    4.5
[12/01 19:54:48    525s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:48    525s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:54:48    525s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:48    525s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:48    525s] [ MISC                   ]          0:00:00.5  (   9.5 % )     0:00:00.5 /  0:00:00.7    1.5
[12/01 19:54:48    525s] ---------------------------------------------------------------------------------------------
[12/01 19:54:48    525s]  InitOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:25.4    5.1
[12/01 19:54:48    525s] ---------------------------------------------------------------------------------------------
[12/01 19:54:48    525s] 
[12/01 19:54:48    525s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/01 19:54:48    525s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:54:48    525s] ### Creating PhyDesignMc. totSessionCpu=0:08:46 mem=3294.9M
[12/01 19:54:48    525s] OPERPROF: Starting DPlace-Init at level 1, MEM:3294.9M
[12/01 19:54:48    525s] z: 2, totalTracks: 1
[12/01 19:54:48    525s] z: 4, totalTracks: 1
[12/01 19:54:48    525s] z: 6, totalTracks: 1
[12/01 19:54:48    525s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:48    525s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3294.9M
[12/01 19:54:48    525s] OPERPROF:     Starting CMU at level 3, MEM:3550.9M
[12/01 19:54:48    525s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3550.9M
[12/01 19:54:48    525s] 
[12/01 19:54:48    525s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:48    525s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:3550.9M
[12/01 19:54:48    525s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3550.9M
[12/01 19:54:48    525s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3550.9M
[12/01 19:54:48    525s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3550.9MB).
[12/01 19:54:48    525s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.075, MEM:3550.9M
[12/01 19:54:48    525s] TotalInstCnt at PhyDesignMc Initialization: 94,608
[12/01 19:54:48    525s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:46 mem=3296.4M
[12/01 19:54:48    525s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3296.4M
[12/01 19:54:48    526s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.161, REAL:0.033, MEM:3296.4M
[12/01 19:54:48    526s] TotalInstCnt at PhyDesignMc Destruction: 94,608
[12/01 19:54:48    526s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:54:48    526s] ### Creating PhyDesignMc. totSessionCpu=0:08:46 mem=3296.4M
[12/01 19:54:48    526s] OPERPROF: Starting DPlace-Init at level 1, MEM:3296.4M
[12/01 19:54:48    526s] z: 2, totalTracks: 1
[12/01 19:54:48    526s] z: 4, totalTracks: 1
[12/01 19:54:48    526s] z: 6, totalTracks: 1
[12/01 19:54:48    526s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:48    526s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3296.4M
[12/01 19:54:48    526s] OPERPROF:     Starting CMU at level 3, MEM:3520.4M
[12/01 19:54:48    526s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3520.4M
[12/01 19:54:48    526s] 
[12/01 19:54:48    526s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:48    526s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.027, MEM:3520.4M
[12/01 19:54:48    526s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3520.4M
[12/01 19:54:48    526s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3520.4M
[12/01 19:54:48    526s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3520.4MB).
[12/01 19:54:48    526s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.076, MEM:3520.4M
[12/01 19:54:48    526s] TotalInstCnt at PhyDesignMc Initialization: 94,608
[12/01 19:54:48    526s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:46 mem=3296.4M
[12/01 19:54:48    526s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3296.4M
[12/01 19:54:48    526s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.161, REAL:0.029, MEM:3296.4M
[12/01 19:54:48    526s] TotalInstCnt at PhyDesignMc Destruction: 94,608
[12/01 19:54:48    526s] *** Starting optimizing excluded clock nets MEM= 3296.4M) ***
[12/01 19:54:48    526s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3296.4M) ***
[12/01 19:54:48    526s] The useful skew maximum allowed delay set by user is: 1
[12/01 19:54:49    526s] Deleting Lib Analyzer.
[12/01 19:54:49    526s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:08:46.6/0:14:23.2 (0.6), mem = 3297.4M
[12/01 19:54:49    526s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:54:49    526s] Info: 27 io nets excluded
[12/01 19:54:49    526s] ### Creating LA Mngr. totSessionCpu=0:08:47 mem=3297.4M
[12/01 19:54:49    526s] ### Creating LA Mngr, finished. totSessionCpu=0:08:47 mem=3297.4M
[12/01 19:54:49    526s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 19:54:49    526s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.1
[12/01 19:54:49    526s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:54:49    526s] ### Creating PhyDesignMc. totSessionCpu=0:08:47 mem=3297.4M
[12/01 19:54:49    526s] OPERPROF: Starting DPlace-Init at level 1, MEM:3297.4M
[12/01 19:54:49    526s] z: 2, totalTracks: 1
[12/01 19:54:49    526s] z: 4, totalTracks: 1
[12/01 19:54:49    526s] z: 6, totalTracks: 1
[12/01 19:54:49    526s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:49    526s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3297.4M
[12/01 19:54:49    526s] OPERPROF:     Starting CMU at level 3, MEM:3521.4M
[12/01 19:54:49    526s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.004, MEM:3521.4M
[12/01 19:54:49    526s] 
[12/01 19:54:49    526s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:49    526s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.027, MEM:3521.4M
[12/01 19:54:49    526s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3521.4M
[12/01 19:54:49    526s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3521.4M
[12/01 19:54:49    526s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3521.4MB).
[12/01 19:54:49    526s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.074, MEM:3521.4M
[12/01 19:54:49    527s] TotalInstCnt at PhyDesignMc Initialization: 94,608
[12/01 19:54:49    527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:47 mem=3297.4M
[12/01 19:54:49    527s] ### Creating TopoMgr, started
[12/01 19:54:49    527s] ### Creating TopoMgr, finished
[12/01 19:54:49    527s] 
[12/01 19:54:49    527s] Footprint cell information for calculating maxBufDist
[12/01 19:54:49    527s] *info: There are 1 candidate Buffer cell
[12/01 19:54:49    527s] *info: There are 6 candidate Inverter cell
[12/01 19:54:49    527s] 
[12/01 19:54:49    527s] #optDebug: Start CG creation (mem=3297.4M)
[12/01 19:54:49    527s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/01 19:54:49    527s] (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgPrt (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgEgp (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgPbk (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgNrb(cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgObs (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgCon (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s]  ...processing cgPdm (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3403.6M)
[12/01 19:54:49    527s] ### Creating RouteCongInterface, started
[12/01 19:54:49    527s] 
[12/01 19:54:49    527s] Creating Lib Analyzer ...
[12/01 19:54:49    527s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:54:49    527s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:54:49    527s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:54:49    527s] 
[12/01 19:54:49    527s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:54:49    527s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:48 mem=3403.6M
[12/01 19:54:49    527s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:48 mem=3403.6M
[12/01 19:54:49    527s] Creating Lib Analyzer, finished. 
[12/01 19:54:49    527s] 
[12/01 19:54:49    527s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:54:49    527s] 
[12/01 19:54:49    527s] #optDebug: {0, 1.000}
[12/01 19:54:49    527s] ### Creating RouteCongInterface, finished
[12/01 19:54:50    528s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3810.0M
[12/01 19:54:50    528s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3810.0M
[12/01 19:54:50    528s] 
[12/01 19:54:50    528s] Netlist preparation processing... 
[12/01 19:54:50    528s] Removed 2 instances
[12/01 19:54:50    528s] **WARN: (IMPOPT-7098):	WARNING: bf_pad is an undriven net with 1 fanouts.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[7] is an undriven net with 1148 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[6] is an undriven net with 2040 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[5] is an undriven net with 1580 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[4] is an undriven net with 1232 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[3] is an undriven net with 2028 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[2] is an undriven net with 1568 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[1] is an undriven net with 1564 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] **WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[0] is an undriven net with 1104 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
[12/01 19:54:50    528s] *info: Marking 0 isolation instances dont touch
[12/01 19:54:50    528s] *info: Marking 0 level shifter instances dont touch
[12/01 19:54:50    528s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3663.2M
[12/01 19:54:50    529s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.158, REAL:0.030, MEM:3354.7M
[12/01 19:54:50    529s] TotalInstCnt at PhyDesignMc Destruction: 94,606
[12/01 19:54:50    529s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.1
[12/01 19:54:50    529s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.4/0:00:01.3 (1.8), totSession cpu/real = 0:08:49.0/0:14:24.5 (0.6), mem = 3354.7M
[12/01 19:54:50    529s] 
[12/01 19:54:50    529s] =============================================================================================
[12/01 19:54:50    529s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/01 19:54:50    529s] =============================================================================================
[12/01 19:54:50    529s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:54:50    529s] ---------------------------------------------------------------------------------------------
[12/01 19:54:50    529s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:54:50    529s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:50    529s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  20.0 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:54:50    529s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:54:50    529s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:54:50    529s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:50    529s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:50    529s] [ MISC                   ]          0:00:00.7  (  50.1 % )     0:00:00.7 /  0:00:01.5    2.2
[12/01 19:54:50    529s] ---------------------------------------------------------------------------------------------
[12/01 19:54:50    529s]  SimplifyNetlist #1 TOTAL           0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:02.4    1.8
[12/01 19:54:50    529s] ---------------------------------------------------------------------------------------------
[12/01 19:54:50    529s] 
[12/01 19:54:50    529s] Deleting Lib Analyzer.
[12/01 19:54:50    529s] Begin: GigaOpt high fanout net optimization
[12/01 19:54:50    529s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 19:54:50    529s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 19:54:50    529s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:08:49.7/0:14:24.9 (0.6), mem = 3354.7M
[12/01 19:54:50    529s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:54:50    529s] Info: 27 io nets excluded
[12/01 19:54:50    529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.2
[12/01 19:54:50    529s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:54:50    529s] ### Creating PhyDesignMc. totSessionCpu=0:08:50 mem=3354.7M
[12/01 19:54:50    529s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:54:50    529s] OPERPROF: Starting DPlace-Init at level 1, MEM:3354.7M
[12/01 19:54:50    529s] z: 2, totalTracks: 1
[12/01 19:54:50    529s] z: 4, totalTracks: 1
[12/01 19:54:50    529s] z: 6, totalTracks: 1
[12/01 19:54:50    529s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:50    529s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3354.7M
[12/01 19:54:50    529s] OPERPROF:     Starting CMU at level 3, MEM:3578.7M
[12/01 19:54:50    529s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3578.7M
[12/01 19:54:50    529s] 
[12/01 19:54:50    529s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:50    529s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.037, MEM:3578.7M
[12/01 19:54:50    529s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3578.7M
[12/01 19:54:50    529s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3578.7M
[12/01 19:54:50    529s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3578.7MB).
[12/01 19:54:50    529s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:3578.7M
[12/01 19:54:51    530s] TotalInstCnt at PhyDesignMc Initialization: 94,606
[12/01 19:54:51    530s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:50 mem=3354.7M
[12/01 19:54:51    530s] ### Creating RouteCongInterface, started
[12/01 19:54:51    530s] 
[12/01 19:54:51    530s] Creating Lib Analyzer ...
[12/01 19:54:51    530s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:54:51    530s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:54:51    530s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:54:51    530s] 
[12/01 19:54:51    530s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:54:51    530s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:50 mem=3354.7M
[12/01 19:54:51    530s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:50 mem=3354.7M
[12/01 19:54:51    530s] Creating Lib Analyzer, finished. 
[12/01 19:54:51    530s] 
[12/01 19:54:51    530s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:54:51    530s] 
[12/01 19:54:51    530s] #optDebug: {0, 1.000}
[12/01 19:54:51    530s] ### Creating RouteCongInterface, finished
[12/01 19:54:51    530s] {MG  {5 0 23.9 0.585875} }
[12/01 19:54:51    532s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:54:51    532s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:54:51    532s] Info: violation cost 3.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[12/01 19:54:51    532s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3762.1M
[12/01 19:54:51    532s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3762.1M
[12/01 19:54:51    533s] +---------+---------+--------+--------+------------+--------+
[12/01 19:54:51    533s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:54:51    533s] +---------+---------+--------+--------+------------+--------+
[12/01 19:54:51    533s] |   69.82%|        -|   0.000|   0.000|   0:00:00.0| 3762.1M|
[12/01 19:54:51    533s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:54:51    533s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:54:51    533s] Info: violation cost 3.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[12/01 19:54:53    542s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:54:53    542s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:54:53    542s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:54:53    542s] |   70.54%|      866|   0.000|   0.000|   0:00:02.0| 4568.9M|
[12/01 19:54:53    542s] +---------+---------+--------+--------+------------+--------+
[12/01 19:54:53    542s] 
[12/01 19:54:53    542s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:09.0 real=0:00:02.0 mem=4568.9M) ***
[12/01 19:54:53    542s] Bottom Preferred Layer:
[12/01 19:54:53    542s]     None
[12/01 19:54:53    542s] Via Pillar Rule:
[12/01 19:54:53    542s]     None
[12/01 19:54:53    542s] Total-nets :: 96564, Stn-nets :: 923, ratio :: 0.955843 %
[12/01 19:54:53    542s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3530.1M
[12/01 19:54:53    542s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.162, REAL:0.030, MEM:3484.6M
[12/01 19:54:53    542s] TotalInstCnt at PhyDesignMc Destruction: 95,472
[12/01 19:54:53    542s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.2
[12/01 19:54:53    542s] *** DrvOpt #1 [finish] : cpu/real = 0:00:12.8/0:00:02.6 (4.8), totSession cpu/real = 0:09:02.5/0:14:27.5 (0.6), mem = 3484.6M
[12/01 19:54:53    542s] 
[12/01 19:54:53    542s] =============================================================================================
[12/01 19:54:53    542s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/01 19:54:53    542s] =============================================================================================
[12/01 19:54:53    542s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:54:53    542s] ---------------------------------------------------------------------------------------------
[12/01 19:54:53    542s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:54:53    542s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:54:53    542s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:53    542s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.3 % )     0:00:00.3 /  0:00:00.6    2.0
[12/01 19:54:53    542s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:54:53    542s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:53    542s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:08.9    6.8
[12/01 19:54:53    542s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:53    542s] [ OptEval                ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:01.2    9.3
[12/01 19:54:53    542s] [ OptCommit              ]      1   0:00:00.3  (  11.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 19:54:53    542s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:01.2    7.4
[12/01 19:54:53    542s] [ PostCommitDelayUpdate  ]      1   0:00:00.3  (  12.2 % )     0:00:00.7 /  0:00:06.2    8.8
[12/01 19:54:53    542s] [ IncrDelayCalc          ]     38   0:00:00.4  (  14.3 % )     0:00:00.4 /  0:00:05.9   15.5
[12/01 19:54:53    542s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.2    7.0
[12/01 19:54:53    542s] [ MISC                   ]          0:00:00.7  (  25.5 % )     0:00:00.7 /  0:00:02.8    4.2
[12/01 19:54:53    542s] ---------------------------------------------------------------------------------------------
[12/01 19:54:53    542s]  DrvOpt #1 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:12.8    4.8
[12/01 19:54:53    542s] ---------------------------------------------------------------------------------------------
[12/01 19:54:53    542s] 
[12/01 19:54:53    542s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 19:54:53    542s] End: GigaOpt high fanout net optimization
[12/01 19:54:53    542s] Begin: GigaOpt DRV Optimization
[12/01 19:54:53    542s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 16 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 19:54:53    542s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:09:02.5/0:14:27.6 (0.6), mem = 3484.6M
[12/01 19:54:53    542s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:54:53    542s] Info: 27 io nets excluded
[12/01 19:54:53    542s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.3
[12/01 19:54:53    542s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:54:53    542s] ### Creating PhyDesignMc. totSessionCpu=0:09:03 mem=3484.6M
[12/01 19:54:53    542s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:54:53    542s] OPERPROF: Starting DPlace-Init at level 1, MEM:3484.6M
[12/01 19:54:53    542s] z: 2, totalTracks: 1
[12/01 19:54:53    542s] z: 4, totalTracks: 1
[12/01 19:54:53    542s] z: 6, totalTracks: 1
[12/01 19:54:53    542s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:53    542s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3484.6M
[12/01 19:54:53    542s] OPERPROF:     Starting CMU at level 3, MEM:3708.6M
[12/01 19:54:53    542s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3740.6M
[12/01 19:54:53    542s] 
[12/01 19:54:53    542s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:53    542s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.039, MEM:3740.6M
[12/01 19:54:53    542s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3740.6M
[12/01 19:54:53    542s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3740.6M
[12/01 19:54:53    542s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3740.6MB).
[12/01 19:54:53    542s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.087, MEM:3740.6M
[12/01 19:54:53    543s] TotalInstCnt at PhyDesignMc Initialization: 95,472
[12/01 19:54:53    543s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:03 mem=3484.6M
[12/01 19:54:53    543s] ### Creating RouteCongInterface, started
[12/01 19:54:53    543s] 
[12/01 19:54:53    543s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:54:53    543s] 
[12/01 19:54:53    543s] #optDebug: {0, 1.000}
[12/01 19:54:53    543s] ### Creating RouteCongInterface, finished
[12/01 19:54:53    543s] {MG  {5 0 23.9 0.585875} }
[12/01 19:54:54    545s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3890.9M
[12/01 19:54:54    545s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3890.9M
[12/01 19:54:54    546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:54:54    546s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:54:54    546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:54:54    546s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:54:54    546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:54:54    546s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:54:54    546s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:54:54    546s] Info: violation cost 185818.843750 (cap = 428.858582, tran = 185390.031250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:54:54    546s] |  8883| 45074|   -17.09|   223|   223|    -1.48|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 70.54%|          |         |
[12/01 19:54:58    577s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:54:58    577s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:54:58    577s] Info: violation cost 5.204686 (cap = 0.002787, tran = 5.201900, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:54:58    578s] |     5|    13|    -0.62|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|    1518|    3084|      81| 72.94%| 0:00:04.0|  4613.9M|
[12/01 19:54:58    578s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:54:58    578s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:54:58    578s] Info: violation cost 10.113361 (cap = 0.000000, tran = 10.113361, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:54:58    578s] |     6|    15|    -3.58|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       1|       0|       1| 72.94%| 0:00:00.0|  4613.9M|
[12/01 19:54:58    578s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] ###############################################################################
[12/01 19:54:58    578s] #
[12/01 19:54:58    578s] #  Large fanout net report:  
[12/01 19:54:58    578s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:54:58    578s] #     - current density: 72.94
[12/01 19:54:58    578s] #
[12/01 19:54:58    578s] #  List of high fanout nets:
[12/01 19:54:58    578s] #
[12/01 19:54:58    578s] ###############################################################################
[12/01 19:54:58    578s] Bottom Preferred Layer:
[12/01 19:54:58    578s]     None
[12/01 19:54:58    578s] Via Pillar Rule:
[12/01 19:54:58    578s]     None
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] =======================================================================
[12/01 19:54:58    578s]                 Reasons for remaining drv violations
[12/01 19:54:58    578s] =======================================================================
[12/01 19:54:58    578s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] MultiBuffering failure reasons
[12/01 19:54:58    578s] ------------------------------------------------
[12/01 19:54:58    578s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] *** Finish DRV Fixing (cpu=0:00:32.5 real=0:00:04.0 mem=4613.9M) ***
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] Total-nets :: 101167, Stn-nets :: 1357, ratio :: 1.34135 %
[12/01 19:54:58    578s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3578.0M
[12/01 19:54:58    578s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.164, REAL:0.035, MEM:3527.5M
[12/01 19:54:58    578s] TotalInstCnt at PhyDesignMc Destruction: 100,075
[12/01 19:54:58    578s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.3
[12/01 19:54:58    578s] *** DrvOpt #2 [finish] : cpu/real = 0:00:36.0/0:00:05.4 (6.7), totSession cpu/real = 0:09:38.5/0:14:32.9 (0.7), mem = 3527.5M
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] =============================================================================================
[12/01 19:54:58    578s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/01 19:54:58    578s] =============================================================================================
[12/01 19:54:58    578s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:54:58    578s] ---------------------------------------------------------------------------------------------
[12/01 19:54:58    578s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:54:58    578s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:58    578s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.6    2.0
[12/01 19:54:58    578s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 19:54:58    578s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:58    578s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:04.0 /  0:00:30.8    7.6
[12/01 19:54:58    578s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:54:58    578s] [ OptEval                ]      8   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:05.6   14.8
[12/01 19:54:58    578s] [ OptCommit              ]      8   0:00:00.7  (  13.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 19:54:58    578s] [ IncrTimingUpdate       ]      8   0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:04.0    7.5
[12/01 19:54:58    578s] [ PostCommitDelayUpdate  ]      8   0:00:01.1  (  21.3 % )     0:00:02.4 /  0:00:20.5    8.6
[12/01 19:54:58    578s] [ IncrDelayCalc          ]    120   0:00:01.2  (  23.2 % )     0:00:01.2 /  0:00:19.4   15.6
[12/01 19:54:58    578s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:01.1   11.3
[12/01 19:54:58    578s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.3   11.3
[12/01 19:54:58    578s] [ MISC                   ]          0:00:00.6  (  11.9 % )     0:00:00.6 /  0:00:02.9    4.6
[12/01 19:54:58    578s] ---------------------------------------------------------------------------------------------
[12/01 19:54:58    578s]  DrvOpt #2 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:36.0    6.7
[12/01 19:54:58    578s] ---------------------------------------------------------------------------------------------
[12/01 19:54:58    578s] 
[12/01 19:54:58    578s] End: GigaOpt DRV Optimization
[12/01 19:54:58    578s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 19:54:58    578s] **optDesign ... cpu = 0:01:18, real = 0:00:15, mem = 2263.6M, totSessionCpu=0:09:38 **
[12/01 19:54:59    578s] 
[12/01 19:54:59    578s] Active setup views:
[12/01 19:54:59    578s]  wc
[12/01 19:54:59    578s]   Dominating endpoints: 0
[12/01 19:54:59    578s]   Dominating TNS: -0.000
[12/01 19:54:59    578s] 
[12/01 19:54:59    578s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 19:54:59    578s] Deleting Lib Analyzer.
[12/01 19:54:59    578s] Begin: GigaOpt Global Optimization
[12/01 19:54:59    578s] *info: use new DP (enabled)
[12/01 19:54:59    578s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 19:54:59    578s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:54:59    578s] Info: 27 io nets excluded
[12/01 19:54:59    578s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:09:38.9/0:14:33.3 (0.7), mem = 3527.0M
[12/01 19:54:59    578s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.4
[12/01 19:54:59    578s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:54:59    578s] ### Creating PhyDesignMc. totSessionCpu=0:09:39 mem=3527.0M
[12/01 19:54:59    578s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:54:59    578s] OPERPROF: Starting DPlace-Init at level 1, MEM:3527.0M
[12/01 19:54:59    578s] z: 2, totalTracks: 1
[12/01 19:54:59    578s] z: 4, totalTracks: 1
[12/01 19:54:59    578s] z: 6, totalTracks: 1
[12/01 19:54:59    578s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:54:59    578s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3527.0M
[12/01 19:54:59    578s] OPERPROF:     Starting CMU at level 3, MEM:3783.0M
[12/01 19:54:59    578s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3783.0M
[12/01 19:54:59    578s] 
[12/01 19:54:59    578s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:54:59    578s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.040, MEM:3783.0M
[12/01 19:54:59    578s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3783.0M
[12/01 19:54:59    578s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3783.0M
[12/01 19:54:59    579s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3783.0MB).
[12/01 19:54:59    579s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.092, MEM:3783.0M
[12/01 19:54:59    579s] TotalInstCnt at PhyDesignMc Initialization: 100,075
[12/01 19:54:59    579s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:40 mem=3528.5M
[12/01 19:54:59    579s] ### Creating RouteCongInterface, started
[12/01 19:54:59    579s] 
[12/01 19:54:59    579s] Creating Lib Analyzer ...
[12/01 19:54:59    579s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:54:59    579s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:54:59    579s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:54:59    579s] 
[12/01 19:54:59    579s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:54:59    579s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:40 mem=3528.5M
[12/01 19:54:59    579s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:40 mem=3528.5M
[12/01 19:54:59    579s] Creating Lib Analyzer, finished. 
[12/01 19:54:59    579s] 
[12/01 19:54:59    579s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:54:59    579s] 
[12/01 19:54:59    579s] #optDebug: {0, 1.000}
[12/01 19:54:59    579s] ### Creating RouteCongInterface, finished
[12/01 19:54:59    579s] {MG  {5 0 23.9 0.585875} }
[12/01 19:55:00    580s] *info: 27 io nets excluded
[12/01 19:55:00    580s] *info: 1 multi-driver net excluded.
[12/01 19:55:00    580s] *info: 662 no-driver nets excluded.
[12/01 19:55:00    581s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3934.9M
[12/01 19:55:00    581s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3934.9M
[12/01 19:55:00    581s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:55:00    581s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:55:00    581s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/01 19:55:00    581s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[12/01 19:55:00    581s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[12/01 19:55:00    581s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[12/01 19:55:00    581s] |   0.000|   0.000|   72.94%|   0:00:00.0| 3943.9M|        wc|       NA| NA          |
[12/01 19:55:00    581s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[12/01 19:55:00    581s] 
[12/01 19:55:00    581s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3943.9M) ***
[12/01 19:55:00    581s] 
[12/01 19:55:00    581s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3943.9M) ***
[12/01 19:55:00    581s] Bottom Preferred Layer:
[12/01 19:55:00    581s]     None
[12/01 19:55:00    581s] Via Pillar Rule:
[12/01 19:55:00    581s]     None
[12/01 19:55:00    581s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/01 19:55:00    581s] Total-nets :: 101167, Stn-nets :: 1357, ratio :: 1.34135 %
[12/01 19:55:00    581s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3536.0M
[12/01 19:55:00    581s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.179, REAL:0.040, MEM:3535.5M
[12/01 19:55:00    581s] TotalInstCnt at PhyDesignMc Destruction: 100,075
[12/01 19:55:00    581s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.4
[12/01 19:55:00    581s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:02.9/0:00:01.6 (1.8), totSession cpu/real = 0:09:41.8/0:14:34.9 (0.7), mem = 3535.5M
[12/01 19:55:00    581s] 
[12/01 19:55:00    581s] =============================================================================================
[12/01 19:55:00    581s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/01 19:55:00    581s] =============================================================================================
[12/01 19:55:00    581s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:55:00    581s] ---------------------------------------------------------------------------------------------
[12/01 19:55:00    581s] [ SlackTraversorInit     ]      1   0:00:00.2  (  11.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:55:00    581s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 19:55:00    581s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:00    581s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  18.8 % )     0:00:00.3 /  0:00:00.6    2.0
[12/01 19:55:00    581s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:55:00    581s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:00    581s] [ TransformInit          ]      1   0:00:00.6  (  36.5 % )     0:00:00.6 /  0:00:01.3    2.3
[12/01 19:55:00    581s] [ MISC                   ]          0:00:00.3  (  21.3 % )     0:00:00.3 /  0:00:00.5    1.6
[12/01 19:55:00    581s] ---------------------------------------------------------------------------------------------
[12/01 19:55:00    581s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.9    1.8
[12/01 19:55:00    581s] ---------------------------------------------------------------------------------------------
[12/01 19:55:00    581s] 
[12/01 19:55:00    581s] End: GigaOpt Global Optimization
[12/01 19:55:00    581s] *** Check timing (0:00:00.0)
[12/01 19:55:00    581s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 19:55:00    581s] Deleting Lib Analyzer.
[12/01 19:55:00    581s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 19:55:00    581s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:55:00    581s] Info: 27 io nets excluded
[12/01 19:55:00    581s] ### Creating LA Mngr. totSessionCpu=0:09:42 mem=3535.5M
[12/01 19:55:00    581s] ### Creating LA Mngr, finished. totSessionCpu=0:09:42 mem=3535.5M
[12/01 19:55:00    581s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 19:55:00    581s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:55:00    581s] ### Creating PhyDesignMc. totSessionCpu=0:09:42 mem=3911.3M
[12/01 19:55:00    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:3911.3M
[12/01 19:55:00    581s] z: 2, totalTracks: 1
[12/01 19:55:00    581s] z: 4, totalTracks: 1
[12/01 19:55:00    581s] z: 6, totalTracks: 1
[12/01 19:55:00    581s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:55:00    581s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3911.3M
[12/01 19:55:00    581s] OPERPROF:     Starting CMU at level 3, MEM:4167.3M
[12/01 19:55:00    581s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4167.3M
[12/01 19:55:00    581s] 
[12/01 19:55:00    581s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:55:00    581s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.045, MEM:4167.3M
[12/01 19:55:00    581s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4167.3M
[12/01 19:55:00    581s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4167.3M
[12/01 19:55:00    582s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4167.3MB).
[12/01 19:55:00    582s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.100, MEM:4167.3M
[12/01 19:55:01    582s] TotalInstCnt at PhyDesignMc Initialization: 100,075
[12/01 19:55:01    582s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:43 mem=3943.3M
[12/01 19:55:01    582s] Begin: Area Reclaim Optimization
[12/01 19:55:01    582s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:09:42.5/0:14:35.4 (0.7), mem = 3943.3M
[12/01 19:55:01    582s] 
[12/01 19:55:01    582s] Creating Lib Analyzer ...
[12/01 19:55:01    582s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:55:01    582s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:55:01    582s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:55:01    582s] 
[12/01 19:55:01    582s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:55:01    582s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:43 mem=3945.4M
[12/01 19:55:01    582s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:43 mem=3945.4M
[12/01 19:55:01    582s] Creating Lib Analyzer, finished. 
[12/01 19:55:01    582s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.5
[12/01 19:55:01    582s] ### Creating RouteCongInterface, started
[12/01 19:55:01    582s] 
[12/01 19:55:01    582s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:55:01    582s] 
[12/01 19:55:01    582s] #optDebug: {0, 1.000}
[12/01 19:55:01    582s] ### Creating RouteCongInterface, finished
[12/01 19:55:01    582s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3945.4M
[12/01 19:55:01    582s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:3945.4M
[12/01 19:55:01    583s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.94
[12/01 19:55:01    583s] +---------+---------+--------+--------+------------+--------+
[12/01 19:55:01    583s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:55:01    583s] +---------+---------+--------+--------+------------+--------+
[12/01 19:55:01    583s] |   72.94%|        -|   0.000|   0.000|   0:00:00.0| 3946.4M|
[12/01 19:55:02    588s] |   72.94%|        0|   0.000|   0.000|   0:00:01.0| 4270.6M|
[12/01 19:55:02    588s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:55:02    588s] |   72.94%|        0|   0.000|   0.000|   0:00:00.0| 4270.6M|
[12/01 19:55:04    599s] |   72.64%|      458|   0.000|   0.000|   0:00:02.0| 4648.2M|
[12/01 19:55:06    619s] |   72.22%|     1041|   0.000|   0.000|   0:00:02.0| 4648.2M|
[12/01 19:55:06    621s] |   72.21%|       28|   0.000|   0.000|   0:00:00.0| 4649.2M|
[12/01 19:55:07    622s] |   72.21%|        0|   0.000|   0.000|   0:00:01.0| 4649.2M|
[12/01 19:55:07    622s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:55:07    622s] |   72.21%|        0|   0.000|   0.000|   0:00:00.0| 4649.2M|
[12/01 19:55:07    622s] +---------+---------+--------+--------+------------+--------+
[12/01 19:55:07    622s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.21
[12/01 19:55:07    622s] 
[12/01 19:55:07    622s] ** Summary: Restruct = 0 Buffer Deletion = 253 Declone = 328 Resize = 1067 **
[12/01 19:55:07    622s] --------------------------------------------------------------
[12/01 19:55:07    622s] |                                   | Total     | Sequential |
[12/01 19:55:07    622s] --------------------------------------------------------------
[12/01 19:55:07    622s] | Num insts resized                 |    1054  |       0    |
[12/01 19:55:07    622s] | Num insts undone                  |       2  |       0    |
[12/01 19:55:07    622s] | Num insts Downsized               |    1054  |       0    |
[12/01 19:55:07    622s] | Num insts Samesized               |       0  |       0    |
[12/01 19:55:07    622s] | Num insts Upsized                 |       0  |       0    |
[12/01 19:55:07    622s] | Num multiple commits+uncommits    |      13  |       -    |
[12/01 19:55:07    622s] --------------------------------------------------------------
[12/01 19:55:07    622s] Bottom Preferred Layer:
[12/01 19:55:07    622s]     None
[12/01 19:55:07    622s] Via Pillar Rule:
[12/01 19:55:07    622s]     None
[12/01 19:55:07    622s] End: Core Area Reclaim Optimization (cpu = 0:00:40.0) (real = 0:00:06.0) **
[12/01 19:55:07    622s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.5
[12/01 19:55:07    622s] *** AreaOpt #1 [finish] : cpu/real = 0:00:40.0/0:00:06.1 (6.5), totSession cpu/real = 0:10:22.5/0:14:41.5 (0.7), mem = 4649.2M
[12/01 19:55:07    622s] 
[12/01 19:55:07    622s] =============================================================================================
[12/01 19:55:07    622s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/01 19:55:07    622s] =============================================================================================
[12/01 19:55:07    622s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:55:07    622s] ---------------------------------------------------------------------------------------------
[12/01 19:55:07    622s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:55:07    622s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:55:07    622s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:07    622s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.2
[12/01 19:55:07    622s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:07    622s] [ OptSingleIteration     ]      7   0:00:00.4  (   6.0 % )     0:00:04.5 /  0:00:38.2    8.5
[12/01 19:55:07    622s] [ OptGetWeight           ]    556   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:07    622s] [ OptEval                ]    556   0:00:00.9  (  14.8 % )     0:00:00.9 /  0:00:12.6   13.8
[12/01 19:55:07    622s] [ OptCommit              ]    556   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.3
[12/01 19:55:07    622s] [ IncrTimingUpdate       ]     96   0:00:01.4  (  22.3 % )     0:00:01.4 /  0:00:11.9    8.7
[12/01 19:55:07    622s] [ PostCommitDelayUpdate  ]    558   0:00:00.8  (  12.6 % )     0:00:01.6 /  0:00:13.1    8.0
[12/01 19:55:07    622s] [ IncrDelayCalc          ]    511   0:00:00.9  (  14.0 % )     0:00:00.9 /  0:00:12.3   14.3
[12/01 19:55:07    622s] [ MISC                   ]          0:00:01.3  (  20.8 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 19:55:07    622s] ---------------------------------------------------------------------------------------------
[12/01 19:55:07    622s]  AreaOpt #1 TOTAL                   0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:40.0    6.5
[12/01 19:55:07    622s] ---------------------------------------------------------------------------------------------
[12/01 19:55:07    622s] 
[12/01 19:55:07    622s] Executing incremental physical updates
[12/01 19:55:07    622s] Executing incremental physical updates
[12/01 19:55:07    622s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3587.9M
[12/01 19:55:07    622s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.169, REAL:0.032, MEM:3540.4M
[12/01 19:55:07    622s] TotalInstCnt at PhyDesignMc Destruction: 99,495
[12/01 19:55:07    622s] End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:06, mem=3540.41M, totSessionCpu=0:10:23).
[12/01 19:55:07    623s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3540.4M
[12/01 19:55:07    623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:3764.4M
[12/01 19:55:07    623s] **INFO: Flow update: Design is easy to close.
[12/01 19:55:07    623s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:10:23.1/0:14:42.0 (0.7), mem = 3540.4M
[12/01 19:55:07    623s] 
[12/01 19:55:07    623s] *** Start incrementalPlace ***
[12/01 19:55:07    623s] User Input Parameters:
[12/01 19:55:07    623s] - Congestion Driven    : On
[12/01 19:55:07    623s] - Timing Driven        : On
[12/01 19:55:07    623s] - Area-Violation Based : On
[12/01 19:55:07    623s] - Start Rollback Level : -5
[12/01 19:55:07    623s] - Legalized            : On
[12/01 19:55:07    623s] - Window Based         : Off
[12/01 19:55:07    623s] - eDen incr mode       : Off
[12/01 19:55:07    623s] - Small incr mode      : Off
[12/01 19:55:07    623s] 
[12/01 19:55:07    623s] no activity file in design. spp won't run.
[12/01 19:55:07    623s] 
[12/01 19:55:07    623s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:55:07    623s] Deleting Lib Analyzer.
[12/01 19:55:07    623s] 
[12/01 19:55:07    623s] TimeStamp Deleting Cell Server End ...
[12/01 19:55:07    623s] Effort level <high> specified for reg2reg path_group
[12/01 19:55:08    624s] No Views given, use default active views for adaptive view pruning
[12/01 19:55:08    624s] SKP will enable view:
[12/01 19:55:08    624s]   wc
[12/01 19:55:08    624s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3540.4M
[12/01 19:55:08    624s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.016, REAL:0.017, MEM:3540.4M
[12/01 19:55:08    624s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3540.4M
[12/01 19:55:08    624s] Starting Early Global Route congestion estimation: mem = 3540.4M
[12/01 19:55:08    624s] (I)       Started Import and model ( Curr Mem: 3540.41 MB )
[12/01 19:55:08    624s] (I)       Started Create place DB ( Curr Mem: 3540.41 MB )
[12/01 19:55:08    624s] (I)       Started Import place data ( Curr Mem: 3540.41 MB )
[12/01 19:55:08    624s] (I)       Started Read instances and placement ( Curr Mem: 3540.41 MB )
[12/01 19:55:08    624s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3572.28 MB )
[12/01 19:55:08    624s] (I)       Started Read nets ( Curr Mem: 3572.28 MB )
[12/01 19:55:08    624s] (I)       Finished Read nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Finished Import place data ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Finished Create place DB ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Create route DB ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       == Non-default Options ==
[12/01 19:55:08    624s] (I)       Maximum routing layer                              : 6
[12/01 19:55:08    624s] (I)       Number of threads                                  : 16
[12/01 19:55:08    624s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:55:08    624s] (I)       Method to set GCell size                           : row
[12/01 19:55:08    624s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:55:08    624s] (I)       Started Import route data (16T) ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       ============== Pin Summary ==============
[12/01 19:55:08    624s] (I)       +-------+--------+---------+------------+
[12/01 19:55:08    624s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:55:08    624s] (I)       +-------+--------+---------+------------+
[12/01 19:55:08    624s] (I)       |     1 | 299264 |   99.95 |        Pin |
[12/01 19:55:08    624s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:55:08    624s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:55:08    624s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:55:08    624s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:55:08    624s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:55:08    624s] (I)       +-------+--------+---------+------------+
[12/01 19:55:08    624s] (I)       Use row-based GCell size
[12/01 19:55:08    624s] (I)       Use row-based GCell align
[12/01 19:55:08    624s] (I)       GCell unit size   : 7840
[12/01 19:55:08    624s] (I)       GCell multiplier  : 1
[12/01 19:55:08    624s] (I)       GCell row height  : 7840
[12/01 19:55:08    624s] (I)       Actual row height : 7840
[12/01 19:55:08    624s] (I)       GCell align ref   : 507360 507360
[12/01 19:55:08    624s] [NR-eGR] Track table information for default rule: 
[12/01 19:55:08    624s] [NR-eGR] METAL1 has no routable track
[12/01 19:55:08    624s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:55:08    624s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:55:08    624s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:55:08    624s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:55:08    624s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:55:08    624s] (I)       ============== Default via ===============
[12/01 19:55:08    624s] (I)       +---+------------------+-----------------+
[12/01 19:55:08    624s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:55:08    624s] (I)       +---+------------------+-----------------+
[12/01 19:55:08    624s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:55:08    624s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:55:08    624s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:55:08    624s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:55:08    624s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:55:08    624s] (I)       +---+------------------+-----------------+
[12/01 19:55:08    624s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read routing blockages ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read instance blockages ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read PG blockages ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] [NR-eGR] Read 3434 PG shapes
[12/01 19:55:08    624s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read boundary cut boxes ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:55:08    624s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:55:08    624s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:55:08    624s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:55:08    624s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:55:08    624s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read blackboxes ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:55:08    624s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read prerouted ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:55:08    624s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read unlegalized nets ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] (I)       Started Read nets ( Curr Mem: 3603.28 MB )
[12/01 19:55:08    624s] [NR-eGR] Read numTotalNets=100587  numIgnoredNets=0
[12/01 19:55:08    624s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Set up via pillars ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       early_global_route_priority property id does not exist.
[12/01 19:55:08    624s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Model blockages into capacity
[12/01 19:55:08    624s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:55:08    624s] (I)       Started Initialize 3D capacity ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:55:08    624s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:55:08    624s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:55:08    624s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:55:08    624s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:55:08    624s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       -- layer congestion ratio --
[12/01 19:55:08    624s] (I)       Layer 1 : 0.100000
[12/01 19:55:08    624s] (I)       Layer 2 : 0.700000
[12/01 19:55:08    624s] (I)       Layer 3 : 0.700000
[12/01 19:55:08    624s] (I)       Layer 4 : 0.700000
[12/01 19:55:08    624s] (I)       Layer 5 : 0.700000
[12/01 19:55:08    624s] (I)       Layer 6 : 0.700000
[12/01 19:55:08    624s] (I)       ----------------------------
[12/01 19:55:08    624s] (I)       Number of ignored nets                =      0
[12/01 19:55:08    624s] (I)       Number of connected nets              =      0
[12/01 19:55:08    624s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:55:08    624s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:55:08    624s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:55:08    624s] (I)       Finished Import route data (16T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Read aux data ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Others data preparation ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Create route kernel ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Ndr track 0 does not exist
[12/01 19:55:08    624s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:55:08    624s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:55:08    624s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:55:08    624s] (I)       Site width          :  1120  (dbu)
[12/01 19:55:08    624s] (I)       Row height          :  7840  (dbu)
[12/01 19:55:08    624s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:55:08    624s] (I)       GCell width         :  7840  (dbu)
[12/01 19:55:08    624s] (I)       GCell height        :  7840  (dbu)
[12/01 19:55:08    624s] (I)       Grid                :   468   467     6
[12/01 19:55:08    624s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:55:08    624s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:55:08    624s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:55:08    624s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:55:08    624s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:55:08    624s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:55:08    624s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:55:08    624s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:55:08    624s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:55:08    624s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:55:08    624s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:55:08    624s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:55:08    624s] (I)       --------------------------------------------------------
[12/01 19:55:08    624s] 
[12/01 19:55:08    624s] [NR-eGR] ============ Routing rule table ============
[12/01 19:55:08    624s] [NR-eGR] Rule id: 0  Nets: 100561 
[12/01 19:55:08    624s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:55:08    624s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:55:08    624s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:55:08    624s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:55:08    624s] [NR-eGR] ========================================
[12/01 19:55:08    624s] [NR-eGR] 
[12/01 19:55:08    624s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:55:08    624s] (I)       blocked tracks on layer2 : = 405955 / 1531760 (26.50%)
[12/01 19:55:08    624s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:55:08    624s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:55:08    624s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:55:08    624s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:55:08    624s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Import and model ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Reset routing kernel
[12/01 19:55:08    624s] (I)       Started Global Routing ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Initialization ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       totalPins=299356  totalGlobalPin=288983 (96.53%)
[12/01 19:55:08    624s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Net group 1 ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Generate topology (16T) ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       total 2D Cap : 5431946 = (2467631 H, 2964315 V)
[12/01 19:55:08    624s] [NR-eGR] Layer group 1: route 100561 net(s) in layer range [2, 6]
[12/01 19:55:08    624s] (I)       
[12/01 19:55:08    624s] (I)       ============  Phase 1a Route ============
[12/01 19:55:08    624s] (I)       Started Phase 1a ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    624s] (I)       Started Pattern routing (16T) ( Curr Mem: 3627.08 MB )
[12/01 19:55:08    625s] (I)       Finished Pattern routing (16T) ( CPU: 0.79 sec, Real: 0.15 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:55:08    625s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Usage: 1010701 = (505686 H, 505015 V) = (20.49% H, 17.04% V) = (1.982e+06um H, 1.980e+06um V)
[12/01 19:55:08    625s] (I)       Started Add via demand to 2D ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Finished Phase 1a ( CPU: 0.85 sec, Real: 0.22 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       
[12/01 19:55:08    625s] (I)       ============  Phase 1b Route ============
[12/01 19:55:08    625s] (I)       Started Phase 1b ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Finished Monotonic routing (16T) ( CPU: 0.16 sec, Real: 0.08 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Usage: 1010993 = (505824 H, 505169 V) = (20.50% H, 17.04% V) = (1.983e+06um H, 1.980e+06um V)
[12/01 19:55:08    625s] (I)       Overflow of layer group 1: 0.08% H + 0.05% V. EstWL: 3.963093e+06um
[12/01 19:55:08    625s] (I)       Congestion metric : 0.08%H 0.05%V, 0.13%HV
[12/01 19:55:08    625s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:55:08    625s] (I)       Finished Phase 1b ( CPU: 0.16 sec, Real: 0.08 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       
[12/01 19:55:08    625s] (I)       ============  Phase 1c Route ============
[12/01 19:55:08    625s] (I)       Started Phase 1c ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Started Two level routing ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Level2 Grid: 94 x 94
[12/01 19:55:08    625s] (I)       Started Two Level Routing ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Usage: 1010993 = (505824 H, 505169 V) = (20.50% H, 17.04% V) = (1.983e+06um H, 1.980e+06um V)
[12/01 19:55:08    625s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       
[12/01 19:55:08    625s] (I)       ============  Phase 1d Route ============
[12/01 19:55:08    625s] (I)       Started Phase 1d ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    625s] (I)       Started Detoured routing ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Usage: 1011054 = (505871 H, 505183 V) = (20.50% H, 17.04% V) = (1.983e+06um H, 1.980e+06um V)
[12/01 19:55:08    626s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       
[12/01 19:55:08    626s] (I)       ============  Phase 1e Route ============
[12/01 19:55:08    626s] (I)       Started Phase 1e ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Started Route legalization ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Usage: 1011054 = (505871 H, 505183 V) = (20.50% H, 17.04% V) = (1.983e+06um H, 1.980e+06um V)
[12/01 19:55:08    626s] [NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 3.963332e+06um
[12/01 19:55:08    626s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       
[12/01 19:55:08    626s] (I)       ============  Phase 1l Route ============
[12/01 19:55:08    626s] (I)       Started Phase 1l ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Started Layer assignment (16T) ( Curr Mem: 3693.08 MB )
[12/01 19:55:08    626s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Finished Layer assignment (16T) ( CPU: 1.32 sec, Real: 0.18 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Finished Phase 1l ( CPU: 1.33 sec, Real: 0.18 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Finished Net group 1 ( CPU: 2.53 sec, Real: 0.63 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Started Clean cong LA ( Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:55:09    627s] (I)       Layer  2:    1158149    351370      1301      319739     1206877    (20.94%) 
[12/01 19:55:09    627s] (I)       Layer  3:    1261904    313891       336      238553     1288070    (15.63%) 
[12/01 19:55:09    627s] (I)       Layer  4:    1198843    257649       186      300370     1226246    (19.68%) 
[12/01 19:55:09    627s] (I)       Layer  5:    1203743    245891      1086      307601     1219022    (20.15%) 
[12/01 19:55:09    627s] (I)       Layer  6:     611717     76947        14      144490      618817    (18.93%) 
[12/01 19:55:09    627s] (I)       Total:       5434356   1245748      2923     1310753     5559032    (19.08%) 
[12/01 19:55:09    627s] (I)       
[12/01 19:55:09    627s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:55:09    627s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 19:55:09    627s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:55:09    627s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[12/01 19:55:09    627s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:55:09    627s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:55:09    627s] [NR-eGR]  METAL2  (2)       965( 0.56%)         4( 0.00%)         0( 0.00%)   ( 0.56%) 
[12/01 19:55:09    627s] [NR-eGR]  METAL3  (3)       265( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/01 19:55:09    627s] [NR-eGR]  METAL4  (4)       161( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/01 19:55:09    627s] [NR-eGR]  METAL5  (5)       540( 0.31%)        26( 0.01%)         1( 0.00%)   ( 0.33%) 
[12/01 19:55:09    627s] [NR-eGR]  METAL6  (6)        14( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 19:55:09    627s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:55:09    627s] [NR-eGR] Total             1945( 0.22%)        30( 0.00%)         1( 0.00%)   ( 0.22%) 
[12/01 19:55:09    627s] [NR-eGR] 
[12/01 19:55:09    627s] (I)       Finished Global Routing ( CPU: 2.56 sec, Real: 0.67 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Started Export 3D cong map ( Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       total 2D Cap : 5445247 = (2470683 H, 2974564 V)
[12/01 19:55:09    627s] (I)       Started Export 2D cong map ( Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 0.03% V
[12/01 19:55:09    627s] [NR-eGR] Overflow after Early Global Route 0.19% H + 0.04% V
[12/01 19:55:09    627s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3693.08 MB )
[12/01 19:55:09    627s] Early Global Route congestion estimation runtime: 1.03 seconds, mem = 3693.1M
[12/01 19:55:09    627s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.925, REAL:1.027, MEM:3693.1M
[12/01 19:55:09    627s] OPERPROF: Starting HotSpotCal at level 1, MEM:3693.1M
[12/01 19:55:09    627s] [hotspot] +------------+---------------+---------------+
[12/01 19:55:09    627s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:55:09    627s] [hotspot] +------------+---------------+---------------+
[12/01 19:55:09    627s] [hotspot] | normalized |          0.26 |          0.52 |
[12/01 19:55:09    627s] [hotspot] +------------+---------------+---------------+
[12/01 19:55:09    627s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[12/01 19:55:09    627s] [hotspot] max/total 0.26/0.52, big hotspot (>10) total 0.00
[12/01 19:55:09    627s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 19:55:09    627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:55:09    627s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 19:55:09    627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:55:09    627s] [hotspot] |  1  |   912.24   692.72   974.96   755.44 |        0.26   |
[12/01 19:55:09    627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:55:09    627s] [hotspot] |  2  |   974.96   818.16  1037.68   880.88 |        0.26   |
[12/01 19:55:09    627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 19:55:09    627s] Top 2 hotspots total area: 0.52
[12/01 19:55:09    627s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.014, MEM:3693.1M
[12/01 19:55:09    627s] 
[12/01 19:55:09    627s] === incrementalPlace Internal Loop 1 ===
[12/01 19:55:09    627s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 19:55:09    627s] OPERPROF: Starting IPInitSPData at level 1, MEM:3693.1M
[12/01 19:55:09    627s] z: 2, totalTracks: 1
[12/01 19:55:09    627s] z: 4, totalTracks: 1
[12/01 19:55:09    627s] z: 6, totalTracks: 1
[12/01 19:55:09    627s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:55:09    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3693.1M
[12/01 19:55:09    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.083, MEM:3693.1M
[12/01 19:55:09    627s] OPERPROF:   Starting post-place ADS at level 2, MEM:3693.1M
[12/01 19:55:09    627s] ADSU 0.722 -> 0.722. site 802750.000 -> 802750.000. GS 31.360
[12/01 19:55:09    627s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.105, REAL:0.097, MEM:3693.1M
[12/01 19:55:09    627s] OPERPROF:   Starting spMPad at level 2, MEM:3616.1M
[12/01 19:55:09    627s] OPERPROF:     Starting spContextMPad at level 3, MEM:3616.1M
[12/01 19:55:09    627s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3616.1M
[12/01 19:55:09    627s] OPERPROF:   Finished spMPad at level 2, CPU:0.028, REAL:0.020, MEM:3616.1M
[12/01 19:55:09    627s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3616.1M
[12/01 19:55:09    627s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.003, REAL:0.003, MEM:3616.1M
[12/01 19:55:09    627s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3616.1M
[12/01 19:55:09    627s] no activity file in design. spp won't run.
[12/01 19:55:09    627s] [spp] 0
[12/01 19:55:09    627s] [adp] 0:1:1:3
[12/01 19:55:09    627s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.013, REAL:0.012, MEM:3616.1M
[12/01 19:55:09    627s] SP #FI/SF FL/PI 0/0 99495/0
[12/01 19:55:09    627s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.329, REAL:0.300, MEM:3616.1M
[12/01 19:55:09    627s] PP off. flexM 0
[12/01 19:55:09    627s] OPERPROF: Starting CDPad at level 1, MEM:3632.0M
[12/01 19:55:09    627s] 3DP is on.
[12/01 19:55:09    627s] 3DP OF M2 0.015, M4 0.001. Diff 0, Offset 0
[12/01 19:55:09    627s] design sh 0.084.
[12/01 19:55:09    627s] design sh 0.079.
[12/01 19:55:09    627s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/01 19:55:09    628s] design sh 0.052.
[12/01 19:55:09    629s] CDPadU 0.921 -> 0.875. R=0.722, N=99495, GS=3.920
[12/01 19:55:09    629s] OPERPROF: Finished CDPad at level 1, CPU:1.357, REAL:0.197, MEM:3696.4M
[12/01 19:55:09    629s] OPERPROF: Starting InitSKP at level 1, MEM:3696.4M
[12/01 19:55:09    629s] no activity file in design. spp won't run.
[12/01 19:55:09    630s] no activity file in design. spp won't run.
[12/01 19:55:11    634s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/01 19:55:11    634s] SKP cleared!
[12/01 19:55:11    634s] OPERPROF: Finished InitSKP at level 1, CPU:5.669, REAL:1.833, MEM:3593.7M
[12/01 19:55:11    634s] NP #FI/FS/SF FL/PI: 0/33/0 99495/0
[12/01 19:55:11    635s] no activity file in design. spp won't run.
[12/01 19:55:11    635s] 
[12/01 19:55:11    635s] AB Est...
[12/01 19:55:11    635s] OPERPROF: Starting npPlace at level 1, MEM:3593.7M
[12/01 19:55:11    635s] OPERPROF: Finished npPlace at level 1, CPU:0.328, REAL:0.123, MEM:3707.4M
[12/01 19:55:11    635s] Iteration  5: Skipped, with CDP Off
[12/01 19:55:11    635s] 
[12/01 19:55:11    635s] AB Est...
[12/01 19:55:11    635s] OPERPROF: Starting npPlace at level 1, MEM:3739.4M
[12/01 19:55:11    635s] OPERPROF: Finished npPlace at level 1, CPU:0.297, REAL:0.081, MEM:3707.4M
[12/01 19:55:11    636s] Iteration  6: Skipped, with CDP Off
[12/01 19:55:11    636s] 
[12/01 19:55:11    636s] AB Est...
[12/01 19:55:11    636s] OPERPROF: Starting npPlace at level 1, MEM:3739.4M
[12/01 19:55:11    636s] OPERPROF: Finished npPlace at level 1, CPU:0.247, REAL:0.075, MEM:3707.4M
[12/01 19:55:11    636s] Iteration  7: Skipped, with CDP Off
[12/01 19:55:11    637s] OPERPROF: Starting npPlace at level 1, MEM:3963.4M
[12/01 19:55:12    637s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/01 19:55:12    637s] No instances found in the vector
[12/01 19:55:12    637s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3739.4M, DRC: 0)
[12/01 19:55:12    637s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:55:14    660s] Iteration  8: Total net bbox = 3.416e+06 (1.76e+06 1.65e+06)
[12/01 19:55:14    660s]               Est.  stn bbox = 4.083e+06 (2.08e+06 2.00e+06)
[12/01 19:55:14    660s]               cpu = 0:00:23.6 real = 0:00:03.0 mem = 4419.4M
[12/01 19:55:14    660s] OPERPROF: Finished npPlace at level 1, CPU:23.786, REAL:2.643, MEM:4195.4M
[12/01 19:55:14    660s] no activity file in design. spp won't run.
[12/01 19:55:14    660s] NP #FI/FS/SF FL/PI: 0/33/0 99495/0
[12/01 19:55:14    661s] no activity file in design. spp won't run.
[12/01 19:55:14    661s] OPERPROF: Starting npPlace at level 1, MEM:4163.4M
[12/01 19:55:14    661s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/01 19:55:14    661s] No instances found in the vector
[12/01 19:55:14    661s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3939.4M, DRC: 0)
[12/01 19:55:14    661s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:55:18    698s] Iteration  9: Total net bbox = 3.377e+06 (1.75e+06 1.63e+06)
[12/01 19:55:18    698s]               Est.  stn bbox = 4.042e+06 (2.07e+06 1.97e+06)
[12/01 19:55:18    698s]               cpu = 0:00:37.1 real = 0:00:04.0 mem = 4424.9M
[12/01 19:55:18    698s] OPERPROF: Finished npPlace at level 1, CPU:37.246, REAL:3.995, MEM:4200.9M
[12/01 19:55:18    699s] no activity file in design. spp won't run.
[12/01 19:55:18    699s] NP #FI/FS/SF FL/PI: 0/33/0 99495/0
[12/01 19:55:18    699s] no activity file in design. spp won't run.
[12/01 19:55:19    699s] OPERPROF: Starting npPlace at level 1, MEM:4168.9M
[12/01 19:55:19    700s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 19:55:19    700s] No instances found in the vector
[12/01 19:55:19    700s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3944.9M, DRC: 0)
[12/01 19:55:19    700s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:55:19    700s] Starting Early Global Route supply map. mem = 4205.3M
[12/01 19:55:19    700s] Finished Early Global Route supply map. mem = 4248.3M
[12/01 19:55:29    826s] Iteration 10: Total net bbox = 3.433e+06 (1.77e+06 1.66e+06)
[12/01 19:55:29    826s]               Est.  stn bbox = 4.100e+06 (2.09e+06 2.01e+06)
[12/01 19:55:29    826s]               cpu = 0:02:06 real = 0:00:10.0 mem = 4459.3M
[12/01 19:55:29    826s] OPERPROF: Finished npPlace at level 1, CPU:126.190, REAL:10.925, MEM:4235.3M
[12/01 19:55:30    826s] no activity file in design. spp won't run.
[12/01 19:55:30    826s] NP #FI/FS/SF FL/PI: 0/33/0 99495/0
[12/01 19:55:30    826s] no activity file in design. spp won't run.
[12/01 19:55:30    827s] OPERPROF: Starting npPlace at level 1, MEM:4203.3M
[12/01 19:55:30    827s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 19:55:30    827s] No instances found in the vector
[12/01 19:55:30    827s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3979.3M, DRC: 0)
[12/01 19:55:30    827s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:55:39    939s] Iteration 11: Total net bbox = 3.535e+06 (1.82e+06 1.71e+06)
[12/01 19:55:39    939s]               Est.  stn bbox = 4.202e+06 (2.14e+06 2.06e+06)
[12/01 19:55:39    939s]               cpu = 0:01:52 real = 0:00:09.0 mem = 4542.7M
[12/01 19:55:39    939s] OPERPROF: Finished npPlace at level 1, CPU:112.077, REAL:9.144, MEM:4318.7M
[12/01 19:55:39    939s] no activity file in design. spp won't run.
[12/01 19:55:39    939s] NP #FI/FS/SF FL/PI: 0/33/0 99495/0
[12/01 19:55:39    939s] no activity file in design. spp won't run.
[12/01 19:55:39    940s] OPERPROF: Starting npPlace at level 1, MEM:4286.7M
[12/01 19:55:39    940s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 19:55:39    940s] No instances found in the vector
[12/01 19:55:39    940s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4062.7M, DRC: 0)
[12/01 19:55:39    940s] 0 (out of 0) MH cells were successfully legalized.
[12/01 19:55:41    957s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4542.7M
[12/01 19:55:41    957s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.001, REAL:0.000, MEM:4542.7M
[12/01 19:55:41    957s] Iteration 12: Total net bbox = 3.550e+06 (1.83e+06 1.72e+06)
[12/01 19:55:41    957s]               Est.  stn bbox = 4.218e+06 (2.15e+06 2.06e+06)
[12/01 19:55:41    957s]               cpu = 0:00:17.7 real = 0:00:02.0 mem = 4446.7M
[12/01 19:55:41    958s] OPERPROF: Finished npPlace at level 1, CPU:17.881, REAL:1.797, MEM:4222.7M
[12/01 19:55:41    958s] Move report: Timing Driven Placement moves 99495 insts, mean move: 26.82 um, max move: 1030.98 um 
[12/01 19:55:41    958s] 	Max move on inst (MAU_dut/AA_MUX/FE_OFC447_FE_DBTN9_n8): (1445.36, 1508.08) --> (951.98, 970.48)
[12/01 19:55:41    958s] no activity file in design. spp won't run.
[12/01 19:55:41    958s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.006, REAL:0.007, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3966.7M
[12/01 19:55:41    958s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 19:55:41    958s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.009, REAL:0.009, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.039, REAL:0.035, MEM:3966.7M
[12/01 19:55:41    958s] 
[12/01 19:55:41    958s] Finished Incremental Placement (cpu=0:05:31, real=0:00:32.0, mem=3966.7M)
[12/01 19:55:41    958s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 19:55:41    958s] Type 'man IMPSP-9025' for more detail.
[12/01 19:55:41    958s] CongRepair sets shifter mode to gplace
[12/01 19:55:41    958s] TDRefine: refinePlace mode is spiral
[12/01 19:55:41    958s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3966.7M
[12/01 19:55:41    958s] z: 2, totalTracks: 1
[12/01 19:55:41    958s] z: 4, totalTracks: 1
[12/01 19:55:41    958s] z: 6, totalTracks: 1
[12/01 19:55:41    958s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:55:41    958s] All LLGs are deleted
[12/01 19:55:41    958s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3966.7M
[12/01 19:55:41    958s] Core basic site is core7T
[12/01 19:55:41    958s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.084, REAL:0.012, MEM:4190.7M
[12/01 19:55:41    958s] Fast DP-INIT is on for default
[12/01 19:55:41    958s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:55:41    958s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.110, REAL:0.025, MEM:4190.7M
[12/01 19:55:41    958s] OPERPROF:         Starting CMU at level 5, MEM:4190.7M
[12/01 19:55:41    958s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:4190.7M
[12/01 19:55:41    958s] 
[12/01 19:55:41    958s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:55:41    958s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.129, REAL:0.042, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3966.7M
[12/01 19:55:41    958s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4190.7M
[12/01 19:55:41    958s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4190.7MB).
[12/01 19:55:41    958s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.183, REAL:0.097, MEM:4190.7M
[12/01 19:55:41    958s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.184, REAL:0.097, MEM:4190.7M
[12/01 19:55:41    958s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3953309.2
[12/01 19:55:41    958s] OPERPROF:   Starting RefinePlace at level 2, MEM:4190.7M
[12/01 19:55:41    958s] *** Starting refinePlace (0:15:58 mem=4190.7M) ***
[12/01 19:55:41    958s] Total net bbox length = 3.582e+06 (1.864e+06 1.718e+06) (ext = 7.210e+03)
[12/01 19:55:41    958s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:55:41    958s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4190.7M
[12/01 19:55:41    958s] Starting refinePlace ...
[12/01 19:55:41    958s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:55:41    958s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:55:41    958s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:55:42    964s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.4, real=0:00:01.0, mem=4288.7MB) @(0:15:59 - 0:16:05).
[12/01 19:55:42    964s] Move report: preRPlace moves 99495 insts, mean move: 1.15 um, max move: 8.58 um 
[12/01 19:55:42    964s] 	Max move on inst (MAU_dut/AA_MUX/U344): (696.95, 1180.97) --> (699.44, 1174.88)
[12/01 19:55:42    964s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 19:55:42    964s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:55:42    964s] tweakage running in 16 threads.
[12/01 19:55:42    964s] Placement tweakage begins.
[12/01 19:55:42    965s] wire length = 4.159e+06
[12/01 19:55:44    970s] wire length = 4.041e+06
[12/01 19:55:44    970s] Placement tweakage ends.
[12/01 19:55:44    970s] Move report: tweak moves 17450 insts, mean move: 4.36 um, max move: 48.72 um 
[12/01 19:55:44    970s] 	Max move on inst (MAU_dut/B2/FE_OFC3702_n30603): (814.80, 547.68) --> (766.08, 547.68)
[12/01 19:55:44    970s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.3, real=0:00:02.0, mem=4346.9MB) @(0:16:05 - 0:16:10).
[12/01 19:55:44    970s] 
[12/01 19:55:44    970s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:55:45    972s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:55:45    972s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=4346.9MB) @(0:16:10 - 0:16:12).
[12/01 19:55:45    972s] Move report: Detail placement moves 99495 insts, mean move: 1.87 um, max move: 49.99 um 
[12/01 19:55:45    972s] 	Max move on inst (MAU_dut/B2/FE_OFC3702_n30603): (815.02, 548.73) --> (766.08, 547.68)
[12/01 19:55:45    972s] 	Runtime: CPU: 0:00:13.5 REAL: 0:00:04.0 MEM: 4346.9MB
[12/01 19:55:45    972s] Statistics of distance of Instance movement in refine placement:
[12/01 19:55:45    972s]   maximum (X+Y) =        49.99 um
[12/01 19:55:45    972s]   inst (MAU_dut/B2/FE_OFC3702_n30603) with max move: (815.024, 548.726) -> (766.08, 547.68)
[12/01 19:55:45    972s]   mean    (X+Y) =         1.87 um
[12/01 19:55:45    972s] Summary Report:
[12/01 19:55:45    972s] Instances move: 99495 (out of 99495 movable)
[12/01 19:55:45    972s] Instances flipped: 0
[12/01 19:55:45    972s] Mean displacement: 1.87 um
[12/01 19:55:45    972s] Max displacement: 49.99 um (Instance: MAU_dut/B2/FE_OFC3702_n30603) (815.024, 548.726) -> (766.08, 547.68)
[12/01 19:55:45    972s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 19:55:45    972s] Total instances moved : 99495
[12/01 19:55:45    972s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:13.535, REAL:3.553, MEM:4346.9M
[12/01 19:55:45    972s] Total net bbox length = 3.496e+06 (1.771e+06 1.726e+06) (ext = 7.195e+03)
[12/01 19:55:45    972s] Runtime: CPU: 0:00:13.6 REAL: 0:00:04.0 MEM: 4346.9MB
[12/01 19:55:45    972s] [CPU] RefinePlace/total (cpu=0:00:13.6, real=0:00:04.0, mem=4346.9MB) @(0:15:58 - 0:16:12).
[12/01 19:55:45    972s] *** Finished refinePlace (0:16:12 mem=4346.9M) ***
[12/01 19:55:45    972s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3953309.2
[12/01 19:55:45    972s] OPERPROF:   Finished RefinePlace at level 2, CPU:13.647, REAL:3.666, MEM:4346.9M
[12/01 19:55:45    972s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4346.9M
[12/01 19:55:45    972s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.178, REAL:0.039, MEM:3902.9M
[12/01 19:55:45    972s] OPERPROF: Finished RefinePlace2 at level 1, CPU:14.010, REAL:3.802, MEM:3902.9M
[12/01 19:55:45    972s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3902.9M
[12/01 19:55:45    972s] Starting Early Global Route congestion estimation: mem = 3902.9M
[12/01 19:55:45    972s] (I)       Started Import and model ( Curr Mem: 3902.89 MB )
[12/01 19:55:45    972s] (I)       Started Create place DB ( Curr Mem: 3902.89 MB )
[12/01 19:55:45    972s] (I)       Started Import place data ( Curr Mem: 3902.89 MB )
[12/01 19:55:45    972s] (I)       Started Read instances and placement ( Curr Mem: 3902.89 MB )
[12/01 19:55:45    972s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3934.77 MB )
[12/01 19:55:45    972s] (I)       Started Read nets ( Curr Mem: 3934.77 MB )
[12/01 19:55:45    972s] (I)       Finished Read nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Import place data ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Create place DB ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Create route DB ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       == Non-default Options ==
[12/01 19:55:45    972s] (I)       Maximum routing layer                              : 6
[12/01 19:55:45    972s] (I)       Number of threads                                  : 16
[12/01 19:55:45    972s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 19:55:45    972s] (I)       Method to set GCell size                           : row
[12/01 19:55:45    972s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:55:45    972s] (I)       Started Import route data (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       ============== Pin Summary ==============
[12/01 19:55:45    972s] (I)       +-------+--------+---------+------------+
[12/01 19:55:45    972s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:55:45    972s] (I)       +-------+--------+---------+------------+
[12/01 19:55:45    972s] (I)       |     1 | 299264 |   99.95 |        Pin |
[12/01 19:55:45    972s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:55:45    972s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:55:45    972s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:55:45    972s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:55:45    972s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:55:45    972s] (I)       +-------+--------+---------+------------+
[12/01 19:55:45    972s] (I)       Use row-based GCell size
[12/01 19:55:45    972s] (I)       Use row-based GCell align
[12/01 19:55:45    972s] (I)       GCell unit size   : 7840
[12/01 19:55:45    972s] (I)       GCell multiplier  : 1
[12/01 19:55:45    972s] (I)       GCell row height  : 7840
[12/01 19:55:45    972s] (I)       Actual row height : 7840
[12/01 19:55:45    972s] (I)       GCell align ref   : 507360 507360
[12/01 19:55:45    972s] [NR-eGR] Track table information for default rule: 
[12/01 19:55:45    972s] [NR-eGR] METAL1 has no routable track
[12/01 19:55:45    972s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:55:45    972s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:55:45    972s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:55:45    972s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:55:45    972s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:55:45    972s] (I)       ============== Default via ===============
[12/01 19:55:45    972s] (I)       +---+------------------+-----------------+
[12/01 19:55:45    972s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:55:45    972s] (I)       +---+------------------+-----------------+
[12/01 19:55:45    972s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:55:45    972s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:55:45    972s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:55:45    972s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:55:45    972s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:55:45    972s] (I)       +---+------------------+-----------------+
[12/01 19:55:45    972s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read routing blockages ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read instance blockages ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read PG blockages ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] [NR-eGR] Read 3434 PG shapes
[12/01 19:55:45    972s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read boundary cut boxes ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:55:45    972s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:55:45    972s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:55:45    972s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:55:45    972s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:55:45    972s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read blackboxes ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:55:45    972s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read prerouted ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:55:45    972s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read unlegalized nets ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read nets ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] [NR-eGR] Read numTotalNets=100587  numIgnoredNets=0
[12/01 19:55:45    972s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Set up via pillars ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       early_global_route_priority property id does not exist.
[12/01 19:55:45    972s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Model blockages into capacity
[12/01 19:55:45    972s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:55:45    972s] (I)       Started Initialize 3D capacity ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:55:45    972s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:55:45    972s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:55:45    972s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:55:45    972s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:55:45    972s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       -- layer congestion ratio --
[12/01 19:55:45    972s] (I)       Layer 1 : 0.100000
[12/01 19:55:45    972s] (I)       Layer 2 : 0.700000
[12/01 19:55:45    972s] (I)       Layer 3 : 0.700000
[12/01 19:55:45    972s] (I)       Layer 4 : 0.700000
[12/01 19:55:45    972s] (I)       Layer 5 : 0.700000
[12/01 19:55:45    972s] (I)       Layer 6 : 0.700000
[12/01 19:55:45    972s] (I)       ----------------------------
[12/01 19:55:45    972s] (I)       Number of ignored nets                =      0
[12/01 19:55:45    972s] (I)       Number of connected nets              =      0
[12/01 19:55:45    972s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:55:45    972s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:55:45    972s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:55:45    972s] (I)       Finished Import route data (16T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Read aux data ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Others data preparation ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Create route kernel ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Ndr track 0 does not exist
[12/01 19:55:45    972s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:55:45    972s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:55:45    972s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:55:45    972s] (I)       Site width          :  1120  (dbu)
[12/01 19:55:45    972s] (I)       Row height          :  7840  (dbu)
[12/01 19:55:45    972s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:55:45    972s] (I)       GCell width         :  7840  (dbu)
[12/01 19:55:45    972s] (I)       GCell height        :  7840  (dbu)
[12/01 19:55:45    972s] (I)       Grid                :   468   467     6
[12/01 19:55:45    972s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:55:45    972s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:55:45    972s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:55:45    972s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:55:45    972s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:55:45    972s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:55:45    972s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:55:45    972s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:55:45    972s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:55:45    972s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:55:45    972s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:55:45    972s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:55:45    972s] (I)       --------------------------------------------------------
[12/01 19:55:45    972s] 
[12/01 19:55:45    972s] [NR-eGR] ============ Routing rule table ============
[12/01 19:55:45    972s] [NR-eGR] Rule id: 0  Nets: 100561 
[12/01 19:55:45    972s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:55:45    972s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:55:45    972s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:55:45    972s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:55:45    972s] [NR-eGR] ========================================
[12/01 19:55:45    972s] [NR-eGR] 
[12/01 19:55:45    972s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:55:45    972s] (I)       blocked tracks on layer2 : = 411456 / 1531760 (26.86%)
[12/01 19:55:45    972s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:55:45    972s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:55:45    972s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:55:45    972s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:55:45    972s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Import and model ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Reset routing kernel
[12/01 19:55:45    972s] (I)       Started Global Routing ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Initialization ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       totalPins=299356  totalGlobalPin=289062 (96.56%)
[12/01 19:55:45    972s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Net group 1 ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Generate topology (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       total 2D Cap : 5428775 = (2467631 H, 2961144 V)
[12/01 19:55:45    972s] [NR-eGR] Layer group 1: route 100561 net(s) in layer range [2, 6]
[12/01 19:55:45    972s] (I)       
[12/01 19:55:45    972s] (I)       ============  Phase 1a Route ============
[12/01 19:55:45    972s] (I)       Started Phase 1a ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    972s] (I)       Started Pattern routing (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Finished Pattern routing (16T) ( CPU: 0.82 sec, Real: 0.16 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:55:45    973s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Usage: 1010726 = (504375 H, 506351 V) = (20.44% H, 17.10% V) = (1.977e+06um H, 1.985e+06um V)
[12/01 19:55:45    973s] (I)       Started Add via demand to 2D ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Finished Phase 1a ( CPU: 0.89 sec, Real: 0.22 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       
[12/01 19:55:45    973s] (I)       ============  Phase 1b Route ============
[12/01 19:55:45    973s] (I)       Started Phase 1b ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Finished Monotonic routing (16T) ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Usage: 1010749 = (504389 H, 506360 V) = (20.44% H, 17.10% V) = (1.977e+06um H, 1.985e+06um V)
[12/01 19:55:45    973s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.962136e+06um
[12/01 19:55:45    973s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 19:55:45    973s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:55:45    973s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       
[12/01 19:55:45    973s] (I)       ============  Phase 1c Route ============
[12/01 19:55:45    973s] (I)       Started Phase 1c ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Started Two level routing ( Curr Mem: 3968.77 MB )
[12/01 19:55:45    973s] (I)       Level2 Grid: 94 x 94
[12/01 19:55:46    973s] (I)       Started Two Level Routing ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Usage: 1010755 = (504395 H, 506360 V) = (20.44% H, 17.10% V) = (1.977e+06um H, 1.985e+06um V)
[12/01 19:55:46    973s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       
[12/01 19:55:46    973s] (I)       ============  Phase 1d Route ============
[12/01 19:55:46    973s] (I)       Started Phase 1d ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Started Detoured routing ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Finished Detoured routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Usage: 1010779 = (504402 H, 506377 V) = (20.44% H, 17.10% V) = (1.977e+06um H, 1.985e+06um V)
[12/01 19:55:46    973s] (I)       Finished Phase 1d ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       
[12/01 19:55:46    973s] (I)       ============  Phase 1e Route ============
[12/01 19:55:46    973s] (I)       Started Phase 1e ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Started Route legalization ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Usage: 1010779 = (504402 H, 506377 V) = (20.44% H, 17.10% V) = (1.977e+06um H, 1.985e+06um V)
[12/01 19:55:46    973s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.962254e+06um
[12/01 19:55:46    973s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       
[12/01 19:55:46    973s] (I)       ============  Phase 1l Route ============
[12/01 19:55:46    973s] (I)       Started Phase 1l ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    973s] (I)       Started Layer assignment (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    974s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Finished Layer assignment (16T) ( CPU: 1.34 sec, Real: 0.18 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Finished Phase 1l ( CPU: 1.35 sec, Real: 0.18 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Finished Net group 1 ( CPU: 2.70 sec, Real: 0.77 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Started Clean cong LA ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:55:46    975s] (I)       Layer  2:    1155674    347756       547      319186     1207430    (20.91%) 
[12/01 19:55:46    975s] (I)       Layer  3:    1261904    310074        34      238553     1288070    (15.63%) 
[12/01 19:55:46    975s] (I)       Layer  4:    1198843    259426        57      300370     1226246    (19.68%) 
[12/01 19:55:46    975s] (I)       Layer  5:    1203743    248504       484      307601     1219022    (20.15%) 
[12/01 19:55:46    975s] (I)       Layer  6:     611717     74489        11      144490      618817    (18.93%) 
[12/01 19:55:46    975s] (I)       Total:       5431881   1240249      1133     1310200     5559585    (19.07%) 
[12/01 19:55:46    975s] (I)       
[12/01 19:55:46    975s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:55:46    975s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 19:55:46    975s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:55:46    975s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 19:55:46    975s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:55:46    975s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:55:46    975s] [NR-eGR]  METAL2  (2)       483( 0.28%)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/01 19:55:46    975s] [NR-eGR]  METAL3  (3)        34( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/01 19:55:46    975s] [NR-eGR]  METAL4  (4)        54( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:55:46    975s] [NR-eGR]  METAL5  (5)       200( 0.11%)        61( 0.04%)         6( 0.00%)         1( 0.00%)   ( 0.15%) 
[12/01 19:55:46    975s] [NR-eGR]  METAL6  (6)        11( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 19:55:46    975s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 19:55:46    975s] [NR-eGR] Total              782( 0.09%)        69( 0.01%)         6( 0.00%)         1( 0.00%)   ( 0.10%) 
[12/01 19:55:46    975s] [NR-eGR] 
[12/01 19:55:46    975s] (I)       Finished Global Routing ( CPU: 2.74 sec, Real: 0.81 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Started Export 3D cong map ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       total 2D Cap : 5442714 = (2470683 H, 2972031 V)
[12/01 19:55:46    975s] (I)       Started Export 2D cong map ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.00% V
[12/01 19:55:46    975s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.00% V
[12/01 19:55:46    975s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] Early Global Route congestion estimation runtime: 1.17 seconds, mem = 3968.8M
[12/01 19:55:46    975s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.096, REAL:1.170, MEM:3968.8M
[12/01 19:55:46    975s] OPERPROF: Starting HotSpotCal at level 1, MEM:3968.8M
[12/01 19:55:46    975s] [hotspot] +------------+---------------+---------------+
[12/01 19:55:46    975s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:55:46    975s] [hotspot] +------------+---------------+---------------+
[12/01 19:55:46    975s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:55:46    975s] [hotspot] +------------+---------------+---------------+
[12/01 19:55:46    975s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:55:46    975s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:55:46    975s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.010, MEM:3968.8M
[12/01 19:55:46    975s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3968.8M
[12/01 19:55:46    975s] Starting Early Global Route wiring: mem = 3968.8M
[12/01 19:55:46    975s] (I)       ============= Track Assignment ============
[12/01 19:55:46    975s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Started Track Assignment (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 19:55:46    975s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    975s] (I)       Run Multi-thread track assignment
[12/01 19:55:46    977s] (I)       Finished Track Assignment (16T) ( CPU: 1.52 sec, Real: 0.13 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] (I)       Started Export ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] Started Export DB wires ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.46 sec, Real: 0.08 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.12 sec, Real: 0.01 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] Finished Export DB wires ( CPU: 0.60 sec, Real: 0.11 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:55:46    977s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 299263
[12/01 19:55:46    977s] [NR-eGR] METAL2  (2V) length: 8.494614e+05um, number of vias: 381772
[12/01 19:55:46    977s] [NR-eGR] METAL3  (3H) length: 1.090407e+06um, number of vias: 76505
[12/01 19:55:46    977s] [NR-eGR] METAL4  (4V) length: 9.748835e+05um, number of vias: 25728
[12/01 19:55:46    977s] [NR-eGR] METAL5  (5H) length: 9.260308e+05um, number of vias: 5506
[12/01 19:55:46    977s] [NR-eGR] METAL6  (6V) length: 2.931157e+05um, number of vias: 0
[12/01 19:55:46    977s] [NR-eGR] Total length: 4.133898e+06um, number of vias: 788774
[12/01 19:55:46    977s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:55:46    977s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 19:55:46    977s] [NR-eGR] --------------------------------------------------------------------------
[12/01 19:55:46    977s] (I)       Started Update net boxes ( Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] (I)       Finished Update net boxes ( CPU: 0.18 sec, Real: 0.02 sec, Curr Mem: 3968.77 MB )
[12/01 19:55:46    977s] (I)       Started Update timing ( Curr Mem: 3968.77 MB )
[12/01 19:55:47    978s] (I)       Finished Update timing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3958.25 MB )
[12/01 19:55:47    978s] (I)       Finished Export ( CPU: 1.03 sec, Real: 0.38 sec, Curr Mem: 3958.25 MB )
[12/01 19:55:47    978s] (I)       Started Postprocess design ( Curr Mem: 3958.25 MB )
[12/01 19:55:47    978s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3800.25 MB )
[12/01 19:55:47    978s] Early Global Route wiring runtime: 0.64 seconds, mem = 3800.2M
[12/01 19:55:47    978s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.678, REAL:0.641, MEM:3800.2M
[12/01 19:55:47    978s] Tdgp not successfully inited but do clear! skip clearing
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] *** Finished incrementalPlace (cpu=0:05:55, real=0:00:40.0)***
[12/01 19:55:47    978s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3800.2M
[12/01 19:55:47    978s] All LLGs are deleted
[12/01 19:55:47    978s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3800.2M
[12/01 19:55:47    978s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.018, MEM:3800.2M
[12/01 19:55:47    978s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.027, REAL:0.028, MEM:3716.2M
[12/01 19:55:47    978s] Start to check current routing status for nets...
[12/01 19:55:47    978s] All nets are already routed correctly.
[12/01 19:55:47    978s] End to check current routing status for nets (mem=3716.2M)
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] Creating Lib Analyzer ...
[12/01 19:55:47    978s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:55:47    978s] Summary for sequential cells identification: 
[12/01 19:55:47    978s]   Identified SBFF number: 4
[12/01 19:55:47    978s]   Identified MBFF number: 0
[12/01 19:55:47    978s]   Identified SB Latch number: 0
[12/01 19:55:47    978s]   Identified MB Latch number: 0
[12/01 19:55:47    978s]   Not identified SBFF number: 0
[12/01 19:55:47    978s]   Not identified MBFF number: 0
[12/01 19:55:47    978s]   Not identified SB Latch number: 0
[12/01 19:55:47    978s]   Not identified MB Latch number: 0
[12/01 19:55:47    978s]   Number of sequential cells which are not FFs: 0
[12/01 19:55:47    978s]  Visiting view : wc
[12/01 19:55:47    978s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:55:47    978s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:55:47    978s]  Visiting view : bc
[12/01 19:55:47    978s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:55:47    978s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:55:47    978s] TLC MultiMap info (StdDelay):
[12/01 19:55:47    978s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:55:47    978s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:55:47    978s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:55:47    978s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:55:47    978s]  Setting StdDelay to: 40.9ps
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] Trim Metal Layers:
[12/01 19:55:47    978s] LayerId::1 widthSet size::4
[12/01 19:55:47    978s] LayerId::2 widthSet size::4
[12/01 19:55:47    978s] LayerId::3 widthSet size::4
[12/01 19:55:47    978s] LayerId::4 widthSet size::4
[12/01 19:55:47    978s] LayerId::5 widthSet size::4
[12/01 19:55:47    978s] LayerId::6 widthSet size::3
[12/01 19:55:47    978s] Updating RC grid for preRoute extraction ...
[12/01 19:55:47    978s] eee: pegSigSF::1.070000
[12/01 19:55:47    978s] Initializing multi-corner capacitance tables ... 
[12/01 19:55:47    978s] Initializing multi-corner resistance tables ...
[12/01 19:55:47    978s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:55:47    978s] eee: l::2 avDens::0.256777 usedTrk::21669.933919 availTrk::84392.143363 sigTrk::21669.933919
[12/01 19:55:47    978s] eee: l::3 avDens::0.328029 usedTrk::27816.499975 availTrk::84798.975964 sigTrk::27816.499975
[12/01 19:55:47    978s] eee: l::4 avDens::0.295074 usedTrk::25179.055990 availTrk::85331.405389 sigTrk::25179.055990
[12/01 19:55:47    978s] eee: l::5 avDens::0.294936 usedTrk::23761.431652 availTrk::80564.638687 sigTrk::23761.431652
[12/01 19:55:47    978s] eee: l::6 avDens::0.217557 usedTrk::7477.440547 availTrk::34370.000000 sigTrk::7477.440547
[12/01 19:55:47    978s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:55:47    978s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.379265 ; uaWl: 1.000000 ; uaWlH: 0.530741 ; aWlH: 0.000000 ; Pmax: 0.907800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:55:47    978s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:55:47    978s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:55:47    978s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:55:47    978s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:19 mem=3726.6M
[12/01 19:55:47    978s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:19 mem=3726.6M
[12/01 19:55:47    978s] Creating Lib Analyzer, finished. 
[12/01 19:55:47    978s] Extraction called for design 'MAU_top_pads' of instances=99528 and nets=101253 using extraction engine 'preRoute' .
[12/01 19:55:47    978s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:55:47    978s] RC Extraction called in multi-corner(2) mode.
[12/01 19:55:47    978s] RCMode: PreRoute
[12/01 19:55:47    978s]       RC Corner Indexes            0       1   
[12/01 19:55:47    978s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:55:47    978s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:55:47    978s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:55:47    978s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:55:47    978s] Shrink Factor                : 1.00000
[12/01 19:55:47    978s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:55:47    978s] Using capacitance table file ...
[12/01 19:55:47    978s] 
[12/01 19:55:47    978s] Trim Metal Layers:
[12/01 19:55:48    979s] LayerId::1 widthSet size::4
[12/01 19:55:48    979s] LayerId::2 widthSet size::4
[12/01 19:55:48    979s] LayerId::3 widthSet size::4
[12/01 19:55:48    979s] LayerId::4 widthSet size::4
[12/01 19:55:48    979s] LayerId::5 widthSet size::4
[12/01 19:55:48    979s] LayerId::6 widthSet size::3
[12/01 19:55:48    979s] Updating RC grid for preRoute extraction ...
[12/01 19:55:48    979s] eee: pegSigSF::1.070000
[12/01 19:55:48    979s] Initializing multi-corner capacitance tables ... 
[12/01 19:55:48    979s] Initializing multi-corner resistance tables ...
[12/01 19:55:48    979s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:55:48    979s] eee: l::2 avDens::0.256777 usedTrk::21669.933919 availTrk::84392.143363 sigTrk::21669.933919
[12/01 19:55:48    979s] eee: l::3 avDens::0.328029 usedTrk::27816.499975 availTrk::84798.975964 sigTrk::27816.499975
[12/01 19:55:48    979s] eee: l::4 avDens::0.295074 usedTrk::25179.055990 availTrk::85331.405389 sigTrk::25179.055990
[12/01 19:55:48    979s] eee: l::5 avDens::0.294936 usedTrk::23761.431652 availTrk::80564.638687 sigTrk::23761.431652
[12/01 19:55:48    979s] eee: l::6 avDens::0.217557 usedTrk::7477.440547 availTrk::34370.000000 sigTrk::7477.440547
[12/01 19:55:48    979s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:55:48    979s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.379265 ; uaWl: 1.000000 ; uaWlH: 0.530741 ; aWlH: 0.000000 ; Pmax: 0.907800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:55:48    979s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3722.551M)
[12/01 19:55:51    982s] Compute RC Scale Done ...
[12/01 19:55:51    982s] **optDesign ... cpu = 0:08:02, real = 0:01:08, mem = 2120.1M, totSessionCpu=0:16:22 **
[12/01 19:55:51    982s] #################################################################################
[12/01 19:55:51    982s] # Design Stage: PreRoute
[12/01 19:55:51    982s] # Design Name: MAU_top_pads
[12/01 19:55:51    982s] # Design Mode: 180nm
[12/01 19:55:51    982s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:55:51    982s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:55:51    982s] # Signoff Settings: SI Off 
[12/01 19:55:51    982s] #################################################################################
[12/01 19:55:51    985s] Topological Sorting (REAL = 0:00:00.0, MEM = 3738.4M, InitMEM = 3724.6M)
[12/01 19:55:51    985s] Calculate delays in BcWc mode...
[12/01 19:55:51    985s] Start delay calculation (fullDC) (16 T). (MEM=3738.37)
[12/01 19:55:52    985s] End AAE Lib Interpolated Model. (MEM=3750.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:55:53    998s] Total number of fetched objects 100587
[12/01 19:55:53    998s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:55:53    998s] End delay calculation. (MEM=4404.75 CPU=0:00:11.0 REAL=0:00:01.0)
[12/01 19:55:53    998s] End delay calculation (fullDC). (MEM=4404.75 CPU=0:00:13.3 REAL=0:00:02.0)
[12/01 19:55:53    998s] *** CDM Built up (cpu=0:00:16.3  real=0:00:02.0  mem= 4404.8M) ***
[12/01 19:55:53   1000s] *** IncrReplace #1 [finish] : cpu/real = 0:06:17.0/0:00:45.5 (8.3), totSession cpu/real = 0:16:40.1/0:15:27.5 (1.1), mem = 3726.8M
[12/01 19:55:53   1000s] 
[12/01 19:55:53   1000s] =============================================================================================
[12/01 19:55:53   1000s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/01 19:55:53   1000s] =============================================================================================
[12/01 19:55:53   1000s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:55:53   1000s] ---------------------------------------------------------------------------------------------
[12/01 19:55:53   1000s] [ ExtractRC              ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 19:55:53   1000s] [ FullDelayCalc          ]      1   0:00:01.3  (   2.8 % )     0:00:01.3 /  0:00:13.3   10.6
[12/01 19:55:53   1000s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:53   1000s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 19:55:53   1000s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:53   1000s] [ MISC                   ]          0:00:43.1  (  94.8 % )     0:00:43.1 /  0:06:02.6    8.4
[12/01 19:55:53   1000s] ---------------------------------------------------------------------------------------------
[12/01 19:55:53   1000s]  IncrReplace #1 TOTAL               0:00:45.5  ( 100.0 % )     0:00:45.5 /  0:06:17.0    8.3
[12/01 19:55:53   1000s] ---------------------------------------------------------------------------------------------
[12/01 19:55:53   1000s] 
[12/01 19:55:53   1000s] Deleting Lib Analyzer.
[12/01 19:55:53   1000s] Begin: GigaOpt DRV Optimization
[12/01 19:55:53   1000s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/01 19:55:53   1000s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:16:40.7/0:15:27.8 (1.1), mem = 3758.8M
[12/01 19:55:53   1000s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:55:53   1000s] Info: 27 io nets excluded
[12/01 19:55:53   1000s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.6
[12/01 19:55:53   1000s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:55:53   1000s] ### Creating PhyDesignMc. totSessionCpu=0:16:41 mem=3758.8M
[12/01 19:55:53   1000s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:55:53   1000s] OPERPROF: Starting DPlace-Init at level 1, MEM:3758.8M
[12/01 19:55:53   1000s] z: 2, totalTracks: 1
[12/01 19:55:53   1000s] z: 4, totalTracks: 1
[12/01 19:55:53   1000s] z: 6, totalTracks: 1
[12/01 19:55:53   1000s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:55:53   1000s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3758.8M
[12/01 19:55:53   1000s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3758.8M
[12/01 19:55:53   1000s] Core basic site is core7T
[12/01 19:55:53   1000s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3758.8M
[12/01 19:55:53   1001s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.122, REAL:0.010, MEM:3982.8M
[12/01 19:55:53   1001s] Fast DP-INIT is on for default
[12/01 19:55:53   1001s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 19:55:53   1001s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.147, REAL:0.024, MEM:3982.8M
[12/01 19:55:53   1001s] OPERPROF:     Starting CMU at level 3, MEM:3982.8M
[12/01 19:55:53   1001s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3982.8M
[12/01 19:55:53   1001s] 
[12/01 19:55:53   1001s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:55:53   1001s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.163, REAL:0.041, MEM:3982.8M
[12/01 19:55:53   1001s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3982.8M
[12/01 19:55:53   1001s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3982.8M
[12/01 19:55:53   1001s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3982.8MB).
[12/01 19:55:53   1001s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.092, MEM:3982.8M
[12/01 19:55:54   1001s] TotalInstCnt at PhyDesignMc Initialization: 99,495
[12/01 19:55:54   1001s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:42 mem=3758.8M
[12/01 19:55:54   1001s] ### Creating RouteCongInterface, started
[12/01 19:55:54   1001s] 
[12/01 19:55:54   1001s] Creating Lib Analyzer ...
[12/01 19:55:54   1001s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:55:54   1001s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:55:54   1001s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:55:54   1001s] 
[12/01 19:55:54   1001s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:55:54   1001s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:42 mem=3758.8M
[12/01 19:55:54   1001s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:42 mem=3758.8M
[12/01 19:55:54   1001s] Creating Lib Analyzer, finished. 
[12/01 19:55:54   1001s] 
[12/01 19:55:54   1001s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:55:54   1001s] 
[12/01 19:55:54   1001s] #optDebug: {0, 1.000}
[12/01 19:55:54   1001s] ### Creating RouteCongInterface, finished
[12/01 19:55:54   1001s] {MG  {5 0 23.9 0.585875} }
[12/01 19:55:54   1001s] ### Creating LA Mngr. totSessionCpu=0:16:42 mem=3758.8M
[12/01 19:55:54   1001s] ### Creating LA Mngr, finished. totSessionCpu=0:16:42 mem=3758.8M
[12/01 19:55:54   1004s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4165.1M
[12/01 19:55:54   1004s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4165.1M
[12/01 19:55:54   1004s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:55:54   1004s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:55:54   1004s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:55:54   1004s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:55:54   1004s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:55:54   1004s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:55:54   1005s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:55:54   1005s] Info: violation cost 307.913513 (cap = 12.784748, tran = 295.128754, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:55:54   1005s] |   280|  2262|    -3.59|   114|   114|    -0.16|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 72.21%|          |         |
[12/01 19:55:55   1012s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:55:55   1012s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:55:55   1012s] Info: violation cost 4.933448 (cap = 0.012222, tran = 4.921226, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:55:55   1013s] |     2|     3|    -3.59|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|     276|     116|      91| 72.44%| 0:00:01.0|  5015.8M|
[12/01 19:55:55   1013s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:55:55   1013s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:55:55   1013s] Info: violation cost 4.933448 (cap = 0.012222, tran = 4.921226, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:55:55   1013s] |     2|     3|    -3.59|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 72.44%| 0:00:00.0|  5015.8M|
[12/01 19:55:55   1013s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] ###############################################################################
[12/01 19:55:55   1013s] #
[12/01 19:55:55   1013s] #  Large fanout net report:  
[12/01 19:55:55   1013s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:55:55   1013s] #     - current density: 72.44
[12/01 19:55:55   1013s] #
[12/01 19:55:55   1013s] #  List of high fanout nets:
[12/01 19:55:55   1013s] #
[12/01 19:55:55   1013s] ###############################################################################
[12/01 19:55:55   1013s] Bottom Preferred Layer:
[12/01 19:55:55   1013s]     None
[12/01 19:55:55   1013s] Via Pillar Rule:
[12/01 19:55:55   1013s]     None
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] =======================================================================
[12/01 19:55:55   1013s]                 Reasons for remaining drv violations
[12/01 19:55:55   1013s] =======================================================================
[12/01 19:55:55   1013s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] MultiBuffering failure reasons
[12/01 19:55:55   1013s] ------------------------------------------------
[12/01 19:55:55   1013s] *info:     2 net(s): Could not be fixed because the gain is not enough.
[12/01 19:55:55   1013s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] *** Finish DRV Fixing (cpu=0:00:08.8 real=0:00:01.0 mem=5015.8M) ***
[12/01 19:55:55   1013s] 
[12/01 19:55:55   1013s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5015.8M
[12/01 19:55:55   1013s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.198, REAL:0.035, MEM:4882.8M
[12/01 19:55:55   1013s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4882.8M
[12/01 19:55:55   1013s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4882.8M
[12/01 19:55:55   1013s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4882.8M
[12/01 19:55:55   1013s] OPERPROF:       Starting CMU at level 4, MEM:5106.8M
[12/01 19:55:55   1013s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:5106.8M
[12/01 19:55:55   1013s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.048, REAL:0.041, MEM:4882.8M
[12/01 19:55:55   1013s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4882.8M
[12/01 19:55:55   1013s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.002, MEM:5106.8M
[12/01 19:55:55   1013s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5106.8M
[12/01 19:55:55   1013s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5106.8M
[12/01 19:55:55   1013s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.105, REAL:0.097, MEM:5106.8M
[12/01 19:55:55   1013s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.105, REAL:0.097, MEM:5106.8M
[12/01 19:55:55   1013s] TDRefine: refinePlace mode is spiral
[12/01 19:55:55   1013s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3953309.3
[12/01 19:55:55   1013s] OPERPROF: Starting RefinePlace at level 1, MEM:5106.8M
[12/01 19:55:55   1013s] *** Starting refinePlace (0:16:54 mem=5106.8M) ***
[12/01 19:55:56   1013s] Total net bbox length = 3.517e+06 (1.780e+06 1.737e+06) (ext = 7.195e+03)
[12/01 19:55:56   1013s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:55:56   1013s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5106.8M
[12/01 19:55:56   1013s] Starting refinePlace ...
[12/01 19:55:56   1013s] One DDP V2 for no tweak run.
[12/01 19:55:56   1013s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 19:55:56   1013s] ** Cut row section cpu time 0:00:00.0.
[12/01 19:55:56   1013s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:55:56   1020s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.4, real=0:00:00.0, mem=5350.5MB) @(0:16:54 - 0:17:00).
[12/01 19:55:56   1020s] Move report: preRPlace moves 1220 insts, mean move: 0.93 um, max move: 6.16 um 
[12/01 19:55:56   1020s] 	Max move on inst (MAU_dut/FE_OFC5820_dd_mux_out_124): (751.52, 661.36) --> (753.76, 657.44)
[12/01 19:55:56   1020s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[12/01 19:55:56   1020s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:55:57   1020s] 
[12/01 19:55:57   1020s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:55:57   1021s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:55:57   1021s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=5350.5MB) @(0:17:00 - 0:17:01).
[12/01 19:55:57   1021s] Move report: Detail placement moves 1220 insts, mean move: 0.93 um, max move: 6.16 um 
[12/01 19:55:57   1021s] 	Max move on inst (MAU_dut/FE_OFC5820_dd_mux_out_124): (751.52, 661.36) --> (753.76, 657.44)
[12/01 19:55:57   1021s] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:01.0 MEM: 5350.5MB
[12/01 19:55:57   1021s] Statistics of distance of Instance movement in refine placement:
[12/01 19:55:57   1021s]   maximum (X+Y) =         6.16 um
[12/01 19:55:57   1021s]   inst (MAU_dut/FE_OFC5820_dd_mux_out_124) with max move: (751.52, 661.36) -> (753.76, 657.44)
[12/01 19:55:57   1021s]   mean    (X+Y) =         0.93 um
[12/01 19:55:57   1021s] Summary Report:
[12/01 19:55:57   1021s] Instances move: 1220 (out of 99887 movable)
[12/01 19:55:57   1021s] Instances flipped: 0
[12/01 19:55:57   1021s] Mean displacement: 0.93 um
[12/01 19:55:57   1021s] Max displacement: 6.16 um (Instance: MAU_dut/FE_OFC5820_dd_mux_out_124) (751.52, 661.36) -> (753.76, 657.44)
[12/01 19:55:57   1021s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[12/01 19:55:57   1021s] Total instances moved : 1220
[12/01 19:55:57   1021s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.678, REAL:1.454, MEM:5350.5M
[12/01 19:55:57   1021s] Total net bbox length = 3.517e+06 (1.780e+06 1.737e+06) (ext = 7.195e+03)
[12/01 19:55:57   1021s] Runtime: CPU: 0:00:07.8 REAL: 0:00:02.0 MEM: 5350.5MB
[12/01 19:55:57   1021s] [CPU] RefinePlace/total (cpu=0:00:07.8, real=0:00:02.0, mem=5350.5MB) @(0:16:54 - 0:17:01).
[12/01 19:55:57   1021s] *** Finished refinePlace (0:17:01 mem=5350.5M) ***
[12/01 19:55:57   1021s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3953309.3
[12/01 19:55:57   1021s] OPERPROF: Finished RefinePlace at level 1, CPU:7.786, REAL:1.560, MEM:5350.5M
[12/01 19:55:57   1021s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5350.5M
[12/01 19:55:57   1021s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.203, REAL:0.039, MEM:4984.5M
[12/01 19:55:57   1021s] *** maximum move = 6.16 um ***
[12/01 19:55:57   1021s] *** Finished re-routing un-routed nets (4984.5M) ***
[12/01 19:55:58   1022s] TotalInstCnt at stopUpdate before init: 99,887
[12/01 19:55:58   1022s] OPERPROF: Starting DPlace-Init at level 1, MEM:4984.5M
[12/01 19:55:58   1022s] z: 2, totalTracks: 1
[12/01 19:55:58   1022s] z: 4, totalTracks: 1
[12/01 19:55:58   1022s] z: 6, totalTracks: 1
[12/01 19:55:58   1022s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:55:58   1022s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4984.5M
[12/01 19:55:58   1022s] OPERPROF:     Starting CMU at level 3, MEM:5208.5M
[12/01 19:55:58   1022s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:5208.5M
[12/01 19:55:58   1022s] 
[12/01 19:55:58   1022s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:55:58   1022s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:5208.5M
[12/01 19:55:58   1022s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5208.5M
[12/01 19:55:58   1022s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5208.5M
[12/01 19:55:58   1022s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5208.5M
[12/01 19:55:58   1022s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5208.5M
[12/01 19:55:58   1022s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5208.5MB).
[12/01 19:55:58   1022s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.096, MEM:5208.5M
[12/01 19:55:58   1022s] TotalInstCnt at stopUpdate after init: 99,887
[12/01 19:55:58   1022s] 
[12/01 19:55:58   1022s] *** Finish Physical Update (cpu=0:00:09.4 real=0:00:03.0 mem=4984.5M) ***
[12/01 19:55:58   1022s] Total-nets :: 100979, Stn-nets :: 35, ratio :: 0.0346607 %
[12/01 19:55:58   1022s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3900.7M
[12/01 19:55:58   1023s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.199, REAL:0.034, MEM:3898.2M
[12/01 19:55:58   1023s] TotalInstCnt at PhyDesignMc Destruction: 99,887
[12/01 19:55:58   1023s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.6
[12/01 19:55:58   1023s] *** DrvOpt #3 [finish] : cpu/real = 0:00:22.3/0:00:05.0 (4.5), totSession cpu/real = 0:17:03.0/0:15:32.8 (1.1), mem = 3898.2M
[12/01 19:55:58   1023s] 
[12/01 19:55:58   1023s] =============================================================================================
[12/01 19:55:58   1023s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/01 19:55:58   1023s] =============================================================================================
[12/01 19:55:58   1023s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:55:58   1023s] ---------------------------------------------------------------------------------------------
[12/01 19:55:58   1023s] [ RefinePlace            ]      1   0:00:02.5  (  50.0 % )     0:00:02.5 /  0:00:09.4    3.8
[12/01 19:55:58   1023s] [ SlackTraversorInit     ]      2   0:00:00.4  (   7.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 19:55:58   1023s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:55:58   1023s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:58   1023s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.7    2.4
[12/01 19:55:58   1023s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 19:55:58   1023s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:58   1023s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:07.4    9.2
[12/01 19:55:58   1023s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:55:58   1023s] [ OptEval                ]      4   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:02.7   14.0
[12/01 19:55:58   1023s] [ OptCommit              ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 19:55:58   1023s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:01.4    9.9
[12/01 19:55:58   1023s] [ PostCommitDelayUpdate  ]      3   0:00:00.2  (   3.4 % )     0:00:00.4 /  0:00:03.2    8.6
[12/01 19:55:58   1023s] [ IncrDelayCalc          ]     30   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:03.0   15.2
[12/01 19:55:58   1023s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.7    9.4
[12/01 19:55:58   1023s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.3   11.2
[12/01 19:55:58   1023s] [ MISC                   ]          0:00:00.7  (  13.9 % )     0:00:00.7 /  0:00:03.2    4.7
[12/01 19:55:58   1023s] ---------------------------------------------------------------------------------------------
[12/01 19:55:58   1023s]  DrvOpt #3 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:22.3    4.5
[12/01 19:55:58   1023s] ---------------------------------------------------------------------------------------------
[12/01 19:55:58   1023s] 
[12/01 19:55:58   1023s] End: GigaOpt DRV Optimization
[12/01 19:55:58   1023s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 19:55:58   1023s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3898.2M
[12/01 19:55:58   1023s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.023, MEM:4122.2M
[12/01 19:55:59   1024s] 
------------------------------------------------------------------
     Summary (cpu=0.37min real=0.08min mem=3898.2M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -3.268   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:55:59   1024s] Density: 72.437%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:08:44, real = 0:01:16, mem = 2309.8M, totSessionCpu=0:17:05 **
[12/01 19:55:59   1024s] *** Check timing (0:00:00.0)
[12/01 19:55:59   1024s] Deleting Lib Analyzer.
[12/01 19:55:59   1024s] Begin: GigaOpt Optimization in WNS mode
[12/01 19:55:59   1024s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/01 19:55:59   1024s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:55:59   1024s] Info: 27 io nets excluded
[12/01 19:55:59   1024s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:17:04.7/0:15:33.4 (1.1), mem = 3895.1M
[12/01 19:55:59   1024s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.7
[12/01 19:55:59   1024s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:55:59   1024s] ### Creating PhyDesignMc. totSessionCpu=0:17:05 mem=3895.1M
[12/01 19:55:59   1024s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:55:59   1024s] OPERPROF: Starting DPlace-Init at level 1, MEM:3895.1M
[12/01 19:55:59   1024s] z: 2, totalTracks: 1
[12/01 19:55:59   1024s] z: 4, totalTracks: 1
[12/01 19:55:59   1024s] z: 6, totalTracks: 1
[12/01 19:55:59   1024s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:55:59   1024s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3895.1M
[12/01 19:55:59   1024s] OPERPROF:     Starting CMU at level 3, MEM:4151.1M
[12/01 19:55:59   1024s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4151.1M
[12/01 19:55:59   1024s] 
[12/01 19:55:59   1024s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:55:59   1024s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.026, MEM:4151.1M
[12/01 19:55:59   1024s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4151.1M
[12/01 19:55:59   1024s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4151.1M
[12/01 19:55:59   1024s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4151.1MB).
[12/01 19:55:59   1024s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.078, MEM:4151.1M
[12/01 19:55:59   1025s] TotalInstCnt at PhyDesignMc Initialization: 99,887
[12/01 19:55:59   1025s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:05 mem=3896.6M
[12/01 19:55:59   1025s] ### Creating RouteCongInterface, started
[12/01 19:55:59   1025s] 
[12/01 19:55:59   1025s] Creating Lib Analyzer ...
[12/01 19:55:59   1025s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:55:59   1025s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:55:59   1025s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:55:59   1025s] 
[12/01 19:55:59   1025s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:55:59   1025s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:05 mem=3896.6M
[12/01 19:55:59   1025s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:05 mem=3896.6M
[12/01 19:55:59   1025s] Creating Lib Analyzer, finished. 
[12/01 19:55:59   1025s] 
[12/01 19:55:59   1025s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 19:55:59   1025s] 
[12/01 19:55:59   1025s] #optDebug: {0, 1.000}
[12/01 19:55:59   1025s] ### Creating RouteCongInterface, finished
[12/01 19:55:59   1025s] {MG  {5 0 23.9 0.585875} }
[12/01 19:55:59   1025s] ### Creating LA Mngr. totSessionCpu=0:17:06 mem=3896.6M
[12/01 19:55:59   1025s] ### Creating LA Mngr, finished. totSessionCpu=0:17:06 mem=3896.6M
[12/01 19:56:00   1026s] *info: 27 io nets excluded
[12/01 19:56:00   1026s] *info: 1 multi-driver net excluded.
[12/01 19:56:00   1026s] *info: 664 no-driver nets excluded.
[12/01 19:56:00   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3953309.1
[12/01 19:56:00   1030s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 19:56:00   1030s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 72.44
[12/01 19:56:00   1030s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 19:56:00   1030s] Bottom Preferred Layer:
[12/01 19:56:00   1030s]     None
[12/01 19:56:00   1030s] Via Pillar Rule:
[12/01 19:56:00   1030s]     None
[12/01 19:56:00   1030s] 
[12/01 19:56:00   1030s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:00.0 mem=4303.0M) ***
[12/01 19:56:00   1030s] 
[12/01 19:56:00   1030s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3953309.1
[12/01 19:56:00   1030s] Total-nets :: 100979, Stn-nets :: 35, ratio :: 0.0346607 %
[12/01 19:56:00   1030s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3895.1M
[12/01 19:56:00   1030s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.206, REAL:0.040, MEM:3892.6M
[12/01 19:56:00   1030s] TotalInstCnt at PhyDesignMc Destruction: 99,887
[12/01 19:56:00   1030s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.7
[12/01 19:56:00   1030s] *** WnsOpt #1 [finish] : cpu/real = 0:00:06.0/0:00:01.7 (3.5), totSession cpu/real = 0:17:10.7/0:15:35.1 (1.1), mem = 3892.6M
[12/01 19:56:00   1030s] 
[12/01 19:56:00   1030s] =============================================================================================
[12/01 19:56:00   1030s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/01 19:56:00   1030s] =============================================================================================
[12/01 19:56:00   1030s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:56:00   1030s] ---------------------------------------------------------------------------------------------
[12/01 19:56:00   1030s] [ SlackTraversorInit     ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:56:00   1030s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:56:00   1030s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:00   1030s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  17.1 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:56:00   1030s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 19:56:00   1030s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:00   1030s] [ TransformInit          ]      1   0:00:00.6  (  34.5 % )     0:00:00.6 /  0:00:01.4    2.3
[12/01 19:56:00   1030s] [ MISC                   ]          0:00:00.4  (  24.1 % )     0:00:00.4 /  0:00:03.6    8.7
[12/01 19:56:00   1030s] ---------------------------------------------------------------------------------------------
[12/01 19:56:00   1030s]  WnsOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:06.0    3.5
[12/01 19:56:00   1030s] ---------------------------------------------------------------------------------------------
[12/01 19:56:00   1030s] 
[12/01 19:56:00   1030s] End: GigaOpt Optimization in WNS mode
[12/01 19:56:00   1030s] *** Check timing (0:00:00.0)
[12/01 19:56:00   1030s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 19:56:00   1030s] Deleting Lib Analyzer.
[12/01 19:56:00   1030s] Begin: GigaOpt Optimization in TNS mode
[12/01 19:56:01   1030s] **INFO: Flow update: Low effort is not optimizable.
[12/01 19:56:01   1030s] **INFO: Flow update: High effort is not optimizable.
[12/01 19:56:01   1030s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/01 19:56:01   1030s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:56:01   1030s] Info: 27 io nets excluded
[12/01 19:56:01   1031s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:17:11.0/0:15:35.4 (1.1), mem = 3892.6M
[12/01 19:56:01   1031s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.8
[12/01 19:56:01   1031s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:56:01   1031s] ### Creating PhyDesignMc. totSessionCpu=0:17:11 mem=3892.6M
[12/01 19:56:01   1031s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:56:01   1031s] OPERPROF: Starting DPlace-Init at level 1, MEM:3892.6M
[12/01 19:56:01   1031s] z: 2, totalTracks: 1
[12/01 19:56:01   1031s] z: 4, totalTracks: 1
[12/01 19:56:01   1031s] z: 6, totalTracks: 1
[12/01 19:56:01   1031s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:56:01   1031s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3892.6M
[12/01 19:56:01   1031s] OPERPROF:     Starting CMU at level 3, MEM:4116.6M
[12/01 19:56:01   1031s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4116.6M
[12/01 19:56:01   1031s] 
[12/01 19:56:01   1031s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:56:01   1031s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.029, MEM:4116.6M
[12/01 19:56:01   1031s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4116.6M
[12/01 19:56:01   1031s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4116.6M
[12/01 19:56:01   1031s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4116.6MB).
[12/01 19:56:01   1031s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.081, MEM:4116.6M
[12/01 19:56:01   1031s] TotalInstCnt at PhyDesignMc Initialization: 99,887
[12/01 19:56:01   1031s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:12 mem=3892.6M
[12/01 19:56:01   1031s] ### Creating RouteCongInterface, started
[12/01 19:56:01   1031s] 
[12/01 19:56:01   1031s] Creating Lib Analyzer ...
[12/01 19:56:01   1031s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 19:56:01   1031s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 19:56:01   1031s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 19:56:01   1031s] 
[12/01 19:56:01   1031s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:56:01   1031s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:12 mem=3894.6M
[12/01 19:56:01   1031s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:12 mem=3894.6M
[12/01 19:56:01   1031s] Creating Lib Analyzer, finished. 
[12/01 19:56:01   1031s] 
[12/01 19:56:01   1031s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 19:56:01   1031s] 
[12/01 19:56:01   1031s] #optDebug: {0, 1.000}
[12/01 19:56:01   1031s] ### Creating RouteCongInterface, finished
[12/01 19:56:01   1031s] {MG  {5 0 23.9 0.585875} }
[12/01 19:56:01   1031s] ### Creating LA Mngr. totSessionCpu=0:17:12 mem=3894.6M
[12/01 19:56:01   1031s] ### Creating LA Mngr, finished. totSessionCpu=0:17:12 mem=3894.6M
[12/01 19:56:02   1033s] *info: 27 io nets excluded
[12/01 19:56:02   1033s] *info: 1 multi-driver net excluded.
[12/01 19:56:02   1033s] *info: 664 no-driver nets excluded.
[12/01 19:56:02   1033s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3953309.2
[12/01 19:56:02   1033s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 19:56:02   1033s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 72.44
[12/01 19:56:02   1033s] Optimizer TNS Opt
[12/01 19:56:02   1033s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 19:56:02   1033s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4301.0M
[12/01 19:56:02   1033s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4301.0M
[12/01 19:56:02   1033s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 19:56:02   1033s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 19:56:02   1033s] 
[12/01 19:56:02   1033s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4301.0M) ***
[12/01 19:56:02   1033s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 19:56:02   1033s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 19:56:02   1033s] Bottom Preferred Layer:
[12/01 19:56:02   1033s]     None
[12/01 19:56:02   1033s] Via Pillar Rule:
[12/01 19:56:02   1033s]     None
[12/01 19:56:02   1033s] 
[12/01 19:56:02   1033s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4301.0M) ***
[12/01 19:56:02   1033s] 
[12/01 19:56:02   1033s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3953309.2
[12/01 19:56:02   1033s] Total-nets :: 100979, Stn-nets :: 35, ratio :: 0.0346607 %
[12/01 19:56:02   1033s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3893.1M
[12/01 19:56:02   1033s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.204, REAL:0.041, MEM:3890.6M
[12/01 19:56:02   1033s] TotalInstCnt at PhyDesignMc Destruction: 99,887
[12/01 19:56:02   1033s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.8
[12/01 19:56:02   1033s] *** TnsOpt #1 [finish] : cpu/real = 0:00:02.9/0:00:01.5 (1.9), totSession cpu/real = 0:17:13.9/0:15:36.9 (1.1), mem = 3890.6M
[12/01 19:56:02   1033s] 
[12/01 19:56:02   1033s] =============================================================================================
[12/01 19:56:02   1033s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/01 19:56:02   1033s] =============================================================================================
[12/01 19:56:02   1033s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:56:02   1033s] ---------------------------------------------------------------------------------------------
[12/01 19:56:02   1033s] [ SlackTraversorInit     ]      1   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:56:02   1033s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:56:02   1033s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:02   1033s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  19.3 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:56:02   1033s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:56:02   1033s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:02   1033s] [ TransformInit          ]      1   0:00:00.6  (  38.3 % )     0:00:00.6 /  0:00:01.4    2.3
[12/01 19:56:02   1033s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:02   1033s] [ MISC                   ]          0:00:00.2  (  16.4 % )     0:00:00.2 /  0:00:00.5    1.9
[12/01 19:56:02   1033s] ---------------------------------------------------------------------------------------------
[12/01 19:56:02   1033s]  TnsOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.9    1.9
[12/01 19:56:02   1033s] ---------------------------------------------------------------------------------------------
[12/01 19:56:02   1033s] 
[12/01 19:56:02   1033s] End: GigaOpt Optimization in TNS mode
[12/01 19:56:02   1034s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 19:56:02   1034s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:56:02   1034s] Info: 27 io nets excluded
[12/01 19:56:03   1034s] ### Creating LA Mngr. totSessionCpu=0:17:14 mem=3890.6M
[12/01 19:56:03   1034s] ### Creating LA Mngr, finished. totSessionCpu=0:17:14 mem=3890.6M
[12/01 19:56:03   1034s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 19:56:03   1034s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:56:03   1034s] ### Creating PhyDesignMc. totSessionCpu=0:17:14 mem=4266.4M
[12/01 19:56:03   1034s] OPERPROF: Starting DPlace-Init at level 1, MEM:4266.4M
[12/01 19:56:03   1034s] z: 2, totalTracks: 1
[12/01 19:56:03   1034s] z: 4, totalTracks: 1
[12/01 19:56:03   1034s] z: 6, totalTracks: 1
[12/01 19:56:03   1034s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:56:03   1034s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4266.4M
[12/01 19:56:03   1034s] OPERPROF:     Starting CMU at level 3, MEM:4522.4M
[12/01 19:56:03   1034s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:4522.4M
[12/01 19:56:03   1034s] 
[12/01 19:56:03   1034s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:56:03   1034s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.040, MEM:4522.4M
[12/01 19:56:03   1034s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4522.4M
[12/01 19:56:03   1034s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4522.4M
[12/01 19:56:03   1034s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4522.4MB).
[12/01 19:56:03   1034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.091, MEM:4522.4M
[12/01 19:56:03   1034s] TotalInstCnt at PhyDesignMc Initialization: 99,887
[12/01 19:56:03   1034s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:15 mem=4298.4M
[12/01 19:56:03   1034s] Begin: Area Reclaim Optimization
[12/01 19:56:03   1034s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:17:14.8/0:15:37.5 (1.1), mem = 4298.4M
[12/01 19:56:03   1034s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.9
[12/01 19:56:03   1034s] ### Creating RouteCongInterface, started
[12/01 19:56:03   1035s] 
[12/01 19:56:03   1035s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 19:56:03   1035s] 
[12/01 19:56:03   1035s] #optDebug: {0, 1.000}
[12/01 19:56:03   1035s] ### Creating RouteCongInterface, finished
[12/01 19:56:03   1035s] ### Creating LA Mngr. totSessionCpu=0:17:15 mem=4298.4M
[12/01 19:56:03   1035s] ### Creating LA Mngr, finished. totSessionCpu=0:17:15 mem=4298.4M
[12/01 19:56:03   1035s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4298.4M
[12/01 19:56:03   1035s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4298.4M
[12/01 19:56:03   1035s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.44
[12/01 19:56:03   1035s] +---------+---------+--------+--------+------------+--------+
[12/01 19:56:03   1035s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 19:56:03   1035s] +---------+---------+--------+--------+------------+--------+
[12/01 19:56:03   1035s] |   72.44%|        -|   0.000|   0.000|   0:00:00.0| 4298.4M|
[12/01 19:56:03   1035s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:56:04   1035s] |   72.44%|        0|   0.000|   0.000|   0:00:01.0| 4298.4M|
[12/01 19:56:05   1046s] |   72.25%|      323|   0.000|   0.000|   0:00:01.0| 4981.3M|
[12/01 19:56:06   1053s] |   72.20%|      165|   0.000|   0.000|   0:00:01.0| 4981.3M|
[12/01 19:56:06   1054s] |   72.20%|        5|   0.000|   0.000|   0:00:00.0| 4981.3M|
[12/01 19:56:07   1055s] |   72.20%|        0|   0.000|   0.000|   0:00:01.0| 4981.3M|
[12/01 19:56:07   1055s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 19:56:07   1055s] |   72.20%|        0|   0.000|   0.000|   0:00:00.0| 4981.3M|
[12/01 19:56:07   1055s] +---------+---------+--------+--------+------------+--------+
[12/01 19:56:07   1055s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.20
[12/01 19:56:07   1055s] 
[12/01 19:56:07   1055s] ** Summary: Restruct = 0 Buffer Deletion = 239 Declone = 110 Resize = 169 **
[12/01 19:56:07   1055s] --------------------------------------------------------------
[12/01 19:56:07   1055s] |                                   | Total     | Sequential |
[12/01 19:56:07   1055s] --------------------------------------------------------------
[12/01 19:56:07   1055s] | Num insts resized                 |     169  |       0    |
[12/01 19:56:07   1055s] | Num insts undone                  |       1  |       0    |
[12/01 19:56:07   1055s] | Num insts Downsized               |     169  |       0    |
[12/01 19:56:07   1055s] | Num insts Samesized               |       0  |       0    |
[12/01 19:56:07   1055s] | Num insts Upsized                 |       0  |       0    |
[12/01 19:56:07   1055s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 19:56:07   1055s] --------------------------------------------------------------
[12/01 19:56:07   1055s] Bottom Preferred Layer:
[12/01 19:56:07   1055s]     None
[12/01 19:56:07   1055s] Via Pillar Rule:
[12/01 19:56:07   1055s]     None
[12/01 19:56:07   1055s] End: Core Area Reclaim Optimization (cpu = 0:00:21.1) (real = 0:00:04.0) **
[12/01 19:56:07   1055s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.191, REAL:0.032, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF:       Starting CMU at level 4, MEM:5205.3M
[12/01 19:56:07   1056s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:5205.3M
[12/01 19:56:07   1056s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.047, REAL:0.040, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4981.3M
[12/01 19:56:07   1056s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5205.3M
[12/01 19:56:07   1056s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5205.3M
[12/01 19:56:07   1056s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5205.3M
[12/01 19:56:07   1056s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.102, REAL:0.095, MEM:5205.3M
[12/01 19:56:07   1056s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.102, REAL:0.095, MEM:5205.3M
[12/01 19:56:07   1056s] TDRefine: refinePlace mode is spiral
[12/01 19:56:07   1056s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3953309.4
[12/01 19:56:07   1056s] OPERPROF: Starting RefinePlace at level 1, MEM:5205.3M
[12/01 19:56:07   1056s] *** Starting refinePlace (0:17:36 mem=5205.3M) ***
[12/01 19:56:07   1056s] Total net bbox length = 3.519e+06 (1.780e+06 1.739e+06) (ext = 7.195e+03)
[12/01 19:56:07   1056s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:56:07   1056s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5205.3M
[12/01 19:56:07   1056s] Starting refinePlace ...
[12/01 19:56:07   1056s] One DDP V2 for no tweak run.
[12/01 19:56:07   1056s] 
[12/01 19:56:07   1056s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:56:08   1057s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 19:56:08   1057s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5237.3MB) @(0:17:36 - 0:17:38).
[12/01 19:56:08   1057s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:56:08   1057s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5237.3MB
[12/01 19:56:08   1057s] Statistics of distance of Instance movement in refine placement:
[12/01 19:56:08   1057s]   maximum (X+Y) =         0.00 um
[12/01 19:56:08   1057s]   mean    (X+Y) =         0.00 um
[12/01 19:56:08   1057s] Summary Report:
[12/01 19:56:08   1057s] Instances move: 0 (out of 99539 movable)
[12/01 19:56:08   1057s] Instances flipped: 0
[12/01 19:56:08   1057s] Mean displacement: 0.00 um
[12/01 19:56:08   1057s] Max displacement: 0.00 um 
[12/01 19:56:08   1057s] Total instances moved : 0
[12/01 19:56:08   1057s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.312, REAL:0.711, MEM:5237.3M
[12/01 19:56:08   1057s] Total net bbox length = 3.519e+06 (1.780e+06 1.739e+06) (ext = 7.195e+03)
[12/01 19:56:08   1057s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5237.3MB
[12/01 19:56:08   1057s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=5237.3MB) @(0:17:36 - 0:17:38).
[12/01 19:56:08   1057s] *** Finished refinePlace (0:17:38 mem=5237.3M) ***
[12/01 19:56:08   1057s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3953309.4
[12/01 19:56:08   1057s] OPERPROF: Finished RefinePlace at level 1, CPU:1.419, REAL:0.818, MEM:5237.3M
[12/01 19:56:08   1058s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5237.3M
[12/01 19:56:08   1058s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.193, REAL:0.030, MEM:4978.3M
[12/01 19:56:08   1058s] *** maximum move = 0.00 um ***
[12/01 19:56:08   1058s] *** Finished re-routing un-routed nets (4978.3M) ***
[12/01 19:56:08   1058s] TotalInstCnt at stopUpdate before init: 99,539
[12/01 19:56:08   1058s] OPERPROF: Starting DPlace-Init at level 1, MEM:4978.3M
[12/01 19:56:08   1058s] z: 2, totalTracks: 1
[12/01 19:56:08   1058s] z: 4, totalTracks: 1
[12/01 19:56:08   1058s] z: 6, totalTracks: 1
[12/01 19:56:08   1058s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:56:08   1058s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4978.3M
[12/01 19:56:08   1058s] OPERPROF:     Starting CMU at level 3, MEM:5202.3M
[12/01 19:56:08   1058s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:5202.3M
[12/01 19:56:08   1058s] 
[12/01 19:56:08   1058s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:56:08   1058s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.043, MEM:5202.3M
[12/01 19:56:08   1058s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5202.3M
[12/01 19:56:08   1058s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5202.3M
[12/01 19:56:08   1058s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5202.3M
[12/01 19:56:08   1058s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5202.3M
[12/01 19:56:08   1058s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5202.3MB).
[12/01 19:56:08   1058s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.095, MEM:5202.3M
[12/01 19:56:09   1058s] TotalInstCnt at stopUpdate after init: 99,539
[12/01 19:56:09   1058s] 
[12/01 19:56:09   1058s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=4978.3M) ***
[12/01 19:56:09   1058s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.9
[12/01 19:56:09   1058s] *** AreaOpt #2 [finish] : cpu/real = 0:00:24.1/0:00:05.7 (4.2), totSession cpu/real = 0:17:38.9/0:15:43.2 (1.1), mem = 4978.3M
[12/01 19:56:09   1058s] 
[12/01 19:56:09   1058s] =============================================================================================
[12/01 19:56:09   1058s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/01 19:56:09   1058s] =============================================================================================
[12/01 19:56:09   1058s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:56:09   1058s] ---------------------------------------------------------------------------------------------
[12/01 19:56:09   1058s] [ RefinePlace            ]      1   0:00:01.7  (  30.0 % )     0:00:01.7 /  0:00:03.0    1.7
[12/01 19:56:09   1058s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:56:09   1058s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:09   1058s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:56:09   1058s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:09   1058s] [ OptSingleIteration     ]      6   0:00:00.3  (   5.7 % )     0:00:02.5 /  0:00:19.5    7.9
[12/01 19:56:09   1058s] [ OptGetWeight           ]    450   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:09   1058s] [ OptEval                ]    450   0:00:00.6  (   9.9 % )     0:00:00.6 /  0:00:07.2   12.7
[12/01 19:56:09   1058s] [ OptCommit              ]    450   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.2    1.1
[12/01 19:56:09   1058s] [ IncrTimingUpdate       ]     70   0:00:00.9  (  16.4 % )     0:00:00.9 /  0:00:08.0    8.6
[12/01 19:56:09   1058s] [ PostCommitDelayUpdate  ]    451   0:00:00.2  (   3.8 % )     0:00:00.5 /  0:00:03.8    7.5
[12/01 19:56:09   1058s] [ IncrDelayCalc          ]    340   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:03.5   12.3
[12/01 19:56:09   1058s] [ MISC                   ]          0:00:01.2  (  20.6 % )     0:00:01.2 /  0:00:01.2    1.1
[12/01 19:56:09   1058s] ---------------------------------------------------------------------------------------------
[12/01 19:56:09   1058s]  AreaOpt #2 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:24.1    4.2
[12/01 19:56:09   1058s] ---------------------------------------------------------------------------------------------
[12/01 19:56:09   1058s] 
[12/01 19:56:09   1058s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3896.0M
[12/01 19:56:09   1059s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.188, REAL:0.037, MEM:3889.5M
[12/01 19:56:09   1059s] TotalInstCnt at PhyDesignMc Destruction: 99,539
[12/01 19:56:09   1059s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:06, mem=3889.48M, totSessionCpu=0:17:39).
[12/01 19:56:09   1059s] Begin: GigaOpt postEco DRV Optimization
[12/01 19:56:09   1059s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/01 19:56:09   1059s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:17:39.3/0:15:43.5 (1.1), mem = 3889.5M
[12/01 19:56:09   1059s] Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
[12/01 19:56:09   1059s] Info: 27 io nets excluded
[12/01 19:56:09   1059s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3953309.10
[12/01 19:56:09   1059s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 19:56:09   1059s] ### Creating PhyDesignMc. totSessionCpu=0:17:39 mem=3889.5M
[12/01 19:56:09   1059s] OPERPROF: Starting DPlace-Init at level 1, MEM:3889.5M
[12/01 19:56:09   1059s] z: 2, totalTracks: 1
[12/01 19:56:09   1059s] z: 4, totalTracks: 1
[12/01 19:56:09   1059s] z: 6, totalTracks: 1
[12/01 19:56:09   1059s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 19:56:09   1059s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3889.5M
[12/01 19:56:09   1059s] OPERPROF:     Starting CMU at level 3, MEM:4113.5M
[12/01 19:56:09   1059s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4113.5M
[12/01 19:56:09   1059s] 
[12/01 19:56:09   1059s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:56:09   1059s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.028, MEM:4113.5M
[12/01 19:56:09   1059s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4113.5M
[12/01 19:56:09   1059s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4113.5M
[12/01 19:56:09   1059s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4113.5MB).
[12/01 19:56:09   1059s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.079, MEM:4113.5M
[12/01 19:56:09   1060s] TotalInstCnt at PhyDesignMc Initialization: 99,539
[12/01 19:56:09   1060s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:40 mem=3889.5M
[12/01 19:56:09   1060s] ### Creating RouteCongInterface, started
[12/01 19:56:09   1060s] 
[12/01 19:56:09   1060s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 19:56:09   1060s] 
[12/01 19:56:09   1060s] #optDebug: {0, 1.000}
[12/01 19:56:09   1060s] ### Creating RouteCongInterface, finished
[12/01 19:56:09   1060s] {MG  {5 0 23.9 0.585875} }
[12/01 19:56:09   1060s] ### Creating LA Mngr. totSessionCpu=0:17:40 mem=3889.5M
[12/01 19:56:09   1060s] ### Creating LA Mngr, finished. totSessionCpu=0:17:40 mem=3889.5M
[12/01 19:56:10   1062s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4295.8M
[12/01 19:56:10   1062s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4295.8M
[12/01 19:56:10   1063s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:56:10   1063s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 19:56:10   1063s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:56:10   1063s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 19:56:10   1063s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:56:10   1063s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:56:10   1063s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:56:10   1063s] Info: violation cost 4.985597 (cap = 0.012222, tran = 4.973374, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:56:10   1063s] |     7|    38|    -3.59|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 72.20%|          |         |
[12/01 19:56:10   1063s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:56:10   1064s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:56:10   1064s] Info: violation cost 4.933448 (cap = 0.012222, tran = 4.921226, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:56:10   1064s] |     2|     3|    -3.59|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       5|       0|       0| 72.20%| 0:00:00.0|  4974.2M|
[12/01 19:56:10   1064s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 19:56:10   1064s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 19:56:10   1064s] Info: violation cost 4.933448 (cap = 0.012222, tran = 4.921226, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 19:56:10   1064s] |     2|     3|    -3.59|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 72.20%| 0:00:00.0|  4974.2M|
[12/01 19:56:10   1064s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] ###############################################################################
[12/01 19:56:10   1064s] #
[12/01 19:56:10   1064s] #  Large fanout net report:  
[12/01 19:56:10   1064s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 19:56:10   1064s] #     - current density: 72.20
[12/01 19:56:10   1064s] #
[12/01 19:56:10   1064s] #  List of high fanout nets:
[12/01 19:56:10   1064s] #
[12/01 19:56:10   1064s] ###############################################################################
[12/01 19:56:10   1064s] Bottom Preferred Layer:
[12/01 19:56:10   1064s]     None
[12/01 19:56:10   1064s] Via Pillar Rule:
[12/01 19:56:10   1064s]     None
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] =======================================================================
[12/01 19:56:10   1064s]                 Reasons for remaining drv violations
[12/01 19:56:10   1064s] =======================================================================
[12/01 19:56:10   1064s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] MultiBuffering failure reasons
[12/01 19:56:10   1064s] ------------------------------------------------
[12/01 19:56:10   1064s] *info:     2 net(s): Could not be fixed because the gain is not enough.
[12/01 19:56:10   1064s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:00.0 mem=4974.2M) ***
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] Total-nets :: 100636, Stn-nets :: 429, ratio :: 0.426289 %
[12/01 19:56:10   1064s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3892.4M
[12/01 19:56:10   1064s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.187, REAL:0.036, MEM:3886.8M
[12/01 19:56:10   1064s] TotalInstCnt at PhyDesignMc Destruction: 99,544
[12/01 19:56:10   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3953309.10
[12/01 19:56:10   1064s] *** DrvOpt #4 [finish] : cpu/real = 0:00:05.2/0:00:01.4 (3.7), totSession cpu/real = 0:17:44.5/0:15:44.9 (1.1), mem = 3886.8M
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] =============================================================================================
[12/01 19:56:10   1064s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/01 19:56:10   1064s] =============================================================================================
[12/01 19:56:10   1064s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:56:10   1064s] ---------------------------------------------------------------------------------------------
[12/01 19:56:10   1064s] [ SlackTraversorInit     ]      1   0:00:00.2  (  12.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 19:56:10   1064s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:10   1064s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  20.7 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 19:56:10   1064s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 19:56:10   1064s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:10   1064s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.2    4.7
[12/01 19:56:10   1064s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:10   1064s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    4.0
[12/01 19:56:10   1064s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:10   1064s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    5.6
[12/01 19:56:10   1064s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:10   1064s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:10   1064s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.7    8.8
[12/01 19:56:10   1064s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.3   11.6
[12/01 19:56:10   1064s] [ MISC                   ]          0:00:00.7  (  46.3 % )     0:00:00.7 /  0:00:03.2    4.8
[12/01 19:56:10   1064s] ---------------------------------------------------------------------------------------------
[12/01 19:56:10   1064s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:05.2    3.7
[12/01 19:56:10   1064s] ---------------------------------------------------------------------------------------------
[12/01 19:56:10   1064s] 
[12/01 19:56:10   1064s] End: GigaOpt postEco DRV Optimization
[12/01 19:56:11   1064s] **INFO: Flow update: High effort is not optimizable.
[12/01 19:56:11   1064s] Running refinePlace -preserveRouting true -hardFence false
[12/01 19:56:11   1064s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3886.8M
[12/01 19:56:11   1064s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3886.8M
[12/01 19:56:11   1064s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3886.8M
[12/01 19:56:11   1064s] z: 2, totalTracks: 1
[12/01 19:56:11   1064s] z: 4, totalTracks: 1
[12/01 19:56:11   1064s] z: 6, totalTracks: 1
[12/01 19:56:11   1064s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 19:56:11   1064s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3886.8M
[12/01 19:56:11   1065s] OPERPROF:         Starting CMU at level 5, MEM:4110.8M
[12/01 19:56:11   1065s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:4110.8M
[12/01 19:56:11   1065s] 
[12/01 19:56:11   1065s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 19:56:11   1065s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.047, REAL:0.041, MEM:3886.8M
[12/01 19:56:11   1065s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3886.8M
[12/01 19:56:11   1065s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4110.8M
[12/01 19:56:11   1065s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4110.8MB).
[12/01 19:56:11   1065s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.103, REAL:0.095, MEM:4110.8M
[12/01 19:56:11   1065s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.103, REAL:0.095, MEM:4110.8M
[12/01 19:56:11   1065s] TDRefine: refinePlace mode is spiral
[12/01 19:56:11   1065s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3953309.5
[12/01 19:56:11   1065s] OPERPROF:   Starting RefinePlace at level 2, MEM:4110.8M
[12/01 19:56:11   1065s] *** Starting refinePlace (0:17:45 mem=4110.8M) ***
[12/01 19:56:11   1065s] Total net bbox length = 3.519e+06 (1.780e+06 1.739e+06) (ext = 7.195e+03)
[12/01 19:56:11   1065s] 
[12/01 19:56:11   1065s] Starting Small incrNP...
[12/01 19:56:11   1065s] User Input Parameters:
[12/01 19:56:11   1065s] - Congestion Driven    : Off
[12/01 19:56:11   1065s] - Timing Driven        : Off
[12/01 19:56:11   1065s] - Area-Violation Based : Off
[12/01 19:56:11   1065s] - Start Rollback Level : -5
[12/01 19:56:11   1065s] - Legalized            : On
[12/01 19:56:11   1065s] - Window Based         : Off
[12/01 19:56:11   1065s] - eDen incr mode       : Off
[12/01 19:56:11   1065s] - Small incr mode      : On
[12/01 19:56:11   1065s] 
[12/01 19:56:11   1065s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:4110.8M
[12/01 19:56:11   1065s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:4110.8M
[12/01 19:56:11   1065s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.019, REAL:0.014, MEM:4142.8M
[12/01 19:56:11   1065s] default core: bins with density > 0.750 = 29.67 % ( 343 / 1156 )
[12/01 19:56:11   1065s] Density distribution unevenness ratio = 2.701%
[12/01 19:56:11   1065s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.027, REAL:0.023, MEM:4142.8M
[12/01 19:56:11   1065s] cost 0.840000, thresh 1.000000
[12/01 19:56:11   1065s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4142.8M)
[12/01 19:56:11   1065s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/01 19:56:11   1065s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4142.8M
[12/01 19:56:11   1065s] Starting refinePlace ...
[12/01 19:56:11   1065s] One DDP V2 for no tweak run.
[12/01 19:56:11   1065s]   Spread Effort: high, pre-route mode, useDDP on.
[12/01 19:56:11   1065s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4166.4MB) @(0:17:45 - 0:17:45).
[12/01 19:56:11   1065s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 19:56:11   1065s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 19:56:11   1065s] 
[12/01 19:56:11   1065s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 19:56:12   1066s] Move report: legalization moves 6 insts, mean move: 1.59 um, max move: 2.24 um spiral
[12/01 19:56:12   1066s] 	Max move on inst (MAU_dut/B2/FE_OFC5861_FE_OFN973_FE_OFN217_FE_DBTN19_n263): (1224.72, 1496.32) --> (1226.96, 1496.32)
[12/01 19:56:12   1066s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=4166.4MB) @(0:17:45 - 0:17:47).
[12/01 19:56:12   1066s] Move report: Detail placement moves 6 insts, mean move: 1.59 um, max move: 2.24 um 
[12/01 19:56:12   1066s] 	Max move on inst (MAU_dut/B2/FE_OFC5861_FE_OFN973_FE_OFN217_FE_DBTN19_n263): (1224.72, 1496.32) --> (1226.96, 1496.32)
[12/01 19:56:12   1066s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4166.4MB
[12/01 19:56:12   1066s] Statistics of distance of Instance movement in refine placement:
[12/01 19:56:12   1066s]   maximum (X+Y) =         2.24 um
[12/01 19:56:12   1066s]   inst (MAU_dut/B2/FE_OFC5861_FE_OFN973_FE_OFN217_FE_DBTN19_n263) with max move: (1224.72, 1496.32) -> (1226.96, 1496.32)
[12/01 19:56:12   1066s]   mean    (X+Y) =         1.59 um
[12/01 19:56:12   1066s] Summary Report:
[12/01 19:56:12   1066s] Instances move: 6 (out of 99544 movable)
[12/01 19:56:12   1066s] Instances flipped: 0
[12/01 19:56:12   1066s] Mean displacement: 1.59 um
[12/01 19:56:12   1066s] Max displacement: 2.24 um (Instance: MAU_dut/B2/FE_OFC5861_FE_OFN973_FE_OFN217_FE_DBTN19_n263) (1224.72, 1496.32) -> (1226.96, 1496.32)
[12/01 19:56:12   1066s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[12/01 19:56:12   1066s] Total instances moved : 6
[12/01 19:56:12   1066s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.417, REAL:0.879, MEM:4166.4M
[12/01 19:56:12   1066s] Total net bbox length = 3.519e+06 (1.780e+06 1.739e+06) (ext = 7.195e+03)
[12/01 19:56:12   1066s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4166.4MB
[12/01 19:56:12   1066s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=4166.4MB) @(0:17:45 - 0:17:47).
[12/01 19:56:12   1066s] *** Finished refinePlace (0:17:47 mem=4166.4M) ***
[12/01 19:56:12   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3953309.5
[12/01 19:56:12   1066s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.565, REAL:1.023, MEM:4166.4M
[12/01 19:56:12   1066s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4166.4M
[12/01 19:56:12   1066s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.193, REAL:0.032, MEM:3882.4M
[12/01 19:56:12   1066s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.862, REAL:1.150, MEM:3882.4M
[12/01 19:56:12   1066s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[12/01 19:56:12   1066s] GigaOpt: Skipping nonLegal postEco optimization
[12/01 19:56:12   1067s] **INFO: Flow update: High effort is not optimizable.
[12/01 19:56:12   1067s] VT info 5.61082736635 5
[12/01 19:56:12   1067s] No multi-vt cells found. Aborting this optimization step
[12/01 19:56:12   1067s] 
[12/01 19:56:12   1067s] Active setup views:
[12/01 19:56:12   1067s]  wc
[12/01 19:56:12   1067s]   Dominating endpoints: 0
[12/01 19:56:12   1067s]   Dominating TNS: -0.000
[12/01 19:56:12   1067s] 
[12/01 19:56:13   1067s] Extraction called for design 'MAU_top_pads' of instances=99577 and nets=101303 using extraction engine 'preRoute' .
[12/01 19:56:13   1067s] PreRoute RC Extraction called for design MAU_top_pads.
[12/01 19:56:13   1067s] RC Extraction called in multi-corner(2) mode.
[12/01 19:56:13   1067s] RCMode: PreRoute
[12/01 19:56:13   1067s]       RC Corner Indexes            0       1   
[12/01 19:56:13   1067s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 19:56:13   1067s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 19:56:13   1067s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 19:56:13   1067s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 19:56:13   1067s] Shrink Factor                : 1.00000
[12/01 19:56:13   1067s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 19:56:13   1067s] Using capacitance table file ...
[12/01 19:56:13   1067s] RC Grid backup saved.
[12/01 19:56:13   1067s] 
[12/01 19:56:13   1067s] Trim Metal Layers:
[12/01 19:56:13   1067s] LayerId::1 widthSet size::4
[12/01 19:56:13   1067s] LayerId::2 widthSet size::4
[12/01 19:56:13   1067s] LayerId::3 widthSet size::4
[12/01 19:56:13   1067s] LayerId::4 widthSet size::4
[12/01 19:56:13   1067s] LayerId::5 widthSet size::4
[12/01 19:56:13   1067s] LayerId::6 widthSet size::3
[12/01 19:56:13   1067s] Skipped RC grid update for preRoute extraction.
[12/01 19:56:13   1067s] eee: pegSigSF::1.070000
[12/01 19:56:13   1067s] Initializing multi-corner capacitance tables ... 
[12/01 19:56:13   1067s] Initializing multi-corner resistance tables ...
[12/01 19:56:13   1067s] eee: l::1 avDens::0.137488 usedTrk::11711.899992 availTrk::85185.142788 sigTrk::11711.899992
[12/01 19:56:13   1067s] eee: l::2 avDens::0.256777 usedTrk::21669.933919 availTrk::84392.143363 sigTrk::21669.933919
[12/01 19:56:13   1067s] eee: l::3 avDens::0.328029 usedTrk::27816.499975 availTrk::84798.975964 sigTrk::27816.499975
[12/01 19:56:13   1067s] eee: l::4 avDens::0.295074 usedTrk::25179.055990 availTrk::85331.405389 sigTrk::25179.055990
[12/01 19:56:13   1067s] eee: l::5 avDens::0.294936 usedTrk::23761.431652 availTrk::80564.638687 sigTrk::23761.431652
[12/01 19:56:13   1067s] eee: l::6 avDens::0.217557 usedTrk::7477.440547 availTrk::34370.000000 sigTrk::7477.440547
[12/01 19:56:13   1067s] {RT wc 0 6 6 {5 0} 1}
[12/01 19:56:13   1067s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.379265 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.907800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 19:56:13   1068s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3807.863M)
[12/01 19:56:13   1068s] Skewing Data Summary (End_of_FINAL)
[12/01 19:56:13   1070s] --------------------------------------------------
[12/01 19:56:13   1070s]  Total skewed count:0
[12/01 19:56:13   1070s] --------------------------------------------------
[12/01 19:56:13   1070s] Starting delay calculation for Setup views
[12/01 19:56:14   1070s] #################################################################################
[12/01 19:56:14   1070s] # Design Stage: PreRoute
[12/01 19:56:14   1070s] # Design Name: MAU_top_pads
[12/01 19:56:14   1070s] # Design Mode: 180nm
[12/01 19:56:14   1070s] # Analysis Mode: MMMC Non-OCV 
[12/01 19:56:14   1070s] # Parasitics Mode: No SPEF/RCDB 
[12/01 19:56:14   1070s] # Signoff Settings: SI Off 
[12/01 19:56:14   1070s] #################################################################################
[12/01 19:56:14   1071s] Topological Sorting (REAL = 0:00:00.0, MEM = 3847.7M, InitMEM = 3834.0M)
[12/01 19:56:14   1071s] Calculate delays in BcWc mode...
[12/01 19:56:14   1071s] Start delay calculation (fullDC) (16 T). (MEM=3847.71)
[12/01 19:56:14   1072s] End AAE Lib Interpolated Model. (MEM=3860.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 19:56:15   1085s] Total number of fetched objects 100636
[12/01 19:56:15   1085s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 19:56:15   1085s] End delay calculation. (MEM=4509.5 CPU=0:00:10.9 REAL=0:00:01.0)
[12/01 19:56:15   1085s] End delay calculation (fullDC). (MEM=4509.5 CPU=0:00:13.2 REAL=0:00:01.0)
[12/01 19:56:15   1085s] *** CDM Built up (cpu=0:00:14.9  real=0:00:01.0  mem= 4509.5M) ***
[12/01 19:56:15   1086s] *** Done Building Timing Graph (cpu=0:00:16.5 real=0:00:02.0 totSessionCpu=0:18:07 mem=3794.5M)
[12/01 19:56:15   1086s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3794.50 MB )
[12/01 19:56:15   1086s] (I)       Started Import and model ( Curr Mem: 3794.50 MB )
[12/01 19:56:15   1086s] (I)       Started Create place DB ( Curr Mem: 3794.50 MB )
[12/01 19:56:15   1086s] (I)       Started Import place data ( Curr Mem: 3794.50 MB )
[12/01 19:56:15   1086s] (I)       Started Read instances and placement ( Curr Mem: 3794.50 MB )
[12/01 19:56:15   1086s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3826.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read nets ( Curr Mem: 3826.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Read nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Import place data ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Create place DB ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Create route DB ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       == Non-default Options ==
[12/01 19:56:15   1086s] (I)       Build term to term wires                           : false
[12/01 19:56:15   1086s] (I)       Maximum routing layer                              : 6
[12/01 19:56:15   1086s] (I)       Number of threads                                  : 16
[12/01 19:56:15   1086s] (I)       Method to set GCell size                           : row
[12/01 19:56:15   1086s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 19:56:15   1086s] (I)       Started Import route data (16T) ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       ============== Pin Summary ==============
[12/01 19:56:15   1086s] (I)       +-------+--------+---------+------------+
[12/01 19:56:15   1086s] (I)       | Layer | # pins | % total |      Group |
[12/01 19:56:15   1086s] (I)       +-------+--------+---------+------------+
[12/01 19:56:15   1086s] (I)       |     1 | 299361 |   99.95 |        Pin |
[12/01 19:56:15   1086s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 19:56:15   1086s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 19:56:15   1086s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 19:56:15   1086s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 19:56:15   1086s] (I)       |     6 |     54 |    0.02 |      Upper |
[12/01 19:56:15   1086s] (I)       +-------+--------+---------+------------+
[12/01 19:56:15   1086s] (I)       Use row-based GCell size
[12/01 19:56:15   1086s] (I)       Use row-based GCell align
[12/01 19:56:15   1086s] (I)       GCell unit size   : 7840
[12/01 19:56:15   1086s] (I)       GCell multiplier  : 1
[12/01 19:56:15   1086s] (I)       GCell row height  : 7840
[12/01 19:56:15   1086s] (I)       Actual row height : 7840
[12/01 19:56:15   1086s] (I)       GCell align ref   : 507360 507360
[12/01 19:56:15   1086s] [NR-eGR] Track table information for default rule: 
[12/01 19:56:15   1086s] [NR-eGR] METAL1 has no routable track
[12/01 19:56:15   1086s] [NR-eGR] METAL2 has single uniform track structure
[12/01 19:56:15   1086s] [NR-eGR] METAL3 has single uniform track structure
[12/01 19:56:15   1086s] [NR-eGR] METAL4 has single uniform track structure
[12/01 19:56:15   1086s] [NR-eGR] METAL5 has single uniform track structure
[12/01 19:56:15   1086s] [NR-eGR] METAL6 has single uniform track structure
[12/01 19:56:15   1086s] (I)       ============== Default via ===============
[12/01 19:56:15   1086s] (I)       +---+------------------+-----------------+
[12/01 19:56:15   1086s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 19:56:15   1086s] (I)       +---+------------------+-----------------+
[12/01 19:56:15   1086s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 19:56:15   1086s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 19:56:15   1086s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 19:56:15   1086s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 19:56:15   1086s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 19:56:15   1086s] (I)       +---+------------------+-----------------+
[12/01 19:56:15   1086s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read routing blockages ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read instance blockages ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read PG blockages ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] [NR-eGR] Read 3434 PG shapes
[12/01 19:56:15   1086s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read boundary cut boxes ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] [NR-eGR] #Routing Blockages  : 0
[12/01 19:56:15   1086s] [NR-eGR] #Instance Blockages : 23024
[12/01 19:56:15   1086s] [NR-eGR] #PG Blockages       : 3434
[12/01 19:56:15   1086s] [NR-eGR] #Halo Blockages     : 0
[12/01 19:56:15   1086s] [NR-eGR] #Boundary Blockages : 0
[12/01 19:56:15   1086s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read blackboxes ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 19:56:15   1086s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read prerouted ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 19:56:15   1086s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read unlegalized nets ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] (I)       Started Read nets ( Curr Mem: 3860.38 MB )
[12/01 19:56:15   1086s] [NR-eGR] Read numTotalNets=100636  numIgnoredNets=0
[12/01 19:56:15   1086s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Started Set up via pillars ( Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       early_global_route_priority property id does not exist.
[12/01 19:56:15   1086s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Model blockages into capacity
[12/01 19:56:15   1086s] (I)       Read Num Blocks=26458  Num Prerouted Wires=0  Num CS=0
[12/01 19:56:15   1086s] (I)       Started Initialize 3D capacity ( Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Layer 1 (V) : #blockages 19782 : #preroutes 0
[12/01 19:56:15   1086s] (I)       Layer 2 (H) : #blockages 5764 : #preroutes 0
[12/01 19:56:15   1086s] (I)       Layer 3 (V) : #blockages 768 : #preroutes 0
[12/01 19:56:15   1086s] (I)       Layer 4 (H) : #blockages 82 : #preroutes 0
[12/01 19:56:15   1086s] (I)       Layer 5 (V) : #blockages 62 : #preroutes 0
[12/01 19:56:15   1086s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       -- layer congestion ratio --
[12/01 19:56:15   1086s] (I)       Layer 1 : 0.100000
[12/01 19:56:15   1086s] (I)       Layer 2 : 0.700000
[12/01 19:56:15   1086s] (I)       Layer 3 : 0.700000
[12/01 19:56:15   1086s] (I)       Layer 4 : 0.700000
[12/01 19:56:15   1086s] (I)       Layer 5 : 0.700000
[12/01 19:56:15   1086s] (I)       Layer 6 : 0.700000
[12/01 19:56:15   1086s] (I)       ----------------------------
[12/01 19:56:15   1086s] (I)       Number of ignored nets                =      0
[12/01 19:56:15   1086s] (I)       Number of connected nets              =      0
[12/01 19:56:15   1086s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/01 19:56:15   1086s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 19:56:15   1086s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 19:56:15   1086s] (I)       Finished Import route data (16T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Started Read aux data ( Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Started Others data preparation ( Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Started Create route kernel ( Curr Mem: 3884.18 MB )
[12/01 19:56:15   1086s] (I)       Ndr track 0 does not exist
[12/01 19:56:15   1086s] (I)       ---------------------Grid Graph Info--------------------
[12/01 19:56:15   1086s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 19:56:15   1086s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 19:56:15   1086s] (I)       Site width          :  1120  (dbu)
[12/01 19:56:15   1086s] (I)       Row height          :  7840  (dbu)
[12/01 19:56:15   1086s] (I)       GCell row height    :  7840  (dbu)
[12/01 19:56:15   1086s] (I)       GCell width         :  7840  (dbu)
[12/01 19:56:15   1086s] (I)       GCell height        :  7840  (dbu)
[12/01 19:56:15   1086s] (I)       Grid                :   468   467     6
[12/01 19:56:15   1086s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 19:56:15   1086s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 19:56:15   1086s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 19:56:15   1086s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 19:56:15   1086s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 19:56:15   1086s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 19:56:15   1086s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 19:56:15   1086s] (I)       First track coord   :     0   560   560   560   560  1680
[12/01 19:56:15   1086s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 19:56:15   1086s] (I)       Total num of tracks :     0  3280  3271  3280  3271  1640
[12/01 19:56:15   1086s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 19:56:15   1086s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 19:56:15   1086s] (I)       --------------------------------------------------------
[12/01 19:56:15   1086s] 
[12/01 19:56:15   1086s] [NR-eGR] ============ Routing rule table ============
[12/01 19:56:15   1086s] [NR-eGR] Rule id: 0  Nets: 100610 
[12/01 19:56:15   1086s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 19:56:15   1086s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 19:56:15   1086s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:56:15   1086s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 19:56:15   1086s] [NR-eGR] ========================================
[12/01 19:56:15   1086s] [NR-eGR] 
[12/01 19:56:15   1086s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 19:56:15   1086s] (I)       blocked tracks on layer2 : = 411471 / 1531760 (26.86%)
[12/01 19:56:15   1086s] (I)       blocked tracks on layer3 : = 273988 / 1530828 (17.90%)
[12/01 19:56:15   1086s] (I)       blocked tracks on layer4 : = 336527 / 1531760 (21.97%)
[12/01 19:56:15   1086s] (I)       blocked tracks on layer5 : = 330885 / 1530828 (21.61%)
[12/01 19:56:15   1086s] (I)       blocked tracks on layer6 : = 156047 / 765880 (20.37%)
[12/01 19:56:15   1086s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3892.94 MB )
[12/01 19:56:15   1086s] (I)       Finished Import and model ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3892.94 MB )
[12/01 19:56:15   1086s] (I)       Reset routing kernel
[12/01 19:56:15   1086s] (I)       Started Global Routing ( Curr Mem: 3892.94 MB )
[12/01 19:56:15   1086s] (I)       Started Initialization ( Curr Mem: 3892.94 MB )
[12/01 19:56:15   1086s] (I)       totalPins=299453  totalGlobalPin=289154 (96.56%)
[12/01 19:56:15   1086s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3892.94 MB )
[12/01 19:56:15   1086s] (I)       Started Net group 1 ( Curr Mem: 3892.94 MB )
[12/01 19:56:15   1086s] (I)       Started Generate topology (16T) ( Curr Mem: 3892.94 MB )
[12/01 19:56:15   1087s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3924.94 MB )
[12/01 19:56:15   1087s] (I)       total 2D Cap : 5428754 = (2467631 H, 2961123 V)
[12/01 19:56:15   1087s] [NR-eGR] Layer group 1: route 100610 net(s) in layer range [2, 6]
[12/01 19:56:15   1087s] (I)       
[12/01 19:56:15   1087s] (I)       ============  Phase 1a Route ============
[12/01 19:56:15   1087s] (I)       Started Phase 1a ( Curr Mem: 3924.94 MB )
[12/01 19:56:15   1087s] (I)       Started Pattern routing (16T) ( Curr Mem: 3924.94 MB )
[12/01 19:56:16   1087s] (I)       Finished Pattern routing (16T) ( CPU: 0.82 sec, Real: 0.16 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/01 19:56:16   1087s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       Usage: 1012529 = (504878 H, 507651 V) = (20.46% H, 17.14% V) = (1.979e+06um H, 1.990e+06um V)
[12/01 19:56:16   1087s] (I)       Started Add via demand to 2D ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       Finished Phase 1a ( CPU: 0.89 sec, Real: 0.23 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       
[12/01 19:56:16   1087s] (I)       ============  Phase 1b Route ============
[12/01 19:56:16   1087s] (I)       Started Phase 1b ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1087s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Monotonic routing (16T) ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Usage: 1012586 = (504922 H, 507664 V) = (20.46% H, 17.14% V) = (1.979e+06um H, 1.990e+06um V)
[12/01 19:56:16   1088s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.969337e+06um
[12/01 19:56:16   1088s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 19:56:16   1088s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 19:56:16   1088s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       
[12/01 19:56:16   1088s] (I)       ============  Phase 1c Route ============
[12/01 19:56:16   1088s] (I)       Started Phase 1c ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Started Two level routing ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Level2 Grid: 94 x 94
[12/01 19:56:16   1088s] (I)       Started Two Level Routing ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Usage: 1012592 = (504928 H, 507664 V) = (20.46% H, 17.14% V) = (1.979e+06um H, 1.990e+06um V)
[12/01 19:56:16   1088s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       
[12/01 19:56:16   1088s] (I)       ============  Phase 1d Route ============
[12/01 19:56:16   1088s] (I)       Started Phase 1d ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Started Detoured routing ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Detoured routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Usage: 1012610 = (504931 H, 507679 V) = (20.46% H, 17.14% V) = (1.979e+06um H, 1.990e+06um V)
[12/01 19:56:16   1088s] (I)       Finished Phase 1d ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       
[12/01 19:56:16   1088s] (I)       ============  Phase 1e Route ============
[12/01 19:56:16   1088s] (I)       Started Phase 1e ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Started Route legalization ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Usage: 1012610 = (504931 H, 507679 V) = (20.46% H, 17.14% V) = (1.979e+06um H, 1.990e+06um V)
[12/01 19:56:16   1088s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.969431e+06um
[12/01 19:56:16   1088s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       
[12/01 19:56:16   1088s] (I)       ============  Phase 1l Route ============
[12/01 19:56:16   1088s] (I)       Started Phase 1l ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Started Layer assignment (16T) ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1088s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Finished Layer assignment (16T) ( CPU: 1.29 sec, Real: 0.17 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Finished Phase 1l ( CPU: 1.29 sec, Real: 0.18 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Finished Net group 1 ( CPU: 2.63 sec, Real: 0.75 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Started Clean cong LA ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 19:56:16   1089s] (I)       Layer  2:    1155668    347748       546      319214     1207402    (20.91%) 
[12/01 19:56:16   1089s] (I)       Layer  3:    1261904    309799        42      238553     1288070    (15.63%) 
[12/01 19:56:16   1089s] (I)       Layer  4:    1198843    259824        62      300370     1226246    (19.68%) 
[12/01 19:56:16   1089s] (I)       Layer  5:    1203743    249496       493      307601     1219022    (20.15%) 
[12/01 19:56:16   1089s] (I)       Layer  6:     611717     75771         1      144490      618817    (18.93%) 
[12/01 19:56:16   1089s] (I)       Total:       5431875   1242638      1144     1310228     5559557    (19.07%) 
[12/01 19:56:16   1089s] (I)       
[12/01 19:56:16   1089s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 19:56:16   1089s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 19:56:16   1089s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 19:56:16   1089s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[12/01 19:56:16   1089s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:56:16   1089s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:56:16   1089s] [NR-eGR]  METAL2  (2)       484( 0.28%)         8( 0.00%)         0( 0.00%)   ( 0.29%) 
[12/01 19:56:16   1089s] [NR-eGR]  METAL3  (3)        37( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/01 19:56:16   1089s] [NR-eGR]  METAL4  (4)        59( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 19:56:16   1089s] [NR-eGR]  METAL5  (5)       192( 0.11%)        67( 0.04%)         7( 0.00%)   ( 0.15%) 
[12/01 19:56:16   1089s] [NR-eGR]  METAL6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 19:56:16   1089s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 19:56:16   1089s] [NR-eGR] Total              773( 0.09%)        75( 0.01%)         7( 0.00%)   ( 0.10%) 
[12/01 19:56:16   1089s] [NR-eGR] 
[12/01 19:56:16   1089s] (I)       Finished Global Routing ( CPU: 2.66 sec, Real: 0.79 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Started Export 3D cong map ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       total 2D Cap : 5442720 = (2470683 H, 2972037 V)
[12/01 19:56:16   1089s] (I)       Started Export 2D cong map ( Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.00% V
[12/01 19:56:16   1089s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.00% V
[12/01 19:56:16   1089s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.04 sec, Real: 1.16 sec, Curr Mem: 3990.94 MB )
[12/01 19:56:16   1089s] OPERPROF: Starting HotSpotCal at level 1, MEM:3990.9M
[12/01 19:56:16   1089s] [hotspot] +------------+---------------+---------------+
[12/01 19:56:16   1089s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 19:56:16   1089s] [hotspot] +------------+---------------+---------------+
[12/01 19:56:16   1089s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 19:56:16   1089s] [hotspot] +------------+---------------+---------------+
[12/01 19:56:16   1089s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 19:56:16   1089s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 19:56:16   1089s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.010, MEM:3990.9M
[12/01 19:56:16   1089s] Reported timing to dir ./timingReports
[12/01 19:56:16   1089s] **optDesign ... cpu = 0:09:49, real = 0:01:33, mem = 2358.4M, totSessionCpu=0:18:10 **
[12/01 19:56:16   1089s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3829.9M
[12/01 19:56:16   1089s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.038, MEM:4053.9M
[12/01 19:56:18   1092s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -3.268   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 19:56:18   1092s] Density: 72.202%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:09:52, real = 0:01:35, mem = 2336.9M, totSessionCpu=0:18:12 **
[12/01 19:56:18   1092s] *** Finished optDesign ***
[12/01 19:56:18   1092s] 
[12/01 19:56:18   1092s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:17 real=  0:01:40)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.4 real=0:00:01.3)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.0 real=0:00:01.7)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:06 real=0:00:12.8)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:05:59 real=0:00:43.6)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.1 real=0:00:01.8)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:03.0 real=0:00:01.6)
[12/01 19:56:18   1092s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:07.9 real=0:00:03.3)
[12/01 19:56:18   1092s] Info: pop threads available for lower-level modules during optimization.
[12/01 19:56:18   1092s] Deleting Lib Analyzer.
[12/01 19:56:18   1092s] clean pInstBBox. size 0
[12/01 19:56:18   1092s] All LLGs are deleted
[12/01 19:56:18   1092s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3826.9M
[12/01 19:56:18   1092s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3826.9M
[12/01 19:56:18   1092s] 
[12/01 19:56:18   1092s] TimeStamp Deleting Cell Server Begin ...
[12/01 19:56:18   1092s] 
[12/01 19:56:18   1092s] TimeStamp Deleting Cell Server End ...
[12/01 19:56:18   1092s] #optDebug: fT-D <X 1 0 0 0>
[12/01 19:56:18   1092s] VSMManager cleared!
[12/01 19:56:18   1092s] **place_opt_design ... cpu = 0:09:52, real = 0:01:35, mem = 3779.9M **
[12/01 19:56:18   1092s] *** Finished GigaPlace ***
[12/01 19:56:18   1092s] 
[12/01 19:56:18   1092s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:56:18   1092s] Severity  ID               Count  Summary                                  
[12/01 19:56:18   1092s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/01 19:56:18   1092s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 19:56:18   1092s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/01 19:56:18   1092s] WARNING   IMPOPT-7099          8  WARNING: %s is an undriven net with %d f...
[12/01 19:56:18   1092s] *** Message Summary: 11 warning(s), 0 error(s)
[12/01 19:56:18   1092s] 
[12/01 19:56:18   1092s] *** place_opt_design #1 [finish] : cpu/real = 0:09:52.4/0:01:35.4 (6.2), totSession cpu/real = 0:18:12.1/0:15:52.8 (1.1), mem = 3779.9M
[12/01 19:56:18   1092s] 
[12/01 19:56:18   1092s] =============================================================================================
[12/01 19:56:18   1092s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/01 19:56:18   1092s] =============================================================================================
[12/01 19:56:18   1092s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:56:18   1092s] ---------------------------------------------------------------------------------------------
[12/01 19:56:18   1092s] [ InitOpt                ]      1   0:00:00.6  (   0.6 % )     0:00:05.0 /  0:00:25.4    5.1
[12/01 19:56:18   1092s] [ WnsOpt                 ]      1   0:00:01.7  (   1.8 % )     0:00:01.7 /  0:00:06.0    3.5
[12/01 19:56:18   1092s] [ TnsOpt                 ]      1   0:00:01.5  (   1.6 % )     0:00:01.5 /  0:00:02.9    1.9
[12/01 19:56:18   1092s] [ GlobalOpt              ]      1   0:00:01.6  (   1.7 % )     0:00:01.6 /  0:00:02.9    1.8
[12/01 19:56:18   1092s] [ DrvOpt                 ]      4   0:00:11.9  (  12.5 % )     0:00:14.4 /  0:01:16.3    5.3
[12/01 19:56:18   1092s] [ SimplifyNetlist        ]      1   0:00:01.3  (   1.4 % )     0:00:01.3 /  0:00:02.4    1.8
[12/01 19:56:18   1092s] [ SkewPreCTSReport       ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:01.9    6.7
[12/01 19:56:18   1092s] [ AreaOpt                ]      2   0:00:10.1  (  10.6 % )     0:00:11.8 /  0:01:04.1    5.4
[12/01 19:56:18   1092s] [ ViewPruning            ]      8   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.6    1.0
[12/01 19:56:18   1092s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:18   1092s] [ IncrReplace            ]      1   0:00:43.6  (  45.7 % )     0:00:45.5 /  0:06:17.0    8.3
[12/01 19:56:18   1092s] [ RefinePlace            ]      3   0:00:05.3  (   5.6 % )     0:00:05.3 /  0:00:14.2    2.7
[12/01 19:56:18   1092s] [ EarlyGlobalRoute       ]      2   0:00:02.7  (   2.8 % )     0:00:02.7 /  0:00:08.3    3.1
[12/01 19:56:18   1092s] [ ExtractRC              ]      3   0:00:01.7  (   1.8 % )     0:00:01.7 /  0:00:01.8    1.0
[12/01 19:56:18   1092s] [ TimingUpdate           ]      5   0:00:00.3  (   0.3 % )     0:00:03.5 /  0:00:33.5    9.6
[12/01 19:56:18   1092s] [ FullDelayCalc          ]      3   0:00:04.5  (   4.7 % )     0:00:04.5 /  0:00:44.2    9.9
[12/01 19:56:18   1092s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.3 % )     0:00:04.4 /  0:00:22.6    5.1
[12/01 19:56:18   1092s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 19:56:18   1092s] [ DrvReport              ]      3   0:00:02.2  (   2.3 % )     0:00:02.2 /  0:00:05.0    2.3
[12/01 19:56:18   1092s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.2
[12/01 19:56:18   1092s] [ SlackTraversorInit     ]     10   0:00:01.8  (   1.9 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 19:56:18   1092s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:56:18   1092s] [ PlacerInterfaceInit    ]      2   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:01.3    2.0
[12/01 19:56:18   1092s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.9    2.7
[12/01 19:56:18   1092s] [ MISC                   ]          0:00:02.4  (   2.5 % )     0:00:02.4 /  0:00:03.2    1.3
[12/01 19:56:18   1092s] ---------------------------------------------------------------------------------------------
[12/01 19:56:18   1092s]  place_opt_design #1 TOTAL          0:01:35.4  ( 100.0 % )     0:01:35.4 /  0:09:52.4    6.2
[12/01 19:56:18   1092s] ---------------------------------------------------------------------------------------------
[12/01 19:56:18   1092s] 
[12/01 19:56:48   1094s] <CMD> saveDesign DBS/mau_place.enc
[12/01 19:56:48   1094s] % Begin save design ... (date=12/01 19:56:48, mem=2261.9M)
[12/01 19:56:49   1094s] % Begin Save ccopt configuration ... (date=12/01 19:56:49, mem=2263.7M)
[12/01 19:56:49   1094s] % End Save ccopt configuration ... (date=12/01 19:56:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2265.0M, current mem=2265.0M)
[12/01 19:56:49   1094s] % Begin Save netlist data ... (date=12/01 19:56:49, mem=2265.0M)
[12/01 19:56:49   1094s] Writing Binary DB to DBS/mau_place.enc.dat.tmp/vbin/MAU_top_pads.v.bin in multi-threaded mode...
[12/01 19:56:49   1094s] % End Save netlist data ... (date=12/01 19:56:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=2265.9M, current mem=2265.9M)
[12/01 19:56:49   1094s] Saving symbol-table file in separate thread ...
[12/01 19:56:49   1094s] Saving congestion map file in separate thread ...
[12/01 19:56:49   1094s] % Begin Save AAE data ... (date=12/01 19:56:49, mem=2266.4M)
[12/01 19:56:49   1094s] Saving AAE Data ...
[12/01 19:56:49   1094s] Saving congestion map file DBS/mau_place.enc.dat.tmp/MAU_top_pads.route.congmap.gz ...
[12/01 19:56:49   1094s] % End Save AAE data ... (date=12/01 19:56:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.4M, current mem=2266.4M)
[12/01 19:56:49   1095s] Saving preference file DBS/mau_place.enc.dat.tmp/gui.pref.tcl ...
[12/01 19:56:49   1095s] Saving mode setting ...
[12/01 19:56:49   1095s] Saving global file ...
[12/01 19:56:49   1095s] Saving Drc markers ...
[12/01 19:56:49   1095s] ... No Drc file written since there is no markers found.
[12/01 19:56:49   1095s] Saving special route data file in separate thread ...
[12/01 19:56:49   1095s] Saving PG file in separate thread ...
[12/01 19:56:49   1095s] Saving placement file in separate thread ...
[12/01 19:56:49   1095s] Saving route file in separate thread ...
[12/01 19:56:49   1095s] Saving property file in separate thread ...
[12/01 19:56:49   1095s] Saving PG file DBS/mau_place.enc.dat.tmp/MAU_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 19:56:49 2022)
[12/01 19:56:49   1095s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 19:56:49   1095s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:56:49   1095s] Saving property file DBS/mau_place.enc.dat.tmp/MAU_top_pads.prop
[12/01 19:56:49   1095s] Save Adaptive View Pruning View Names to Binary file
[12/01 19:56:49   1095s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3853.5M) ***
[12/01 19:56:49   1095s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3853.5M) ***
[12/01 19:56:49   1095s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3853.5M) ***
[12/01 19:56:49   1095s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:56:49   1095s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:56:50   1095s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3845.5M) ***
[12/01 19:56:50   1095s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 19:56:50   1095s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:56:50   1095s] Saving rc congestion map DBS/mau_place.enc.dat.tmp/MAU_top_pads.congmap.gz ...
[12/01 19:56:50   1095s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:56:50   1095s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 19:56:50   1095s] % Begin Save power constraints data ... (date=12/01 19:56:50, mem=2269.8M)
[12/01 19:56:50   1095s] % End Save power constraints data ... (date=12/01 19:56:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2269.8M, current mem=2269.8M)
[12/01 19:56:51   1095s] Generated self-contained design mau_place.enc.dat.tmp
[12/01 19:56:51   1095s] % End save design ... (date=12/01 19:56:51, total cpu=0:00:01.3, real=0:00:03.0, peak res=2272.4M, current mem=2272.4M)
[12/01 19:56:51   1095s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 19:56:51   1095s] 
[12/01 19:57:05   1096s] <CMD> ccopt_design -cts
[12/01 19:57:05   1096s] % Begin ccopt_design (date=12/01 19:57:05, mem=2272.4M)
[12/01 19:57:05   1096s] Turning off fast DC mode.
[12/01 19:57:05   1097s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:18:17.2/0:16:40.1 (1.1), mem = 3804.2M
[12/01 19:57:05   1097s] Runtime...
[12/01 19:57:05   1097s] **INFO: User's settings:
[12/01 19:57:05   1097s] setNanoRouteMode -droutePostRouteSpreadWire         1
[12/01 19:57:05   1097s] setNanoRouteMode -grouteExpTdStdDelay               40.9
[12/01 19:57:05   1097s] setNanoRouteMode -timingEngine                      {}
[12/01 19:57:05   1097s] setDesignMode -process                              180
[12/01 19:57:05   1097s] setExtractRCMode -coupling_c_th                     3
[12/01 19:57:05   1097s] setExtractRCMode -engine                            preRoute
[12/01 19:57:05   1097s] setExtractRCMode -relative_c_th                     0.03
[12/01 19:57:05   1097s] setExtractRCMode -total_c_th                        5
[12/01 19:57:05   1097s] setDelayCalMode -enable_high_fanout                 true
[12/01 19:57:05   1097s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 19:57:05   1097s] setDelayCalMode -ignoreNetLoad                      false
[12/01 19:57:05   1097s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 19:57:05   1097s] setPlaceMode -place_design_floorplan_mode           false
[12/01 19:57:05   1097s] setPlaceMode -place_detail_check_route              false
[12/01 19:57:05   1097s] setPlaceMode -place_detail_preserve_routing         true
[12/01 19:57:05   1097s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 19:57:05   1097s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 19:57:05   1097s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 19:57:05   1097s] setPlaceMode -place_global_cong_effort              auto
[12/01 19:57:05   1097s] setPlaceMode -place_global_ignore_scan              true
[12/01 19:57:05   1097s] setPlaceMode -place_global_ignore_spare             false
[12/01 19:57:05   1097s] setPlaceMode -place_global_module_aware_spare       false
[12/01 19:57:05   1097s] setPlaceMode -place_global_place_io_pins            true
[12/01 19:57:05   1097s] setPlaceMode -place_global_reorder_scan             true
[12/01 19:57:05   1097s] setPlaceMode -powerDriven                           false
[12/01 19:57:05   1097s] setPlaceMode -timingDriven                          true
[12/01 19:57:05   1097s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 19:57:05   1097s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 19:57:05   1097s] 
[12/01 19:57:05   1097s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/01 19:57:05   1097s] (ccopt_design): create_ccopt_clock_tree_spec
[12/01 19:57:05   1097s] Creating clock tree spec for modes (timing configs): constraint
[12/01 19:57:05   1097s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/01 19:57:05   1097s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 19:57:05   1097s] 
[12/01 19:57:05   1097s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 19:57:05   1097s] Summary for sequential cells identification: 
[12/01 19:57:05   1097s]   Identified SBFF number: 4
[12/01 19:57:05   1097s]   Identified MBFF number: 0
[12/01 19:57:05   1097s]   Identified SB Latch number: 0
[12/01 19:57:05   1097s]   Identified MB Latch number: 0
[12/01 19:57:05   1097s]   Not identified SBFF number: 0
[12/01 19:57:05   1097s]   Not identified MBFF number: 0
[12/01 19:57:05   1097s]   Not identified SB Latch number: 0
[12/01 19:57:05   1097s]   Not identified MB Latch number: 0
[12/01 19:57:05   1097s]   Number of sequential cells which are not FFs: 0
[12/01 19:57:05   1097s]  Visiting view : wc
[12/01 19:57:05   1097s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 19:57:05   1097s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 19:57:05   1097s]  Visiting view : bc
[12/01 19:57:05   1097s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 19:57:05   1097s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 19:57:05   1097s] TLC MultiMap info (StdDelay):
[12/01 19:57:05   1097s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 19:57:05   1097s]   : bc + bc + 1 + bc := 22.2ps
[12/01 19:57:05   1097s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 19:57:05   1097s]   : wc + wc + 1 + wc := 40.9ps
[12/01 19:57:05   1097s]  Setting StdDelay to: 40.9ps
[12/01 19:57:05   1097s] 
[12/01 19:57:05   1097s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 19:57:05   1097s] Reset timing graph...
[12/01 19:57:05   1097s] Ignoring AAE DB Resetting ...
[12/01 19:57:05   1097s] Reset timing graph done.
[12/01 19:57:05   1097s] Ignoring AAE DB Resetting ...
[12/01 19:57:07   1098s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[12/01 19:57:07   1098s] Ignoring AAE DB Resetting ...
[12/01 19:57:07   1098s] Reset timing graph done.
[12/01 19:57:07   1098s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/01 19:57:07   1098s] Set place::cacheFPlanSiteMark to 1
[12/01 19:57:07   1098s] CCOpt::Phase::Initialization...
[12/01 19:57:07   1098s] Check Prerequisites...
[12/01 19:57:07   1098s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 19:57:07   1098s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 19:57:07   1098s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[12/01 19:57:07   1098s] Set place::cacheFPlanSiteMark to 0
[12/01 19:57:07   1098s] All LLGs are deleted
[12/01 19:57:07   1098s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3804.2M
[12/01 19:57:07   1098s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3804.2M
[12/01 19:57:07   1098s] 
[12/01 19:57:07   1098s] *** Summary of all messages that are not suppressed in this session:
[12/01 19:57:07   1098s] Severity  ID               Count  Summary                                  
[12/01 19:57:07   1098s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[12/01 19:57:07   1098s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/01 19:57:07   1098s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[12/01 19:57:07   1098s] *** Message Summary: 0 warning(s), 3 error(s)
[12/01 19:57:07   1098s] 
[12/01 19:57:07   1098s] *** ccopt_design #1 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:18:18.7/0:16:41.6 (1.1), mem = 3804.2M
[12/01 19:57:07   1098s] 
[12/01 19:57:07   1098s] =============================================================================================
[12/01 19:57:07   1098s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/01 19:57:07   1098s] =============================================================================================
[12/01 19:57:07   1098s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 19:57:07   1098s] ---------------------------------------------------------------------------------------------
[12/01 19:57:07   1098s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 19:57:07   1098s] [ MISC                   ]          0:00:01.5  (  99.8 % )     0:00:01.5 /  0:00:01.5    1.0
[12/01 19:57:07   1098s] ---------------------------------------------------------------------------------------------
[12/01 19:57:07   1098s]  ccopt_design #1 TOTAL              0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[12/01 19:57:07   1098s] ---------------------------------------------------------------------------------------------
[12/01 19:57:07   1098s] 
[12/01 19:57:07   1098s] % End ccopt_design (date=12/01 19:57:07, total cpu=0:00:01.7, real=0:00:02.0, peak res=2272.4M, current mem=2116.9M)
[12/01 19:57:07   1098s] 
[12/01 19:57:56   1102s] <CMD> getCTSMode -engine -quiet
[12/01 20:01:32   1121s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Dec  1 20:01:32 2022
  Total CPU time:     0:18:45
  Total real time:    0:21:09
  Peak memory (main): 2738.47MB

[12/01 20:01:32   1121s] 
[12/01 20:01:32   1121s] *** Memory Usage v#1 (Current mem = 3850.082M, initial mem = 290.191M) ***
[12/01 20:01:32   1121s] 
[12/01 20:01:32   1121s] *** Summary of all messages that are not suppressed in this session:
[12/01 20:01:32   1121s] Severity  ID               Count  Summary                                  
[12/01 20:01:32   1121s] WARNING   IMPLF-58             3  MACRO '%s' has been found in the databas...
[12/01 20:01:32   1121s] WARNING   IMPLF-61             3  %d duplicated MACRO definitions have bee...
[12/01 20:01:32   1121s] WARNING   IMPLF-200          120  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 20:01:32   1121s] WARNING   IMPLF-201          102  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 20:01:32   1121s] WARNING   IMPFP-3961          10  The techSite '%s' has no related standar...
[12/01 20:01:32   1121s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[12/01 20:01:32   1121s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[12/01 20:01:32   1121s] WARNING   IMPVL-159            6  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 20:01:32   1121s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 20:01:32   1121s] WARNING   IMPPP-4055           1  The run time of addStripe will degrade w...
[12/01 20:01:32   1121s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/01 20:01:32   1121s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/01 20:01:32   1121s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/01 20:01:32   1121s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/01 20:01:32   1121s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/01 20:01:32   1121s] WARNING   IMPOPT-7099          8  WARNING: %s is an undriven net with %d f...
[12/01 20:01:32   1121s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[12/01 20:01:32   1121s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/01 20:01:32   1121s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[12/01 20:01:32   1121s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/01 20:01:32   1121s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[12/01 20:01:32   1121s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[12/01 20:01:32   1121s] ERROR     IMPIMEX-7031         1  %s more than once in the same Innovus se...
[12/01 20:01:32   1121s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 20:01:32   1121s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[12/01 20:01:32   1121s] *** Message Summary: 295 warning(s), 7 error(s)
[12/01 20:01:32   1121s] 
[12/01 20:01:32   1121s] --- Ending "Innovus" (totcpu=0:18:42, real=0:21:08, mem=3850.1M) ---
