-- generated by newgenasym Fri Apr 19 12:40:59 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \tel 30-2412\ is
    port (    
	\+vin\:    INOUT  STD_LOGIC;    
	\+vout\:   INOUT  STD_LOGIC;    
	\-vin\:    INOUT  STD_LOGIC;    
	\-vout\:   INOUT  STD_LOGIC;    
	\on/off\:  INOUT  STD_LOGIC;    
	TRIM:      INOUT  STD_LOGIC);
end \tel 30-2412\;
