// Seed: 2966586515
module module_0 (
    output uwire id_0,
    input wand id_1,
    output supply1 id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wire id_6
);
  wire id_8;
  logic [7:0] id_9;
  assign id_9[-1'b0] = id_3;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_3,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_10;
  assign id_8 = id_9;
endmodule
