// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module PTW(
  input         clock,
                reset,
                io_requestor_0_req_valid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [19:0] io_requestor_0_req_bits_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_0_req_bits_bits_need_gpa,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_req_bits_bits_vstage1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_req_bits_bits_stage2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_valid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [19:0] io_requestor_1_req_bits_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_1_req_bits_bits_need_gpa,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_bits_vstage1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_bits_stage2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_ptbr_mode,	// src/main/scala/rocket/PTW.scala:220:14
  input  [8:0]  io_dpath_ptbr_asid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [21:0] io_dpath_ptbr_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_hgatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  input  [8:0]  io_dpath_hgatp_asid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [21:0] io_dpath_hgatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_vsatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  input  [8:0]  io_dpath_vsatp_asid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [21:0] io_dpath_vsatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_sfence_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_sfence_bits_rs1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_status_prv,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_status_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_0_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_0_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_0_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_0_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_1_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_1_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_1_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_1_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_1_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_1_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_1_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_1_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_2_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_2_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_2_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_2_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_2_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_2_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_2_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_2_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_3_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_3_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_3_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_3_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_3_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_3_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_3_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_3_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_4_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_4_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_4_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_4_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_4_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_4_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_4_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_4_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_5_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_5_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_5_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_5_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_5_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_5_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_5_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_5_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_6_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_6_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_6_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_6_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_6_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_6_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_6_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_6_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_7_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_7_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_7_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_7_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_7_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_7_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_7_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_7_mask,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_customCSRs_csrs_0_value,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_resp_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_ae_ptw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_ae_final,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_gf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_hr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_hw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_hx,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_0_resp_bits_pte_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_resp_bits_pte_d,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_a,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_g,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_u,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_r,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_gpa_is_pte,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_ptbr_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [8:0]  io_requestor_0_ptbr_asid,	// src/main/scala/rocket/PTW.scala:220:14
  output [21:0] io_requestor_0_ptbr_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_0_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_0_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_0_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_0_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_1_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_1_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_1_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_1_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_1_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_1_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_1_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_1_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_2_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_2_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_2_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_2_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_2_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_2_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_2_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_2_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_3_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_3_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_3_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_3_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_3_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_3_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_3_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_3_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_4_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_4_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_4_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_4_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_4_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_4_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_4_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_4_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_5_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_5_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_5_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_5_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_5_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_5_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_5_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_5_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_6_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_6_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_6_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_6_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_6_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_6_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_6_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_6_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_7_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_7_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_7_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_7_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_7_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_7_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_7_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_7_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_req_ready,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_ae_ptw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_ae_final,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_gf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_hr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_hw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_hx,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_1_resp_bits_pte_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_resp_bits_pte_d,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_a,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_g,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_u,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_r,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_gpa_is_pte,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_ptbr_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [8:0]  io_requestor_1_ptbr_asid,	// src/main/scala/rocket/PTW.scala:220:14
  output [21:0] io_requestor_1_ptbr_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_status_prv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_0_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_0_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_0_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_0_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_1_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_1_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_1_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_1_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_1_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_1_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_1_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_1_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_2_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_2_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_2_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_2_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_2_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_2_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_2_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_2_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_3_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_3_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_3_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_3_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_3_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_3_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_3_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_3_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_4_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_4_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_4_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_4_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_4_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_4_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_4_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_4_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_5_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_5_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_5_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_5_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_5_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_5_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_5_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_5_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_6_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_6_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_6_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_6_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_6_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_6_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_6_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_6_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_7_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_7_cfg_res,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_7_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_7_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_7_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_7_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_7_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_7_mask,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_customCSRs_csrs_0_value	// src/main/scala/rocket/PTW.scala:220:14
);

  wire            pte_v;	// src/main/scala/rocket/PTW.scala:305:26
  wire [9:0]      _r_pte_barrier_io_y_reserved_for_future;	// src/main/scala/util/package.scala:267:25
  wire [43:0]     _r_pte_barrier_io_y_ppn;	// src/main/scala/util/package.scala:267:25
  wire [1:0]      _r_pte_barrier_io_y_reserved_for_software;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_d;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_a;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_g;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_x;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_w;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_r;	// src/main/scala/util/package.scala:267:25
  wire            _r_pte_barrier_io_y_v;	// src/main/scala/util/package.scala:267:25
  wire [2:0]      _state_barrier_io_y;	// src/main/scala/util/package.scala:267:25
  wire            _arb_io_out_valid;	// src/main/scala/rocket/PTW.scala:236:19
  wire            _arb_io_out_bits_valid;	// src/main/scala/rocket/PTW.scala:236:19
  wire [19:0]     _arb_io_out_bits_bits_addr;	// src/main/scala/rocket/PTW.scala:236:19
  wire            _arb_io_out_bits_bits_need_gpa;	// src/main/scala/rocket/PTW.scala:236:19
  wire            _arb_io_out_bits_bits_vstage1;	// src/main/scala/rocket/PTW.scala:236:19
  wire            _arb_io_out_bits_bits_stage2;	// src/main/scala/rocket/PTW.scala:236:19
  wire            _arb_io_chosen;	// src/main/scala/rocket/PTW.scala:236:19
  wire            pmpHomogeneous_beginsAfterLower = 1'h1;	// src/main/scala/rocket/PMP.scala:106:28, src/main/scala/rocket/PTW.scala:220:14
  wire            tmp_d = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_a = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_g = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_u = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_x = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_w = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_r = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            tmp_v = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire            l2_pte_d = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_a = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_g = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_u = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_x = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_w = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_r = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            l2_pte_v = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire            pmpHomogeneous_endsBeforeLower = 1'h0;	// src/main/scala/rocket/PMP.scala:110:40, src/main/scala/rocket/PTW.scala:220:14
  wire            do_switch = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :580:30
  wire            resp_gf_idxs_0 = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :786:58
  wire            r_pte_idxs_0 = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :777:58
  wire            r_pte_pte_d = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_a = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_g = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_u = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_x = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_w = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_r = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_v = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire            r_pte_pte_1_d = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_a = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_g = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_u = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_x = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_w = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_r = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            r_pte_pte_1_v = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire            leaf = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :750:44
  wire            leaf_1 = 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :750:44
  wire [9:0]      tmp_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:304:37, :770:26
  wire [9:0]      l2_pte_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:403:113, :770:26
  wire [9:0]      r_pte_pte_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:770:26, :779:26
  wire [9:0]      r_pte_pte_1_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:770:26
  wire [1:0]      r_hgatp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :286:58
  wire [1:0]      tmp_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :304:37
  wire [1:0]      count_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :785:44
  wire [1:0]      hits_lo_lo_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:45:27
  wire [1:0]      hits_lo_hi_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:45:27
  wire [1:0]      hits_hi_lo_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:45:27
  wire [1:0]      hits_hi_hi_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:45:27
  wire [1:0]      l2_pte_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :403:113
  wire [1:0]      satp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :585:61
  wire [1:0]      vsatp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :586:62
  wire [1:0]      hgatp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :587:62
  wire [1:0]      resp_gf_count = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :785:44
  wire [1:0]      r_pte_count = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :776:44
  wire [1:0]      r_pte_lsbs = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :778:27
  wire [1:0]      r_pte_pte_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :779:26
  wire [1:0]      r_pte_pte_1_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :770:26
  wire [1:0]      r_pte_count_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :776:44
  wire [1:0]      r_pte_count_2 = 2'h0;	// src/main/scala/rocket/PTW.scala:220:14, :776:44
  wire [43:0]     tmp_ppn = 44'h0;	// src/main/scala/rocket/PTW.scala:304:37, :403:126
  wire [43:0]     l2_pte_ppn = 44'h0;	// src/main/scala/rocket/PTW.scala:403:{113,126}
  wire [32:0]     tag_1 = 33'h100000000;	// src/main/scala/rocket/PTW.scala:363:18
  reg  [2:0]      state;	// src/main/scala/rocket/PTW.scala:233:22
  wire            _T_116 = state == 3'h0;	// src/main/scala/rocket/PTW.scala:233:22, :240:30
  wire            l2_refill_wire;	// src/main/scala/rocket/PTW.scala:234:28
  wire            _arb_io_out_ready_T_2 = _T_116 & ~l2_refill_wire;	// src/main/scala/rocket/PTW.scala:234:28, :240:{30,43,46}
  reg             resp_valid_0;	// src/main/scala/rocket/PTW.scala:242:27
  reg             resp_valid_1;	// src/main/scala/rocket/PTW.scala:242:27
  wire            clock_en =
    (|state) | l2_refill_wire | _arb_io_out_valid | io_dpath_sfence_valid
    | io_dpath_customCSRs_csrs_0_value[0];	// src/main/scala/rocket/PTW.scala:233:22, :234:28, :236:19, :244:{24,99}, src/main/scala/tile/CustomCSRs.scala:43:61
  reg             invalidated;	// src/main/scala/rocket/PTW.scala:251:24
  reg             count;	// src/main/scala/rocket/PTW.scala:259:18
  reg             resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24
  reg             resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26
  reg             resp_pf;	// src/main/scala/rocket/PTW.scala:262:20
  reg             resp_gf;	// src/main/scala/rocket/PTW.scala:263:20
  reg             resp_hr;	// src/main/scala/rocket/PTW.scala:264:20
  reg             resp_hw;	// src/main/scala/rocket/PTW.scala:265:20
  reg             resp_hx;	// src/main/scala/rocket/PTW.scala:266:20
  reg             resp_fragmented_superpage;	// src/main/scala/rocket/PTW.scala:267:38
  reg  [19:0]     r_req_addr;	// src/main/scala/rocket/PTW.scala:270:18
  reg             r_req_need_gpa;	// src/main/scala/rocket/PTW.scala:270:18
  reg             r_req_vstage1;	// src/main/scala/rocket/PTW.scala:270:18
  reg             r_req_stage2;	// src/main/scala/rocket/PTW.scala:270:18
  reg             r_req_dest;	// src/main/scala/rocket/PTW.scala:272:23
  reg  [9:0]      r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18
  wire [9:0]      r_pte_pte_2_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire [9:0]      r_pte_pte_3_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire [9:0]      r_pte_pte_4_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire [9:0]      r_pte_pte_5_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg  [43:0]     r_pte_ppn;	// src/main/scala/rocket/PTW.scala:275:18
  reg  [1:0]      r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18
  wire [1:0]      r_pte_pte_2_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire [1:0]      r_pte_pte_3_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire [1:0]      r_pte_pte_4_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire [1:0]      r_pte_pte_5_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18
  wire            r_pte_pte_2_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_3_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  wire            r_pte_pte_4_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :779:26
  wire            r_pte_pte_5_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :770:26
  reg             r_hgatp_mode;	// src/main/scala/rocket/PTW.scala:276:20
  reg  [8:0]      r_hgatp_asid;	// src/main/scala/rocket/PTW.scala:276:20
  reg  [21:0]     r_hgatp_ppn;	// src/main/scala/rocket/PTW.scala:276:20
  reg             aux_count;	// src/main/scala/rocket/PTW.scala:278:22
  reg  [9:0]      aux_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20
  wire [9:0]      merged_pte_reserved_for_future = aux_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg  [43:0]     aux_pte_ppn;	// src/main/scala/rocket/PTW.scala:280:20
  reg  [1:0]      aux_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20
  wire [1:0]      merged_pte_reserved_for_software = aux_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_d;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_d = aux_pte_d;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_a;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_a = aux_pte_a;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_g;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_g = aux_pte_g;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_u;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_u = aux_pte_u;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_x;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_x = aux_pte_x;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_w;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_w = aux_pte_w;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_r;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_r = aux_pte_r;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg             aux_pte_v;	// src/main/scala/rocket/PTW.scala:280:20
  wire            merged_pte_v = aux_pte_v;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
  reg  [11:0]     gpa_pgoff;	// src/main/scala/rocket/PTW.scala:281:22
  reg             stage2;	// src/main/scala/rocket/PTW.scala:282:19
  reg             stage2_final;	// src/main/scala/rocket/PTW.scala:283:25
  wire            satp_mode =
    _arb_io_out_bits_bits_vstage1 ? io_dpath_vsatp_mode : io_dpath_ptbr_mode;	// src/main/scala/rocket/PTW.scala:236:19, :285:17
  wire [8:0]      satp_asid =
    _arb_io_out_bits_bits_vstage1 ? io_dpath_vsatp_asid : io_dpath_ptbr_asid;	// src/main/scala/rocket/PTW.scala:236:19, :285:17
  wire [21:0]     satp_ppn =
    _arb_io_out_bits_bits_vstage1 ? io_dpath_vsatp_ppn : io_dpath_ptbr_ppn;	// src/main/scala/rocket/PTW.scala:236:19, :285:17
  wire            do_both_stages = r_req_vstage1 & r_req_stage2;	// src/main/scala/rocket/PTW.scala:270:18, :288:38
  wire            max_count = count < aux_count ? aux_count : count;	// src/main/scala/rocket/PTW.scala:259:18, :278:22, :289:25
  wire [43:0]     vpn = r_req_vstage1 & stage2 ? aux_pte_ppn : {24'h0, r_req_addr};	// src/main/scala/rocket/PTW.scala:270:18, :280:20, :282:19, :290:{16,31}
  wire [9:0]      pte_reserved_for_future = tmp_reserved_for_future;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire [1:0]      pte_reserved_for_software = tmp_reserved_for_software;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_d = tmp_d;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_a = tmp_a;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_g = tmp_g;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_u = tmp_u;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_x = tmp_x;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_w = tmp_w;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire            pte_r = tmp_r;	// src/main/scala/rocket/PTW.scala:304:37, :305:26
  wire [9:0]      aux_pte_pte_reserved_for_future = pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire [1:0]      aux_pte_pte_reserved_for_software = pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_d = pte_d;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_a = pte_a;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_g = pte_g;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_u = pte_u;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_x = pte_x;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_w = pte_w;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_r = pte_r;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire            aux_pte_pte_v = pte_v;	// src/main/scala/rocket/PTW.scala:305:26, :770:26
  wire [43:0]     pte_ppn = {24'h0, tmp_ppn[19:0]};	// src/main/scala/rocket/PTW.scala:290:16, :304:37, :305:26, :306:{13,54}
  assign pte_v = ~((tmp_r | tmp_w | tmp_x) & ~count & (|(tmp_ppn[9:0]))) & tmp_v;	// src/main/scala/rocket/PTW.scala:259:18, :304:37, :305:26, :307:{26,36}, :310:{21,38,97,106,114}
  wire            invalid_paddr =
    do_both_stages & ~stage2 ? (|(tmp_ppn[43:20])) : (|(tmp_ppn[43:20]));	// src/main/scala/rocket/PTW.scala:282:19, :288:38, :304:37, :306:38, :313:{9,25,46,58,88}
  wire [21:0]     idxs_0 = tmp_ppn[43:22];	// src/main/scala/rocket/PTW.scala:304:37, :786:58
  wire            invalid_gpa = do_both_stages & ~stage2 & (|idxs_0);	// src/main/scala/rocket/PTW.scala:282:19, :288:38, :306:38, :314:32, :786:58, :787:25
  wire            traverse =
    pte_v & ~pte_r & ~pte_w & ~pte_x & ~pte_d & ~pte_a & ~pte_u
    & pte_reserved_for_future == 10'h0 & ~invalid_paddr & ~invalid_gpa & ~count;	// src/main/scala/rocket/PTW.scala:139:{36,42,48,54,60,66,92}, :259:18, :305:26, :313:9, :314:32, :317:{33,51,64,73}, :770:26
  reg  [6:0]      state_reg;	// src/main/scala/util/Replacement.scala:168:70
  reg  [7:0]      valid;	// src/main/scala/rocket/PTW.scala:352:24
  reg  [31:0]     tags_0;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_2;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_3;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_4;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_5;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_6;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_7;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [19:0]     data_0;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_2;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_3;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_4;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_5;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_6;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_7;	// src/main/scala/rocket/PTW.scala:355:19
  wire            can_hit = ~count & (r_req_vstage1 ? stage2 : ~r_req_stage2);	// src/main/scala/rocket/PTW.scala:259:18, :270:18, :282:19, :317:73, :358:{35,41,65}
  wire [32:0]     tag = {r_req_vstage1, 32'h0};	// src/main/scala/rocket/PTW.scala:220:14, :270:18, :364:15
  wire [1:0]      hits_lo_lo = {{1'h0, tags_1} == tag, {1'h0, tags_0} == tag};	// src/main/scala/rocket/PTW.scala:220:14, :353:19, :364:15, :366:27, src/main/scala/util/package.scala:45:27
  wire [1:0]      hits_lo_hi = {{1'h0, tags_3} == tag, {1'h0, tags_2} == tag};	// src/main/scala/rocket/PTW.scala:220:14, :353:19, :364:15, :366:27, src/main/scala/util/package.scala:45:27
  wire [3:0]      hits_lo = {hits_lo_hi, hits_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [1:0]      hits_hi_lo = {{1'h0, tags_5} == tag, {1'h0, tags_4} == tag};	// src/main/scala/rocket/PTW.scala:220:14, :353:19, :364:15, :366:27, src/main/scala/util/package.scala:45:27
  wire [1:0]      hits_hi_hi = {{1'h0, tags_7} == tag, {1'h0, tags_6} == tag};	// src/main/scala/rocket/PTW.scala:220:14, :353:19, :364:15, :366:27, src/main/scala/util/package.scala:45:27
  wire [3:0]      hits_hi = {hits_hi_hi, hits_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [7:0]      hits = {hits_hi, hits_lo} & valid;	// src/main/scala/rocket/PTW.scala:352:24, :366:43, src/main/scala/util/package.scala:45:27
  wire            pte_cache_hit = (|hits) & can_hit;	// src/main/scala/rocket/PTW.scala:358:35, :366:43, :367:{20,24}
  wire            r_left_subtree_older = state_reg[6];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [2:0]      r_left_subtree_state = state_reg[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:163:13
  wire [2:0]      state_reg_left_subtree_state = state_reg[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:163:13
  wire [2:0]      state_reg_left_subtree_state_3 = state_reg[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:163:13
  wire [2:0]      r_right_subtree_state = state_reg[2:0];	// src/main/scala/util/Replacement.scala:168:70, :245:38
  wire [2:0]      state_reg_right_subtree_state = state_reg[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire [2:0]      state_reg_right_subtree_state_3 = state_reg[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire            r_left_subtree_older_1 = r_left_subtree_state[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:163:13
  wire            r_left_subtree_state_1 = r_left_subtree_state[1];	// src/main/scala/util/package.scala:163:13
  wire            r_right_subtree_state_1 = r_left_subtree_state[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:163:13
  wire            r_left_subtree_older_2 = r_right_subtree_state[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire            r_left_subtree_state_2 = r_right_subtree_state[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:163:13
  wire            r_right_subtree_state_2 = r_right_subtree_state[0];	// src/main/scala/util/Replacement.scala:245:38
  wire [6:0]      _GEN = ~(valid[6:0]);	// src/main/scala/rocket/PTW.scala:352:24, :370:57
  wire [2:0]      r =
    (&valid)
      ? {r_left_subtree_older,
         r_left_subtree_older
           ? {r_left_subtree_older_1,
              r_left_subtree_older_1 ? r_left_subtree_state_1 : r_right_subtree_state_1}
           : {r_left_subtree_older_2,
              r_left_subtree_older_2 ? r_left_subtree_state_2 : r_right_subtree_state_2}}
      : _GEN[0]
          ? 3'h0
          : _GEN[1]
              ? 3'h1
              : _GEN[2]
                  ? 3'h2
                  : _GEN[3] ? 3'h3 : _GEN[4] ? 3'h4 : _GEN[5] ? 3'h5 : {2'h3, ~(_GEN[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/PTW.scala:233:22, :352:24, :370:{18,25,57}, :372:15, :626:26, :638:18, :640:35, :642:20, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:163:13
  wire [2:0]      state_reg_touch_way_sized = r;	// src/main/scala/rocket/PTW.scala:370:18, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older = ~(state_reg_touch_way_sized[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_1 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_1 = state_reg_left_subtree_state[1];	// src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_1 = state_reg_left_subtree_state[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire [1:0]      state_reg_hi =
    {state_reg_set_left_older_1,
     state_reg_set_left_older_1
       ? state_reg_left_subtree_state_1
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_2 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_2 = state_reg_right_subtree_state[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_2 = state_reg_right_subtree_state[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]      state_reg_hi_1 =
    {state_reg_set_left_older_2,
     state_reg_set_left_older_2
       ? state_reg_left_subtree_state_2
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [3:0]      state_reg_hi_2 =
    {state_reg_set_left_older,
     state_reg_set_left_older
       ? state_reg_left_subtree_state
       : {state_reg_hi,
          state_reg_set_left_older_1
            ? ~(state_reg_touch_way_sized[0])
            : state_reg_right_subtree_state_1}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:163:13
  wire            _T_140 = state == 3'h1;	// src/main/scala/rocket/PTW.scala:233:22, :377:24, :626:26
  wire [3:0]      hi = hits[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket/PTW.scala:366:43
  wire [3:0]      lo = hits[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket/PTW.scala:366:43
  wire [3:0]      _T_26 = hi | lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      hi_1 = _T_26[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      lo_1 = _T_26[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]      state_reg_touch_way_sized_1 = {|hi, |hi_1, hi_1[1] | lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_3 = ~(state_reg_touch_way_sized_1[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_4 = ~(state_reg_touch_way_sized_1[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_4 = state_reg_left_subtree_state_3[1];	// src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_4 = state_reg_left_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire [1:0]      state_reg_hi_3 =
    {state_reg_set_left_older_4,
     state_reg_set_left_older_4
       ? state_reg_left_subtree_state_4
       : ~(state_reg_touch_way_sized_1[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_5 = ~(state_reg_touch_way_sized_1[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_5 = state_reg_right_subtree_state_3[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_5 = state_reg_right_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]      state_reg_hi_4 =
    {state_reg_set_left_older_5,
     state_reg_set_left_older_5
       ? state_reg_left_subtree_state_5
       : ~(state_reg_touch_way_sized_1[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [3:0]      state_reg_hi_5 =
    {state_reg_set_left_older_3,
     state_reg_set_left_older_3
       ? state_reg_left_subtree_state_3
       : {state_reg_hi_3,
          state_reg_set_left_older_4
            ? ~(state_reg_touch_way_sized_1[0])
            : state_reg_right_subtree_state_4}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [19:0]     pte_cache_data =
    (hits[0] ? data_0 : 20'h0) | (hits[1] ? data_1 : 20'h0) | (hits[2] ? data_2 : 20'h0)
    | (hits[3] ? data_3 : 20'h0) | (hits[4] ? data_4 : 20'h0) | (hits[5] ? data_5 : 20'h0)
    | (hits[6] ? data_6 : 20'h0) | (hits[7] ? data_7 : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/PTW.scala:355:19, :366:43
  reg  [6:0]      state_reg_1;	// src/main/scala/util/Replacement.scala:168:70
  reg  [7:0]      valid_1;	// src/main/scala/rocket/PTW.scala:352:24
  reg  [31:0]     tags_1_0;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_1;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_2;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_3;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_4;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_5;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_6;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [31:0]     tags_1_7;	// src/main/scala/rocket/PTW.scala:353:19
  reg  [19:0]     data_1_0;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_1;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_2;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_3;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_4;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_5;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_6;	// src/main/scala/rocket/PTW.scala:355:19
  reg  [19:0]     data_1_7;	// src/main/scala/rocket/PTW.scala:355:19
  wire            can_hit_1 =
    ~count & ~aux_count & r_req_vstage1 & stage2 & ~stage2_final;	// src/main/scala/rocket/PTW.scala:259:18, :270:18, :278:22, :282:19, :283:25, :357:{21,60,104,107}
  wire            can_refill = do_both_stages & ~stage2 & ~stage2_final;	// src/main/scala/rocket/PTW.scala:282:19, :283:25, :288:38, :306:38, :357:107, :360:41
  wire [3:0]      hits_lo_1 = {hits_lo_hi_1, hits_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [3:0]      hits_hi_1 = {hits_hi_hi_1, hits_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [7:0]      hits_1 = {hits_hi_1, hits_lo_1} & valid_1;	// src/main/scala/rocket/PTW.scala:352:24, :366:43, src/main/scala/util/package.scala:45:27
  wire            stage2_pte_cache_hit = (|hits_1) & can_hit_1;	// src/main/scala/rocket/PTW.scala:357:104, :366:43, :367:{20,24}
  wire            r_left_subtree_older_3 = state_reg_1[6];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [2:0]      r_left_subtree_state_3 = state_reg_1[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:163:13
  wire [2:0]      state_reg_left_subtree_state_6 = state_reg_1[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:163:13
  wire [2:0]      state_reg_left_subtree_state_9 = state_reg_1[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:163:13
  wire [2:0]      r_right_subtree_state_3 = state_reg_1[2:0];	// src/main/scala/util/Replacement.scala:168:70, :245:38
  wire [2:0]      state_reg_right_subtree_state_6 = state_reg_1[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire [2:0]      state_reg_right_subtree_state_9 = state_reg_1[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire            r_left_subtree_older_4 = r_left_subtree_state_3[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:163:13
  wire            r_left_subtree_state_4 = r_left_subtree_state_3[1];	// src/main/scala/util/package.scala:163:13
  wire            r_right_subtree_state_4 = r_left_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:163:13
  wire            r_left_subtree_older_5 = r_right_subtree_state_3[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire            r_left_subtree_state_5 = r_right_subtree_state_3[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:163:13
  wire            r_right_subtree_state_5 = r_right_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:245:38
  wire [6:0]      _GEN_0 = ~(valid_1[6:0]);	// src/main/scala/rocket/PTW.scala:352:24, :370:57
  wire [2:0]      r_1 =
    (&valid_1)
      ? {r_left_subtree_older_3,
         r_left_subtree_older_3
           ? {r_left_subtree_older_4,
              r_left_subtree_older_4 ? r_left_subtree_state_4 : r_right_subtree_state_4}
           : {r_left_subtree_older_5,
              r_left_subtree_older_5 ? r_left_subtree_state_5 : r_right_subtree_state_5}}
      : _GEN_0[0]
          ? 3'h0
          : _GEN_0[1]
              ? 3'h1
              : _GEN_0[2]
                  ? 3'h2
                  : _GEN_0[3]
                      ? 3'h3
                      : _GEN_0[4] ? 3'h4 : _GEN_0[5] ? 3'h5 : {2'h3, ~(_GEN_0[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/PTW.scala:233:22, :352:24, :370:{18,25,57}, :372:15, :626:26, :638:18, :640:35, :642:20, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:163:13
  wire [2:0]      state_reg_touch_way_sized_2 = r_1;	// src/main/scala/rocket/PTW.scala:370:18, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_6 = ~(state_reg_touch_way_sized_2[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_7 = ~(state_reg_touch_way_sized_2[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_7 = state_reg_left_subtree_state_6[1];	// src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_7 = state_reg_left_subtree_state_6[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire [1:0]      state_reg_hi_6 =
    {state_reg_set_left_older_7,
     state_reg_set_left_older_7
       ? state_reg_left_subtree_state_7
       : ~(state_reg_touch_way_sized_2[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_8 = ~(state_reg_touch_way_sized_2[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_8 = state_reg_right_subtree_state_6[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_8 = state_reg_right_subtree_state_6[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]      state_reg_hi_7 =
    {state_reg_set_left_older_8,
     state_reg_set_left_older_8
       ? state_reg_left_subtree_state_8
       : ~(state_reg_touch_way_sized_2[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [3:0]      state_reg_hi_8 =
    {state_reg_set_left_older_6,
     state_reg_set_left_older_6
       ? state_reg_left_subtree_state_6
       : {state_reg_hi_6,
          state_reg_set_left_older_7
            ? ~(state_reg_touch_way_sized_2[0])
            : state_reg_right_subtree_state_7}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [3:0]      hi_2 = hits_1[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket/PTW.scala:366:43
  wire [3:0]      lo_2 = hits_1[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket/PTW.scala:366:43
  wire [3:0]      _T_73 = hi_2 | lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      hi_3 = _T_73[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      lo_3 = _T_73[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]      state_reg_touch_way_sized_3 = {|hi_2, |hi_3, hi_3[1] | lo_3[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_9 = ~(state_reg_touch_way_sized_3[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_10 = ~(state_reg_touch_way_sized_3[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_10 = state_reg_left_subtree_state_9[1];	// src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_10 = state_reg_left_subtree_state_9[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire [1:0]      state_reg_hi_9 =
    {state_reg_set_left_older_10,
     state_reg_set_left_older_10
       ? state_reg_left_subtree_state_10
       : ~(state_reg_touch_way_sized_3[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire            state_reg_set_left_older_11 = ~(state_reg_touch_way_sized_3[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire            state_reg_left_subtree_state_11 = state_reg_right_subtree_state_9[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:163:13
  wire            state_reg_right_subtree_state_11 = state_reg_right_subtree_state_9[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]      state_reg_hi_10 =
    {state_reg_set_left_older_11,
     state_reg_set_left_older_11
       ? state_reg_left_subtree_state_11
       : ~(state_reg_touch_way_sized_3[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [3:0]      state_reg_hi_11 =
    {state_reg_set_left_older_9,
     state_reg_set_left_older_9
       ? state_reg_left_subtree_state_9
       : {state_reg_hi_9,
          state_reg_set_left_older_10
            ? ~(state_reg_touch_way_sized_3[0])
            : state_reg_right_subtree_state_10}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [19:0]     stage2_pte_cache_data =
    (hits_1[0] ? data_1_0 : 20'h0) | (hits_1[1] ? data_1_1 : 20'h0)
    | (hits_1[2] ? data_1_2 : 20'h0) | (hits_1[3] ? data_1_3 : 20'h0)
    | (hits_1[4] ? data_1_4 : 20'h0) | (hits_1[5] ? data_1_5 : 20'h0)
    | (hits_1[6] ? data_1_6 : 20'h0) | (hits_1[7] ? data_1_7 : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/PTW.scala:355:19, :366:43
  reg             pte_hit;	// src/main/scala/rocket/PTW.scala:392:24
  reg             l2_refill;	// src/main/scala/rocket/PTW.scala:398:26
  assign l2_refill_wire = l2_refill;	// src/main/scala/rocket/PTW.scala:234:28, :398:26
  wire [55:0]     _pmpHomogeneous_T = {r_pte_ppn, 12'h0};	// src/main/scala/rocket/PTW.scala:275:18, :543:88
  wire [29:0]     _GEN_1 = {r_pte_ppn[43:16], ~(r_pte_ppn[15:14])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/PTW.scala:275:18
  wire [26:0]     _GEN_2 = {r_pte_ppn[43:19], ~(r_pte_ppn[18:17])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/PTW.scala:275:18
  wire [31:0]     _GEN_3 = {r_pte_ppn[19:0], 12'h0};	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PTW.scala:275:18, :543:88
  wire [27:0]     _GEN_4 = {r_pte_ppn[43:20], r_pte_ppn[19:16] ^ 4'h8};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/PTW.scala:275:18
  wire            pmaPgLevelHomogeneous_0 =
    _GEN_1 == 30'h0 | _GEN_2 == 27'h0 | _GEN_4 == 28'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire            pmaPgLevelHomogeneous_1 =
    r_pte_ppn == 44'h0 | {r_pte_ppn[43:2], ~(r_pte_ppn[1:0])} == 44'h0
    | {r_pte_ppn[43:5], ~(r_pte_ppn[4])} == 40'h0
    | {r_pte_ppn[43:14], r_pte_ppn[13:4] ^ 10'h200} == 40'h0 | _GEN_1 == 30'h0
    | _GEN_2 == 27'h0 | _GEN_4 == 28'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/PTW.scala:275:18, :403:126, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire            pmaHomogeneous =
    count ? pmaPgLevelHomogeneous_1 : pmaPgLevelHomogeneous_0;	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous =
    count ? io_dpath_pmp_0_mask[11] : io_dpath_pmp_0_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_5 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_0_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper = _GEN_5;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_1;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_1 = _GEN_5;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_6 = count ? 32'hFFFFF000 : 32'hFFC00000;	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_1;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_1 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_2;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_2 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_3;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_3 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_4;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_4 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_5;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_5 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_6;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_6 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire [31:0]     pmpHomogeneous_pgMask_7;	// src/main/scala/util/package.scala:39:76
  assign pmpHomogeneous_pgMask_7 = _GEN_6;	// src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper =
    (_GEN_3
     & pmpHomogeneous_pgMask) < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask);	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_1 =
    count ? io_dpath_pmp_1_mask[11] : io_dpath_pmp_1_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_7 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_1_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper_1;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_1 = _GEN_7;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_2;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_2 = _GEN_7;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_8 = _GEN_3 & pmpHomogeneous_pgMask_1;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_1 =
    _GEN_8 < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask_1);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_1 =
    _GEN_8 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_1);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_2 =
    count ? io_dpath_pmp_2_mask[11] : io_dpath_pmp_2_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_9 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_2_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper_2;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_2 = _GEN_9;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_3;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_3 = _GEN_9;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_10 = _GEN_3 & pmpHomogeneous_pgMask_2;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_2 =
    _GEN_10 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_2);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_2 =
    _GEN_10 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_2);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_3 =
    count ? io_dpath_pmp_3_mask[11] : io_dpath_pmp_3_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_11 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_3_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper_3;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_3 = _GEN_11;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_4;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_4 = _GEN_11;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_12 = _GEN_3 & pmpHomogeneous_pgMask_3;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_3 =
    _GEN_12 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_3);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_3 =
    _GEN_12 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_3);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_4 =
    count ? io_dpath_pmp_4_mask[11] : io_dpath_pmp_4_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_13 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_4_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper_4;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_4 = _GEN_13;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_5;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_5 = _GEN_13;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_14 = _GEN_3 & pmpHomogeneous_pgMask_4;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_4 =
    _GEN_14 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_4);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_4 =
    _GEN_14 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_4);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_5 =
    count ? io_dpath_pmp_5_mask[11] : io_dpath_pmp_5_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_15 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_5_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper_5;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_5 = _GEN_15;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_6;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_6 = _GEN_15;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_16 = _GEN_3 & pmpHomogeneous_pgMask_5;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_5 =
    _GEN_16 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_5);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_5 =
    _GEN_16 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_5);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_6 =
    count ? io_dpath_pmp_6_mask[11] : io_dpath_pmp_6_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            _GEN_17 = _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_6_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire            pmpHomogeneous_beginsAfterUpper_6;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_6 = _GEN_17;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire            pmpHomogeneous_beginsAfterLower_7;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_7 = _GEN_17;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]     _GEN_18 = _GEN_3 & pmpHomogeneous_pgMask_6;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_6 =
    _GEN_18 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_6);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_6 =
    _GEN_18 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_6);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_maskHomogeneous_7 =
    count ? io_dpath_pmp_7_mask[11] : io_dpath_pmp_7_mask[21];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_beginsAfterUpper_7 =
    _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_7_addr, 2'h0};	// src/main/scala/rocket/PMP.scala:107:{28,32}, src/main/scala/rocket/PTW.scala:220:14, :290:16, :543:88
  wire [31:0]     _GEN_19 = _GEN_3 & pmpHomogeneous_pgMask_7;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeLower_7 =
    _GEN_19 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_7);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous_endsBeforeUpper_7 =
    _GEN_19 < ({io_dpath_pmp_7_addr, 2'h0} & pmpHomogeneous_pgMask_7);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/rocket/PTW.scala:220:14, src/main/scala/util/package.scala:39:76
  wire            pmpHomogeneous =
    (io_dpath_pmp_0_cfg_a[1]
       ? pmpHomogeneous_maskHomogeneous
         | (count
              ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_0_addr[29:10]})
              : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_0_addr[29:20]}))
       : ~(io_dpath_pmp_0_cfg_a[0]) | pmpHomogeneous_beginsAfterUpper
         | pmpHomogeneous_endsBeforeUpper)
    & (io_dpath_pmp_1_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_1
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_1_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_1_addr[29:20]}))
         : ~(io_dpath_pmp_1_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_1
           | pmpHomogeneous_beginsAfterUpper_1 | pmpHomogeneous_beginsAfterLower_1
           & pmpHomogeneous_endsBeforeUpper_1)
    & (io_dpath_pmp_2_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_2
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_2_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_2_addr[29:20]}))
         : ~(io_dpath_pmp_2_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_2
           | pmpHomogeneous_beginsAfterUpper_2 | pmpHomogeneous_beginsAfterLower_2
           & pmpHomogeneous_endsBeforeUpper_2)
    & (io_dpath_pmp_3_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_3
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_3_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_3_addr[29:20]}))
         : ~(io_dpath_pmp_3_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_3
           | pmpHomogeneous_beginsAfterUpper_3 | pmpHomogeneous_beginsAfterLower_3
           & pmpHomogeneous_endsBeforeUpper_3)
    & (io_dpath_pmp_4_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_4
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_4_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_4_addr[29:20]}))
         : ~(io_dpath_pmp_4_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_4
           | pmpHomogeneous_beginsAfterUpper_4 | pmpHomogeneous_beginsAfterLower_4
           & pmpHomogeneous_endsBeforeUpper_4)
    & (io_dpath_pmp_5_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_5
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_5_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_5_addr[29:20]}))
         : ~(io_dpath_pmp_5_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_5
           | pmpHomogeneous_beginsAfterUpper_5 | pmpHomogeneous_beginsAfterLower_5
           & pmpHomogeneous_endsBeforeUpper_5)
    & (io_dpath_pmp_6_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_6
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_6_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_6_addr[29:20]}))
         : ~(io_dpath_pmp_6_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_6
           | pmpHomogeneous_beginsAfterUpper_6 | pmpHomogeneous_beginsAfterLower_6
           & pmpHomogeneous_endsBeforeUpper_6)
    & (io_dpath_pmp_7_cfg_a[1]
         ? pmpHomogeneous_maskHomogeneous_7
           | (count
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_7_addr[29:10]})
                : (|{r_pte_ppn[43:20], r_pte_ppn[19:10] ^ io_dpath_pmp_7_addr[29:20]}))
         : ~(io_dpath_pmp_7_cfg_a[0]) | pmpHomogeneous_endsBeforeLower_7
           | pmpHomogeneous_beginsAfterUpper_7 | pmpHomogeneous_beginsAfterLower_7
           & pmpHomogeneous_endsBeforeUpper_7);	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :98:{21,53,66,78}, :106:28, :107:28, :110:40, :111:40, :113:62, :118:{8,45,58}, :138:10, src/main/scala/rocket/PTW.scala:259:18, :275:18, src/main/scala/util/package.scala:39:76
  wire            homogeneous = pmaHomogeneous & pmpHomogeneous;	// src/main/scala/rocket/PMP.scala:138:10, src/main/scala/rocket/PTW.scala:548:36, src/main/scala/util/package.scala:39:76
  wire            _T_117 = _arb_io_out_ready_T_2 & _arb_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :240:43
  wire            _GEN_20 = _T_116 & _T_117;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:240:30, :584:30
  wire [21:0]     aux_ppn =
    _arb_io_out_bits_bits_vstage1
      ? io_dpath_vsatp_ppn
      : {2'h0, _arb_io_out_bits_bits_addr};	// src/main/scala/rocket/PTW.scala:220:14, :236:19, :588:38
  wire [7:0][2:0] _GEN_21 =
    {{3'h0},
     {state},
     {state},
     {3'h5},
     {state},
     {3'h4},
     {resp_gf ? 3'h0 : stage2_pte_cache_hit | pte_cache_hit ? state : 3'h1},
     {_T_117 ? {2'h0, _arb_io_out_bits_valid} : state}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/PTW.scala:220:14, :233:22, :236:19, :240:30, :263:20, :367:24, :377:24, :578:31, :582:18, :584:30, :592:{20,26}, :617:35, :622:34, :626:{20,26}, :628:21, :629:20, :635:18, :638:18, :640:35, :642:20, :647:18
  wire [2:0]      next_state = _GEN_21[state];	// src/main/scala/rocket/PTW.scala:233:22, :240:30, :377:24, :578:31, :582:18, :584:30, :628:21, :635:18, :640:35, :647:18
  wire [43:0]     merged_pte_superpage_mask =
    ~stage2_final | max_count ? 44'hFFFFFFFFFFF : 44'hFFFFFFFFC00;	// src/main/scala/rocket/PTW.scala:283:25, :289:25, :661:45, src/main/scala/util/package.scala:39:76
  wire [43:0]     merged_pte_stage1_ppns_0 = {pte_ppn[43:10], aux_pte_ppn[9:0]};	// src/main/scala/rocket/PTW.scala:280:20, :305:26, :662:{56,64,125}
  wire [43:0]     merged_pte_stage1_ppn = count ? pte_ppn : merged_pte_stage1_ppns_0;	// src/main/scala/rocket/PTW.scala:259:18, :305:26, :662:56, src/main/scala/util/package.scala:39:76
  wire [43:0]     merged_pte_ppn = merged_pte_stage1_ppn & merged_pte_superpage_mask;	// src/main/scala/rocket/PTW.scala:664:24, :770:26, src/main/scala/util/package.scala:39:76
  wire            _r_pte_T_5 = _T_140 & stage2_pte_cache_hit;	// src/main/scala/rocket/PTW.scala:367:24, :377:24, :671:25
  wire [43:0]     r_pte_pte_ppn = {22'h0, r_hgatp_ppn[21:2], 2'h0};	// src/main/scala/rocket/PTW.scala:220:14, :276:20, :614:25, :779:26, :780:{13,30}
  wire            _r_pte_T_7 = _T_140 & pte_cache_hit;	// src/main/scala/rocket/PTW.scala:367:24, :377:24, :673:25
  wire [43:0]     r_pte_pte_1_ppn = {24'h0, pte_cache_data};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/PTW.scala:290:16, :770:26, :771:13
  wire [23:0]     r_pte_idxs_0_1 = pte_ppn[43:20];	// src/main/scala/rocket/PTW.scala:305:26, :777:58
  wire [1:0]      r_pte_lsbs_1 = r_pte_idxs_0_1[1:0];	// src/main/scala/rocket/PTW.scala:777:58, :778:27
  wire [43:0]     r_pte_pte_2_ppn = {22'h0, r_hgatp_ppn[21:2], r_pte_lsbs_1};	// src/main/scala/rocket/PTW.scala:276:20, :614:25, :778:27, :779:26, :780:{13,30}
  wire            _r_pte_T_16 = (&state) & ~homogeneous & ~count;	// src/main/scala/rocket/PTW.scala:233:22, :259:18, :548:36, :679:{15,43,56,65}
  wire [43:0]     r_pte_pte_3_ppn = {r_pte_ppn[43:10], r_req_addr[9:0]};	// src/main/scala/rocket/PTW.scala:270:18, :275:18, :343:{44,49,79}, :770:26
  wire            _r_pte_T_20 = _arb_io_out_ready_T_2 & _arb_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :240:43
  wire [1:0]      r_pte_idxs_0_2 = io_dpath_vsatp_ppn[21:20];	// src/main/scala/rocket/PTW.scala:777:58
  wire [1:0]      r_pte_lsbs_2 = r_pte_idxs_0_2;	// src/main/scala/rocket/PTW.scala:777:58, :778:27
  wire [43:0]     r_pte_pte_4_ppn = {22'h0, io_dpath_hgatp_ppn[21:2], r_pte_lsbs_2};	// src/main/scala/rocket/PTW.scala:614:25, :778:27, :779:26, :780:{13,30}
  wire [43:0]     r_pte_pte_5_ppn = {22'h0, satp_ppn};	// src/main/scala/rocket/PTW.scala:285:17, :614:25, :770:26, :771:13
  wire            _GEN_22 = _r_pte_T_5 | _r_pte_T_7;	// src/main/scala/rocket/PTW.scala:671:{8,25}, :673:{8,25}
  wire            gf =
    stage2 & ~stage2_final & ~(pte_v & (pte_r | pte_x & ~pte_w) & pte_a & pte_r & pte_u);	// src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :143:33, :282:19, :283:25, :305:26, :357:107, :697:{40,43}
  wire            ae = pte_v & invalid_paddr;	// src/main/scala/rocket/PTW.scala:305:26, :313:9, :698:22
  wire            pf = pte_v & (|pte_reserved_for_future);	// src/main/scala/rocket/PTW.scala:305:26, :699:{22,49}
  wire            success = pte_v & ~ae & ~pf & ~gf;	// src/main/scala/rocket/PTW.scala:305:26, :697:40, :698:22, :699:22, :700:{30,37,41,44}
  wire [43:0]     aux_pte_s1_ppns_0 = {pte_ppn[43:10], r_req_addr[9:0]};	// src/main/scala/rocket/PTW.scala:270:18, :305:26, :343:79, :662:64, :743:54
  wire [43:0]     aux_pte_pte_ppn = count ? pte_ppn : aux_pte_s1_ppns_0;	// src/main/scala/rocket/PTW.scala:259:18, :305:26, :743:54, :770:26, src/main/scala/util/package.scala:39:76
  always @(posedge clock) begin
    automatic logic _GEN_23;	// src/main/scala/rocket/PTW.scala:242:27, :582:18, :640:35
    _GEN_23 = state == 3'h2 | state == 3'h4;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/PTW.scala:233:22, :242:27, :372:15, :582:18, :640:35
    if (reset) begin
      state <= 3'h0;	// src/main/scala/rocket/PTW.scala:233:22
      state_reg <= 7'h0;	// src/main/scala/util/Replacement.scala:168:70
      valid <= 8'h0;	// src/main/scala/rocket/PTW.scala:352:24
      state_reg_1 <= 7'h0;	// src/main/scala/util/Replacement.scala:168:70
      valid_1 <= 8'h0;	// src/main/scala/rocket/PTW.scala:352:24
    end
    else begin
      state <= _state_barrier_io_y;	// src/main/scala/rocket/PTW.scala:233:22, src/main/scala/util/package.scala:267:25
      if (pte_cache_hit & _T_140)	// src/main/scala/rocket/PTW.scala:367:24, :377:{15,24}
        state_reg <=
          {state_reg_hi_5,
           state_reg_set_left_older_3
             ? {state_reg_hi_4,
                state_reg_set_left_older_5
                  ? ~(state_reg_touch_way_sized_1[0])
                  : state_reg_right_subtree_state_5}
             : state_reg_right_subtree_state_3};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:163:13
      if (io_dpath_sfence_valid & ~io_dpath_sfence_bits_rs1)	// src/main/scala/rocket/PTW.scala:378:{33,37}
        valid <= 8'h0;	// src/main/scala/rocket/PTW.scala:352:24
      if (stage2_pte_cache_hit & _T_140)	// src/main/scala/rocket/PTW.scala:367:24, :377:{15,24}
        state_reg_1 <=
          {state_reg_hi_11,
           state_reg_set_left_older_9
             ? {state_reg_hi_10,
                state_reg_set_left_older_11
                  ? ~(state_reg_touch_way_sized_3[0])
                  : state_reg_right_subtree_state_11}
             : state_reg_right_subtree_state_9};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:163:13
      if (io_dpath_sfence_valid & ~io_dpath_sfence_bits_rs1)	// src/main/scala/rocket/PTW.scala:378:{33,37}
        valid_1 <= 8'h0;	// src/main/scala/rocket/PTW.scala:352:24
    end
    resp_valid_0 <=
      ~_T_116 & (_T_140 ? resp_gf & ~r_req_dest : ~_GEN_23 & (&state) & ~r_req_dest);	// src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :263:20, :272:23, :377:24, :392:24, :582:18, :628:21, :630:32, :640:35
    resp_valid_1 <=
      ~_T_116 & (_T_140 ? resp_gf & r_req_dest : ~_GEN_23 & (&state) & r_req_dest);	// src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :263:20, :272:23, :377:24, :392:24, :582:18, :628:21, :630:32, :640:35
    invalidated <= io_dpath_sfence_valid | invalidated & (|state);	// src/main/scala/rocket/PTW.scala:233:22, :244:24, :251:24, :511:{40,56}
    count <=
      ~do_switch
      & (_T_116
           ? ~_T_117 & count
           : _T_140
               ? (stage2_pte_cache_hit | ~pte_cache_hit ? count : count - 1'h1)
               : ~_GEN_23 & (&state) & ~homogeneous | count);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :259:18, :367:24, :377:24, :548:36, :580:30, :582:18, :584:30, :595:21, :617:35, :622:34, :623:24, :640:35, :649:13, :690:25, :739:20, :741:11
    resp_ae_ptw <= ~_GEN_20 & resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24, :261:26, :582:18, :584:30, :599:21, :600:23
    resp_ae_final <= ~_GEN_20 & resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26, :582:18, :584:30, :600:23
    resp_pf <= ~_GEN_20 & resp_pf;	// src/main/scala/rocket/PTW.scala:261:26, :262:20, :582:18, :584:30, :600:23, :601:17
    resp_gf <= ~_GEN_20 & resp_gf;	// src/main/scala/rocket/PTW.scala:261:26, :263:20, :582:18, :584:30, :600:23, :602:17
    resp_hr <= _GEN_20 | resp_hr;	// src/main/scala/rocket/PTW.scala:264:20, :582:18, :584:30, :603:17
    resp_hw <= _GEN_20 | resp_hw;	// src/main/scala/rocket/PTW.scala:265:20, :582:18, :584:30, :604:17
    resp_hx <= _GEN_20 | resp_hx;	// src/main/scala/rocket/PTW.scala:266:20, :582:18, :584:30, :605:17
    if (_T_116)	// src/main/scala/rocket/PTW.scala:240:30
      resp_fragmented_superpage <= ~_T_117 & resp_fragmented_superpage;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:259:18, :267:38, :584:30, :595:21, :606:35
    else	// src/main/scala/rocket/PTW.scala:240:30
      resp_fragmented_superpage <=
        ~(_T_140 | _GEN_23) & (&state) & (do_both_stages | ~homogeneous)
        | resp_fragmented_superpage;	// src/main/scala/rocket/PTW.scala:233:22, :242:27, :267:38, :288:38, :377:24, :548:36, :582:18, :640:35, :649:{13,27}, :651:35, :653:29, :654:35
    if (_GEN_20) begin	// src/main/scala/rocket/PTW.scala:584:30
      r_req_addr <= _arb_io_out_bits_bits_addr;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_need_gpa <= _arb_io_out_bits_bits_need_gpa;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_vstage1 <= _arb_io_out_bits_bits_vstage1;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_stage2 <= _arb_io_out_bits_bits_stage2;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_dest <= _arb_io_chosen;	// src/main/scala/rocket/PTW.scala:236:19, :272:23
      r_hgatp_mode <= io_dpath_hgatp_mode;	// src/main/scala/rocket/PTW.scala:276:20
      r_hgatp_asid <= io_dpath_hgatp_asid;	// src/main/scala/rocket/PTW.scala:276:20
      r_hgatp_ppn <= io_dpath_hgatp_ppn;	// src/main/scala/rocket/PTW.scala:276:20
      stage2_final <= _arb_io_out_bits_bits_stage2 & ~_arb_io_out_bits_bits_vstage1;	// src/main/scala/rocket/PTW.scala:236:19, :283:25, :594:{53,56}
    end
    r_pte_reserved_for_future <= _r_pte_barrier_io_y_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_ppn <= _r_pte_barrier_io_y_ppn;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_reserved_for_software <= _r_pte_barrier_io_y_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_d <= _r_pte_barrier_io_y_d;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_a <= _r_pte_barrier_io_y_a;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_g <= _r_pte_barrier_io_y_g;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_u <= _r_pte_barrier_io_y_u;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_x <= _r_pte_barrier_io_y_x;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_w <= _r_pte_barrier_io_y_w;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_r <= _r_pte_barrier_io_y_r;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    r_pte_v <= _r_pte_barrier_io_y_v;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:267:25
    if (do_switch) begin	// src/main/scala/rocket/PTW.scala:580:30
      if (traverse) begin	// src/main/scala/rocket/PTW.scala:317:64
        aux_count <= count - 1'h1;	// src/main/scala/rocket/PTW.scala:259:18, :278:22, :740:38
        aux_pte_reserved_for_future <= pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_ppn <= pte_ppn;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_reserved_for_software <= pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_d <= pte_d;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_a <= pte_a;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_g <= pte_g;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_u <= pte_u;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_x <= pte_x;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_w <= pte_w;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_r <= pte_r;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
        aux_pte_v <= pte_v;	// src/main/scala/rocket/PTW.scala:280:20, :305:26
      end
      else begin	// src/main/scala/rocket/PTW.scala:317:64
        aux_count <= count;	// src/main/scala/rocket/PTW.scala:259:18, :278:22
        aux_pte_reserved_for_future <= aux_pte_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_ppn <= aux_pte_pte_ppn;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_reserved_for_software <= aux_pte_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_d <= aux_pte_pte_d;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_a <= aux_pte_pte_a;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_g <= aux_pte_pte_g;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_u <= aux_pte_pte_u;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_x <= aux_pte_pte_x;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_w <= aux_pte_pte_w;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_r <= aux_pte_pte_r;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
        aux_pte_v <= aux_pte_pte_v;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
      end
    end
    else begin	// src/main/scala/rocket/PTW.scala:580:30
      automatic logic _GEN_24;	// src/main/scala/rocket/PTW.scala:278:22, :582:18, :617:35, :618:19
      _GEN_24 = _T_140 & stage2_pte_cache_hit;	// src/main/scala/rocket/PTW.scala:278:22, :367:24, :377:24, :582:18, :617:35, :618:19
      if (_T_116) begin	// src/main/scala/rocket/PTW.scala:240:30
        aux_count <= ~_T_117 & aux_count;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:259:18, :278:22, :584:30, :595:21, :596:21
        if (_T_117)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          aux_pte_ppn <= {22'h0, aux_ppn};	// src/main/scala/rocket/PTW.scala:280:20, :588:38, :597:21, :614:25
      end
      else if (_GEN_24) begin	// src/main/scala/rocket/PTW.scala:278:22, :582:18, :617:35, :618:19
        aux_count <= aux_count - 1'h1;	// src/main/scala/rocket/PTW.scala:278:22, :618:32
        aux_pte_ppn <= {24'h0, stage2_pte_cache_data};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/PTW.scala:280:20, :290:16, :619:21
      end
      if (_T_116 ? _T_117 : _GEN_24)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:240:30, :278:22, :280:20, :582:18, :584:30, :598:37, :617:35, :618:19, :620:37
        aux_pte_reserved_for_future <= 10'h0;	// src/main/scala/rocket/PTW.scala:280:20, :770:26
    end
    if (_T_116 | ~(_T_140 & stage2 & ~count)) begin	// src/main/scala/rocket/PTW.scala:240:30, :259:18, :281:22, :282:19, :357:21, :377:24, :582:18, :613:55, :614:19
    end
    else	// src/main/scala/rocket/PTW.scala:281:22, :582:18
      gpa_pgoff <= aux_count ? {r_req_addr[9:0], 2'h0} : 12'h0;	// src/main/scala/rocket/PTW.scala:220:14, :270:18, :278:22, :281:22, :543:88, :614:{25,67}
    stage2 <= do_switch | (_GEN_20 ? _arb_io_out_bits_bits_stage2 : stage2);	// src/main/scala/rocket/PTW.scala:236:19, :282:19, :580:30, :582:18, :584:30, :593:22, :690:25, :739:20, :746:12
    pte_hit <= ~_T_116 & _T_140 & (stage2_pte_cache_hit | pte_cache_hit);	// src/main/scala/rocket/PTW.scala:240:30, :367:24, :377:24, :392:24, :582:18, :617:35, :621:17, :622:34
    l2_refill <= 1'h0;	// src/main/scala/rocket/PTW.scala:220:14, :398:26
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// src/main/scala/rocket/PTW.scala:609:15
      if (_GEN_20 & ~reset
          & ~(~_arb_io_out_bits_bits_need_gpa | _arb_io_out_bits_bits_stage2)) begin	// src/main/scala/rocket/PTW.scala:236:19, :584:30, :609:{15,16,47}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/PTW.scala:609:15
          $error("Assertion failed\n    at PTW.scala:609 assert(!arb.io.out.bits.bits.need_gpa || arb.io.out.bits.bits.stage2)\n");	// src/main/scala/rocket/PTW.scala:609:15
        if (`STOP_COND_)	// src/main/scala/rocket/PTW.scala:609:15
          $fatal;	// src/main/scala/rocket/PTW.scala:609:15
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:34];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[6'h0][2:0];	// src/main/scala/rocket/PTW.scala:233:22
        resp_valid_0 = _RANDOM[6'h0][3];	// src/main/scala/rocket/PTW.scala:233:22, :242:27
        resp_valid_1 = _RANDOM[6'h0][4];	// src/main/scala/rocket/PTW.scala:233:22, :242:27
        invalidated = _RANDOM[6'h0][5];	// src/main/scala/rocket/PTW.scala:233:22, :251:24
        count = _RANDOM[6'h0][6];	// src/main/scala/rocket/PTW.scala:233:22, :259:18
        resp_ae_ptw = _RANDOM[6'h0][7];	// src/main/scala/rocket/PTW.scala:233:22, :260:24
        resp_ae_final = _RANDOM[6'h0][8];	// src/main/scala/rocket/PTW.scala:233:22, :261:26
        resp_pf = _RANDOM[6'h0][9];	// src/main/scala/rocket/PTW.scala:233:22, :262:20
        resp_gf = _RANDOM[6'h0][10];	// src/main/scala/rocket/PTW.scala:233:22, :263:20
        resp_hr = _RANDOM[6'h0][11];	// src/main/scala/rocket/PTW.scala:233:22, :264:20
        resp_hw = _RANDOM[6'h0][12];	// src/main/scala/rocket/PTW.scala:233:22, :265:20
        resp_hx = _RANDOM[6'h0][13];	// src/main/scala/rocket/PTW.scala:233:22, :266:20
        resp_fragmented_superpage = _RANDOM[6'h0][14];	// src/main/scala/rocket/PTW.scala:233:22, :267:38
        r_req_addr = {_RANDOM[6'h0][31:15], _RANDOM[6'h1][2:0]};	// src/main/scala/rocket/PTW.scala:233:22, :270:18
        r_req_need_gpa = _RANDOM[6'h1][3];	// src/main/scala/rocket/PTW.scala:270:18
        r_req_vstage1 = _RANDOM[6'h1][4];	// src/main/scala/rocket/PTW.scala:270:18
        r_req_stage2 = _RANDOM[6'h1][5];	// src/main/scala/rocket/PTW.scala:270:18
        r_req_dest = _RANDOM[6'h1][6];	// src/main/scala/rocket/PTW.scala:270:18, :272:23
        r_pte_reserved_for_future = _RANDOM[6'h1][16:7];	// src/main/scala/rocket/PTW.scala:270:18, :275:18
        r_pte_ppn = {_RANDOM[6'h1][31:17], _RANDOM[6'h2][28:0]};	// src/main/scala/rocket/PTW.scala:270:18, :275:18
        r_pte_reserved_for_software = _RANDOM[6'h2][30:29];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_d = _RANDOM[6'h2][31];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_a = _RANDOM[6'h3][0];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_g = _RANDOM[6'h3][1];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_u = _RANDOM[6'h3][2];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_x = _RANDOM[6'h3][3];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_w = _RANDOM[6'h3][4];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_r = _RANDOM[6'h3][5];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_v = _RANDOM[6'h3][6];	// src/main/scala/rocket/PTW.scala:275:18
        r_hgatp_mode = _RANDOM[6'h3][7];	// src/main/scala/rocket/PTW.scala:275:18, :276:20
        r_hgatp_asid = _RANDOM[6'h3][16:8];	// src/main/scala/rocket/PTW.scala:275:18, :276:20
        r_hgatp_ppn = {_RANDOM[6'h3][31:17], _RANDOM[6'h4][6:0]};	// src/main/scala/rocket/PTW.scala:275:18, :276:20
        aux_count = _RANDOM[6'h4][7];	// src/main/scala/rocket/PTW.scala:276:20, :278:22
        aux_pte_reserved_for_future = _RANDOM[6'h4][17:8];	// src/main/scala/rocket/PTW.scala:276:20, :280:20
        aux_pte_ppn = {_RANDOM[6'h4][31:18], _RANDOM[6'h5][29:0]};	// src/main/scala/rocket/PTW.scala:276:20, :280:20
        aux_pte_reserved_for_software = _RANDOM[6'h5][31:30];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_d = _RANDOM[6'h6][0];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_a = _RANDOM[6'h6][1];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_g = _RANDOM[6'h6][2];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_u = _RANDOM[6'h6][3];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_x = _RANDOM[6'h6][4];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_w = _RANDOM[6'h6][5];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_r = _RANDOM[6'h6][6];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_v = _RANDOM[6'h6][7];	// src/main/scala/rocket/PTW.scala:280:20
        gpa_pgoff = _RANDOM[6'h6][19:8];	// src/main/scala/rocket/PTW.scala:280:20, :281:22
        stage2 = _RANDOM[6'h6][20];	// src/main/scala/rocket/PTW.scala:280:20, :282:19
        stage2_final = _RANDOM[6'h6][21];	// src/main/scala/rocket/PTW.scala:280:20, :283:25
        state_reg = _RANDOM[6'h7][29:23];	// src/main/scala/util/Replacement.scala:168:70
        valid = {_RANDOM[6'h7][31:30], _RANDOM[6'h8][5:0]};	// src/main/scala/rocket/PTW.scala:352:24, src/main/scala/util/Replacement.scala:168:70
        tags_0 = {_RANDOM[6'h8][31:6], _RANDOM[6'h9][5:0]};	// src/main/scala/rocket/PTW.scala:352:24, :353:19
        tags_1 = {_RANDOM[6'h9][31:6], _RANDOM[6'hA][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_2 = {_RANDOM[6'hA][31:6], _RANDOM[6'hB][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_3 = {_RANDOM[6'hB][31:6], _RANDOM[6'hC][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_4 = {_RANDOM[6'hC][31:6], _RANDOM[6'hD][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_5 = {_RANDOM[6'hD][31:6], _RANDOM[6'hE][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_6 = {_RANDOM[6'hE][31:6], _RANDOM[6'hF][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_7 = {_RANDOM[6'hF][31:6], _RANDOM[6'h10][5:0]};	// src/main/scala/rocket/PTW.scala:353:19
        data_0 = _RANDOM[6'h10][25:6];	// src/main/scala/rocket/PTW.scala:353:19, :355:19
        data_1 = {_RANDOM[6'h10][31:26], _RANDOM[6'h11][13:0]};	// src/main/scala/rocket/PTW.scala:353:19, :355:19
        data_2 = {_RANDOM[6'h11][31:14], _RANDOM[6'h12][1:0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_3 = _RANDOM[6'h12][21:2];	// src/main/scala/rocket/PTW.scala:355:19
        data_4 = {_RANDOM[6'h12][31:22], _RANDOM[6'h13][9:0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_5 = _RANDOM[6'h13][29:10];	// src/main/scala/rocket/PTW.scala:355:19
        data_6 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14][17:0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_7 = {_RANDOM[6'h14][31:18], _RANDOM[6'h15][5:0]};	// src/main/scala/rocket/PTW.scala:355:19
        state_reg_1 = _RANDOM[6'h15][12:6];	// src/main/scala/rocket/PTW.scala:355:19, src/main/scala/util/Replacement.scala:168:70
        valid_1 = _RANDOM[6'h15][20:13];	// src/main/scala/rocket/PTW.scala:352:24, :355:19
        tags_1_0 = {_RANDOM[6'h15][31:21], _RANDOM[6'h16][20:0]};	// src/main/scala/rocket/PTW.scala:353:19, :355:19
        tags_1_1 = {_RANDOM[6'h16][31:21], _RANDOM[6'h17][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_1_2 = {_RANDOM[6'h17][31:21], _RANDOM[6'h18][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_1_3 = {_RANDOM[6'h18][31:21], _RANDOM[6'h19][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_1_4 = {_RANDOM[6'h19][31:21], _RANDOM[6'h1A][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_1_5 = {_RANDOM[6'h1A][31:21], _RANDOM[6'h1B][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_1_6 = {_RANDOM[6'h1B][31:21], _RANDOM[6'h1C][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        tags_1_7 = {_RANDOM[6'h1C][31:21], _RANDOM[6'h1D][20:0]};	// src/main/scala/rocket/PTW.scala:353:19
        data_1_0 = {_RANDOM[6'h1D][31:21], _RANDOM[6'h1E][8:0]};	// src/main/scala/rocket/PTW.scala:353:19, :355:19
        data_1_1 = _RANDOM[6'h1E][28:9];	// src/main/scala/rocket/PTW.scala:355:19
        data_1_2 = {_RANDOM[6'h1E][31:29], _RANDOM[6'h1F][16:0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_1_3 = {_RANDOM[6'h1F][31:17], _RANDOM[6'h20][4:0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_1_4 = _RANDOM[6'h20][24:5];	// src/main/scala/rocket/PTW.scala:355:19
        data_1_5 = {_RANDOM[6'h20][31:25], _RANDOM[6'h21][12:0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_1_6 = {_RANDOM[6'h21][31:13], _RANDOM[6'h22][0]};	// src/main/scala/rocket/PTW.scala:355:19
        data_1_7 = _RANDOM[6'h22][20:1];	// src/main/scala/rocket/PTW.scala:355:19
        pte_hit = _RANDOM[6'h22][21];	// src/main/scala/rocket/PTW.scala:355:19, :392:24
        l2_refill = _RANDOM[6'h22][22];	// src/main/scala/rocket/PTW.scala:355:19, :398:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Arbiter arb (	// src/main/scala/rocket/PTW.scala:236:19
    .io_in_0_valid              (io_requestor_0_req_valid),
    .io_in_0_bits_bits_addr     (io_requestor_0_req_bits_bits_addr),
    .io_in_0_bits_bits_need_gpa (io_requestor_0_req_bits_bits_need_gpa),
    .io_in_0_bits_bits_vstage1  (io_requestor_0_req_bits_bits_vstage1),
    .io_in_0_bits_bits_stage2   (io_requestor_0_req_bits_bits_stage2),
    .io_in_1_valid              (io_requestor_1_req_valid),
    .io_in_1_bits_valid         (io_requestor_1_req_bits_valid),
    .io_in_1_bits_bits_addr     (io_requestor_1_req_bits_bits_addr),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa),
    .io_in_1_bits_bits_vstage1  (io_requestor_1_req_bits_bits_vstage1),
    .io_in_1_bits_bits_stage2   (io_requestor_1_req_bits_bits_stage2),
    .io_out_ready               (_arb_io_out_ready_T_2),	// src/main/scala/rocket/PTW.scala:240:43
    .io_in_1_ready              (io_requestor_1_req_ready),
    .io_out_valid               (_arb_io_out_valid),
    .io_out_bits_valid          (_arb_io_out_bits_valid),
    .io_out_bits_bits_addr      (_arb_io_out_bits_bits_addr),
    .io_out_bits_bits_need_gpa  (_arb_io_out_bits_bits_need_gpa),
    .io_out_bits_bits_vstage1   (_arb_io_out_bits_bits_vstage1),
    .io_out_bits_bits_stage2    (_arb_io_out_bits_bits_stage2),
    .io_chosen                  (_arb_io_chosen)
  );
  OptimizationBarrier_21 state_barrier (	// src/main/scala/util/package.scala:267:25
    .io_x (next_state),	// src/main/scala/rocket/PTW.scala:578:31
    .io_y (_state_barrier_io_y)
  );
  OptimizationBarrier_22 r_pte_barrier (	// src/main/scala/util/package.scala:267:25
    .io_x_reserved_for_future
      (_GEN_22
         ? 10'h0
         : do_switch
             ? r_pte_pte_2_reserved_for_future
             : _r_pte_T_16
                 ? r_pte_pte_3_reserved_for_future
                 : _r_pte_T_20
                     ? (_arb_io_out_bits_bits_stage2
                          ? r_pte_pte_4_reserved_for_future
                          : r_pte_pte_5_reserved_for_future)
                     : r_pte_reserved_for_future),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_ppn
      (_r_pte_T_5
         ? r_pte_pte_ppn
         : _r_pte_T_7
             ? r_pte_pte_1_ppn
             : do_switch
                 ? r_pte_pte_2_ppn
                 : _r_pte_T_16
                     ? r_pte_pte_3_ppn
                     : _r_pte_T_20
                         ? (_arb_io_out_bits_bits_stage2
                              ? r_pte_pte_4_ppn
                              : r_pte_pte_5_ppn)
                         : r_pte_ppn),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:{8,25}, :673:{8,25}, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_reserved_for_software
      (_GEN_22
         ? 2'h0
         : do_switch
             ? r_pte_pte_2_reserved_for_software
             : _r_pte_T_16
                 ? r_pte_pte_3_reserved_for_software
                 : _r_pte_T_20
                     ? (_arb_io_out_bits_bits_stage2
                          ? r_pte_pte_4_reserved_for_software
                          : r_pte_pte_5_reserved_for_software)
                     : r_pte_reserved_for_software),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:220:14, :236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_d
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_d
            : _r_pte_T_16
                ? r_pte_pte_3_d
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_d : r_pte_pte_5_d)
                    : r_pte_d)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_a
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_a
            : _r_pte_T_16
                ? r_pte_pte_3_a
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_a : r_pte_pte_5_a)
                    : r_pte_a)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_g
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_g
            : _r_pte_T_16
                ? r_pte_pte_3_g
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_g : r_pte_pte_5_g)
                    : r_pte_g)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_u
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_u
            : _r_pte_T_16
                ? r_pte_pte_3_u
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_u : r_pte_pte_5_u)
                    : r_pte_u)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_x
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_x
            : _r_pte_T_16
                ? r_pte_pte_3_x
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_x : r_pte_pte_5_x)
                    : r_pte_x)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_w
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_w
            : _r_pte_T_16
                ? r_pte_pte_3_w
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_w : r_pte_pte_5_w)
                    : r_pte_w)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_r
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_r
            : _r_pte_T_16
                ? r_pte_pte_3_r
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_r : r_pte_pte_5_r)
                    : r_pte_r)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_x_v
      (~_GEN_22
       & (do_switch
            ? r_pte_pte_2_v
            : _r_pte_T_16
                ? r_pte_pte_3_v
                : _r_pte_T_20
                    ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_v : r_pte_pte_5_v)
                    : r_pte_v)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :580:30, :671:8, :673:8, :675:8, :679:{8,56}, :681:{8,29}, :770:26, :779:26
    .io_y_reserved_for_future   (_r_pte_barrier_io_y_reserved_for_future),
    .io_y_ppn                   (_r_pte_barrier_io_y_ppn),
    .io_y_reserved_for_software (_r_pte_barrier_io_y_reserved_for_software),
    .io_y_d                     (_r_pte_barrier_io_y_d),
    .io_y_a                     (_r_pte_barrier_io_y_a),
    .io_y_g                     (_r_pte_barrier_io_y_g),
    .io_y_u                     (_r_pte_barrier_io_y_u),
    .io_y_x                     (_r_pte_barrier_io_y_x),
    .io_y_w                     (_r_pte_barrier_io_y_w),
    .io_y_r                     (_r_pte_barrier_io_y_r),
    .io_y_v                     (_r_pte_barrier_io_y_v)
  );
  assign io_requestor_0_resp_valid = resp_valid_0;	// src/main/scala/rocket/PTW.scala:242:27
  assign io_requestor_0_resp_bits_ae_ptw = resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24
  assign io_requestor_0_resp_bits_ae_final = resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26
  assign io_requestor_0_resp_bits_pf = resp_pf;	// src/main/scala/rocket/PTW.scala:262:20
  assign io_requestor_0_resp_bits_gf = resp_gf;	// src/main/scala/rocket/PTW.scala:263:20
  assign io_requestor_0_resp_bits_hr = resp_hr;	// src/main/scala/rocket/PTW.scala:264:20
  assign io_requestor_0_resp_bits_hw = resp_hw;	// src/main/scala/rocket/PTW.scala:265:20
  assign io_requestor_0_resp_bits_hx = resp_hx;	// src/main/scala/rocket/PTW.scala:266:20
  assign io_requestor_0_resp_bits_pte_ppn = r_pte_ppn;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_pte_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_0_resp_bits_gpa_is_pte = ~stage2_final;	// src/main/scala/rocket/PTW.scala:283:25, :357:107
  assign io_requestor_0_ptbr_mode = io_dpath_ptbr_mode;
  assign io_requestor_0_ptbr_asid = io_dpath_ptbr_asid;
  assign io_requestor_0_ptbr_ppn = io_dpath_ptbr_ppn;
  assign io_requestor_0_status_debug = io_dpath_status_debug;
  assign io_requestor_0_status_mxr = io_dpath_status_mxr;
  assign io_requestor_0_status_sum = io_dpath_status_sum;
  assign io_requestor_0_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_0_pmp_0_cfg_res = io_dpath_pmp_0_cfg_res;
  assign io_requestor_0_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_0_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;
  assign io_requestor_0_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;
  assign io_requestor_0_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;
  assign io_requestor_0_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_0_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_0_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_0_pmp_1_cfg_res = io_dpath_pmp_1_cfg_res;
  assign io_requestor_0_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_0_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;
  assign io_requestor_0_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;
  assign io_requestor_0_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;
  assign io_requestor_0_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_0_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_0_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_0_pmp_2_cfg_res = io_dpath_pmp_2_cfg_res;
  assign io_requestor_0_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_0_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;
  assign io_requestor_0_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;
  assign io_requestor_0_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;
  assign io_requestor_0_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_0_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_0_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_0_pmp_3_cfg_res = io_dpath_pmp_3_cfg_res;
  assign io_requestor_0_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_0_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;
  assign io_requestor_0_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;
  assign io_requestor_0_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;
  assign io_requestor_0_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_0_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_0_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_0_pmp_4_cfg_res = io_dpath_pmp_4_cfg_res;
  assign io_requestor_0_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_0_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;
  assign io_requestor_0_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;
  assign io_requestor_0_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;
  assign io_requestor_0_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_0_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_0_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_0_pmp_5_cfg_res = io_dpath_pmp_5_cfg_res;
  assign io_requestor_0_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_0_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;
  assign io_requestor_0_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;
  assign io_requestor_0_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;
  assign io_requestor_0_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_0_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_0_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_0_pmp_6_cfg_res = io_dpath_pmp_6_cfg_res;
  assign io_requestor_0_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_0_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;
  assign io_requestor_0_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;
  assign io_requestor_0_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;
  assign io_requestor_0_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_0_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_0_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_0_pmp_7_cfg_res = io_dpath_pmp_7_cfg_res;
  assign io_requestor_0_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_0_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;
  assign io_requestor_0_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;
  assign io_requestor_0_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;
  assign io_requestor_0_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_0_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_requestor_1_resp_bits_ae_ptw = resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24
  assign io_requestor_1_resp_bits_ae_final = resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26
  assign io_requestor_1_resp_bits_pf = resp_pf;	// src/main/scala/rocket/PTW.scala:262:20
  assign io_requestor_1_resp_bits_gf = resp_gf;	// src/main/scala/rocket/PTW.scala:263:20
  assign io_requestor_1_resp_bits_hr = resp_hr;	// src/main/scala/rocket/PTW.scala:264:20
  assign io_requestor_1_resp_bits_hw = resp_hw;	// src/main/scala/rocket/PTW.scala:265:20
  assign io_requestor_1_resp_bits_hx = resp_hx;	// src/main/scala/rocket/PTW.scala:266:20
  assign io_requestor_1_resp_bits_pte_ppn = r_pte_ppn;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_pte_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18
  assign io_requestor_1_resp_bits_gpa_is_pte = ~stage2_final;	// src/main/scala/rocket/PTW.scala:283:25, :357:107
  assign io_requestor_1_ptbr_mode = io_dpath_ptbr_mode;
  assign io_requestor_1_ptbr_asid = io_dpath_ptbr_asid;
  assign io_requestor_1_ptbr_ppn = io_dpath_ptbr_ppn;
  assign io_requestor_1_status_debug = io_dpath_status_debug;
  assign io_requestor_1_status_prv = io_dpath_status_prv;
  assign io_requestor_1_status_mxr = io_dpath_status_mxr;
  assign io_requestor_1_status_sum = io_dpath_status_sum;
  assign io_requestor_1_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_1_pmp_0_cfg_res = io_dpath_pmp_0_cfg_res;
  assign io_requestor_1_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_1_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;
  assign io_requestor_1_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;
  assign io_requestor_1_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;
  assign io_requestor_1_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_1_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_1_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_1_pmp_1_cfg_res = io_dpath_pmp_1_cfg_res;
  assign io_requestor_1_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_1_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;
  assign io_requestor_1_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;
  assign io_requestor_1_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;
  assign io_requestor_1_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_1_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_1_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_1_pmp_2_cfg_res = io_dpath_pmp_2_cfg_res;
  assign io_requestor_1_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_1_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;
  assign io_requestor_1_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;
  assign io_requestor_1_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;
  assign io_requestor_1_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_1_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_1_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_1_pmp_3_cfg_res = io_dpath_pmp_3_cfg_res;
  assign io_requestor_1_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_1_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;
  assign io_requestor_1_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;
  assign io_requestor_1_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;
  assign io_requestor_1_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_1_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_1_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_1_pmp_4_cfg_res = io_dpath_pmp_4_cfg_res;
  assign io_requestor_1_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_1_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;
  assign io_requestor_1_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;
  assign io_requestor_1_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;
  assign io_requestor_1_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_1_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_1_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_1_pmp_5_cfg_res = io_dpath_pmp_5_cfg_res;
  assign io_requestor_1_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_1_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;
  assign io_requestor_1_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;
  assign io_requestor_1_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;
  assign io_requestor_1_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_1_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_1_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_1_pmp_6_cfg_res = io_dpath_pmp_6_cfg_res;
  assign io_requestor_1_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_1_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;
  assign io_requestor_1_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;
  assign io_requestor_1_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;
  assign io_requestor_1_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_1_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_1_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_1_pmp_7_cfg_res = io_dpath_pmp_7_cfg_res;
  assign io_requestor_1_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_1_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;
  assign io_requestor_1_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;
  assign io_requestor_1_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;
  assign io_requestor_1_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_1_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_requestor_1_customCSRs_csrs_0_value = io_dpath_customCSRs_csrs_0_value;
endmodule

