Initializing gui preferences from file  /u/thermant/.synopsys_dv_prefs.tcl
dc_shell> source ../scripts/S_RTL_1.tcl
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/dw_foundation.sldb'
Error: Current design is not defined. (UID-4)
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ff1p16v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel1' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.3 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.3 |     *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     148.4      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:13:05 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:18:03 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel12' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:18:14 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:29:52 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel23' (CMD-012)
Error: extra positional option '_sel24' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'div_cnt'
  Mapping 'div_cnt'
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:29:58 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U16                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U17                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U21                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.077  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 25 cells                                             148.166
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:31:40 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            40
Number of cells:                           31
Number of combinational cells:             10
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       5

Combinational area:                 27.701697
Buf/Inv area:                        0.000000
Noncombinational area:             120.464260
Macro/Black Box area:                0.000000
Net Interconnect area:               6.701478

Total cell area:                   148.165956
Total area:                        154.867435
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel35' (CMD-012)
Error: extra positional option '_sel36' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'div_cnt'
  Mapping 'div_cnt'
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:31:48 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U16                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U17                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U21                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.077  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 25 cells                                             148.166
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:31:59 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            40
Number of cells:                           31
Number of combinational cells:             10
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       5

Combinational area:                 27.701697
Buf/Inv area:                        0.000000
Noncombinational area:             120.464260
Macro/Black Box area:                0.000000
Net Interconnect area:               6.701478

Total cell area:                   148.165956
Total area:                        154.867435
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel47' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:32:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:33:07 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> start_gui
Current design is 'sync_counter'.
4.1
Current design is 'sync_counter'.
dc_shell> 
Properties:
-----------
    Name                     div_cnt
    FullName                 div_cnt
    object_class             Cell
    absolute_name            /sync_counter/div_cnt
    arrival                  <Unknown>
    cell_library             DC_Local_Library
    congestion_value         <Unknown>
    dont_touch               undefined
    drives_net               true
    function_id              <Unknown>
    has_driving_net          true
    is_buffer                false
    is_bused                 false
    is_bused_closure         false
    is_clock_tree_leaf       false
    is_generalized_buffer    false
    is_hierarchical          true
    is_inverter              false
    is_leaf                  false
    is_mapped                true
    is_sequential            false
    Ref Name                 div_cnt
    required                 <Unknown>
    slack                    <Unknown>
    slack_max                <Unknown>
    slack_max_fall           <Unknown>
    slack_max_rise           <Unknown>
    slack_min                <Unknown>
    slack_min_fall           <Unknown>
    slack_min_rise           <Unknown>
    source_filename          License not checked out: DC-Ultra-Features DC-Ultra-Opt 
    source_line              <Unknown>
    source_origin            <Unknown>

Current design is 'sync_counter'.
dc_shell> uplevel #0 { report_port -significant_digits 2 [get_ports div_cnt] }
Warning: Can't find port 'div_cnt' in design 'sync_counter'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
dc_shell> port_list
Error: unknown command 'port_list' (CMD-005)
dc_shell> uplevel #0 { report_cell -significant_digits 2 [get_cells div_cnt] }
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:35:13 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
div_cnt                   div_cnt                            20.84  h, n
--------------------------------------------------------------------------------
Total 1 cells                                                20.84
dc_shell> 
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Loading db file '/pkgs/synopsys/2016/dft_compiler/libraries/syn/generic.sdb'
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find port 'sync_counter/slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     149.7      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
    0:00:02     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:37:54 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:37:54 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'sync_counter/slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:38:39 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:38:39 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel2183' (CMD-012)
Warning: Can't find object 'sync_counter/slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'div_cnt'
  Mapping 'div_cnt'
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     151.5      0.00       0.0       1.9                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     152.0      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:51:35 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U16                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U17                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U21                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.077  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 25 cells                                             148.166
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:51:35 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            40
Number of cells:                           31
Number of combinational cells:             10
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       5

Combinational area:                 27.701697
Buf/Inv area:                        0.000000
Noncombinational area:             120.464260
Macro/Black Box area:                0.000000
Net Interconnect area:               6.701478

Total cell area:                   148.165956
Total area:                        154.867435
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: extra positional option '_sel2219' (CMD-012)
Warning: Can't find object 'sync_counter/slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'fast_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'div_cnt'
  Mapping 'div_cnt'
  Structuring 'sync_counter'
  Mapping 'sync_counter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     150.7      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
    0:00:01     148.2      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:54:04 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U16                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U17                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U18                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U19                       MUX21X1_RVT     saed32rvt_ff1p16v125c
                                                             3.304  
U20                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U21                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U22                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U23                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
d                         div_cnt                           20.077  h, n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 25 cells                                             148.166
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:54:04 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            40
Number of cells:                           31
Number of combinational cells:             10
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       5

Combinational area:                 28.209985
Buf/Inv area:                        0.000000
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               6.584072

Total cell area:                   148.165956
Total area:                        154.750029
Current design is 'sync_counter'.
dc_shell> 
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:58:34 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
d                         div_cnt                           20.840  h, n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:58:34 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:58:48 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
d                         div_cnt                           20.840  h, n
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 21:58:48 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     149.9      0.00       0.0       0.0                          
    0:00:00     149.9      0.00       0.0       0.0                          
    0:00:00     149.9      0.00       0.0       0.0                          
    0:00:00     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 22:00:08 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 22:00:08 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find object 'div_cnt' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 22:01:57 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Tue Mar  5 22:01:57 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find port 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar  6 19:47:54 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Mar  6 19:47:54 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
dc_shell> start_gui
Current design is 'sync_counter'.
Current design is 'sync_counter'.
dc_shell> 
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
Current design is 'sync_counter'.
dc_shell> source ../scripts/S_RTL_1.tcl
Removing design 'sync_counter'
Removing design 'div_cnt'
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC
Compiling source file /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv
Warning:  /u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Error: Current design is not defined. (UID-4)
Running PRESTO HDLC

Inferred memory devices in process
        in routine sync_counter line 51 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      shift_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 57 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      synch_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 65 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     decode_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sync_counter line 71 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    multiply_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sync_counter'.
Information: Building the design 'div_cnt'. (HDL-193)

Inferred memory devices in process
        in routine div_cnt line 83 in file
                '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/rtl/S_RTL_1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Can't find port 'slow_clk' in design 'sync_counter'. (UID-95)
Error: extra positional option '' (CMD-012)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find object 'slow_clk' in design 'sync_counter'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'div_cnt'
  Processing 'sync_counter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.9      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 9000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     149.7      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
    0:00:01     147.1      0.00       0.0       0.0                          
Loading db file '/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Number_of_inputs 5
Number_of_outputs 4
Number_of_sequentials 18
Information: Updating graph... (UID-83)
 
****************************************
Report : cell
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 17:34:12 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U4                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U5                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U6                        AO22X1_RVT      saed32rvt_ff1p16v125c
                                                             2.541  
U7                        INVX0_RVT       saed32rvt_ff1p16v125c
                                                             1.271  
U8                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U9                        AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U11                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
U12                       AND2X1_RVT      saed32rvt_ff1p16v125c
                                                             2.033  
decode_reg[0]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[1]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[2]             DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
decode_reg[3]             DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
div_cnt                   div_cnt                           20.840  h, n
multiply_reg[0]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[1]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[2]           DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
multiply_reg[3]           DFFSSRX1_RVT    saed32rvt_ff1p16v125c
                                                             7.116  n
shift_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
shift_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[0]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[1]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[2]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
synch_reg[3]              DFFX1_RVT       saed32rvt_ff1p16v125c
                                                             6.608  n
--------------------------------------------------------------------------------
Total 26 cells                                             147.149
Writing verilog file '/u/thermant/ECE_4_581_WINTER_2018/ECE_4_581_WINTER_2018/Final_Project/S_RTL_1/work/S_RTL_1_netlist.v'.
 
****************************************
Report : area
Design : sync_counter
Version: L-2016.03-SP3
Date   : Fri Mar  8 17:34:12 2019
****************************************

Library(s) Used:

    saed32rvt_ff1p16v125c (File: /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16v125c.db)

Number of ports:                           12
Number of nets:                            43
Number of cells:                           33
Number of combinational cells:             12
Number of sequential cells:                20
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       6

Combinational area:                 27.193408
Buf/Inv area:                        2.541440
Noncombinational area:             119.955972
Macro/Black Box area:                0.000000
Net Interconnect area:               7.173287

Total cell area:                   147.149380
Total area:                        154.322667
Current design is 'sync_counter'.
dc_shell> exit
dc_shell> exit

Thank you...

