// Seed: 3306012184
module module_0 (
    output tri0  id_0,
    output tri0  id_1,
    input  uwire id_2
    , id_7,
    output tri   id_3,
    input  tri0  id_4,
    input  wor   id_5
);
  wire id_8;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    inout wand id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output tri id_9,
    input tri id_10,
    output wand id_11,
    output wand id_12,
    input supply1 id_13,
    output supply0 id_14,
    input wand id_15,
    input wand id_16,
    output wand id_17,
    input wor id_18,
    output tri0 id_19,
    input wand id_20,
    output uwire id_21,
    output wand id_22,
    output wand id_23,
    input wire id_24,
    output tri id_25,
    input uwire id_26,
    input uwire id_27,
    input wire id_28,
    input uwire id_29,
    input uwire id_30,
    input uwire id_31,
    output supply0 id_32,
    input wand id_33,
    input tri id_34,
    output wand id_35,
    output tri1 id_36,
    input wire id_37,
    input uwire id_38,
    input supply0 id_39,
    input tri0 id_40,
    input wire id_41,
    input wire id_42,
    output tri id_43,
    output tri id_44,
    output tri0 id_45,
    input tri1 id_46,
    input tri1 id_47,
    input tri0 id_48
);
  module_0 modCall_1 (
      id_35,
      id_25,
      id_28,
      id_9,
      id_24,
      id_40
  );
endmodule
