{
  "DESIGN_NAME": "Circuit",
  "VERILOG_FILES": ["dir::circuit.v"],
  "CLOCK_PERIOD": 100,
  "CLOCK_PORT": "clk"
}