GAS LISTING /tmp/cc2zS76O.s 			page 1


   1              		.file	"gd32vf103_spi.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.spi_i2s_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	spi_i2s_deinit
  13              	spi_i2s_deinit:
  14              	.LFB2:
  15              		.file 1 "../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c"
   1:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \file    gd32vf103_spi.c
   3:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief   SPI driver
   4:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
   5:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \version 2019-06-05, V1.0.0, firmware for GD32VF103
   6:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
   8:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
   9:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*
  10:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  12:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     Redistribution and use in source and binary forms, with or without modification, 
  13:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** are permitted provided that the following conditions are met:
  14:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  15:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  16:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        list of conditions and the following disclaimer.
  17:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  18:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        this list of conditions and the following disclaimer in the documentation 
  19:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        and/or other materials provided with the distribution.
  20:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  21:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        may be used to endorse or promote products derived from this software without 
  22:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****        specific prior written permission.
  23:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  24:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  25:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  26:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  27:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  28:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  29:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  30:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  31:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  32:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  33:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** OF SUCH DAMAGE.
  34:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
  35:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  36:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #include "gd32vf103_spi.h"
  37:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  38:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /* SPI/I2S parameter initialization mask */
  39:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  40:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  41:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  42:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /* I2S clock source selection, multiplication and division mask */
  43:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S1_CLOCK_SEL                  ((uint32_t)0x00020000U)  /* I2S1 clock source selection */
GAS LISTING /tmp/cc2zS76O.s 			page 2


  44:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S2_CLOCK_SEL                  ((uint32_t)0x00040000U)  /* I2S2 clock source selection */
  45:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S_CLOCK_MUL_MASK              ((uint32_t)0x0000F000U)  /* I2S clock multiplication mask *
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define I2S_CLOCK_DIV_MASK              ((uint32_t)0x000000F0U)  /* I2S clock division mask */
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  48:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /* default value and offset */
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define SPI_I2SPSC_DEFAULT_VALUE        ((uint32_t)0x00000002U)  /* default value of SPI_I2SPSC reg
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define RCU_CFG1_PREDV1_OFFSET          4U                       /* PREDV1 offset in RCU_CFG1 */
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** #define RCU_CFG1_PLL2MF_OFFSET          12U                      /* PLL2MF offset in RCU_CFG1 */
  52:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      reset SPI and I2S 
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
  16              		.loc 1 60 1
  17              		.cfi_startproc
  18              	.LVL0:
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(spi_periph){
  19              		.loc 1 61 5
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(spi_periph){
  20              		.loc 1 60 1 is_stmt 0
  21 0000 4111     		addi	sp,sp,-16
  22              	.LCFI0:
  23              		.cfi_def_cfa_offset 16
  24              		.loc 1 61 5
  25 0002 B7470040 		li	a5,1073758208
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(spi_periph){
  26              		.loc 1 60 1
  27 0006 06C6     		sw	ra,12(sp)
  28              		.cfi_offset 1, -4
  29              		.loc 1 61 5
  30 0008 138707C0 		addi	a4,a5,-1024
  31 000c 630DE500 		beq	a0,a4,.L2
  32 0010 37370140 		li	a4,1073819648
  33 0014 6305E504 		beq	a0,a4,.L3
  34 0018 93870780 		addi	a5,a5,-2048
  35 001c 6303F502 		beq	a0,a5,.L9
  62:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI0:
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* reset SPI0 */
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI1:
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* reset SPI1 and I2S1 */
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  72:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI2:
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* reset SPI2 and I2S2 */
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  76:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default :
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
GAS LISTING /tmp/cc2zS76O.s 			page 3


  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
  36              		.loc 1 80 1
  37 0020 B240     		lw	ra,12(sp)
  38              		.cfi_remember_state
  39              		.cfi_restore 1
  40 0022 4101     		addi	sp,sp,16
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 0
  43 0024 8280     		jr	ra
  44              	.L2:
  45              	.LCFI2:
  46              		.cfi_restore_state
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  47              		.loc 1 74 9 is_stmt 1
  48 0026 1305F040 		li	a0,1039
  49              	.LVL1:
  50 002a 97000000 		call	rcu_periph_reset_enable
  50      E7800000 
  51              	.LVL2:
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  52              		.loc 1 75 9
  53              		.loc 1 80 1 is_stmt 0
  54 0032 B240     		lw	ra,12(sp)
  55              		.cfi_remember_state
  56              		.cfi_restore 1
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  57              		.loc 1 75 9
  58 0034 1305F040 		li	a0,1039
  59              		.loc 1 80 1
  60 0038 4101     		addi	sp,sp,16
  61              	.LCFI3:
  62              		.cfi_def_cfa_offset 0
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  63              		.loc 1 75 9
  64 003a 17030000 		tail	rcu_periph_reset_disable
  64      67000300 
  65              	.LVL3:
  66              	.L9:
  67              	.LCFI4:
  68              		.cfi_restore_state
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  69              		.loc 1 69 9 is_stmt 1
  70 0042 1305E040 		li	a0,1038
  71              	.LVL4:
  72 0046 97000000 		call	rcu_periph_reset_enable
  72      E7800000 
  73              	.LVL5:
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  74              		.loc 1 70 9
  75              		.loc 1 80 1 is_stmt 0
  76 004e B240     		lw	ra,12(sp)
  77              		.cfi_remember_state
  78              		.cfi_restore 1
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  79              		.loc 1 70 9
  80 0050 1305E040 		li	a0,1038
GAS LISTING /tmp/cc2zS76O.s 			page 4


  81              		.loc 1 80 1
  82 0054 4101     		addi	sp,sp,16
  83              	.LCFI5:
  84              		.cfi_def_cfa_offset 0
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  85              		.loc 1 70 9
  86 0056 17030000 		tail	rcu_periph_reset_disable
  86      67000300 
  87              	.LVL6:
  88              	.L3:
  89              	.LCFI6:
  90              		.cfi_restore_state
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  91              		.loc 1 64 9 is_stmt 1
  92 005e 1305C030 		li	a0,780
  93              	.LVL7:
  94 0062 97000000 		call	rcu_periph_reset_enable
  94      E7800000 
  95              	.LVL8:
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
  96              		.loc 1 65 9
  97              		.loc 1 80 1 is_stmt 0
  98 006a B240     		lw	ra,12(sp)
  99              		.cfi_restore 1
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 100              		.loc 1 65 9
 101 006c 1305C030 		li	a0,780
 102              		.loc 1 80 1
 103 0070 4101     		addi	sp,sp,16
 104              	.LCFI7:
 105              		.cfi_def_cfa_offset 0
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 106              		.loc 1 65 9
 107 0072 17030000 		tail	rcu_periph_reset_disable
 107      67000300 
 108              	.LVL9:
 109              		.cfi_endproc
 110              	.LFE2:
 112              		.section	.text.spi_struct_para_init,"ax",@progbits
 113              		.align	1
 114              		.globl	spi_struct_para_init
 116              	spi_struct_para_init:
 117              	.LFB3:
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      initialize the parameters of SPI struct with the default values
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_struct: SPI parameter stuct
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_struct_para_init(spi_parameter_struct* spi_struct)
  89:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 118              		.loc 1 89 1 is_stmt 1
 119              		.cfi_startproc
 120              	.LVL10:
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* set the SPI struct with the default values */
  91:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->device_mode = SPI_SLAVE;
GAS LISTING /tmp/cc2zS76O.s 			page 5


 121              		.loc 1 91 5
 122              		.loc 1 91 29 is_stmt 0
 123 0000 23200500 		sw	zero,0(a0)
  92:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->trans_mode = SPI_TRANSMODE_FULLDUPLEX;
 124              		.loc 1 92 5 is_stmt 1
 125              		.loc 1 92 28 is_stmt 0
 126 0004 23220500 		sw	zero,4(a0)
  93:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->frame_size = SPI_FRAMESIZE_8BIT;
 127              		.loc 1 93 5 is_stmt 1
 128              		.loc 1 93 28 is_stmt 0
 129 0008 23240500 		sw	zero,8(a0)
  94:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->nss = SPI_NSS_HARD;
 130              		.loc 1 94 5 is_stmt 1
 131              		.loc 1 94 21 is_stmt 0
 132 000c 23260500 		sw	zero,12(a0)
  95:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 133              		.loc 1 95 5 is_stmt 1
 134              		.loc 1 95 38 is_stmt 0
 135 0010 232A0500 		sw	zero,20(a0)
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     spi_struct->prescale = SPI_PSC_2;
 136              		.loc 1 96 5 is_stmt 1
 137              		.loc 1 96 26 is_stmt 0
 138 0014 232C0500 		sw	zero,24(a0)
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 139              		.loc 1 97 1
 140 0018 8280     		ret
 141              		.cfi_endproc
 142              	.LFE3:
 144              		.section	.text.spi_init,"ax",@progbits
 145              		.align	1
 146              		.globl	spi_init
 148              	spi_init:
 149              	.LFB4:
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      initialize SPI parameter
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure 
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                             and the member values are shown as below:
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct* spi_struct)
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {   
 150              		.loc 1 117 1 is_stmt 1
 151              		.cfi_startproc
 152              	.LVL11:
 118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg = 0U;
GAS LISTING /tmp/cc2zS76O.s 			page 6


 153              		.loc 1 118 5
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg = SPI_CTL0(spi_periph);
 154              		.loc 1 119 5
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= SPI_INIT_MASK;
 121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI as master or slave */
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->device_mode;
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI transfer mode */
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->trans_mode;
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI frame size */
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->frame_size;
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI NSS use hardware or software */
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->nss;
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI LSB or MSB */
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->endian;
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI polarity and phase */
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI prescale to adjust transmit speed */
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= spi_struct->prescale;
 155              		.loc 1 135 9 is_stmt 0
 156 0000 D441     		lw	a3,4(a1)
 157 0002 9C41     		lw	a5,0(a1)
 158 0004 9845     		lw	a4,8(a1)
 159 0006 83A8C500 		lw	a7,12(a1)
 160 000a 03A80501 		lw	a6,16(a1)
 161 000e D58F     		or	a5,a5,a3
 162 0010 D98F     		or	a5,a5,a4
 163 0012 D449     		lw	a3,20(a1)
 164 0014 B3E71701 		or	a5,a5,a7
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg = SPI_CTL0(spi_periph);
 165              		.loc 1 119 9
 166 0018 1841     		lw	a4,0(a0)
 167              	.LVL12:
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= SPI_INIT_MASK;
 168              		.loc 1 120 5 is_stmt 1
 169              		.loc 1 135 9 is_stmt 0
 170 001a 904D     		lw	a2,24(a1)
 171 001c B3E70701 		or	a5,a5,a6
 172 0020 D58F     		or	a5,a5,a3
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= SPI_INIT_MASK;
 173              		.loc 1 120 9
 174 0022 8D66     		li	a3,12288
 175 0024 93860604 		addi	a3,a3,64
 176 0028 758F     		and	a4,a4,a3
 177              	.LVL13:
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI transfer mode */
 178              		.loc 1 123 5 is_stmt 1
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI frame size */
 179              		.loc 1 125 5
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI NSS use hardware or software */
 180              		.loc 1 127 5
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI LSB or MSB */
 181              		.loc 1 129 5
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI polarity and phase */
 182              		.loc 1 131 5
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select SPI prescale to adjust transmit speed */
 183              		.loc 1 133 5
GAS LISTING /tmp/cc2zS76O.s 			page 7


 184              		.loc 1 135 5
 185              		.loc 1 135 9 is_stmt 0
 186 002a D18F     		or	a5,a5,a2
 187 002c D98F     		or	a5,a5,a4
 188              	.LVL14:
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* write to SPI_CTL0 register */
 138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 189              		.loc 1 138 5 is_stmt 1
 190              		.loc 1 138 26 is_stmt 0
 191 002e 1CC1     		sw	a5,0(a0)
 139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 192              		.loc 1 140 5 is_stmt 1
 193              		.loc 1 140 28 is_stmt 0
 194 0030 5C4D     		lw	a5,28(a0)
 195              	.LVL15:
 196 0032 7D77     		li	a4,-4096
 197 0034 1307F77F 		addi	a4,a4,2047
 198 0038 F98F     		and	a5,a5,a4
 199 003a 5CCD     		sw	a5,28(a0)
 200              	.LVL16:
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 201              		.loc 1 141 1
 202 003c 8280     		ret
 203              		.cfi_endproc
 204              	.LFE4:
 206              		.section	.text.spi_enable,"ax",@progbits
 207              		.align	1
 208              		.globl	spi_enable
 210              	spi_enable:
 211              	.LFB5:
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_enable(uint32_t spi_periph)
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 212              		.loc 1 150 1 is_stmt 1
 213              		.cfi_startproc
 214              	.LVL17:
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
 215              		.loc 1 151 5
 216              		.loc 1 151 26 is_stmt 0
 217 0000 1C41     		lw	a5,0(a0)
 218 0002 93E70704 		ori	a5,a5,64
 219 0006 1CC1     		sw	a5,0(a0)
 152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 220              		.loc 1 152 1
 221 0008 8280     		ret
 222              		.cfi_endproc
 223              	.LFE5:
 225              		.section	.text.spi_disable,"ax",@progbits
 226              		.align	1
GAS LISTING /tmp/cc2zS76O.s 			page 8


 227              		.globl	spi_disable
 229              	spi_disable:
 230              	.LFB6:
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI 
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_disable(uint32_t spi_periph)
 161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 231              		.loc 1 161 1 is_stmt 1
 232              		.cfi_startproc
 233              	.LVL18:
 162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 234              		.loc 1 162 5
 235              		.loc 1 162 26 is_stmt 0
 236 0000 1C41     		lw	a5,0(a0)
 237 0002 93F7F7FB 		andi	a5,a5,-65
 238 0006 1CC1     		sw	a5,0(a0)
 163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 239              		.loc 1 163 1
 240 0008 8280     		ret
 241              		.cfi_endproc
 242              	.LFE6:
 244              		.section	.text.i2s_init,"ax",@progbits
 245              		.align	1
 246              		.globl	i2s_init
 248              	i2s_init:
 249              	.LFB7:
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      initialize I2S parameter 
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  mode: I2S operation mode
 169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_SLAVETX: I2S slave transmit mode
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_SLAVERX: I2S slave receive mode
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_MASTERTX: I2S master transmit mode
 173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MODE_MASTERRX: I2S master receive mode
 174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  standard: I2S standard
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_PHILLIPS: I2S phillips standard
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_MSB: I2S MSB standard
 178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_LSB: I2S LSB standard
 179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_PCMSHORT: I2S PCM short standard
 180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_STD_PCMLONG: I2S PCM long standard
 181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  ckpl: I2S idle state clock polarity
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_CKPL_LOW: I2S clock polarity low level
 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_CKPL_HIGH: I2S clock polarity high level
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t mode, uint32_t standard, uint32_t ckpl)
 189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
GAS LISTING /tmp/cc2zS76O.s 			page 9


 250              		.loc 1 189 1 is_stmt 1
 251              		.cfi_startproc
 252              	.LVL19:
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg = 0U;
 253              		.loc 1 190 5
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 254              		.loc 1 191 5
 255              		.loc 1 191 9 is_stmt 0
 256 0000 5C4D     		lw	a5,28(a0)
 257              	.LVL20:
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg &= I2S_INIT_MASK;
 258              		.loc 1 192 5 is_stmt 1
 193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* enable I2S mode */
 195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL; 
 259              		.loc 1 195 5
 196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select I2S mode */
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)mode;
 260              		.loc 1 197 5
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select I2S standard */
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)standard;
 261              		.loc 1 199 5
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 262              		.loc 1 192 9 is_stmt 0
 263 0002 3D67     		li	a4,61440
 264 0004 13077704 		addi	a4,a4,71
 265 0008 F98F     		and	a5,a5,a4
 266              	.LVL21:
 267 000a DD8E     		or	a3,a5,a3
 268              	.LVL22:
 269 000c D18E     		or	a3,a3,a2
 270 000e CD8E     		or	a3,a3,a1
 200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* select I2S polarity */
 201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     reg |= (uint32_t)ckpl;
 271              		.loc 1 201 5 is_stmt 1
 272              		.loc 1 201 9 is_stmt 0
 273 0010 8565     		li	a1,4096
 274              	.LVL23:
 275 0012 93850580 		addi	a1,a1,-2048
 276 0016 CD8E     		or	a3,a3,a1
 277              	.LVL24:
 202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* write to SPI_I2SCTL register */
 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 278              		.loc 1 204 5 is_stmt 1
 279              		.loc 1 204 28 is_stmt 0
 280 0018 54CD     		sw	a3,28(a0)
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 281              		.loc 1 205 1
 282 001a 8280     		ret
 283              		.cfi_endproc
 284              	.LFE7:
 286              		.section	.text.i2s_psc_config,"ax",@progbits
 287              		.align	1
 288              		.globl	i2s_psc_config
 290              	i2s_psc_config:
 291              	.LFB8:
GAS LISTING /tmp/cc2zS76O.s 			page 10


 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      configure I2S prescaler 
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  audiosample: I2S audio sample rate
 211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  frameformat: I2S data length and channel length
 222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  mckout: I2S master clock output
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MCKOUT_ENABLE: I2S master clock output enable
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_MCKOUT_DISABLE: I2S master clock output disable
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t audiosample, uint32_t frameformat, uint32_t mckou
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 292              		.loc 1 235 1 is_stmt 1
 293              		.cfi_startproc
 294              	.LVL25:
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 295              		.loc 1 236 5
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t clks = 0U;
 296              		.loc 1 237 5
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sclock = 0U;
 297              		.loc 1 238 5
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* deinit SPI_I2SPSC register */
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_DEFAULT_VALUE;
 298              		.loc 1 241 5
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 299              		.loc 1 235 1 is_stmt 0
 300 0000 0111     		addi	sp,sp,-32
 301              	.LCFI8:
 302              		.cfi_def_cfa_offset 32
 303 0002 22CC     		sw	s0,24(sp)
 304 0004 06CE     		sw	ra,28(sp)
 305              		.cfi_offset 8, -8
 306              		.cfi_offset 1, -4
 307              		.loc 1 241 28
 308 0006 8947     		li	a5,2
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* get the I2S clock source */
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI1 == ((uint32_t)spi_periph)){
GAS LISTING /tmp/cc2zS76O.s 			page 11


 309              		.loc 1 244 7
 310 0008 37470040 		li	a4,1073758208
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 311              		.loc 1 235 1
 312 000c 2A84     		mv	s0,a0
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 313              		.loc 1 241 28
 314 000e 1CD1     		sw	a5,32(a0)
 315              		.loc 1 244 5 is_stmt 1
 316              		.loc 1 244 7 is_stmt 0
 317 0010 13070780 		addi	a4,a4,-2048
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* I2S1 clock source selection */
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = I2S1_CLOCK_SEL;
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* I2S2 clock source selection */
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = I2S2_CLOCK_SEL;
 318              		.loc 1 249 14
 319 0014 37050400 		li	a0,262144
 320              	.LVL26:
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* I2S1 clock source selection */
 321              		.loc 1 244 7
 322 0018 6314E400 		bne	s0,a4,.L16
 323 001c 37050200 		li	a0,131072
 324              	.L16:
 325              	.LVL27:
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(0U != (RCU_CFG1 & clks)){
 326              		.loc 1 252 5 is_stmt 1
 327              		.loc 1 252 15 is_stmt 0
 328 0020 37170240 		li	a4,1073876992
 329 0024 5C57     		lw	a5,44(a4)
 330              		.loc 1 252 24
 331 0026 E98F     		and	a5,a5,a0
 332              		.loc 1 252 7
 333 0028 CDCB     		beq	a5,zero,.L17
 253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* get RCU PLL2 clock multiplication factor */
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = (uint32_t)((RCU_CFG1 & I2S_CLOCK_MUL_MASK) >> RCU_CFG1_PLL2MF_OFFSET);
 334              		.loc 1 254 9 is_stmt 1
 335              		.loc 1 254 28 is_stmt 0
 336 002a 4857     		lw	a0,44(a4)
 337              	.LVL28:
 255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         
 256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         if((clks > 5U) && (clks < 15U)){
 338              		.loc 1 256 11
 339 002c 2147     		li	a4,8
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         
 340              		.loc 1 254 16
 341 002e 3181     		srli	a0,a0,12
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         
 342              		.loc 1 254 14
 343 0030 9377F500 		andi	a5,a0,15
 344              	.LVL29:
 345              		.loc 1 256 9 is_stmt 1
 346              		.loc 1 256 24 is_stmt 0
 347 0034 1385A7FF 		addi	a0,a5,-6
 348              		.loc 1 256 11
GAS LISTING /tmp/cc2zS76O.s 			page 12


 349 0038 636CA706 		bgtu	a0,a4,.L18
 257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             /* multiplier is between 8 and 16 */
 258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             clks += 2U;
 350              		.loc 1 258 13 is_stmt 1
 351              		.loc 1 258 18 is_stmt 0
 352 003c 8907     		addi	a5,a5,2
 353              	.LVL30:
 354              	.L19:
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }else{
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             if(15U == clks){
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 /* multiplier is 20 */
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 clks = 20U;
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             }
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* get the PREDV1 value */
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sclock = (uint32_t)(((RCU_CFG1 & I2S_CLOCK_DIV_MASK) >>  RCU_CFG1_PREDV1_OFFSET) + 1U);
 355              		.loc 1 267 9 is_stmt 1
 356              		.loc 1 267 33 is_stmt 0
 357 003e 37170240 		li	a4,1073876992
 358 0042 4857     		lw	a0,44(a4)
 359              	.LVL31:
 268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sclock = (uint32_t)((HXTAL_VALUE / i2sclock) * clks * 2U);
 360              		.loc 1 269 9 is_stmt 1
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 361              		.loc 1 267 64 is_stmt 0
 362 0044 1181     		srli	a0,a0,4
 363              	.LVL32:
 364 0046 3D89     		andi	a0,a0,15
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 365              		.loc 1 267 18
 366 0048 13071500 		addi	a4,a0,1
 367              	.LVL33:
 368              		.loc 1 269 44
 369 004c 37157A00 		li	a0,7999488
 370 0050 13050520 		addi	a0,a0,512
 371 0054 3355E502 		divu	a0,a0,a4
 372 0058 3305F502 		mul	a0,a0,a5
 373              		.loc 1 269 18
 374 005c 0605     		slli	a0,a0,1
 375              	.LVL34:
 376              	.L20:
 270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* get system clock */
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sclock = rcu_clock_freq_get(CK_SYS);
 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* config the prescaler depending on the mclk output state, the frame format and audio sample r
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(I2S_MCKOUT_ENABLE == mckout){
 377              		.loc 1 276 5 is_stmt 1
 378              		.loc 1 276 7 is_stmt 0
 379 005e 93070020 		li	a5,512
 380 0062 638CF604 		beq	a3,a5,.L29
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / audiosample);
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == frameformat){
GAS LISTING /tmp/cc2zS76O.s 			page 13


 381              		.loc 1 279 9 is_stmt 1
 382              		.loc 1 279 11 is_stmt 0
 383 0066 35E2     		bne	a2,zero,.L23
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) *10U ) / audiosample);
 384              		.loc 1 280 13 is_stmt 1
 385              		.loc 1 280 42 is_stmt 0
 386 0068 1581     		srli	a0,a0,5
 387              	.LVL35:
 388              		.loc 1 280 49
 389 006a 93172500 		slli	a5,a0,2
 390 006e 3E95     		add	a0,a5,a0
 391 0070 0605     		slli	a0,a0,1
 392              		.loc 1 280 18
 393 0072 B355B502 		divu	a1,a0,a1
 394              	.LVL36:
 395              	.L22:
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }else{
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) *10U ) / audiosample);
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* remove the floating point */
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     clks = (clks + 5U) / 10U;
 396              		.loc 1 287 5 is_stmt 1
 397              		.loc 1 287 10 is_stmt 0
 398 0076 2947     		li	a4,10
 399              		.loc 1 287 18
 400 0078 9505     		addi	a1,a1,5
 401              	.LVL37:
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* set the default values */
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)){
 402              		.loc 1 293 7
 403 007a 1305D00F 		li	a0,253
 404 007e 8947     		li	a5,2
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 405              		.loc 1 287 10
 406 0080 B3D5E502 		divu	a1,a1,a4
 407              	.LVL38:
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (clks & 0x00000001U);
 408              		.loc 1 288 5 is_stmt 1
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 409              		.loc 1 289 5
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 410              		.loc 1 289 12 is_stmt 0
 411 0084 13D71500 		srli	a4,a1,1
 412              	.LVL39:
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 413              		.loc 1 290 5 is_stmt 1
 414              		.loc 1 293 22 is_stmt 0
 415 0088 1308E7FF 		addi	a6,a4,-2
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     i2sof  = (i2sof << 8U);
 416              		.loc 1 289 21
 417 008c 8589     		andi	a1,a1,1
GAS LISTING /tmp/cc2zS76O.s 			page 14


 418              	.LVL40:
 419              		.loc 1 293 5 is_stmt 1
 420              		.loc 1 293 7 is_stmt 0
 421 008e 63650501 		bgtu	a6,a0,.L24
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 422              		.loc 1 290 12
 423 0092 A205     		slli	a1,a1,8
 424              	.LVL41:
 425 0094 B3E7E500 		or	a5,a1,a4
 426              	.LVL42:
 427              	.L24:
 294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sdiv = 2U;
 295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         i2sof = 0U;
 296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure SPI_I2SPSC */
 298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | mckout);
 428              		.loc 1 298 5 is_stmt 1
 429              		.loc 1 298 56 is_stmt 0
 430 0098 DD8E     		or	a3,a3,a5
 431              		.loc 1 298 28
 432 009a 14D0     		sw	a3,32(s0)
 299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 433              		.loc 1 301 5 is_stmt 1
 434              		.loc 1 301 28 is_stmt 0
 435 009c 5C4C     		lw	a5,28(s0)
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure data frame format */
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)frameformat;
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 436              		.loc 1 304 1
 437 009e F240     		lw	ra,28(sp)
 438              		.cfi_remember_state
 439              		.cfi_restore 1
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure data frame format */
 440              		.loc 1 301 28
 441 00a0 E19B     		andi	a5,a5,-8
 442 00a2 5CCC     		sw	a5,28(s0)
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 443              		.loc 1 303 5 is_stmt 1
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 444              		.loc 1 303 28 is_stmt 0
 445 00a4 5C4C     		lw	a5,28(s0)
 446 00a6 5D8E     		or	a2,a5,a2
 447 00a8 50CC     		sw	a2,28(s0)
 448              		.loc 1 304 1
 449 00aa 6244     		lw	s0,24(sp)
 450              		.cfi_restore 8
 451              	.LVL43:
 452 00ac 0561     		addi	sp,sp,32
 453              	.LCFI9:
 454              		.cfi_def_cfa_offset 0
 455 00ae 8280     		jr	ra
 456              	.LVL44:
 457              	.L18:
 458              	.LCFI10:
 459              		.cfi_restore_state
GAS LISTING /tmp/cc2zS76O.s 			page 15


 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 /* multiplier is 20 */
 460              		.loc 1 260 13 is_stmt 1
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 /* multiplier is 20 */
 461              		.loc 1 260 15 is_stmt 0
 462 00b0 3D47     		li	a4,15
 463 00b2 E396E7F8 		bne	a5,a4,.L19
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****             }
 464              		.loc 1 262 22
 465 00b6 D147     		li	a5,20
 466              	.LVL45:
 467 00b8 59B7     		j	.L19
 468              	.LVL46:
 469              	.L29:
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 470              		.loc 1 277 9 is_stmt 1
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 471              		.loc 1 277 38 is_stmt 0
 472 00ba 2181     		srli	a0,a0,8
 473              	.LVL47:
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 474              		.loc 1 277 46
 475 00bc 93172500 		slli	a5,a0,2
 476 00c0 3E95     		add	a0,a5,a0
 477 00c2 0605     		slli	a0,a0,1
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 478              		.loc 1 277 14
 479 00c4 B355B502 		divu	a1,a0,a1
 480              	.LVL48:
 481 00c8 7DB7     		j	.L22
 482              	.LVL49:
 483              	.L23:
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 484              		.loc 1 282 13 is_stmt 1
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 485              		.loc 1 282 42 is_stmt 0
 486 00ca 1981     		srli	a0,a0,6
 487              	.LVL50:
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 488              		.loc 1 282 49
 489 00cc 93172500 		slli	a5,a0,2
 490 00d0 3E95     		add	a0,a5,a0
 491 00d2 0605     		slli	a0,a0,1
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         }
 492              		.loc 1 282 18
 493 00d4 B355B502 		divu	a1,a0,a1
 494              	.LVL51:
 495 00d8 79BF     		j	.L22
 496              	.LVL52:
 497              	.L17:
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 498              		.loc 1 272 20
 499 00da 0145     		li	a0,0
 500              	.LVL53:
 501 00dc 36C6     		sw	a3,12(sp)
 502 00de 32C4     		sw	a2,8(sp)
 503 00e0 2EC2     		sw	a1,4(sp)
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
GAS LISTING /tmp/cc2zS76O.s 			page 16


 504              		.loc 1 272 9 is_stmt 1
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 505              		.loc 1 272 20 is_stmt 0
 506 00e2 97000000 		call	rcu_clock_freq_get
 506      E7800000 
 507              	.LVL54:
 508 00ea B246     		lw	a3,12(sp)
 509 00ec 2246     		lw	a2,8(sp)
 510 00ee 9245     		lw	a1,4(sp)
 511              	.LVL55:
 512 00f0 BDB7     		j	.L20
 513              		.cfi_endproc
 514              	.LFE8:
 516              		.section	.text.i2s_enable,"ax",@progbits
 517              		.align	1
 518              		.globl	i2s_enable
 520              	i2s_enable:
 521              	.LFB9:
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable I2S 
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_enable(uint32_t spi_periph)
 313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 522              		.loc 1 313 1 is_stmt 1
 523              		.cfi_startproc
 524              	.LVL56:
 314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 525              		.loc 1 314 5
 526              		.loc 1 314 28 is_stmt 0
 527 0000 5C4D     		lw	a5,28(a0)
 528 0002 93E70740 		ori	a5,a5,1024
 529 0006 5CCD     		sw	a5,28(a0)
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 530              		.loc 1 315 1
 531 0008 8280     		ret
 532              		.cfi_endproc
 533              	.LFE9:
 535              		.section	.text.i2s_disable,"ax",@progbits
 536              		.align	1
 537              		.globl	i2s_disable
 539              	i2s_disable:
 540              	.LFB10:
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable I2S 
 319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void i2s_disable(uint32_t spi_periph)
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 541              		.loc 1 324 1 is_stmt 1
 542              		.cfi_startproc
GAS LISTING /tmp/cc2zS76O.s 			page 17


 543              	.LVL57:
 325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
 544              		.loc 1 325 5
 545              		.loc 1 325 28 is_stmt 0
 546 0000 5C4D     		lw	a5,28(a0)
 547 0002 93F7F7BF 		andi	a5,a5,-1025
 548 0006 5CCD     		sw	a5,28(a0)
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 549              		.loc 1 326 1
 550 0008 8280     		ret
 551              		.cfi_endproc
 552              	.LFE10:
 554              		.section	.text.spi_nss_output_enable,"ax",@progbits
 555              		.align	1
 556              		.globl	spi_nss_output_enable
 558              	spi_nss_output_enable:
 559              	.LFB11:
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI NSS output 
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 560              		.loc 1 335 1 is_stmt 1
 561              		.cfi_startproc
 562              	.LVL58:
 336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 563              		.loc 1 336 5
 564              		.loc 1 336 26 is_stmt 0
 565 0000 5C41     		lw	a5,4(a0)
 566 0002 93E74700 		ori	a5,a5,4
 567 0006 5CC1     		sw	a5,4(a0)
 337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 568              		.loc 1 337 1
 569 0008 8280     		ret
 570              		.cfi_endproc
 571              	.LFE11:
 573              		.section	.text.spi_nss_output_disable,"ax",@progbits
 574              		.align	1
 575              		.globl	spi_nss_output_disable
 577              	spi_nss_output_disable:
 578              	.LFB12:
 338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI NSS output 
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 579              		.loc 1 346 1 is_stmt 1
 580              		.cfi_startproc
 581              	.LVL59:
GAS LISTING /tmp/cc2zS76O.s 			page 18


 347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
 582              		.loc 1 347 5
 583              		.loc 1 347 26 is_stmt 0
 584 0000 5C41     		lw	a5,4(a0)
 585 0002 ED9B     		andi	a5,a5,-5
 586 0004 5CC1     		sw	a5,4(a0)
 348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 587              		.loc 1 348 1
 588 0006 8280     		ret
 589              		.cfi_endproc
 590              	.LFE12:
 592              		.section	.text.spi_nss_internal_high,"ax",@progbits
 593              		.align	1
 594              		.globl	spi_nss_internal_high
 596              	spi_nss_internal_high:
 597              	.LFB13:
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI NSS pin high level in software mode
 352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 598              		.loc 1 357 1 is_stmt 1
 599              		.cfi_startproc
 600              	.LVL60:
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 601              		.loc 1 358 5
 602              		.loc 1 358 26 is_stmt 0
 603 0000 1C41     		lw	a5,0(a0)
 604 0002 93E70710 		ori	a5,a5,256
 605 0006 1CC1     		sw	a5,0(a0)
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 606              		.loc 1 359 1
 607 0008 8280     		ret
 608              		.cfi_endproc
 609              	.LFE13:
 611              		.section	.text.spi_nss_internal_low,"ax",@progbits
 612              		.align	1
 613              		.globl	spi_nss_internal_low
 615              	spi_nss_internal_low:
 616              	.LFB14:
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI NSS pin low level in software mode
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 617              		.loc 1 368 1 is_stmt 1
 618              		.cfi_startproc
 619              	.LVL61:
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
GAS LISTING /tmp/cc2zS76O.s 			page 19


 620              		.loc 1 369 5
 621              		.loc 1 369 26 is_stmt 0
 622 0000 1C41     		lw	a5,0(a0)
 623 0002 93F7F7EF 		andi	a5,a5,-257
 624 0006 1CC1     		sw	a5,0(a0)
 370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 625              		.loc 1 370 1
 626 0008 8280     		ret
 627              		.cfi_endproc
 628              	.LFE14:
 630              		.section	.text.spi_dma_enable,"ax",@progbits
 631              		.align	1
 632              		.globl	spi_dma_enable
 634              	spi_dma_enable:
 635              	.LFB15:
 371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI DMA send or receive 
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  dma: SPI DMA mode
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t dma)
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 636              		.loc 1 383 1 is_stmt 1
 637              		.cfi_startproc
 638              	.LVL62:
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 639              		.loc 1 384 5
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 640              		.loc 1 385 30 is_stmt 0
 641 0000 5C41     		lw	a5,4(a0)
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 642              		.loc 1 384 7
 643 0002 89E5     		bne	a1,zero,.L37
 644              		.loc 1 385 9 is_stmt 1
 645              		.loc 1 385 30 is_stmt 0
 646 0004 93E72700 		ori	a5,a5,2
 647 0008 5CC1     		sw	a5,4(a0)
 648 000a 8280     		ret
 649              	.L37:
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
 650              		.loc 1 387 9 is_stmt 1
 651              		.loc 1 387 30 is_stmt 0
 652 000c 93E71700 		ori	a5,a5,1
 653 0010 5CC1     		sw	a5,4(a0)
 388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 654              		.loc 1 389 1
 655 0012 8280     		ret
 656              		.cfi_endproc
 657              	.LFE15:
GAS LISTING /tmp/cc2zS76O.s 			page 20


 659              		.section	.text.spi_dma_disable,"ax",@progbits
 660              		.align	1
 661              		.globl	spi_dma_disable
 663              	spi_dma_disable:
 664              	.LFB16:
 390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI DMA send or receive 
 393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  dma: SPI DMA mode
 395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t dma)
 402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 665              		.loc 1 402 1 is_stmt 1
 666              		.cfi_startproc
 667              	.LVL63:
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 668              		.loc 1 403 5
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 669              		.loc 1 404 30 is_stmt 0
 670 0000 5C41     		lw	a5,4(a0)
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 671              		.loc 1 403 7
 672 0002 81E5     		bne	a1,zero,.L40
 673              		.loc 1 404 9 is_stmt 1
 674              		.loc 1 404 30 is_stmt 0
 675 0004 F59B     		andi	a5,a5,-3
 676 0006 5CC1     		sw	a5,4(a0)
 677 0008 8280     		ret
 678              	.L40:
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 679              		.loc 1 406 9 is_stmt 1
 680              		.loc 1 406 30 is_stmt 0
 681 000a F99B     		andi	a5,a5,-2
 682 000c 5CC1     		sw	a5,4(a0)
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 683              		.loc 1 408 1
 684 000e 8280     		ret
 685              		.cfi_endproc
 686              	.LFE16:
 688              		.section	.text.spi_i2s_data_frame_format_config,"ax",@progbits
 689              		.align	1
 690              		.globl	spi_i2s_data_frame_format_config
 692              	spi_i2s_data_frame_format_config:
 693              	.LFB17:
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      configure SPI/I2S data frame format
 412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  frame_format: SPI frame size
GAS LISTING /tmp/cc2zS76O.s 			page 21


 414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 694              		.loc 1 421 1 is_stmt 1
 695              		.cfi_startproc
 696              	.LVL64:
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* clear SPI_CTL0_FF16 bit */
 423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 697              		.loc 1 423 5
 698              		.loc 1 423 26 is_stmt 0
 699 0000 1C41     		lw	a5,0(a0)
 700 0002 7D77     		li	a4,-4096
 701 0004 1307F77F 		addi	a4,a4,2047
 702 0008 F98F     		and	a5,a5,a4
 703 000a 1CC1     		sw	a5,0(a0)
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* configure SPI_CTL0_FF16 bit */
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 704              		.loc 1 425 5 is_stmt 1
 705              		.loc 1 425 26 is_stmt 0
 706 000c 1C41     		lw	a5,0(a0)
 707 000e DD8D     		or	a1,a1,a5
 708              	.LVL65:
 709 0010 0CC1     		sw	a1,0(a0)
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 710              		.loc 1 426 1
 711 0012 8280     		ret
 712              		.cfi_endproc
 713              	.LFE17:
 715              		.section	.text.spi_i2s_data_transmit,"ax",@progbits
 716              		.align	1
 717              		.globl	spi_i2s_data_transmit
 719              	spi_i2s_data_transmit:
 720              	.LFB18:
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI transmit data
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  data: 16-bit data
 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
 436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 721              		.loc 1 436 1 is_stmt 1
 722              		.cfi_startproc
 723              	.LVL66:
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 724              		.loc 1 437 5
 725              		.loc 1 437 26 is_stmt 0
 726 0000 4CC5     		sw	a1,12(a0)
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 727              		.loc 1 438 1
GAS LISTING /tmp/cc2zS76O.s 			page 22


 728 0002 8280     		ret
 729              		.cfi_endproc
 730              	.LFE18:
 732              		.section	.text.spi_i2s_data_receive,"ax",@progbits
 733              		.align	1
 734              		.globl	spi_i2s_data_receive
 736              	spi_i2s_data_receive:
 737              	.LFB19:
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI receive data
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     16-bit data
 445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 738              		.loc 1 447 1 is_stmt 1
 739              		.cfi_startproc
 740              	.LVL67:
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 741              		.loc 1 448 5
 742              		.loc 1 448 23 is_stmt 0
 743 0000 4845     		lw	a0,12(a0)
 744              	.LVL68:
 449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 745              		.loc 1 449 1
 746 0002 4205     		slli	a0,a0,16
 747 0004 4181     		srli	a0,a0,16
 748 0006 8280     		ret
 749              		.cfi_endproc
 750              	.LFE19:
 752              		.section	.text.spi_bidirectional_transfer_config,"ax",@progbits
 753              		.align	1
 754              		.globl	spi_bidirectional_transfer_config
 756              	spi_bidirectional_transfer_config:
 757              	.LFB20:
 450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      configure SPI bidirectional transfer direction
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 758              		.loc 1 462 1 is_stmt 1
 759              		.cfi_startproc
 760              	.LVL69:
 463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction){
 761              		.loc 1 463 5
 762              		.loc 1 463 7 is_stmt 0
 763 0000 9167     		li	a5,16384
GAS LISTING /tmp/cc2zS76O.s 			page 23


 764 0002 6388F500 		beq	a1,a5,.L48
 464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* set the transmit-only mode */
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         /* set the receive-only mode */
 468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 765              		.loc 1 468 9 is_stmt 1
 766              		.loc 1 468 30 is_stmt 0
 767 0006 1C41     		lw	a5,0(a0)
 768 0008 7177     		li	a4,-16384
 769 000a 7D17     		addi	a4,a4,-1
 770 000c F98F     		and	a5,a5,a4
 771 000e 1CC1     		sw	a5,0(a0)
 469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 772              		.loc 1 470 1
 773 0010 8280     		ret
 774              	.L48:
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 775              		.loc 1 465 9 is_stmt 1
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 776              		.loc 1 465 30 is_stmt 0
 777 0012 1C41     		lw	a5,0(a0)
 778 0014 DD8D     		or	a1,a5,a1
 779              	.LVL70:
 780 0016 0CC1     		sw	a1,0(a0)
 781 0018 8280     		ret
 782              		.cfi_endproc
 783              	.LFE20:
 785              		.section	.text.spi_crc_polynomial_set,"ax",@progbits
 786              		.align	1
 787              		.globl	spi_crc_polynomial_set
 789              	spi_crc_polynomial_set:
 790              	.LFB21:
 471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      set SPI CRC polynomial 
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph,uint16_t crc_poly)
 480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 791              		.loc 1 480 1 is_stmt 1
 792              		.cfi_startproc
 793              	.LVL71:
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* enable SPI CRC */
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 794              		.loc 1 482 5
 795              		.loc 1 482 26 is_stmt 0
 796 0000 1C41     		lw	a5,0(a0)
 797 0002 0967     		li	a4,8192
 798 0004 D98F     		or	a5,a5,a4
 799 0006 1CC1     		sw	a5,0(a0)
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* set SPI CRC polynomial */
GAS LISTING /tmp/cc2zS76O.s 			page 24


 485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 800              		.loc 1 485 5 is_stmt 1
 801              		.loc 1 485 29 is_stmt 0
 802 0008 0CC9     		sw	a1,16(a0)
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 803              		.loc 1 486 1
 804 000a 8280     		ret
 805              		.cfi_endproc
 806              	.LFE21:
 808              		.section	.text.spi_crc_polynomial_get,"ax",@progbits
 809              		.align	1
 810              		.globl	spi_crc_polynomial_get
 812              	spi_crc_polynomial_get:
 813              	.LFB22:
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI CRC polynomial 
 490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     16-bit CRC polynomial
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 814              		.loc 1 495 1 is_stmt 1
 815              		.cfi_startproc
 816              	.LVL72:
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 817              		.loc 1 496 5
 818              		.loc 1 496 23 is_stmt 0
 819 0000 0849     		lw	a0,16(a0)
 820              	.LVL73:
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 821              		.loc 1 497 1
 822 0002 4205     		slli	a0,a0,16
 823 0004 4181     		srli	a0,a0,16
 824 0006 8280     		ret
 825              		.cfi_endproc
 826              	.LFE22:
 828              		.section	.text.spi_crc_on,"ax",@progbits
 829              		.align	1
 830              		.globl	spi_crc_on
 832              	spi_crc_on:
 833              	.LFB23:
 498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      turn on CRC function 
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_on(uint32_t spi_periph)
 506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 834              		.loc 1 506 1 is_stmt 1
 835              		.cfi_startproc
 836              	.LVL74:
 507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 837              		.loc 1 507 5
GAS LISTING /tmp/cc2zS76O.s 			page 25


 838              		.loc 1 507 26 is_stmt 0
 839 0000 1C41     		lw	a5,0(a0)
 840 0002 0967     		li	a4,8192
 841 0004 D98F     		or	a5,a5,a4
 842 0006 1CC1     		sw	a5,0(a0)
 508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 843              		.loc 1 508 1
 844 0008 8280     		ret
 845              		.cfi_endproc
 846              	.LFE23:
 848              		.section	.text.spi_crc_off,"ax",@progbits
 849              		.align	1
 850              		.globl	spi_crc_off
 852              	spi_crc_off:
 853              	.LFB24:
 509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      turn off CRC function 
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_off(uint32_t spi_periph)
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 854              		.loc 1 517 1 is_stmt 1
 855              		.cfi_startproc
 856              	.LVL75:
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 857              		.loc 1 518 5
 858              		.loc 1 518 26 is_stmt 0
 859 0000 1C41     		lw	a5,0(a0)
 860 0002 7977     		li	a4,-8192
 861 0004 7D17     		addi	a4,a4,-1
 862 0006 F98F     		and	a5,a5,a4
 863 0008 1CC1     		sw	a5,0(a0)
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 864              		.loc 1 519 1
 865 000a 8280     		ret
 866              		.cfi_endproc
 867              	.LFE24:
 869              		.section	.text.spi_crc_next,"ax",@progbits
 870              		.align	1
 871              		.globl	spi_crc_next
 873              	spi_crc_next:
 874              	.LFB25:
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      SPI next data is CRC value
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_next(uint32_t spi_periph)
 528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 875              		.loc 1 528 1 is_stmt 1
 876              		.cfi_startproc
 877              	.LVL76:
GAS LISTING /tmp/cc2zS76O.s 			page 26


 529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 878              		.loc 1 529 5
 879              		.loc 1 529 26 is_stmt 0
 880 0000 1C41     		lw	a5,0(a0)
 881 0002 0567     		li	a4,4096
 882 0004 D98F     		or	a5,a5,a4
 883 0006 1CC1     		sw	a5,0(a0)
 530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 884              		.loc 1 530 1
 885 0008 8280     		ret
 886              		.cfi_endproc
 887              	.LFE25:
 889              		.section	.text.spi_crc_get,"ax",@progbits
 890              		.align	1
 891              		.globl	spi_crc_get
 893              	spi_crc_get:
 894              	.LFB26:
 531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI CRC send value or receive value
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  crc: SPI crc value
 536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     16-bit CRC value
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph,uint8_t crc)
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 895              		.loc 1 543 1 is_stmt 1
 896              		.cfi_startproc
 897              	.LVL77:
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(SPI_CRC_TX == crc){
 898              		.loc 1 544 5
 899              		.loc 1 544 7 is_stmt 0
 900 0000 89E5     		bne	a1,zero,.L55
 545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 901              		.loc 1 545 9 is_stmt 1
 902              		.loc 1 545 28 is_stmt 0
 903 0002 084D     		lw	a0,24(a0)
 904              	.LVL78:
 905              		.loc 1 545 17
 906 0004 4205     		slli	a0,a0,16
 907 0006 4181     		srli	a0,a0,16
 908 0008 8280     		ret
 909              	.LVL79:
 910              	.L55:
 546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 911              		.loc 1 547 9 is_stmt 1
 912              		.loc 1 547 28 is_stmt 0
 913 000a 4849     		lw	a0,20(a0)
 914              	.LVL80:
 915              		.loc 1 547 17
 916 000c 4205     		slli	a0,a0,16
 917 000e 4181     		srli	a0,a0,16
GAS LISTING /tmp/cc2zS76O.s 			page 27


 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 918              		.loc 1 549 1
 919 0010 8280     		ret
 920              		.cfi_endproc
 921              	.LFE26:
 923              		.section	.text.spi_ti_mode_enable,"ax",@progbits
 924              		.align	1
 925              		.globl	spi_ti_mode_enable
 927              	spi_ti_mode_enable:
 928              	.LFB27:
 550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI TI mode
 553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_ti_mode_enable(uint32_t spi_periph)
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 929              		.loc 1 558 1 is_stmt 1
 930              		.cfi_startproc
 931              	.LVL81:
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TMOD;
 932              		.loc 1 559 5
 933              		.loc 1 559 26 is_stmt 0
 934 0000 5C41     		lw	a5,4(a0)
 935 0002 93E70701 		ori	a5,a5,16
 936 0006 5CC1     		sw	a5,4(a0)
 560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 937              		.loc 1 560 1
 938 0008 8280     		ret
 939              		.cfi_endproc
 940              	.LFE27:
 942              		.section	.text.spi_ti_mode_disable,"ax",@progbits
 943              		.align	1
 944              		.globl	spi_ti_mode_disable
 946              	spi_ti_mode_disable:
 947              	.LFB28:
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI TI mode
 564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_ti_mode_disable(uint32_t spi_periph)
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 948              		.loc 1 569 1 is_stmt 1
 949              		.cfi_startproc
 950              	.LVL82:
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TMOD);
 951              		.loc 1 570 5
 952              		.loc 1 570 26 is_stmt 0
 953 0000 5C41     		lw	a5,4(a0)
 954 0002 BD9B     		andi	a5,a5,-17
 955 0004 5CC1     		sw	a5,4(a0)
GAS LISTING /tmp/cc2zS76O.s 			page 28


 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 956              		.loc 1 571 1
 957 0006 8280     		ret
 958              		.cfi_endproc
 959              	.LFE28:
 961              		.section	.text.spi_nssp_mode_enable,"ax",@progbits
 962              		.align	1
 963              		.globl	spi_nssp_mode_enable
 965              	spi_nssp_mode_enable:
 966              	.LFB29:
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI NSS pulse mode
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nssp_mode_enable(uint32_t spi_periph)
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 967              		.loc 1 580 1 is_stmt 1
 968              		.cfi_startproc
 969              	.LVL83:
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSP;
 970              		.loc 1 581 5
 971              		.loc 1 581 26 is_stmt 0
 972 0000 5C41     		lw	a5,4(a0)
 973 0002 93E78700 		ori	a5,a5,8
 974 0006 5CC1     		sw	a5,4(a0)
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 975              		.loc 1 582 1
 976 0008 8280     		ret
 977              		.cfi_endproc
 978              	.LFE29:
 980              		.section	.text.spi_nssp_mode_disable,"ax",@progbits
 981              		.align	1
 982              		.globl	spi_nssp_mode_disable
 984              	spi_nssp_mode_disable:
 985              	.LFB30:
 583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI NSS pulse mode
 586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_nssp_mode_disable(uint32_t spi_periph)
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 986              		.loc 1 591 1 is_stmt 1
 987              		.cfi_startproc
 988              	.LVL84:
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSP);
 989              		.loc 1 592 5
 990              		.loc 1 592 26 is_stmt 0
 991 0000 5C41     		lw	a5,4(a0)
 992 0002 DD9B     		andi	a5,a5,-9
 993 0004 5CC1     		sw	a5,4(a0)
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
GAS LISTING /tmp/cc2zS76O.s 			page 29


 994              		.loc 1 593 1
 995 0006 8280     		ret
 996              		.cfi_endproc
 997              	.LFE30:
 999              		.section	.text.spi_i2s_interrupt_enable,"ax",@progbits
 1000              		.align	1
 1001              		.globl	spi_i2s_interrupt_enable
 1003              	spi_i2s_interrupt_enable:
 1004              	.LFB31:
 594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      enable SPI and I2S interrupt 
 598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                                    transmission underrun error and format error interrupt
 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)
 609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1005              		.loc 1 609 1 is_stmt 1
 1006              		.cfi_startproc
 1007              	.LVL85:
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(interrupt){
 1008              		.loc 1 610 5
 1009 0000 8547     		li	a5,1
 1010 0002 638CF500 		beq	a1,a5,.L62
 1011 0006 99CD     		beq	a1,zero,.L63
 1012 0008 8947     		li	a5,2
 1013 000a 6397F500 		bne	a1,a5,.L66
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_TBE:
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TBEIE;
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_RBNE:
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_RBNEIE;
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_ERR:
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_ERRIE;
 1014              		.loc 1 621 9
 1015              		.loc 1 621 30 is_stmt 0
 1016 000e 5C41     		lw	a5,4(a0)
 1017 0010 93E70702 		ori	a5,a5,32
 1018 0014 5CC1     		sw	a5,4(a0)
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1019              		.loc 1 622 9 is_stmt 1
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
GAS LISTING /tmp/cc2zS76O.s 			page 30


 1020              		.loc 1 626 1 is_stmt 0
 1021 0016 8280     		ret
 1022              	.L66:
 1023 0018 8280     		ret
 1024              	.L62:
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1025              		.loc 1 617 9 is_stmt 1
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1026              		.loc 1 617 30 is_stmt 0
 1027 001a 5C41     		lw	a5,4(a0)
 1028 001c 93E70704 		ori	a5,a5,64
 1029 0020 5CC1     		sw	a5,4(a0)
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 1030              		.loc 1 618 9 is_stmt 1
 1031 0022 8280     		ret
 1032              	.L63:
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1033              		.loc 1 613 9
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1034              		.loc 1 613 30 is_stmt 0
 1035 0024 5C41     		lw	a5,4(a0)
 1036 0026 93E70708 		ori	a5,a5,128
 1037 002a 5CC1     		sw	a5,4(a0)
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1038              		.loc 1 614 9 is_stmt 1
 1039 002c 8280     		ret
 1040              		.cfi_endproc
 1041              	.LFE31:
 1043              		.section	.text.spi_i2s_interrupt_disable,"ax",@progbits
 1044              		.align	1
 1045              		.globl	spi_i2s_interrupt_disable
 1047              	spi_i2s_interrupt_disable:
 1048              	.LFB32:
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      disable SPI and I2S interrupt 
 630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                                    transmission underrun error and format error interrupt
 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1049              		.loc 1 641 1
 1050              		.cfi_startproc
 1051              	.LVL86:
 642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(interrupt){
 1052              		.loc 1 642 5
 1053 0000 8547     		li	a5,1
 1054 0002 638CF500 		beq	a1,a5,.L68
 1055 0006 99CD     		beq	a1,zero,.L69
 1056 0008 8947     		li	a5,2
GAS LISTING /tmp/cc2zS76O.s 			page 31


 1057 000a 6397F500 		bne	a1,a5,.L72
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_TBE:
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TBEIE);
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_RBNE:
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_RBNEIE);
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_ERR:
 653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_ERRIE);
 1058              		.loc 1 653 9
 1059              		.loc 1 653 30 is_stmt 0
 1060 000e 5C41     		lw	a5,4(a0)
 1061 0010 93F7F7FD 		andi	a5,a5,-33
 1062 0014 5CC1     		sw	a5,4(a0)
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1063              		.loc 1 654 9 is_stmt 1
 655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1064              		.loc 1 658 1 is_stmt 0
 1065 0016 8280     		ret
 1066              	.L72:
 1067 0018 8280     		ret
 1068              	.L68:
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1069              		.loc 1 649 9 is_stmt 1
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1070              		.loc 1 649 30 is_stmt 0
 1071 001a 5C41     		lw	a5,4(a0)
 1072 001c 93F7F7FB 		andi	a5,a5,-65
 1073 0020 5CC1     		sw	a5,4(a0)
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S error */
 1074              		.loc 1 650 9 is_stmt 1
 1075 0022 8280     		ret
 1076              	.L69:
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1077              		.loc 1 645 9
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1078              		.loc 1 645 30 is_stmt 0
 1079 0024 5C41     		lw	a5,4(a0)
 1080 0026 93F7F7F7 		andi	a5,a5,-129
 1081 002a 5CC1     		sw	a5,4(a0)
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1082              		.loc 1 646 9 is_stmt 1
 1083 002c 8280     		ret
 1084              		.cfi_endproc
 1085              	.LFE32:
 1087              		.section	.text.spi_i2s_interrupt_flag_get,"ax",@progbits
 1088              		.align	1
 1089              		.globl	spi_i2s_interrupt_flag_get
 1091              	spi_i2s_interrupt_flag_get:
 1092              	.LFB33:
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
GAS LISTING /tmp/cc2zS76O.s 			page 32


 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI and I2S interrupt flag status
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt flag status
 664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 only one parameter can be selected which is shown as below:
 665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_I2S_INT_FLAG_FERR: format error interrupt flag
 672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     FlagStatus: SET or RESET
 674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)
 676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1093              		.loc 1 676 1
 1094              		.cfi_startproc
 1095              	.LVL87:
 677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1096              		.loc 1 677 5
 1097              		.loc 1 677 14 is_stmt 0
 1098 0000 1C45     		lw	a5,8(a0)
 1099              	.LVL88:
 678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 1100              		.loc 1 678 5 is_stmt 1
 1101              		.loc 1 678 14 is_stmt 0
 1102 0002 5441     		lw	a3,4(a0)
 1103              	.LVL89:
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     switch(interrupt){
 1104              		.loc 1 680 5 is_stmt 1
 1105 0004 1947     		li	a4,6
 1106 0006 636DB700 		bgtu	a1,a4,.L74
 1107 000a 37070000 		lui	a4,%hi(.L76)
 1108 000e 13070700 		addi	a4,a4,%lo(.L76)
 1109 0012 8A05     		slli	a1,a1,2
 1110              	.LVL90:
 1111 0014 BA95     		add	a1,a1,a4
 1112 0016 9841     		lw	a4,0(a1)
 1113 0018 0287     		jr	a4
 1114              		.section	.rodata.spi_i2s_interrupt_flag_get,"a",@progbits
 1115              		.align	2
 1116              		.align	2
 1117              	.L76:
 1118 0000 00000000 		.word	.L82
 1119 0004 00000000 		.word	.L81
 1120 0008 00000000 		.word	.L80
 1121 000c 00000000 		.word	.L79
 1122 0010 00000000 		.word	.L78
 1123 0014 00000000 		.word	.L77
 1124 0018 00000000 		.word	.L75
 1125              		.section	.text.spi_i2s_interrupt_flag_get
 1126              	.L82:
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_TBE:
GAS LISTING /tmp/cc2zS76O.s 			page 33


 683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 1127              		.loc 1 683 9
 1128              		.loc 1 683 14 is_stmt 0
 1129 001a 898B     		andi	a5,a5,2
 1130              	.LVL91:
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 1131              		.loc 1 684 9 is_stmt 1
 1132              		.loc 1 684 14 is_stmt 0
 1133 001c 93F60608 		andi	a3,a3,128
 1134              	.LVL92:
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1135              		.loc 1 685 9 is_stmt 1
 1136              	.L74:
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_RBNE:
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S overrun interrupt */
 692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR:
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI config error interrupt */
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_INT_FLAG_CONFERR:
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI CRC error interrupt */
 702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_INT_FLAG_CRCERR:
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* I2S underrun error interrupt */
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case I2S_INT_FLAG_TXURERR:
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S format error interrupt */
 712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     case SPI_I2S_INT_FLAG_FERR:
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* get SPI/I2S interrupt flag status */
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if((0U != reg1) && (0U != reg2)){
 1137              		.loc 1 720 5
 1138              		.loc 1 720 7 is_stmt 0
 1139 0020 99C3     		beq	a5,zero,.L73
 1140              		.loc 1 720 21 discriminator 1
 1141 0022 B337D000 		snez	a5,a3
 1142              	.LVL93:
 1143              	.L73:
 721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return SET;
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
GAS LISTING /tmp/cc2zS76O.s 			page 34


 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return RESET;
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1144              		.loc 1 725 1
 1145 0026 3E85     		mv	a0,a5
 1146              	.LVL94:
 1147 0028 8280     		ret
 1148              	.LVL95:
 1149              	.L77:
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1150              		.loc 1 708 9 is_stmt 1
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1151              		.loc 1 708 14 is_stmt 0
 1152 002a A18B     		andi	a5,a5,8
 1153              	.LVL96:
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1154              		.loc 1 709 9 is_stmt 1
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1155              		.loc 1 709 14 is_stmt 0
 1156 002c 93F60602 		andi	a3,a3,32
 1157              	.LVL97:
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S format error interrupt */
 1158              		.loc 1 710 9 is_stmt 1
 1159 0030 C5BF     		j	.L74
 1160              	.L75:
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1161              		.loc 1 713 9
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1162              		.loc 1 713 14 is_stmt 0
 1163 0032 93F70710 		andi	a5,a5,256
 1164              	.LVL98:
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1165              		.loc 1 714 9 is_stmt 1
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1166              		.loc 1 714 14 is_stmt 0
 1167 0036 93F60602 		andi	a3,a3,32
 1168              	.LVL99:
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     default:
 1169              		.loc 1 715 9 is_stmt 1
 1170 003a DDB7     		j	.L74
 1171              	.L81:
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1172              		.loc 1 688 9
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1173              		.loc 1 688 14 is_stmt 0
 1174 003c 858B     		andi	a5,a5,1
 1175              	.LVL100:
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1176              		.loc 1 689 9 is_stmt 1
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1177              		.loc 1 689 14 is_stmt 0
 1178 003e 93F60604 		andi	a3,a3,64
 1179              	.LVL101:
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI/I2S overrun interrupt */
 1180              		.loc 1 690 9 is_stmt 1
 1181 0042 F9BF     		j	.L74
 1182              	.L80:
GAS LISTING /tmp/cc2zS76O.s 			page 35


 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1183              		.loc 1 693 9
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1184              		.loc 1 693 14 is_stmt 0
 1185 0044 93F70704 		andi	a5,a5,64
 1186              	.LVL102:
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1187              		.loc 1 694 9 is_stmt 1
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1188              		.loc 1 694 14 is_stmt 0
 1189 0048 93F60602 		andi	a3,a3,32
 1190              	.LVL103:
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI config error interrupt */
 1191              		.loc 1 695 9 is_stmt 1
 1192 004c D1BF     		j	.L74
 1193              	.L79:
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1194              		.loc 1 698 9
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1195              		.loc 1 698 14 is_stmt 0
 1196 004e 93F70702 		andi	a5,a5,32
 1197              	.LVL104:
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1198              		.loc 1 699 9 is_stmt 1
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1199              		.loc 1 699 14 is_stmt 0
 1200 0052 93F60602 		andi	a3,a3,32
 1201              	.LVL105:
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* SPI CRC error interrupt */
 1202              		.loc 1 700 9 is_stmt 1
 1203 0056 E9B7     		j	.L74
 1204              	.L78:
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1205              		.loc 1 703 9
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1206              		.loc 1 703 14 is_stmt 0
 1207 0058 C18B     		andi	a5,a5,16
 1208              	.LVL106:
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1209              		.loc 1 704 9 is_stmt 1
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         break;
 1210              		.loc 1 704 14 is_stmt 0
 1211 005a 93F60602 		andi	a3,a3,32
 1212              	.LVL107:
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     /* I2S underrun error interrupt */
 1213              		.loc 1 705 9 is_stmt 1
 1214 005e C9B7     		j	.L74
 1215              		.cfi_endproc
 1216              	.LFE33:
 1218              		.section	.text.spi_i2s_flag_get,"ax",@progbits
 1219              		.align	1
 1220              		.globl	spi_i2s_flag_get
 1222              	spi_i2s_flag_get:
 1223              	.LFB34:
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      get SPI and I2S flag status
GAS LISTING /tmp/cc2zS76O.s 			page 36


 729:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  flag: SPI/I2S flag status
 731:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****                 one or more parameters can be selected which are shown as below:
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 733:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 735:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 737:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        SPI_FLAG_FERR: format error interrupt flag
 739:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
 741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
 742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****       \arg        I2S_FLAG_FERR: format error interrupt flag
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     FlagStatus: SET or RESET
 748:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)
 750:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1224              		.loc 1 750 1
 1225              		.cfi_startproc
 1226              	.LVL108:
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     if(RESET != (SPI_STAT(spi_periph) & flag)){
 1227              		.loc 1 751 5
 1228              		.loc 1 751 18 is_stmt 0
 1229 0000 0845     		lw	a0,8(a0)
 1230              	.LVL109:
 1231              		.loc 1 751 39
 1232 0002 6D8D     		and	a0,a0,a1
 752:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return SET;
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }else{
 754:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****         return RESET;
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     }
 756:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1233              		.loc 1 756 1
 1234 0004 3335A000 		snez	a0,a0
 1235 0008 8280     		ret
 1236              		.cfi_endproc
 1237              	.LFE34:
 1239              		.section	.text.spi_crc_error_clear,"ax",@progbits
 1240              		.align	1
 1241              		.globl	spi_crc_error_clear
 1243              	spi_crc_error_clear:
 1244              	.LFB35:
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** 
 758:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** /*!
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \brief      clear SPI CRC error flag status
 760:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \param[out] none
 762:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     \retval     none
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** */
 764:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** {
 1245              		.loc 1 765 1 is_stmt 1
GAS LISTING /tmp/cc2zS76O.s 			page 37


 1246              		.cfi_startproc
 1247              	.LVL110:
 766:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c ****     SPI_STAT(spi_periph) &= (uint32_t)(~SPI_FLAG_CRCERR);
 1248              		.loc 1 766 5
 1249              		.loc 1 766 26 is_stmt 0
 1250 0000 1C45     		lw	a5,8(a0)
 1251 0002 BD9B     		andi	a5,a5,-17
 1252 0004 1CC5     		sw	a5,8(a0)
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_spi.c **** }
 1253              		.loc 1 767 1
 1254 0006 8280     		ret
 1255              		.cfi_endproc
 1256              	.LFE35:
 1258              		.text
 1259              	.Letext0:
 1260              		.file 2 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/m
 1261              		.file 3 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/s
 1262              		.file 4 "../../firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1263              		.file 5 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 1264              		.file 6 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_spi.h"
 1265              		.file 7 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /tmp/cc2zS76O.s 			page 38


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_spi.c
     /tmp/cc2zS76O.s:13     .text.spi_i2s_deinit:0000000000000000 spi_i2s_deinit
     /tmp/cc2zS76O.s:17     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:19     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:20     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:21     .text.spi_i2s_deinit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:23     .text.spi_i2s_deinit:0000000000000002 .L0 
     /tmp/cc2zS76O.s:25     .text.spi_i2s_deinit:0000000000000002 .L0 
     /tmp/cc2zS76O.s:27     .text.spi_i2s_deinit:0000000000000006 .L0 
     /tmp/cc2zS76O.s:28     .text.spi_i2s_deinit:0000000000000008 .L0 
     /tmp/cc2zS76O.s:30     .text.spi_i2s_deinit:0000000000000008 .L0 
     /tmp/cc2zS76O.s:37     .text.spi_i2s_deinit:0000000000000020 .L0 
     /tmp/cc2zS76O.s:38     .text.spi_i2s_deinit:0000000000000022 .L0 
     /tmp/cc2zS76O.s:39     .text.spi_i2s_deinit:0000000000000022 .L0 
     /tmp/cc2zS76O.s:42     .text.spi_i2s_deinit:0000000000000024 .L0 
     /tmp/cc2zS76O.s:46     .text.spi_i2s_deinit:0000000000000026 .L0 
     /tmp/cc2zS76O.s:48     .text.spi_i2s_deinit:0000000000000026 .L0 
     /tmp/cc2zS76O.s:53     .text.spi_i2s_deinit:0000000000000032 .L0 
     /tmp/cc2zS76O.s:54     .text.spi_i2s_deinit:0000000000000032 .L0 
     /tmp/cc2zS76O.s:55     .text.spi_i2s_deinit:0000000000000034 .L0 
     /tmp/cc2zS76O.s:56     .text.spi_i2s_deinit:0000000000000034 .L0 
     /tmp/cc2zS76O.s:58     .text.spi_i2s_deinit:0000000000000034 .L0 
     /tmp/cc2zS76O.s:60     .text.spi_i2s_deinit:0000000000000038 .L0 
     /tmp/cc2zS76O.s:62     .text.spi_i2s_deinit:000000000000003a .L0 
     /tmp/cc2zS76O.s:64     .text.spi_i2s_deinit:000000000000003a .L0 
     /tmp/cc2zS76O.s:68     .text.spi_i2s_deinit:0000000000000042 .L0 
     /tmp/cc2zS76O.s:70     .text.spi_i2s_deinit:0000000000000042 .L0 
     /tmp/cc2zS76O.s:75     .text.spi_i2s_deinit:000000000000004e .L0 
     /tmp/cc2zS76O.s:76     .text.spi_i2s_deinit:000000000000004e .L0 
     /tmp/cc2zS76O.s:77     .text.spi_i2s_deinit:0000000000000050 .L0 
     /tmp/cc2zS76O.s:78     .text.spi_i2s_deinit:0000000000000050 .L0 
     /tmp/cc2zS76O.s:80     .text.spi_i2s_deinit:0000000000000050 .L0 
     /tmp/cc2zS76O.s:82     .text.spi_i2s_deinit:0000000000000054 .L0 
     /tmp/cc2zS76O.s:84     .text.spi_i2s_deinit:0000000000000056 .L0 
     /tmp/cc2zS76O.s:86     .text.spi_i2s_deinit:0000000000000056 .L0 
     /tmp/cc2zS76O.s:90     .text.spi_i2s_deinit:000000000000005e .L0 
     /tmp/cc2zS76O.s:92     .text.spi_i2s_deinit:000000000000005e .L0 
     /tmp/cc2zS76O.s:97     .text.spi_i2s_deinit:000000000000006a .L0 
     /tmp/cc2zS76O.s:98     .text.spi_i2s_deinit:000000000000006a .L0 
     /tmp/cc2zS76O.s:99     .text.spi_i2s_deinit:000000000000006c .L0 
     /tmp/cc2zS76O.s:101    .text.spi_i2s_deinit:000000000000006c .L0 
     /tmp/cc2zS76O.s:103    .text.spi_i2s_deinit:0000000000000070 .L0 
     /tmp/cc2zS76O.s:105    .text.spi_i2s_deinit:0000000000000072 .L0 
     /tmp/cc2zS76O.s:107    .text.spi_i2s_deinit:0000000000000072 .L0 
     /tmp/cc2zS76O.s:109    .text.spi_i2s_deinit:000000000000007a .L0 
     /tmp/cc2zS76O.s:116    .text.spi_struct_para_init:0000000000000000 spi_struct_para_init
     /tmp/cc2zS76O.s:119    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:121    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:122    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:123    .text.spi_struct_para_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:125    .text.spi_struct_para_init:0000000000000004 .L0 
     /tmp/cc2zS76O.s:126    .text.spi_struct_para_init:0000000000000004 .L0 
     /tmp/cc2zS76O.s:128    .text.spi_struct_para_init:0000000000000008 .L0 
     /tmp/cc2zS76O.s:129    .text.spi_struct_para_init:0000000000000008 .L0 
     /tmp/cc2zS76O.s:131    .text.spi_struct_para_init:000000000000000c .L0 
     /tmp/cc2zS76O.s:132    .text.spi_struct_para_init:000000000000000c .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 39


     /tmp/cc2zS76O.s:134    .text.spi_struct_para_init:0000000000000010 .L0 
     /tmp/cc2zS76O.s:135    .text.spi_struct_para_init:0000000000000010 .L0 
     /tmp/cc2zS76O.s:137    .text.spi_struct_para_init:0000000000000014 .L0 
     /tmp/cc2zS76O.s:138    .text.spi_struct_para_init:0000000000000014 .L0 
     /tmp/cc2zS76O.s:140    .text.spi_struct_para_init:0000000000000018 .L0 
     /tmp/cc2zS76O.s:141    .text.spi_struct_para_init:000000000000001a .L0 
     /tmp/cc2zS76O.s:148    .text.spi_init:0000000000000000 spi_init
     /tmp/cc2zS76O.s:151    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:153    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:154    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:155    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:156    .text.spi_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:166    .text.spi_init:0000000000000018 .L0 
     /tmp/cc2zS76O.s:169    .text.spi_init:000000000000001a .L0 
     /tmp/cc2zS76O.s:170    .text.spi_init:000000000000001a .L0 
     /tmp/cc2zS76O.s:174    .text.spi_init:0000000000000022 .L0 
     /tmp/cc2zS76O.s:179    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:180    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:181    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:182    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:183    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:184    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:185    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:186    .text.spi_init:000000000000002a .L0 
     /tmp/cc2zS76O.s:190    .text.spi_init:000000000000002e .L0 
     /tmp/cc2zS76O.s:191    .text.spi_init:000000000000002e .L0 
     /tmp/cc2zS76O.s:193    .text.spi_init:0000000000000030 .L0 
     /tmp/cc2zS76O.s:194    .text.spi_init:0000000000000030 .L0 
     /tmp/cc2zS76O.s:202    .text.spi_init:000000000000003c .L0 
     /tmp/cc2zS76O.s:203    .text.spi_init:000000000000003e .L0 
     /tmp/cc2zS76O.s:210    .text.spi_enable:0000000000000000 spi_enable
     /tmp/cc2zS76O.s:213    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:215    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:216    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:217    .text.spi_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:221    .text.spi_enable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:222    .text.spi_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:229    .text.spi_disable:0000000000000000 spi_disable
     /tmp/cc2zS76O.s:232    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:234    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:235    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:236    .text.spi_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:240    .text.spi_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:241    .text.spi_disable:000000000000000a .L0 
     /tmp/cc2zS76O.s:248    .text.i2s_init:0000000000000000 i2s_init
     /tmp/cc2zS76O.s:251    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:253    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:254    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:255    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:256    .text.i2s_init:0000000000000000 .L0 
     /tmp/cc2zS76O.s:259    .text.i2s_init:0000000000000002 .L0 
     /tmp/cc2zS76O.s:260    .text.i2s_init:0000000000000002 .L0 
     /tmp/cc2zS76O.s:261    .text.i2s_init:0000000000000002 .L0 
     /tmp/cc2zS76O.s:262    .text.i2s_init:0000000000000002 .L0 
     /tmp/cc2zS76O.s:263    .text.i2s_init:0000000000000002 .L0 
     /tmp/cc2zS76O.s:272    .text.i2s_init:0000000000000010 .L0 
     /tmp/cc2zS76O.s:273    .text.i2s_init:0000000000000010 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 40


     /tmp/cc2zS76O.s:279    .text.i2s_init:0000000000000018 .L0 
     /tmp/cc2zS76O.s:280    .text.i2s_init:0000000000000018 .L0 
     /tmp/cc2zS76O.s:282    .text.i2s_init:000000000000001a .L0 
     /tmp/cc2zS76O.s:283    .text.i2s_init:000000000000001c .L0 
     /tmp/cc2zS76O.s:290    .text.i2s_psc_config:0000000000000000 i2s_psc_config
     /tmp/cc2zS76O.s:293    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:295    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:296    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:297    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:298    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:299    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:300    .text.i2s_psc_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:302    .text.i2s_psc_config:0000000000000002 .L0 
     /tmp/cc2zS76O.s:305    .text.i2s_psc_config:0000000000000006 .L0 
     /tmp/cc2zS76O.s:306    .text.i2s_psc_config:0000000000000006 .L0 
     /tmp/cc2zS76O.s:308    .text.i2s_psc_config:0000000000000006 .L0 
     /tmp/cc2zS76O.s:310    .text.i2s_psc_config:0000000000000008 .L0 
     /tmp/cc2zS76O.s:312    .text.i2s_psc_config:000000000000000c .L0 
     /tmp/cc2zS76O.s:314    .text.i2s_psc_config:000000000000000e .L0 
     /tmp/cc2zS76O.s:316    .text.i2s_psc_config:0000000000000010 .L0 
     /tmp/cc2zS76O.s:317    .text.i2s_psc_config:0000000000000010 .L0 
     /tmp/cc2zS76O.s:319    .text.i2s_psc_config:0000000000000014 .L0 
     /tmp/cc2zS76O.s:322    .text.i2s_psc_config:0000000000000018 .L0 
     /tmp/cc2zS76O.s:327    .text.i2s_psc_config:0000000000000020 .L0 
     /tmp/cc2zS76O.s:328    .text.i2s_psc_config:0000000000000020 .L0 
     /tmp/cc2zS76O.s:331    .text.i2s_psc_config:0000000000000026 .L0 
     /tmp/cc2zS76O.s:333    .text.i2s_psc_config:0000000000000028 .L0 
     /tmp/cc2zS76O.s:335    .text.i2s_psc_config:000000000000002a .L0 
     /tmp/cc2zS76O.s:336    .text.i2s_psc_config:000000000000002a .L0 
     /tmp/cc2zS76O.s:339    .text.i2s_psc_config:000000000000002c .L0 
     /tmp/cc2zS76O.s:341    .text.i2s_psc_config:000000000000002e .L0 
     /tmp/cc2zS76O.s:343    .text.i2s_psc_config:0000000000000030 .L0 
     /tmp/cc2zS76O.s:346    .text.i2s_psc_config:0000000000000034 .L0 
     /tmp/cc2zS76O.s:347    .text.i2s_psc_config:0000000000000034 .L0 
     /tmp/cc2zS76O.s:349    .text.i2s_psc_config:0000000000000038 .L0 
     /tmp/cc2zS76O.s:351    .text.i2s_psc_config:000000000000003c .L0 
     /tmp/cc2zS76O.s:352    .text.i2s_psc_config:000000000000003c .L0 
     /tmp/cc2zS76O.s:356    .text.i2s_psc_config:000000000000003e .L0 
     /tmp/cc2zS76O.s:357    .text.i2s_psc_config:000000000000003e .L0 
     /tmp/cc2zS76O.s:361    .text.i2s_psc_config:0000000000000044 .L0 
     /tmp/cc2zS76O.s:362    .text.i2s_psc_config:0000000000000044 .L0 
     /tmp/cc2zS76O.s:366    .text.i2s_psc_config:0000000000000048 .L0 
     /tmp/cc2zS76O.s:369    .text.i2s_psc_config:000000000000004c .L0 
     /tmp/cc2zS76O.s:374    .text.i2s_psc_config:000000000000005c .L0 
     /tmp/cc2zS76O.s:378    .text.i2s_psc_config:000000000000005e .L0 
     /tmp/cc2zS76O.s:379    .text.i2s_psc_config:000000000000005e .L0 
     /tmp/cc2zS76O.s:382    .text.i2s_psc_config:0000000000000066 .L0 
     /tmp/cc2zS76O.s:383    .text.i2s_psc_config:0000000000000066 .L0 
     /tmp/cc2zS76O.s:385    .text.i2s_psc_config:0000000000000068 .L0 
     /tmp/cc2zS76O.s:386    .text.i2s_psc_config:0000000000000068 .L0 
     /tmp/cc2zS76O.s:389    .text.i2s_psc_config:000000000000006a .L0 
     /tmp/cc2zS76O.s:393    .text.i2s_psc_config:0000000000000072 .L0 
     /tmp/cc2zS76O.s:397    .text.i2s_psc_config:0000000000000076 .L0 
     /tmp/cc2zS76O.s:398    .text.i2s_psc_config:0000000000000076 .L0 
     /tmp/cc2zS76O.s:400    .text.i2s_psc_config:0000000000000078 .L0 
     /tmp/cc2zS76O.s:403    .text.i2s_psc_config:000000000000007a .L0 
     /tmp/cc2zS76O.s:406    .text.i2s_psc_config:0000000000000080 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 41


     /tmp/cc2zS76O.s:409    .text.i2s_psc_config:0000000000000084 .L0 
     /tmp/cc2zS76O.s:410    .text.i2s_psc_config:0000000000000084 .L0 
     /tmp/cc2zS76O.s:411    .text.i2s_psc_config:0000000000000084 .L0 
     /tmp/cc2zS76O.s:414    .text.i2s_psc_config:0000000000000088 .L0 
     /tmp/cc2zS76O.s:415    .text.i2s_psc_config:0000000000000088 .L0 
     /tmp/cc2zS76O.s:417    .text.i2s_psc_config:000000000000008c .L0 
     /tmp/cc2zS76O.s:420    .text.i2s_psc_config:000000000000008e .L0 
     /tmp/cc2zS76O.s:421    .text.i2s_psc_config:000000000000008e .L0 
     /tmp/cc2zS76O.s:423    .text.i2s_psc_config:0000000000000092 .L0 
     /tmp/cc2zS76O.s:429    .text.i2s_psc_config:0000000000000098 .L0 
     /tmp/cc2zS76O.s:430    .text.i2s_psc_config:0000000000000098 .L0 
     /tmp/cc2zS76O.s:432    .text.i2s_psc_config:000000000000009a .L0 
     /tmp/cc2zS76O.s:434    .text.i2s_psc_config:000000000000009c .L0 
     /tmp/cc2zS76O.s:435    .text.i2s_psc_config:000000000000009c .L0 
     /tmp/cc2zS76O.s:437    .text.i2s_psc_config:000000000000009e .L0 
     /tmp/cc2zS76O.s:438    .text.i2s_psc_config:00000000000000a0 .L0 
     /tmp/cc2zS76O.s:439    .text.i2s_psc_config:00000000000000a0 .L0 
     /tmp/cc2zS76O.s:441    .text.i2s_psc_config:00000000000000a0 .L0 
     /tmp/cc2zS76O.s:444    .text.i2s_psc_config:00000000000000a4 .L0 
     /tmp/cc2zS76O.s:445    .text.i2s_psc_config:00000000000000a4 .L0 
     /tmp/cc2zS76O.s:449    .text.i2s_psc_config:00000000000000aa .L0 
     /tmp/cc2zS76O.s:450    .text.i2s_psc_config:00000000000000ac .L0 
     /tmp/cc2zS76O.s:454    .text.i2s_psc_config:00000000000000ae .L0 
     /tmp/cc2zS76O.s:459    .text.i2s_psc_config:00000000000000b0 .L0 
     /tmp/cc2zS76O.s:461    .text.i2s_psc_config:00000000000000b0 .L0 
     /tmp/cc2zS76O.s:462    .text.i2s_psc_config:00000000000000b0 .L0 
     /tmp/cc2zS76O.s:465    .text.i2s_psc_config:00000000000000b6 .L0 
     /tmp/cc2zS76O.s:471    .text.i2s_psc_config:00000000000000ba .L0 
     /tmp/cc2zS76O.s:472    .text.i2s_psc_config:00000000000000ba .L0 
     /tmp/cc2zS76O.s:475    .text.i2s_psc_config:00000000000000bc .L0 
     /tmp/cc2zS76O.s:479    .text.i2s_psc_config:00000000000000c4 .L0 
     /tmp/cc2zS76O.s:485    .text.i2s_psc_config:00000000000000ca .L0 
     /tmp/cc2zS76O.s:486    .text.i2s_psc_config:00000000000000ca .L0 
     /tmp/cc2zS76O.s:489    .text.i2s_psc_config:00000000000000cc .L0 
     /tmp/cc2zS76O.s:493    .text.i2s_psc_config:00000000000000d4 .L0 
     /tmp/cc2zS76O.s:499    .text.i2s_psc_config:00000000000000da .L0 
     /tmp/cc2zS76O.s:505    .text.i2s_psc_config:00000000000000e2 .L0 
     /tmp/cc2zS76O.s:506    .text.i2s_psc_config:00000000000000e2 .L0 
     /tmp/cc2zS76O.s:513    .text.i2s_psc_config:00000000000000f2 .L0 
     /tmp/cc2zS76O.s:520    .text.i2s_enable:0000000000000000 i2s_enable
     /tmp/cc2zS76O.s:523    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:525    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:526    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:527    .text.i2s_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:531    .text.i2s_enable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:532    .text.i2s_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:539    .text.i2s_disable:0000000000000000 i2s_disable
     /tmp/cc2zS76O.s:542    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:544    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:545    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:546    .text.i2s_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:550    .text.i2s_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:551    .text.i2s_disable:000000000000000a .L0 
     /tmp/cc2zS76O.s:558    .text.spi_nss_output_enable:0000000000000000 spi_nss_output_enable
     /tmp/cc2zS76O.s:561    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:563    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:564    .text.spi_nss_output_enable:0000000000000000 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 42


     /tmp/cc2zS76O.s:565    .text.spi_nss_output_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:569    .text.spi_nss_output_enable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:570    .text.spi_nss_output_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:577    .text.spi_nss_output_disable:0000000000000000 spi_nss_output_disable
     /tmp/cc2zS76O.s:580    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:582    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:583    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:584    .text.spi_nss_output_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:588    .text.spi_nss_output_disable:0000000000000006 .L0 
     /tmp/cc2zS76O.s:589    .text.spi_nss_output_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:596    .text.spi_nss_internal_high:0000000000000000 spi_nss_internal_high
     /tmp/cc2zS76O.s:599    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2zS76O.s:601    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2zS76O.s:602    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2zS76O.s:603    .text.spi_nss_internal_high:0000000000000000 .L0 
     /tmp/cc2zS76O.s:607    .text.spi_nss_internal_high:0000000000000008 .L0 
     /tmp/cc2zS76O.s:608    .text.spi_nss_internal_high:000000000000000a .L0 
     /tmp/cc2zS76O.s:615    .text.spi_nss_internal_low:0000000000000000 spi_nss_internal_low
     /tmp/cc2zS76O.s:618    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2zS76O.s:620    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2zS76O.s:621    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2zS76O.s:622    .text.spi_nss_internal_low:0000000000000000 .L0 
     /tmp/cc2zS76O.s:626    .text.spi_nss_internal_low:0000000000000008 .L0 
     /tmp/cc2zS76O.s:627    .text.spi_nss_internal_low:000000000000000a .L0 
     /tmp/cc2zS76O.s:634    .text.spi_dma_enable:0000000000000000 spi_dma_enable
     /tmp/cc2zS76O.s:637    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:639    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:640    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:641    .text.spi_dma_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:643    .text.spi_dma_enable:0000000000000002 .L0 
     /tmp/cc2zS76O.s:645    .text.spi_dma_enable:0000000000000004 .L0 
     /tmp/cc2zS76O.s:646    .text.spi_dma_enable:0000000000000004 .L0 
     /tmp/cc2zS76O.s:651    .text.spi_dma_enable:000000000000000c .L0 
     /tmp/cc2zS76O.s:652    .text.spi_dma_enable:000000000000000c .L0 
     /tmp/cc2zS76O.s:655    .text.spi_dma_enable:0000000000000012 .L0 
     /tmp/cc2zS76O.s:656    .text.spi_dma_enable:0000000000000014 .L0 
     /tmp/cc2zS76O.s:663    .text.spi_dma_disable:0000000000000000 spi_dma_disable
     /tmp/cc2zS76O.s:666    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:668    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:669    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:670    .text.spi_dma_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:672    .text.spi_dma_disable:0000000000000002 .L0 
     /tmp/cc2zS76O.s:674    .text.spi_dma_disable:0000000000000004 .L0 
     /tmp/cc2zS76O.s:675    .text.spi_dma_disable:0000000000000004 .L0 
     /tmp/cc2zS76O.s:680    .text.spi_dma_disable:000000000000000a .L0 
     /tmp/cc2zS76O.s:681    .text.spi_dma_disable:000000000000000a .L0 
     /tmp/cc2zS76O.s:684    .text.spi_dma_disable:000000000000000e .L0 
     /tmp/cc2zS76O.s:685    .text.spi_dma_disable:0000000000000010 .L0 
     /tmp/cc2zS76O.s:692    .text.spi_i2s_data_frame_format_config:0000000000000000 spi_i2s_data_frame_format_config
     /tmp/cc2zS76O.s:695    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:697    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:698    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:699    .text.spi_i2s_data_frame_format_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:705    .text.spi_i2s_data_frame_format_config:000000000000000c .L0 
     /tmp/cc2zS76O.s:706    .text.spi_i2s_data_frame_format_config:000000000000000c .L0 
     /tmp/cc2zS76O.s:711    .text.spi_i2s_data_frame_format_config:0000000000000012 .L0 
     /tmp/cc2zS76O.s:712    .text.spi_i2s_data_frame_format_config:0000000000000014 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 43


     /tmp/cc2zS76O.s:719    .text.spi_i2s_data_transmit:0000000000000000 spi_i2s_data_transmit
     /tmp/cc2zS76O.s:722    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:724    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:725    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:726    .text.spi_i2s_data_transmit:0000000000000000 .L0 
     /tmp/cc2zS76O.s:728    .text.spi_i2s_data_transmit:0000000000000002 .L0 
     /tmp/cc2zS76O.s:729    .text.spi_i2s_data_transmit:0000000000000004 .L0 
     /tmp/cc2zS76O.s:736    .text.spi_i2s_data_receive:0000000000000000 spi_i2s_data_receive
     /tmp/cc2zS76O.s:739    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2zS76O.s:741    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2zS76O.s:742    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2zS76O.s:743    .text.spi_i2s_data_receive:0000000000000000 .L0 
     /tmp/cc2zS76O.s:746    .text.spi_i2s_data_receive:0000000000000002 .L0 
     /tmp/cc2zS76O.s:749    .text.spi_i2s_data_receive:0000000000000008 .L0 
     /tmp/cc2zS76O.s:756    .text.spi_bidirectional_transfer_config:0000000000000000 spi_bidirectional_transfer_config
     /tmp/cc2zS76O.s:759    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:761    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:762    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:763    .text.spi_bidirectional_transfer_config:0000000000000000 .L0 
     /tmp/cc2zS76O.s:766    .text.spi_bidirectional_transfer_config:0000000000000006 .L0 
     /tmp/cc2zS76O.s:767    .text.spi_bidirectional_transfer_config:0000000000000006 .L0 
     /tmp/cc2zS76O.s:773    .text.spi_bidirectional_transfer_config:0000000000000010 .L0 
     /tmp/cc2zS76O.s:776    .text.spi_bidirectional_transfer_config:0000000000000012 .L0 
     /tmp/cc2zS76O.s:777    .text.spi_bidirectional_transfer_config:0000000000000012 .L0 
     /tmp/cc2zS76O.s:782    .text.spi_bidirectional_transfer_config:000000000000001a .L0 
     /tmp/cc2zS76O.s:789    .text.spi_crc_polynomial_set:0000000000000000 spi_crc_polynomial_set
     /tmp/cc2zS76O.s:792    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2zS76O.s:794    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2zS76O.s:795    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2zS76O.s:796    .text.spi_crc_polynomial_set:0000000000000000 .L0 
     /tmp/cc2zS76O.s:801    .text.spi_crc_polynomial_set:0000000000000008 .L0 
     /tmp/cc2zS76O.s:802    .text.spi_crc_polynomial_set:0000000000000008 .L0 
     /tmp/cc2zS76O.s:804    .text.spi_crc_polynomial_set:000000000000000a .L0 
     /tmp/cc2zS76O.s:805    .text.spi_crc_polynomial_set:000000000000000c .L0 
     /tmp/cc2zS76O.s:812    .text.spi_crc_polynomial_get:0000000000000000 spi_crc_polynomial_get
     /tmp/cc2zS76O.s:815    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:817    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:818    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:819    .text.spi_crc_polynomial_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:822    .text.spi_crc_polynomial_get:0000000000000002 .L0 
     /tmp/cc2zS76O.s:825    .text.spi_crc_polynomial_get:0000000000000008 .L0 
     /tmp/cc2zS76O.s:832    .text.spi_crc_on:0000000000000000 spi_crc_on
     /tmp/cc2zS76O.s:835    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2zS76O.s:837    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2zS76O.s:838    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2zS76O.s:839    .text.spi_crc_on:0000000000000000 .L0 
     /tmp/cc2zS76O.s:844    .text.spi_crc_on:0000000000000008 .L0 
     /tmp/cc2zS76O.s:845    .text.spi_crc_on:000000000000000a .L0 
     /tmp/cc2zS76O.s:852    .text.spi_crc_off:0000000000000000 spi_crc_off
     /tmp/cc2zS76O.s:855    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2zS76O.s:857    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2zS76O.s:858    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2zS76O.s:859    .text.spi_crc_off:0000000000000000 .L0 
     /tmp/cc2zS76O.s:865    .text.spi_crc_off:000000000000000a .L0 
     /tmp/cc2zS76O.s:866    .text.spi_crc_off:000000000000000c .L0 
     /tmp/cc2zS76O.s:873    .text.spi_crc_next:0000000000000000 spi_crc_next
     /tmp/cc2zS76O.s:876    .text.spi_crc_next:0000000000000000 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 44


     /tmp/cc2zS76O.s:878    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2zS76O.s:879    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2zS76O.s:880    .text.spi_crc_next:0000000000000000 .L0 
     /tmp/cc2zS76O.s:885    .text.spi_crc_next:0000000000000008 .L0 
     /tmp/cc2zS76O.s:886    .text.spi_crc_next:000000000000000a .L0 
     /tmp/cc2zS76O.s:893    .text.spi_crc_get:0000000000000000 spi_crc_get
     /tmp/cc2zS76O.s:896    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:898    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:899    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:900    .text.spi_crc_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:902    .text.spi_crc_get:0000000000000002 .L0 
     /tmp/cc2zS76O.s:903    .text.spi_crc_get:0000000000000002 .L0 
     /tmp/cc2zS76O.s:906    .text.spi_crc_get:0000000000000004 .L0 
     /tmp/cc2zS76O.s:912    .text.spi_crc_get:000000000000000a .L0 
     /tmp/cc2zS76O.s:913    .text.spi_crc_get:000000000000000a .L0 
     /tmp/cc2zS76O.s:916    .text.spi_crc_get:000000000000000c .L0 
     /tmp/cc2zS76O.s:919    .text.spi_crc_get:0000000000000010 .L0 
     /tmp/cc2zS76O.s:920    .text.spi_crc_get:0000000000000012 .L0 
     /tmp/cc2zS76O.s:927    .text.spi_ti_mode_enable:0000000000000000 spi_ti_mode_enable
     /tmp/cc2zS76O.s:930    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:932    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:933    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:934    .text.spi_ti_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:938    .text.spi_ti_mode_enable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:939    .text.spi_ti_mode_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:946    .text.spi_ti_mode_disable:0000000000000000 spi_ti_mode_disable
     /tmp/cc2zS76O.s:949    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:951    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:952    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:953    .text.spi_ti_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:957    .text.spi_ti_mode_disable:0000000000000006 .L0 
     /tmp/cc2zS76O.s:958    .text.spi_ti_mode_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:965    .text.spi_nssp_mode_enable:0000000000000000 spi_nssp_mode_enable
     /tmp/cc2zS76O.s:968    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:970    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:971    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:972    .text.spi_nssp_mode_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:976    .text.spi_nssp_mode_enable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:977    .text.spi_nssp_mode_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:984    .text.spi_nssp_mode_disable:0000000000000000 spi_nssp_mode_disable
     /tmp/cc2zS76O.s:987    .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:989    .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:990    .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:991    .text.spi_nssp_mode_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:995    .text.spi_nssp_mode_disable:0000000000000006 .L0 
     /tmp/cc2zS76O.s:996    .text.spi_nssp_mode_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:1003   .text.spi_i2s_interrupt_enable:0000000000000000 spi_i2s_interrupt_enable
     /tmp/cc2zS76O.s:1006   .text.spi_i2s_interrupt_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1008   .text.spi_i2s_interrupt_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1009   .text.spi_i2s_interrupt_enable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1015   .text.spi_i2s_interrupt_enable:000000000000000e .L0 
     /tmp/cc2zS76O.s:1016   .text.spi_i2s_interrupt_enable:000000000000000e .L0 
     /tmp/cc2zS76O.s:1020   .text.spi_i2s_interrupt_enable:0000000000000016 .L0 
     /tmp/cc2zS76O.s:1021   .text.spi_i2s_interrupt_enable:0000000000000016 .L0 
     /tmp/cc2zS76O.s:1026   .text.spi_i2s_interrupt_enable:000000000000001a .L0 
     /tmp/cc2zS76O.s:1027   .text.spi_i2s_interrupt_enable:000000000000001a .L0 
     /tmp/cc2zS76O.s:1031   .text.spi_i2s_interrupt_enable:0000000000000022 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 45


     /tmp/cc2zS76O.s:1034   .text.spi_i2s_interrupt_enable:0000000000000024 .L0 
     /tmp/cc2zS76O.s:1035   .text.spi_i2s_interrupt_enable:0000000000000024 .L0 
     /tmp/cc2zS76O.s:1039   .text.spi_i2s_interrupt_enable:000000000000002c .L0 
     /tmp/cc2zS76O.s:1040   .text.spi_i2s_interrupt_enable:000000000000002e .L0 
     /tmp/cc2zS76O.s:1047   .text.spi_i2s_interrupt_disable:0000000000000000 spi_i2s_interrupt_disable
     /tmp/cc2zS76O.s:1050   .text.spi_i2s_interrupt_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1052   .text.spi_i2s_interrupt_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1053   .text.spi_i2s_interrupt_disable:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1059   .text.spi_i2s_interrupt_disable:000000000000000e .L0 
     /tmp/cc2zS76O.s:1060   .text.spi_i2s_interrupt_disable:000000000000000e .L0 
     /tmp/cc2zS76O.s:1064   .text.spi_i2s_interrupt_disable:0000000000000016 .L0 
     /tmp/cc2zS76O.s:1065   .text.spi_i2s_interrupt_disable:0000000000000016 .L0 
     /tmp/cc2zS76O.s:1070   .text.spi_i2s_interrupt_disable:000000000000001a .L0 
     /tmp/cc2zS76O.s:1071   .text.spi_i2s_interrupt_disable:000000000000001a .L0 
     /tmp/cc2zS76O.s:1075   .text.spi_i2s_interrupt_disable:0000000000000022 .L0 
     /tmp/cc2zS76O.s:1078   .text.spi_i2s_interrupt_disable:0000000000000024 .L0 
     /tmp/cc2zS76O.s:1079   .text.spi_i2s_interrupt_disable:0000000000000024 .L0 
     /tmp/cc2zS76O.s:1083   .text.spi_i2s_interrupt_disable:000000000000002c .L0 
     /tmp/cc2zS76O.s:1084   .text.spi_i2s_interrupt_disable:000000000000002e .L0 
     /tmp/cc2zS76O.s:1091   .text.spi_i2s_interrupt_flag_get:0000000000000000 spi_i2s_interrupt_flag_get
     /tmp/cc2zS76O.s:1094   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1096   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1097   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1098   .text.spi_i2s_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1101   .text.spi_i2s_interrupt_flag_get:0000000000000002 .L0 
     /tmp/cc2zS76O.s:1102   .text.spi_i2s_interrupt_flag_get:0000000000000002 .L0 
     /tmp/cc2zS76O.s:1105   .text.spi_i2s_interrupt_flag_get:0000000000000004 .L0 
     /tmp/cc2zS76O.s:1128   .text.spi_i2s_interrupt_flag_get:000000000000001a .L0 
     /tmp/cc2zS76O.s:1129   .text.spi_i2s_interrupt_flag_get:000000000000001a .L0 
     /tmp/cc2zS76O.s:1132   .text.spi_i2s_interrupt_flag_get:000000000000001c .L0 
     /tmp/cc2zS76O.s:1133   .text.spi_i2s_interrupt_flag_get:000000000000001c .L0 
     /tmp/cc2zS76O.s:1137   .text.spi_i2s_interrupt_flag_get:0000000000000020 .L0 
     /tmp/cc2zS76O.s:1138   .text.spi_i2s_interrupt_flag_get:0000000000000020 .L0 
     /tmp/cc2zS76O.s:1139   .text.spi_i2s_interrupt_flag_get:0000000000000020 .L0 
     /tmp/cc2zS76O.s:1141   .text.spi_i2s_interrupt_flag_get:0000000000000022 .L0 
     /tmp/cc2zS76O.s:1145   .text.spi_i2s_interrupt_flag_get:0000000000000026 .L0 
     /tmp/cc2zS76O.s:1151   .text.spi_i2s_interrupt_flag_get:000000000000002a .L0 
     /tmp/cc2zS76O.s:1152   .text.spi_i2s_interrupt_flag_get:000000000000002a .L0 
     /tmp/cc2zS76O.s:1155   .text.spi_i2s_interrupt_flag_get:000000000000002c .L0 
     /tmp/cc2zS76O.s:1156   .text.spi_i2s_interrupt_flag_get:000000000000002c .L0 
     /tmp/cc2zS76O.s:1159   .text.spi_i2s_interrupt_flag_get:0000000000000030 .L0 
     /tmp/cc2zS76O.s:1162   .text.spi_i2s_interrupt_flag_get:0000000000000032 .L0 
     /tmp/cc2zS76O.s:1163   .text.spi_i2s_interrupt_flag_get:0000000000000032 .L0 
     /tmp/cc2zS76O.s:1166   .text.spi_i2s_interrupt_flag_get:0000000000000036 .L0 
     /tmp/cc2zS76O.s:1167   .text.spi_i2s_interrupt_flag_get:0000000000000036 .L0 
     /tmp/cc2zS76O.s:1170   .text.spi_i2s_interrupt_flag_get:000000000000003a .L0 
     /tmp/cc2zS76O.s:1173   .text.spi_i2s_interrupt_flag_get:000000000000003c .L0 
     /tmp/cc2zS76O.s:1174   .text.spi_i2s_interrupt_flag_get:000000000000003c .L0 
     /tmp/cc2zS76O.s:1177   .text.spi_i2s_interrupt_flag_get:000000000000003e .L0 
     /tmp/cc2zS76O.s:1178   .text.spi_i2s_interrupt_flag_get:000000000000003e .L0 
     /tmp/cc2zS76O.s:1181   .text.spi_i2s_interrupt_flag_get:0000000000000042 .L0 
     /tmp/cc2zS76O.s:1184   .text.spi_i2s_interrupt_flag_get:0000000000000044 .L0 
     /tmp/cc2zS76O.s:1185   .text.spi_i2s_interrupt_flag_get:0000000000000044 .L0 
     /tmp/cc2zS76O.s:1188   .text.spi_i2s_interrupt_flag_get:0000000000000048 .L0 
     /tmp/cc2zS76O.s:1189   .text.spi_i2s_interrupt_flag_get:0000000000000048 .L0 
     /tmp/cc2zS76O.s:1192   .text.spi_i2s_interrupt_flag_get:000000000000004c .L0 
     /tmp/cc2zS76O.s:1195   .text.spi_i2s_interrupt_flag_get:000000000000004e .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 46


     /tmp/cc2zS76O.s:1196   .text.spi_i2s_interrupt_flag_get:000000000000004e .L0 
     /tmp/cc2zS76O.s:1199   .text.spi_i2s_interrupt_flag_get:0000000000000052 .L0 
     /tmp/cc2zS76O.s:1200   .text.spi_i2s_interrupt_flag_get:0000000000000052 .L0 
     /tmp/cc2zS76O.s:1203   .text.spi_i2s_interrupt_flag_get:0000000000000056 .L0 
     /tmp/cc2zS76O.s:1206   .text.spi_i2s_interrupt_flag_get:0000000000000058 .L0 
     /tmp/cc2zS76O.s:1207   .text.spi_i2s_interrupt_flag_get:0000000000000058 .L0 
     /tmp/cc2zS76O.s:1210   .text.spi_i2s_interrupt_flag_get:000000000000005a .L0 
     /tmp/cc2zS76O.s:1211   .text.spi_i2s_interrupt_flag_get:000000000000005a .L0 
     /tmp/cc2zS76O.s:1214   .text.spi_i2s_interrupt_flag_get:000000000000005e .L0 
     /tmp/cc2zS76O.s:1215   .text.spi_i2s_interrupt_flag_get:0000000000000060 .L0 
     /tmp/cc2zS76O.s:1222   .text.spi_i2s_flag_get:0000000000000000 spi_i2s_flag_get
     /tmp/cc2zS76O.s:1225   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1227   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1228   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1229   .text.spi_i2s_flag_get:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1232   .text.spi_i2s_flag_get:0000000000000002 .L0 
     /tmp/cc2zS76O.s:1234   .text.spi_i2s_flag_get:0000000000000004 .L0 
     /tmp/cc2zS76O.s:1236   .text.spi_i2s_flag_get:000000000000000a .L0 
     /tmp/cc2zS76O.s:1243   .text.spi_crc_error_clear:0000000000000000 spi_crc_error_clear
     /tmp/cc2zS76O.s:1246   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1248   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1249   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1250   .text.spi_crc_error_clear:0000000000000000 .L0 
     /tmp/cc2zS76O.s:1254   .text.spi_crc_error_clear:0000000000000006 .L0 
     /tmp/cc2zS76O.s:1255   .text.spi_crc_error_clear:0000000000000008 .L0 
     /tmp/cc2zS76O.s:112    .text.spi_i2s_deinit:000000000000007a .L0 
     /tmp/cc2zS76O.s:144    .text.spi_struct_para_init:000000000000001a .L0 
     /tmp/cc2zS76O.s:206    .text.spi_init:000000000000003e .L0 
     /tmp/cc2zS76O.s:225    .text.spi_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:244    .text.spi_disable:000000000000000a .L0 
     /tmp/cc2zS76O.s:286    .text.i2s_init:000000000000001c .L0 
     /tmp/cc2zS76O.s:516    .text.i2s_psc_config:00000000000000f2 .L0 
     /tmp/cc2zS76O.s:535    .text.i2s_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:554    .text.i2s_disable:000000000000000a .L0 
     /tmp/cc2zS76O.s:573    .text.spi_nss_output_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:592    .text.spi_nss_output_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:611    .text.spi_nss_internal_high:000000000000000a .L0 
     /tmp/cc2zS76O.s:630    .text.spi_nss_internal_low:000000000000000a .L0 
     /tmp/cc2zS76O.s:659    .text.spi_dma_enable:0000000000000014 .L0 
     /tmp/cc2zS76O.s:688    .text.spi_dma_disable:0000000000000010 .L0 
     /tmp/cc2zS76O.s:715    .text.spi_i2s_data_frame_format_config:0000000000000014 .L0 
     /tmp/cc2zS76O.s:732    .text.spi_i2s_data_transmit:0000000000000004 .L0 
     /tmp/cc2zS76O.s:752    .text.spi_i2s_data_receive:0000000000000008 .L0 
     /tmp/cc2zS76O.s:785    .text.spi_bidirectional_transfer_config:000000000000001a .L0 
     /tmp/cc2zS76O.s:808    .text.spi_crc_polynomial_set:000000000000000c .L0 
     /tmp/cc2zS76O.s:828    .text.spi_crc_polynomial_get:0000000000000008 .L0 
     /tmp/cc2zS76O.s:848    .text.spi_crc_on:000000000000000a .L0 
     /tmp/cc2zS76O.s:869    .text.spi_crc_off:000000000000000c .L0 
     /tmp/cc2zS76O.s:889    .text.spi_crc_next:000000000000000a .L0 
     /tmp/cc2zS76O.s:923    .text.spi_crc_get:0000000000000012 .L0 
     /tmp/cc2zS76O.s:942    .text.spi_ti_mode_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:961    .text.spi_ti_mode_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:980    .text.spi_nssp_mode_enable:000000000000000a .L0 
     /tmp/cc2zS76O.s:999    .text.spi_nssp_mode_disable:0000000000000008 .L0 
     /tmp/cc2zS76O.s:1043   .text.spi_i2s_interrupt_enable:000000000000002e .L0 
     /tmp/cc2zS76O.s:1087   .text.spi_i2s_interrupt_disable:000000000000002e .L0 
     /tmp/cc2zS76O.s:1218   .text.spi_i2s_interrupt_flag_get:0000000000000060 .L0 
GAS LISTING /tmp/cc2zS76O.s 			page 47


     /tmp/cc2zS76O.s:1239   .text.spi_i2s_flag_get:000000000000000a .L0 
     /tmp/cc2zS76O.s:1258   .text.spi_crc_error_clear:0000000000000008 .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/cc2zS76O.s:44     .text.spi_i2s_deinit:0000000000000026 .L2
     /tmp/cc2zS76O.s:88     .text.spi_i2s_deinit:000000000000005e .L3
     /tmp/cc2zS76O.s:66     .text.spi_i2s_deinit:0000000000000042 .L9
     /tmp/cc2zS76O.s:324    .text.i2s_psc_config:0000000000000020 .L16
     /tmp/cc2zS76O.s:497    .text.i2s_psc_config:00000000000000da .L17
     /tmp/cc2zS76O.s:457    .text.i2s_psc_config:00000000000000b0 .L18
     /tmp/cc2zS76O.s:469    .text.i2s_psc_config:00000000000000ba .L29
     /tmp/cc2zS76O.s:483    .text.i2s_psc_config:00000000000000ca .L23
     /tmp/cc2zS76O.s:427    .text.i2s_psc_config:0000000000000098 .L24
     /tmp/cc2zS76O.s:354    .text.i2s_psc_config:000000000000003e .L19
     /tmp/cc2zS76O.s:395    .text.i2s_psc_config:0000000000000076 .L22
     /tmp/cc2zS76O.s:376    .text.i2s_psc_config:000000000000005e .L20
     /tmp/cc2zS76O.s:649    .text.spi_dma_enable:000000000000000c .L37
     /tmp/cc2zS76O.s:678    .text.spi_dma_disable:000000000000000a .L40
     /tmp/cc2zS76O.s:774    .text.spi_bidirectional_transfer_config:0000000000000012 .L48
     /tmp/cc2zS76O.s:910    .text.spi_crc_get:000000000000000a .L55
     /tmp/cc2zS76O.s:1024   .text.spi_i2s_interrupt_enable:000000000000001a .L62
     /tmp/cc2zS76O.s:1032   .text.spi_i2s_interrupt_enable:0000000000000024 .L63
     /tmp/cc2zS76O.s:1022   .text.spi_i2s_interrupt_enable:0000000000000018 .L66
     /tmp/cc2zS76O.s:1068   .text.spi_i2s_interrupt_disable:000000000000001a .L68
     /tmp/cc2zS76O.s:1076   .text.spi_i2s_interrupt_disable:0000000000000024 .L69
     /tmp/cc2zS76O.s:1066   .text.spi_i2s_interrupt_disable:0000000000000018 .L72
     /tmp/cc2zS76O.s:1117   .rodata.spi_i2s_interrupt_flag_get:0000000000000000 .L76
     /tmp/cc2zS76O.s:1136   .text.spi_i2s_interrupt_flag_get:0000000000000020 .L74
     /tmp/cc2zS76O.s:1143   .text.spi_i2s_interrupt_flag_get:0000000000000026 .L73
     /tmp/cc2zS76O.s:1126   .text.spi_i2s_interrupt_flag_get:000000000000001a .L82
     /tmp/cc2zS76O.s:1171   .text.spi_i2s_interrupt_flag_get:000000000000003c .L81
     /tmp/cc2zS76O.s:1182   .text.spi_i2s_interrupt_flag_get:0000000000000044 .L80
     /tmp/cc2zS76O.s:1193   .text.spi_i2s_interrupt_flag_get:000000000000004e .L79
     /tmp/cc2zS76O.s:1204   .text.spi_i2s_interrupt_flag_get:0000000000000058 .L78
     /tmp/cc2zS76O.s:1149   .text.spi_i2s_interrupt_flag_get:000000000000002a .L77
     /tmp/cc2zS76O.s:1160   .text.spi_i2s_interrupt_flag_get:0000000000000032 .L75
     /tmp/cc2zS76O.s:2667   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc2zS76O.s:4120   .debug_str:00000000000003e6 .LASF118
     /tmp/cc2zS76O.s:4102   .debug_str:0000000000000336 .LASF119
     /tmp/cc2zS76O.s:4226   .debug_str:000000000000071a .LASF120
     /tmp/cc2zS76O.s:3912   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/cc2zS76O.s:3984   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc2zS76O.s:4002   .debug_str:000000000000006f .LASF0
     /tmp/cc2zS76O.s:4218   .debug_str:00000000000006dc .LASF1
     /tmp/cc2zS76O.s:4182   .debug_str:00000000000005d3 .LASF4
     /tmp/cc2zS76O.s:4200   .debug_str:0000000000000650 .LASF2
     /tmp/cc2zS76O.s:4152   .debug_str:0000000000000514 .LASF3
     /tmp/cc2zS76O.s:4052   .debug_str:00000000000001cf .LASF5
     /tmp/cc2zS76O.s:4220   .debug_str:00000000000006e8 .LASF6
     /tmp/cc2zS76O.s:4158   .debug_str:000000000000053d .LASF7
     /tmp/cc2zS76O.s:4202   .debug_str:000000000000065e .LASF8
     /tmp/cc2zS76O.s:4196   .debug_str:0000000000000629 .LASF9
     /tmp/cc2zS76O.s:4110   .debug_str:000000000000039d .LASF10
     /tmp/cc2zS76O.s:4046   .debug_str:000000000000019b .LASF11
     /tmp/cc2zS76O.s:4094   .debug_str:0000000000000308 .LASF12
     /tmp/cc2zS76O.s:4142   .debug_str:00000000000004e5 .LASF13
     /tmp/cc2zS76O.s:4030   .debug_str:000000000000011f .LASF14
     /tmp/cc2zS76O.s:3988   .debug_str:0000000000000009 .LASF121
GAS LISTING /tmp/cc2zS76O.s 			page 48


     /tmp/cc2zS76O.s:4170   .debug_str:0000000000000592 .LASF15
     /tmp/cc2zS76O.s:4018   .debug_str:00000000000000c8 .LASF16
     /tmp/cc2zS76O.s:4096   .debug_str:0000000000000310 .LASF17
     /tmp/cc2zS76O.s:4070   .debug_str:0000000000000252 .LASF18
     /tmp/cc2zS76O.s:4216   .debug_str:00000000000006ce .LASF19
     /tmp/cc2zS76O.s:4104   .debug_str:000000000000037a .LASF20
     /tmp/cc2zS76O.s:3994   .debug_str:000000000000003c .LASF21
     /tmp/cc2zS76O.s:4144   .debug_str:00000000000004ee .LASF22
     /tmp/cc2zS76O.s:4040   .debug_str:0000000000000168 .LASF23
     /tmp/cc2zS76O.s:4210   .debug_str:000000000000069e .LASF24
     /tmp/cc2zS76O.s:4008   .debug_str:000000000000008c .LASF25
     /tmp/cc2zS76O.s:4150   .debug_str:0000000000000508 .LASF26
     /tmp/cc2zS76O.s:4192   .debug_str:0000000000000611 .LASF27
     /tmp/cc2zS76O.s:4078   .debug_str:0000000000000281 .LASF28
     /tmp/cc2zS76O.s:4188   .debug_str:00000000000005f7 .LASF29
     /tmp/cc2zS76O.s:4072   .debug_str:0000000000000260 .LASF30
     /tmp/cc2zS76O.s:4206   .debug_str:000000000000067e .LASF31
     /tmp/cc2zS76O.s:4088   .debug_str:00000000000002e4 .LASF32
     /tmp/cc2zS76O.s:4160   .debug_str:0000000000000546 .LASF33
     /tmp/cc2zS76O.s:4054   .debug_str:00000000000001da .LASF34
     /tmp/cc2zS76O.s:4222   .debug_str:00000000000006fb .LASF35
     /tmp/cc2zS76O.s:4114   .debug_str:00000000000003c0 .LASF36
     /tmp/cc2zS76O.s:3996   .debug_str:000000000000004a .LASF37
     /tmp/cc2zS76O.s:4154   .debug_str:000000000000051e .LASF38
     /tmp/cc2zS76O.s:4098   .debug_str:000000000000031d .LASF39
     /tmp/cc2zS76O.s:3990   .debug_str:0000000000000019 .LASF40
     /tmp/cc2zS76O.s:4138   .debug_str:00000000000004cc .LASF41
     /tmp/cc2zS76O.s:4028   .debug_str:0000000000000112 .LASF42
     /tmp/cc2zS76O.s:4190   .debug_str:0000000000000604 .LASF43
     /tmp/cc2zS76O.s:4068   .debug_str:0000000000000246 .LASF44
     /tmp/cc2zS76O.s:4212   .debug_str:00000000000006ab .LASF45
     /tmp/cc2zS76O.s:4184   .debug_str:00000000000005dd .LASF46
     /tmp/cc2zS76O.s:4118   .debug_str:00000000000003da .LASF47
     /tmp/cc2zS76O.s:4032   .debug_str:0000000000000128 .LASF48
     /tmp/cc2zS76O.s:4130   .debug_str:00000000000004a5 .LASF49
     /tmp/cc2zS76O.s:4064   .debug_str:0000000000000233 .LASF50
     /tmp/cc2zS76O.s:4174   .debug_str:000000000000059d .LASF51
     /tmp/cc2zS76O.s:4176   .debug_str:00000000000005a5 .LASF52
     /tmp/cc2zS76O.s:4140   .debug_str:00000000000004d9 .LASF53
     /tmp/cc2zS76O.s:4044   .debug_str:000000000000018f .LASF54
     /tmp/cc2zS76O.s:4000   .debug_str:0000000000000064 .LASF55
     /tmp/cc2zS76O.s:4074   .debug_str:000000000000026d .LASF56
     /tmp/cc2zS76O.s:4006   .debug_str:0000000000000085 .LASF57
     /tmp/cc2zS76O.s:4204   .debug_str:0000000000000669 .LASF58
     /tmp/cc2zS76O.s:4108   .debug_str:0000000000000394 .LASF59
     /tmp/cc2zS76O.s:4086   .debug_str:00000000000002cf .LASF60
     /tmp/cc2zS76O.s:4208   .debug_str:000000000000068a .LASF68
     /tmp/cc2zS76O.s:1244   .text.spi_crc_error_clear:0000000000000000 .LFB35
     /tmp/cc2zS76O.s:1256   .text.spi_crc_error_clear:0000000000000008 .LFE35
     /tmp/cc2zS76O.s:4036   .debug_str:000000000000013c .LASF61
     /tmp/cc2zS76O.s:4050   .debug_str:00000000000001be .LASF63
     /tmp/cc2zS76O.s:1223   .text.spi_i2s_flag_get:0000000000000000 .LFB34
     /tmp/cc2zS76O.s:1237   .text.spi_i2s_flag_get:000000000000000a .LFE34
     /tmp/cc2zS76O.s:3206   .debug_loc:0000000000000000 .LLST23
     /tmp/cc2zS76O.s:4172   .debug_str:0000000000000598 .LASF62
     /tmp/cc2zS76O.s:4010   .debug_str:0000000000000098 .LASF64
     /tmp/cc2zS76O.s:1092   .text.spi_i2s_interrupt_flag_get:0000000000000000 .LFB33
GAS LISTING /tmp/cc2zS76O.s 			page 49


     /tmp/cc2zS76O.s:1216   .text.spi_i2s_interrupt_flag_get:0000000000000060 .LFE33
     /tmp/cc2zS76O.s:3220   .debug_loc:0000000000000021 .LLST20
     /tmp/cc2zS76O.s:4194   .debug_str:000000000000061f .LASF65
     /tmp/cc2zS76O.s:3238   .debug_loc:000000000000004d .LLST21
     /tmp/cc2zS76O.s:4012   .debug_str:00000000000000b3 .LASF66
     /tmp/cc2zS76O.s:3252   .debug_loc:000000000000006e .LLST22
     /tmp/cc2zS76O.s:4014   .debug_str:00000000000000b8 .LASF67
     /tmp/cc2zS76O.s:4080   .debug_str:000000000000028f .LASF69
     /tmp/cc2zS76O.s:1048   .text.spi_i2s_interrupt_disable:0000000000000000 .LFB32
     /tmp/cc2zS76O.s:1085   .text.spi_i2s_interrupt_disable:000000000000002e .LFE32
     /tmp/cc2zS76O.s:4042   .debug_str:0000000000000176 .LASF70
     /tmp/cc2zS76O.s:1004   .text.spi_i2s_interrupt_enable:0000000000000000 .LFB31
     /tmp/cc2zS76O.s:1041   .text.spi_i2s_interrupt_enable:000000000000002e .LFE31
     /tmp/cc2zS76O.s:3992   .debug_str:0000000000000026 .LASF71
     /tmp/cc2zS76O.s:985    .text.spi_nssp_mode_disable:0000000000000000 .LFB30
     /tmp/cc2zS76O.s:997    .text.spi_nssp_mode_disable:0000000000000008 .LFE30
     /tmp/cc2zS76O.s:4156   .debug_str:0000000000000528 .LASF72
     /tmp/cc2zS76O.s:966    .text.spi_nssp_mode_enable:0000000000000000 .LFB29
     /tmp/cc2zS76O.s:978    .text.spi_nssp_mode_enable:000000000000000a .LFE29
     /tmp/cc2zS76O.s:4056   .debug_str:00000000000001e6 .LASF73
     /tmp/cc2zS76O.s:947    .text.spi_ti_mode_disable:0000000000000000 .LFB28
     /tmp/cc2zS76O.s:959    .text.spi_ti_mode_disable:0000000000000008 .LFE28
     /tmp/cc2zS76O.s:4122   .debug_str:0000000000000460 .LASF74
     /tmp/cc2zS76O.s:928    .text.spi_ti_mode_enable:0000000000000000 .LFB27
     /tmp/cc2zS76O.s:940    .text.spi_ti_mode_enable:000000000000000a .LFE27
     /tmp/cc2zS76O.s:4048   .debug_str:00000000000001b2 .LASF75
     /tmp/cc2zS76O.s:894    .text.spi_crc_get:0000000000000000 .LFB26
     /tmp/cc2zS76O.s:921    .text.spi_crc_get:0000000000000012 .LFE26
     /tmp/cc2zS76O.s:3263   .debug_loc:000000000000008c .LLST19
     /tmp/cc2zS76O.s:4024   .debug_str:00000000000000ef .LASF76
     /tmp/cc2zS76O.s:874    .text.spi_crc_next:0000000000000000 .LFB25
     /tmp/cc2zS76O.s:887    .text.spi_crc_next:000000000000000a .LFE25
     /tmp/cc2zS76O.s:4100   .debug_str:000000000000032a .LASF77
     /tmp/cc2zS76O.s:853    .text.spi_crc_off:0000000000000000 .LFB24
     /tmp/cc2zS76O.s:867    .text.spi_crc_off:000000000000000c .LFE24
     /tmp/cc2zS76O.s:4016   .debug_str:00000000000000bd .LASF78
     /tmp/cc2zS76O.s:833    .text.spi_crc_on:0000000000000000 .LFB23
     /tmp/cc2zS76O.s:846    .text.spi_crc_on:000000000000000a .LFE23
     /tmp/cc2zS76O.s:4084   .debug_str:00000000000002b8 .LASF79
     /tmp/cc2zS76O.s:813    .text.spi_crc_polynomial_get:0000000000000000 .LFB22
     /tmp/cc2zS76O.s:826    .text.spi_crc_polynomial_get:0000000000000008 .LFE22
     /tmp/cc2zS76O.s:3288   .debug_loc:00000000000000c6 .LLST18
     /tmp/cc2zS76O.s:4022   .debug_str:00000000000000d8 .LASF80
     /tmp/cc2zS76O.s:790    .text.spi_crc_polynomial_set:0000000000000000 .LFB21
     /tmp/cc2zS76O.s:806    .text.spi_crc_polynomial_set:000000000000000c .LFE21
     /tmp/cc2zS76O.s:4164   .debug_str:0000000000000568 .LASF81
     /tmp/cc2zS76O.s:4128   .debug_str:0000000000000483 .LASF82
     /tmp/cc2zS76O.s:757    .text.spi_bidirectional_transfer_config:0000000000000000 .LFB20
     /tmp/cc2zS76O.s:783    .text.spi_bidirectional_transfer_config:000000000000001a .LFE20
     /tmp/cc2zS76O.s:4224   .debug_str:0000000000000707 .LASF83
     /tmp/cc2zS76O.s:3302   .debug_loc:00000000000000e7 .LLST17
     /tmp/cc2zS76O.s:4198   .debug_str:000000000000063b .LASF84
     /tmp/cc2zS76O.s:737    .text.spi_i2s_data_receive:0000000000000000 .LFB19
     /tmp/cc2zS76O.s:750    .text.spi_i2s_data_receive:0000000000000008 .LFE19
     /tmp/cc2zS76O.s:3316   .debug_loc:0000000000000108 .LLST16
     /tmp/cc2zS76O.s:4026   .debug_str:00000000000000fc .LASF85
     /tmp/cc2zS76O.s:720    .text.spi_i2s_data_transmit:0000000000000000 .LFB18
GAS LISTING /tmp/cc2zS76O.s 			page 50


     /tmp/cc2zS76O.s:730    .text.spi_i2s_data_transmit:0000000000000004 .LFE18
     /tmp/cc2zS76O.s:4090   .debug_str:00000000000002f0 .LASF86
     /tmp/cc2zS76O.s:4038   .debug_str:0000000000000147 .LASF87
     /tmp/cc2zS76O.s:693    .text.spi_i2s_data_frame_format_config:0000000000000000 .LFB17
     /tmp/cc2zS76O.s:713    .text.spi_i2s_data_frame_format_config:0000000000000014 .LFE17
     /tmp/cc2zS76O.s:4178   .debug_str:00000000000005ad .LASF88
     /tmp/cc2zS76O.s:3330   .debug_loc:0000000000000129 .LLST15
     /tmp/cc2zS76O.s:4136   .debug_str:00000000000004bc .LASF89
     /tmp/cc2zS76O.s:664    .text.spi_dma_disable:0000000000000000 .LFB16
     /tmp/cc2zS76O.s:686    .text.spi_dma_disable:0000000000000010 .LFE16
     /tmp/cc2zS76O.s:3998   .debug_str:0000000000000055 .LASF90
     /tmp/cc2zS76O.s:635    .text.spi_dma_enable:0000000000000000 .LFB15
     /tmp/cc2zS76O.s:657    .text.spi_dma_enable:0000000000000014 .LFE15
     /tmp/cc2zS76O.s:4112   .debug_str:00000000000003ab .LASF91
     /tmp/cc2zS76O.s:616    .text.spi_nss_internal_low:0000000000000000 .LFB14
     /tmp/cc2zS76O.s:628    .text.spi_nss_internal_low:000000000000000a .LFE14
     /tmp/cc2zS76O.s:4168   .debug_str:000000000000057c .LASF92
     /tmp/cc2zS76O.s:597    .text.spi_nss_internal_high:0000000000000000 .LFB13
     /tmp/cc2zS76O.s:609    .text.spi_nss_internal_high:000000000000000a .LFE13
     /tmp/cc2zS76O.s:4214   .debug_str:00000000000006b7 .LASF93
     /tmp/cc2zS76O.s:578    .text.spi_nss_output_disable:0000000000000000 .LFB12
     /tmp/cc2zS76O.s:590    .text.spi_nss_output_disable:0000000000000008 .LFE12
     /tmp/cc2zS76O.s:4162   .debug_str:0000000000000552 .LASF94
     /tmp/cc2zS76O.s:559    .text.spi_nss_output_enable:0000000000000000 .LFB11
     /tmp/cc2zS76O.s:571    .text.spi_nss_output_enable:000000000000000a .LFE11
     /tmp/cc2zS76O.s:4060   .debug_str:0000000000000212 .LASF95
     /tmp/cc2zS76O.s:540    .text.i2s_disable:0000000000000000 .LFB10
     /tmp/cc2zS76O.s:552    .text.i2s_disable:000000000000000a .LFE10
     /tmp/cc2zS76O.s:4228   .debug_str:000000000000075e .LASF96
     /tmp/cc2zS76O.s:521    .text.i2s_enable:0000000000000000 .LFB9
     /tmp/cc2zS76O.s:533    .text.i2s_enable:000000000000000a .LFE9
     /tmp/cc2zS76O.s:4082   .debug_str:00000000000002a9 .LASF97
     /tmp/cc2zS76O.s:291    .text.i2s_psc_config:0000000000000000 .LFB8
     /tmp/cc2zS76O.s:514    .text.i2s_psc_config:00000000000000f2 .LFE8
     /tmp/cc2zS76O.s:3344   .debug_loc:000000000000014a .LLST6
     /tmp/cc2zS76O.s:3367   .debug_loc:0000000000000182 .LLST7
     /tmp/cc2zS76O.s:4186   .debug_str:00000000000005eb .LASF98
     /tmp/cc2zS76O.s:3389   .debug_loc:00000000000001b9 .LLST8
     /tmp/cc2zS76O.s:4106   .debug_str:0000000000000388 .LASF99
     /tmp/cc2zS76O.s:3423   .debug_loc:000000000000020a .LLST9
     /tmp/cc2zS76O.s:4126   .debug_str:000000000000047c .LASF100
     /tmp/cc2zS76O.s:3457   .debug_loc:000000000000025b .LLST10
     /tmp/cc2zS76O.s:4146   .debug_str:00000000000004fc .LASF101
     /tmp/cc2zS76O.s:3491   .debug_loc:00000000000002ac .LLST11
     /tmp/cc2zS76O.s:4034   .debug_str:0000000000000136 .LASF102
     /tmp/cc2zS76O.s:3508   .debug_loc:00000000000002d7 .LLST12
     /tmp/cc2zS76O.s:4148   .debug_str:0000000000000503 .LASF103
     /tmp/cc2zS76O.s:3541   .debug_loc:0000000000000320 .LLST13
     /tmp/cc2zS76O.s:4124   .debug_str:0000000000000473 .LASF104
     /tmp/cc2zS76O.s:3593   .debug_loc:00000000000003a6 .LLST14
     /tmp/cc2zS76O.s:507    .text.i2s_psc_config:00000000000000ea .LVL54
     /tmp/cc2zS76O.s:4004   .debug_str:000000000000007c .LASF105
     /tmp/cc2zS76O.s:249    .text.i2s_init:0000000000000000 .LFB7
     /tmp/cc2zS76O.s:284    .text.i2s_init:000000000000001c .LFE7
     /tmp/cc2zS76O.s:4020   .debug_str:00000000000000d3 .LASF106
     /tmp/cc2zS76O.s:3643   .debug_loc:000000000000041c .LLST3
     /tmp/cc2zS76O.s:3986   .debug_str:0000000000000000 .LASF107
GAS LISTING /tmp/cc2zS76O.s 			page 51


     /tmp/cc2zS76O.s:4132   .debug_str:00000000000004ac .LASF108
     /tmp/cc2zS76O.s:3657   .debug_loc:000000000000043d .LLST4
     /tmp/cc2zS76O.s:3671   .debug_loc:000000000000045e .LLST5
     /tmp/cc2zS76O.s:4066   .debug_str:000000000000023a .LASF109
     /tmp/cc2zS76O.s:230    .text.spi_disable:0000000000000000 .LFB6
     /tmp/cc2zS76O.s:242    .text.spi_disable:000000000000000a .LFE6
     /tmp/cc2zS76O.s:4134   .debug_str:00000000000004b1 .LASF110
     /tmp/cc2zS76O.s:211    .text.spi_enable:0000000000000000 .LFB5
     /tmp/cc2zS76O.s:223    .text.spi_enable:000000000000000a .LFE5
     /tmp/cc2zS76O.s:4076   .debug_str:0000000000000278 .LASF111
     /tmp/cc2zS76O.s:149    .text.spi_init:0000000000000000 .LFB4
     /tmp/cc2zS76O.s:204    .text.spi_init:000000000000003e .LFE4
     /tmp/cc2zS76O.s:4166   .debug_str:0000000000000571 .LASF112
     /tmp/cc2zS76O.s:3698   .debug_loc:0000000000000495 .LLST2
     /tmp/cc2zS76O.s:4062   .debug_str:000000000000021e .LASF113
     /tmp/cc2zS76O.s:117    .text.spi_struct_para_init:0000000000000000 .LFB3
     /tmp/cc2zS76O.s:142    .text.spi_struct_para_init:000000000000001a .LFE3
     /tmp/cc2zS76O.s:4116   .debug_str:00000000000003cb .LASF114
     /tmp/cc2zS76O.s:14     .text.spi_i2s_deinit:0000000000000000 .LFB2
     /tmp/cc2zS76O.s:110    .text.spi_i2s_deinit:000000000000007a .LFE2
     /tmp/cc2zS76O.s:3749   .debug_loc:00000000000004f0 .LLST0
     /tmp/cc2zS76O.s:3797   .debug_loc:0000000000000564 .LLST1
     /tmp/cc2zS76O.s:51     .text.spi_i2s_deinit:0000000000000032 .LVL2
     /tmp/cc2zS76O.s:65     .text.spi_i2s_deinit:0000000000000042 .LVL3
     /tmp/cc2zS76O.s:73     .text.spi_i2s_deinit:000000000000004e .LVL5
     /tmp/cc2zS76O.s:87     .text.spi_i2s_deinit:000000000000005e .LVL6
     /tmp/cc2zS76O.s:95     .text.spi_i2s_deinit:000000000000006a .LVL8
     /tmp/cc2zS76O.s:108    .text.spi_i2s_deinit:000000000000007a .LVL9
     /tmp/cc2zS76O.s:4092   .debug_str:00000000000002f5 .LASF115
     /tmp/cc2zS76O.s:4058   .debug_str:00000000000001fa .LASF116
     /tmp/cc2zS76O.s:4180   .debug_str:00000000000005ba .LASF117
     /tmp/cc2zS76O.s:1226   .text.spi_i2s_flag_get:0000000000000000 .LVL108
     /tmp/cc2zS76O.s:1230   .text.spi_i2s_flag_get:0000000000000002 .LVL109
     /tmp/cc2zS76O.s:1095   .text.spi_i2s_interrupt_flag_get:0000000000000000 .LVL87
     /tmp/cc2zS76O.s:1146   .text.spi_i2s_interrupt_flag_get:0000000000000028 .LVL94
     /tmp/cc2zS76O.s:1148   .text.spi_i2s_interrupt_flag_get:000000000000002a .LVL95
     /tmp/cc2zS76O.s:1110   .text.spi_i2s_interrupt_flag_get:0000000000000014 .LVL90
     /tmp/cc2zS76O.s:1099   .text.spi_i2s_interrupt_flag_get:0000000000000002 .LVL88
     /tmp/cc2zS76O.s:1142   .text.spi_i2s_interrupt_flag_get:0000000000000026 .LVL93
     /tmp/cc2zS76O.s:897    .text.spi_crc_get:0000000000000000 .LVL77
     /tmp/cc2zS76O.s:904    .text.spi_crc_get:0000000000000004 .LVL78
     /tmp/cc2zS76O.s:909    .text.spi_crc_get:000000000000000a .LVL79
     /tmp/cc2zS76O.s:914    .text.spi_crc_get:000000000000000c .LVL80
     /tmp/cc2zS76O.s:816    .text.spi_crc_polynomial_get:0000000000000000 .LVL72
     /tmp/cc2zS76O.s:820    .text.spi_crc_polynomial_get:0000000000000002 .LVL73
     /tmp/cc2zS76O.s:760    .text.spi_bidirectional_transfer_config:0000000000000000 .LVL69
     /tmp/cc2zS76O.s:779    .text.spi_bidirectional_transfer_config:0000000000000016 .LVL70
     /tmp/cc2zS76O.s:740    .text.spi_i2s_data_receive:0000000000000000 .LVL67
     /tmp/cc2zS76O.s:744    .text.spi_i2s_data_receive:0000000000000002 .LVL68
     /tmp/cc2zS76O.s:696    .text.spi_i2s_data_frame_format_config:0000000000000000 .LVL64
     /tmp/cc2zS76O.s:708    .text.spi_i2s_data_frame_format_config:0000000000000010 .LVL65
     /tmp/cc2zS76O.s:301    .text.i2s_psc_config:0000000000000002 .LCFI8
     /tmp/cc2zS76O.s:453    .text.i2s_psc_config:00000000000000ae .LCFI9
     /tmp/cc2zS76O.s:458    .text.i2s_psc_config:00000000000000b0 .LCFI10
     /tmp/cc2zS76O.s:294    .text.i2s_psc_config:0000000000000000 .LVL25
     /tmp/cc2zS76O.s:320    .text.i2s_psc_config:0000000000000018 .LVL26
     /tmp/cc2zS76O.s:451    .text.i2s_psc_config:00000000000000ac .LVL43
GAS LISTING /tmp/cc2zS76O.s 			page 52


     /tmp/cc2zS76O.s:456    .text.i2s_psc_config:00000000000000b0 .LVL44
     /tmp/cc2zS76O.s:375    .text.i2s_psc_config:000000000000005e .LVL34
     /tmp/cc2zS76O.s:468    .text.i2s_psc_config:00000000000000ba .LVL46
     /tmp/cc2zS76O.s:496    .text.i2s_psc_config:00000000000000da .LVL52
     /tmp/cc2zS76O.s:412    .text.i2s_psc_config:0000000000000088 .LVL39
     /tmp/cc2zS76O.s:426    .text.i2s_psc_config:0000000000000098 .LVL42
     /tmp/cc2zS76O.s:407    .text.i2s_psc_config:0000000000000084 .LVL38
     /tmp/cc2zS76O.s:418    .text.i2s_psc_config:000000000000008e .LVL40
     /tmp/cc2zS76O.s:424    .text.i2s_psc_config:0000000000000094 .LVL41
     /tmp/cc2zS76O.s:325    .text.i2s_psc_config:0000000000000020 .LVL27
     /tmp/cc2zS76O.s:337    .text.i2s_psc_config:000000000000002c .LVL28
     /tmp/cc2zS76O.s:344    .text.i2s_psc_config:0000000000000034 .LVL29
     /tmp/cc2zS76O.s:394    .text.i2s_psc_config:0000000000000076 .LVL36
     /tmp/cc2zS76O.s:401    .text.i2s_psc_config:000000000000007a .LVL37
     /tmp/cc2zS76O.s:466    .text.i2s_psc_config:00000000000000b8 .LVL45
     /tmp/cc2zS76O.s:480    .text.i2s_psc_config:00000000000000c8 .LVL48
     /tmp/cc2zS76O.s:482    .text.i2s_psc_config:00000000000000ca .LVL49
     /tmp/cc2zS76O.s:494    .text.i2s_psc_config:00000000000000d8 .LVL51
     /tmp/cc2zS76O.s:500    .text.i2s_psc_config:00000000000000dc .LVL53
     /tmp/cc2zS76O.s:359    .text.i2s_psc_config:0000000000000044 .LVL31
     /tmp/cc2zS76O.s:363    .text.i2s_psc_config:0000000000000046 .LVL32
     /tmp/cc2zS76O.s:367    .text.i2s_psc_config:000000000000004c .LVL33
     /tmp/cc2zS76O.s:387    .text.i2s_psc_config:000000000000006a .LVL35
     /tmp/cc2zS76O.s:473    .text.i2s_psc_config:00000000000000bc .LVL47
     /tmp/cc2zS76O.s:487    .text.i2s_psc_config:00000000000000cc .LVL50
     /tmp/cc2zS76O.s:511    .text.i2s_psc_config:00000000000000f0 .LVL55
     /tmp/cc2zS76O.s:252    .text.i2s_init:0000000000000000 .LVL19
     /tmp/cc2zS76O.s:274    .text.i2s_init:0000000000000012 .LVL23
     /tmp/cc2zS76O.s:268    .text.i2s_init:000000000000000c .LVL22
     /tmp/cc2zS76O.s:257    .text.i2s_init:0000000000000002 .LVL20
     /tmp/cc2zS76O.s:266    .text.i2s_init:000000000000000a .LVL21
     /tmp/cc2zS76O.s:277    .text.i2s_init:0000000000000018 .LVL24
     /tmp/cc2zS76O.s:152    .text.spi_init:0000000000000000 .LVL11
     /tmp/cc2zS76O.s:167    .text.spi_init:000000000000001a .LVL12
     /tmp/cc2zS76O.s:177    .text.spi_init:000000000000002a .LVL13
     /tmp/cc2zS76O.s:188    .text.spi_init:000000000000002e .LVL14
     /tmp/cc2zS76O.s:195    .text.spi_init:0000000000000032 .LVL15
     /tmp/cc2zS76O.s:200    .text.spi_init:000000000000003c .LVL16
     /tmp/cc2zS76O.s:22     .text.spi_i2s_deinit:0000000000000002 .LCFI0
     /tmp/cc2zS76O.s:41     .text.spi_i2s_deinit:0000000000000024 .LCFI1
     /tmp/cc2zS76O.s:45     .text.spi_i2s_deinit:0000000000000026 .LCFI2
     /tmp/cc2zS76O.s:61     .text.spi_i2s_deinit:000000000000003a .LCFI3
     /tmp/cc2zS76O.s:67     .text.spi_i2s_deinit:0000000000000042 .LCFI4
     /tmp/cc2zS76O.s:83     .text.spi_i2s_deinit:0000000000000056 .LCFI5
     /tmp/cc2zS76O.s:89     .text.spi_i2s_deinit:000000000000005e .LCFI6
     /tmp/cc2zS76O.s:104    .text.spi_i2s_deinit:0000000000000072 .LCFI7
     /tmp/cc2zS76O.s:18     .text.spi_i2s_deinit:0000000000000000 .LVL0
     /tmp/cc2zS76O.s:49     .text.spi_i2s_deinit:000000000000002a .LVL1
     /tmp/cc2zS76O.s:71     .text.spi_i2s_deinit:0000000000000046 .LVL4
     /tmp/cc2zS76O.s:93     .text.spi_i2s_deinit:0000000000000062 .LVL7
     /tmp/cc2zS76O.s:1267   .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
