Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Xilinx/Projects/UART_RX/RX_Test_isim_par.exe -prj E:/Xilinx/Projects/UART_RX/RX_Test_par.prj work.RX_Test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/Projects/UART_RX/netgen/par/Receiver_timesim.v" into library work
Analyzing Verilog file "E:/Xilinx/Projects/UART_RX/../UART/RX_Test.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 194816 KB
Fuse CPU Usage: 530 ms
Compiling module X_BUF
Compiling module X_LUT6(INIT=64'b1111111111111111...
Compiling module X_LUT5
Compiling module X_ZERO
Compiling module X_CARRY4
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_CKBUF
Compiling module ffsrce
Compiling module X_FF
Compiling module mux
Compiling module X_MUX2
Compiling module X_FF(INIT=1'b1)
Compiling module X_ONE
Compiling module Receiver
Compiling module RX_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 105 Verilog Units
Built simulation executable E:/Xilinx/Projects/UART_RX/RX_Test_isim_par.exe
Fuse Memory Usage: 205416 KB
Fuse CPU Usage: 1280 ms
