{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706765979736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706765979736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 01 05:39:39 2024 " "Processing started: Thu Feb 01 05:39:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706765979736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765979736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765979736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706765980028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706765980028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_rom_square3.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_rom_square3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square3 " "Found entity 1: sprite_ROM_square3" {  } { { "sv files/sprite_ROM_square3.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_ROM_square3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_rom_square2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_rom_square2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square2 " "Found entity 1: sprite_ROM_square2" {  } { { "sv files/sprite_ROM_square2.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_ROM_square2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_MUX " "Found entity 1: sprite_MUX" {  } { { "sv files/sprite_MUX.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_rom_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_rom_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square " "Found entity 1: sprite_ROM_square" {  } { { "sv files/sprite_ROM_square.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_ROM_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "sv files/xnor_2.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/xnor_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/rgb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/rgb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_controller " "Found entity 1: rgb_controller" {  } { { "sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/rgb_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/vsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/vsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_cnt " "Found entity 1: vsync_cnt" {  } { { "sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/vsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "sv files/t_ff.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/hsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/hsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_cnt " "Found entity 1: hsync_cnt" {  } { { "sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/hsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rgbmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rgbMUX " "Found entity 1: rgbMUX" {  } { { "rgbMUX.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/rgbMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706765984570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765984570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_controller " "Elaborating entity \"VGA_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706765984592 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 816 880 912 833 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 832 880 912 849 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 848 880 912 865 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 864 880 912 881 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3..0\] b3..0 " "Converted element name(s) from \"b\[3..0\]\" to \"b3..0\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 824 640 704 841 "b\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""}  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 816 880 912 833 "b\[3\]" "" } { 832 880 912 849 "b\[2\]" "" } { 848 880 912 865 "b\[1\]" "" } { 864 880 912 881 "b\[0\]" "" } { 824 640 704 841 "b\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1706765984594 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "g " "Converted elements in bus name \"g\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[3\] g3 " "Converted element name(s) from \"g\[3\]\" to \"g3\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 728 880 912 745 "g\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[2\] g2 " "Converted element name(s) from \"g\[2\]\" to \"g2\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 744 880 912 761 "g\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[1\] g1 " "Converted element name(s) from \"g\[1\]\" to \"g1\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 760 880 912 777 "g\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0\] g0 " "Converted element name(s) from \"g\[0\]\" to \"g0\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 776 880 912 793 "g\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[3..0\] g3..0 " "Converted element name(s) from \"g\[3..0\]\" to \"g3..0\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 808 640 704 825 "g\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""}  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 728 880 912 745 "g\[3\]" "" } { 744 880 912 761 "g\[2\]" "" } { 760 880 912 777 "g\[1\]" "" } { 776 880 912 793 "g\[0\]" "" } { 808 640 704 825 "g\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1706765984594 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "r " "Converted elements in bus name \"r\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[3\] r3 " "Converted element name(s) from \"r\[3\]\" to \"r3\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 632 880 912 649 "r\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[2\] r2 " "Converted element name(s) from \"r\[2\]\" to \"r2\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 648 880 912 665 "r\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[1\] r1 " "Converted element name(s) from \"r\[1\]\" to \"r1\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 664 880 912 681 "r\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[0\] r0 " "Converted element name(s) from \"r\[0\]\" to \"r0\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 680 880 912 697 "r\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "r\[3..0\] r3..0 " "Converted element name(s) from \"r\[3..0\]\" to \"r3..0\"" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 792 640 704 809 "r\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1706765984594 ""}  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 632 880 912 649 "r\[3\]" "" } { 648 880 912 665 "r\[2\]" "" } { 664 880 912 681 "r\[1\]" "" } { 680 880 912 697 "r\[0\]" "" } { 792 640 704 809 "r\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1706765984594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_cnt hsync_cnt:inst1 " "Elaborating entity \"hsync_cnt\" for hierarchy \"hsync_cnt:inst1\"" {  } { { "VGA_controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 368 616 776 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hsync_cnt.sv(25) " "Verilog HDL assignment warning at hsync_cnt.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/hsync_cnt.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706765984608 "|VGA_controller|hsync_cnt:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff t_ff:inst " "Elaborating entity \"t_ff\" for hierarchy \"t_ff:inst\"" {  } { { "VGA_controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 208 496 616 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_cnt vsync_cnt:inst2 " "Elaborating entity \"vsync_cnt\" for hierarchy \"vsync_cnt:inst2\"" {  } { { "VGA_controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 504 616 800 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vsync_cnt.sv(27) " "Verilog HDL assignment warning at vsync_cnt.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/vsync_cnt.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706765984610 "|VGA_controller|vsync_cnt:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_controller rgb_controller:inst4 " "Elaborating entity \"rgb_controller\" for hierarchy \"rgb_controller:inst4\"" {  } { { "VGA_controller.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 776 448 640 920 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_reg rgb_controller.sv(3) " "Verilog HDL or VHDL warning at rgb_controller.sv(3): object \"row_reg\" assigned a value but never read" {  } { { "sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/rgb_controller.sv" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706765984611 "|VGA_controller|rgb_controller:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_reg rgb_controller.sv(4) " "Verilog HDL or VHDL warning at rgb_controller.sv(4): object \"column_reg\" assigned a value but never read" {  } { { "sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/rgb_controller.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706765984611 "|VGA_controller|rgb_controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_2 xnor_2:inst5 " "Elaborating entity \"xnor_2\" for hierarchy \"xnor_2:inst5\"" {  } { { "VGA_controller.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 840 184 296 920 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgbMUX rgbMUX:inst9 " "Elaborating entity \"rgbMUX\" for hierarchy \"rgbMUX:inst9\"" {  } { { "VGA_controller.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 608 344 552 704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_MUX rgbMUX:inst9\|sprite_MUX:inst1 " "Elaborating entity \"sprite_MUX\" for hierarchy \"rgbMUX:inst9\|sprite_MUX:inst1\"" {  } { { "rgbMUX.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/rgbMUX.bdf" { { 264 720 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector rgbMUX:inst9\|selector:inst " "Elaborating entity \"selector\" for hierarchy \"rgbMUX:inst9\|selector:inst\"" {  } { { "rgbMUX.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/rgbMUX.bdf" { { 368 384 520 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984613 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(18) " "Verilog HDL Casex/Casez warning at selector.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/selector.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1706765984614 "|VGA_controller|rgbMUX:inst9|selector:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(24) " "Verilog HDL Casex/Casez warning at selector.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/selector.sv" 24 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1706765984614 "|VGA_controller|rgbMUX:inst9|selector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_ROM_square2 sprite_ROM_square2:inst8 " "Elaborating entity \"sprite_ROM_square2\" for hierarchy \"sprite_ROM_square2:inst8\"" {  } { { "VGA_controller.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 552 80 256 632 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_ROM_square sprite_ROM_square:inst11 " "Elaborating entity \"sprite_ROM_square\" for hierarchy \"sprite_ROM_square:inst11\"" {  } { { "VGA_controller.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 680 80 256 760 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765984615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b3 GND " "Pin \"b3\" is stuck at GND" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 824 912 1088 840 "b3" "" } { 816 880 912 833 "b\[3\]" "" } { 824 640 704 841 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706765984877 "|VGA_controller|b3"} { "Warning" "WMLS_MLS_STUCK_PIN" "b2 GND " "Pin \"b2\" is stuck at GND" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 840 912 1088 856 "b2" "" } { 832 880 912 849 "b\[2\]" "" } { 824 640 704 841 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706765984877 "|VGA_controller|b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "b1 GND " "Pin \"b1\" is stuck at GND" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 856 912 1088 872 "b1" "" } { 848 880 912 865 "b\[1\]" "" } { 824 640 704 841 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706765984877 "|VGA_controller|b1"} { "Warning" "WMLS_MLS_STUCK_PIN" "b0 GND " "Pin \"b0\" is stuck at GND" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 872 912 1088 888 "b0" "" } { 864 880 912 881 "b\[0\]" "" } { 824 640 704 841 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706765984877 "|VGA_controller|b0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706765984877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706765984916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706765985094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706765985094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706765985115 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706765985115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706765985115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706765985115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706765985129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 01 05:39:45 2024 " "Processing ended: Thu Feb 01 05:39:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706765985129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706765985129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706765985129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706765985129 ""}
