

================================================================
== Vitis HLS Report for 'kernel_mhsa'
================================================================
* Date:           Thu Oct  2 21:26:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%layer_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %layer" [kernel_MHSA.cpp:41]   --->   Operation 16 'read' 'layer_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %value_cache" [kernel_MHSA.cpp:41]   --->   Operation 17 'read' 'value_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %key_cache" [kernel_MHSA.cpp:41]   --->   Operation 18 'read' 'key_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%wo_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wo" [kernel_MHSA.cpp:41]   --->   Operation 19 'read' 'wo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%wv_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wv" [kernel_MHSA.cpp:41]   --->   Operation 20 'read' 'wv_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%wk_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wk" [kernel_MHSA.cpp:41]   --->   Operation 21 'read' 'wk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%wq_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wq" [kernel_MHSA.cpp:41]   --->   Operation 22 'read' 'wq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position" [kernel_MHSA.cpp:41]   --->   Operation 23 'read' 'position_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%current_token_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %current_token" [kernel_MHSA.cpp:41]   --->   Operation 24 'read' 'current_token_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%value_cache_c7 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 25 'alloca' 'value_cache_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%value_cache_c = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 26 'alloca' 'value_cache_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%key_cache_c6 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 27 'alloca' 'key_cache_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%key_cache_c = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 28 'alloca' 'key_cache_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%position_c5 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 29 'alloca' 'position_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%position_c4 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 30 'alloca' 'position_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_q = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 31 'alloca' 'out_q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_q_1 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 32 'alloca' 'out_q_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_q_2 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 33 'alloca' 'out_q_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_q_3 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 34 'alloca' 'out_q_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_q_4 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 35 'alloca' 'out_q_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_q_5 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 36 'alloca' 'out_q_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%out_q_6 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 37 'alloca' 'out_q_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_q_7 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 38 'alloca' 'out_q_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_q_8 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 39 'alloca' 'out_q_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_q_9 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 40 'alloca' 'out_q_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_q_10 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 41 'alloca' 'out_q_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_q_11 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 42 'alloca' 'out_q_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_q_12 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 43 'alloca' 'out_q_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_q_13 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 44 'alloca' 'out_q_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_q_14 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 45 'alloca' 'out_q_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_q_15 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 46 'alloca' 'out_q_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_q_rope = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 47 'alloca' 'out_q_rope' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_q_rope_1 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 48 'alloca' 'out_q_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_q_rope_2 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 49 'alloca' 'out_q_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_q_rope_3 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 50 'alloca' 'out_q_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_q_rope_4 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 51 'alloca' 'out_q_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_q_rope_5 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 52 'alloca' 'out_q_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_q_rope_6 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 53 'alloca' 'out_q_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%out_q_rope_7 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 54 'alloca' 'out_q_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_k = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 55 'alloca' 'out_k' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_k_1 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 56 'alloca' 'out_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_k_2 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 57 'alloca' 'out_k_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%out_k_3 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 58 'alloca' 'out_k_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_k_4 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 59 'alloca' 'out_k_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%out_k_5 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 60 'alloca' 'out_k_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out_k_6 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 61 'alloca' 'out_k_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%out_k_7 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 62 'alloca' 'out_k_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out_k_8 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 63 'alloca' 'out_k_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out_k_9 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 64 'alloca' 'out_k_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out_k_10 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 65 'alloca' 'out_k_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%out_k_11 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 66 'alloca' 'out_k_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out_k_12 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 67 'alloca' 'out_k_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%out_k_13 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 68 'alloca' 'out_k_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%out_k_14 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 69 'alloca' 'out_k_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out_k_15 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 70 'alloca' 'out_k_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out_k_rope = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 71 'alloca' 'out_k_rope' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%out_k_rope_1 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 72 'alloca' 'out_k_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_k_rope_2 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 73 'alloca' 'out_k_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_k_rope_3 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 74 'alloca' 'out_k_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out_k_rope_4 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 75 'alloca' 'out_k_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%out_k_rope_5 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 76 'alloca' 'out_k_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_k_rope_6 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 77 'alloca' 'out_k_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%out_k_rope_7 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 78 'alloca' 'out_k_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_v = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 79 'alloca' 'out_v' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%out_v_1 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 80 'alloca' 'out_v_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out_v_2 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 81 'alloca' 'out_v_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%out_v_3 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 82 'alloca' 'out_v_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out_v_4 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 83 'alloca' 'out_v_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out_v_5 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 84 'alloca' 'out_v_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_v_6 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 85 'alloca' 'out_v_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out_v_7 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 86 'alloca' 'out_v_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_v_8 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 87 'alloca' 'out_v_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_v_9 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 88 'alloca' 'out_v_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_v_10 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 89 'alloca' 'out_v_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_v_11 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 90 'alloca' 'out_v_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_v_12 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 91 'alloca' 'out_v_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%out_v_13 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 92 'alloca' 'out_v_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_v_14 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 93 'alloca' 'out_v_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_v_15 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 94 'alloca' 'out_v_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%xb = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 95 'alloca' 'xb' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%xb_1 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 96 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%xb_2 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 97 'alloca' 'xb_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%xb_3 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 98 'alloca' 'xb_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%xb_4 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 99 'alloca' 'xb_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%xb_5 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 100 'alloca' 'xb_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%xb_6 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 101 'alloca' 'xb_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%xb_7 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 102 'alloca' 'xb_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%xb_8 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 103 'alloca' 'xb_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%xb_9 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 104 'alloca' 'xb_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%xb_10 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 105 'alloca' 'xb_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%xb_11 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 106 'alloca' 'xb_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%xb_12 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 107 'alloca' 'xb_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%xb_13 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 108 'alloca' 'xb_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%xb_14 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 109 'alloca' 'xb_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%xb_15 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 110 'alloca' 'xb_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%xb2 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 111 'alloca' 'xb2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%xb2_1 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 112 'alloca' 'xb2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%xb2_2 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 113 'alloca' 'xb2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%xb2_3 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 114 'alloca' 'xb2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%xb2_4 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 115 'alloca' 'xb2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%xb2_5 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 116 'alloca' 'xb2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%xb2_6 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 117 'alloca' 'xb2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%xb2_7 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 118 'alloca' 'xb2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%xb2_8 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 119 'alloca' 'xb2_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%xb2_9 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 120 'alloca' 'xb2_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%xb2_10 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 121 'alloca' 'xb2_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%xb2_11 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 122 'alloca' 'xb2_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%xb2_12 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 123 'alloca' 'xb2_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%xb2_13 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 124 'alloca' 'xb2_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%xb2_14 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 125 'alloca' 'xb2_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%xb2_15 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 126 'alloca' 'xb2_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%att = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 127 'alloca' 'att' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%att_1 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 128 'alloca' 'att_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%att_2 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 129 'alloca' 'att_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%att_3 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 130 'alloca' 'att_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%att_4 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 131 'alloca' 'att_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%att_5 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 132 'alloca' 'att_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%att_6 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 133 'alloca' 'att_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%att_7 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 134 'alloca' 'att_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%att_8 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 135 'alloca' 'att_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%att_9 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 136 'alloca' 'att_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%att_10 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 137 'alloca' 'att_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%att_11 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 138 'alloca' 'att_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.87ns)   --->   "%call_ln41 = call void @entry_proc, i32 %position_read, i32 %position_c4, i32 %position_c5" [kernel_MHSA.cpp:41]   --->   Operation 139 'call' 'call_ln41' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 140 [2/2] (0.00ns)   --->   "%current_token_c_channel = call i64 @Block_entry_gmem0_rd_proc, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem0, i64 %current_token_read, i32 %gmem1, i64 %wq_read, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem5, i64 %wk_read, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem6, i64 %wv_read" [kernel_MHSA.cpp:43]   --->   Operation 140 'call' 'current_token_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 141 [2/2] (2.07ns)   --->   "%call_ret = call i225 @Block_entry_proc, i32 %layer_read, i32 %position_read, i64 %key_cache_read, i64 %value_cache_read, i64 %key_cache_c6, i64 %value_cache_c7" [kernel_MHSA.cpp:68]   --->   Operation 141 'call' 'call_ret' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 142 [1/2] (0.00ns)   --->   "%current_token_c_channel = call i64 @Block_entry_gmem0_rd_proc, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem0, i64 %current_token_read, i32 %gmem1, i64 %wq_read, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem5, i64 %wk_read, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem6, i64 %wv_read" [kernel_MHSA.cpp:43]   --->   Operation 142 'call' 'current_token_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 143 [1/2] (2.07ns)   --->   "%call_ret = call i225 @Block_entry_proc, i32 %layer_read, i32 %position_read, i64 %key_cache_read, i64 %value_cache_read, i64 %key_cache_c6, i64 %value_cache_c7" [kernel_MHSA.cpp:68]   --->   Operation 143 'call' 'call_ret' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 144 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_loc105_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 145 'extractvalue' 'p_loc105_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%add126_loc_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 146 'extractvalue' 'add126_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%p_loc106_c1_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 147 'extractvalue' 'p_loc106_c1_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%mul7_loc_c2_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 148 'extractvalue' 'mul7_loc_c2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (0.00ns)   --->   "%position_c3_channel = call i32 @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %position_c5, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:50]   --->   Operation 149 'call' 'position_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln51 = call void @RoPE.1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %position_c4, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:51]   --->   Operation 150 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (0.00ns)   --->   "%position_c3_channel = call i32 @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %position_c5, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:50]   --->   Operation 151 'call' 'position_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln51 = call void @RoPE.1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %position_c4, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:51]   --->   Operation 152 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 153 [2/2] (1.64ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc, i64 %p_loc_channel, i64 %p_loc105_channel, i64 %value_cache_c7, i64 %key_cache_c6, i32 %gmem2, i32 %gmem3, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i64 %key_cache_c, i64 %value_cache_c" [kernel_MHSA.cpp:55]   --->   Operation 153 'call' 'call_ln55' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc, i64 %p_loc_channel, i64 %p_loc105_channel, i64 %value_cache_c7, i64 %key_cache_c6, i32 %gmem2, i32 %gmem3, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i64 %key_cache_c, i64 %value_cache_c" [kernel_MHSA.cpp:55]   --->   Operation 154 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.69>
ST_8 : Operation 155 [2/2] (1.69ns)   --->   "%call_ret1 = call i97 @Block_entry_att_0_wr_proc, i32 %mul7_loc_c2_channel, i33 %p_loc106_c1_channel, i32 %add126_loc_channel, i32 %position_c3_channel, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_c, i32 %gmem2" [kernel_MHSA.cpp:76]   --->   Operation 155 'call' 'call_ret1' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.43>
ST_9 : Operation 156 [1/2] (0.43ns)   --->   "%call_ret1 = call i97 @Block_entry_att_0_wr_proc, i32 %mul7_loc_c2_channel, i33 %p_loc106_c1_channel, i32 %add126_loc_channel, i32 %position_c3_channel, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_c, i32 %gmem2" [kernel_MHSA.cpp:76]   --->   Operation 156 'call' 'call_ret1' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%p_loc106_c_channel = extractvalue i97 %call_ret1" [kernel_MHSA.cpp:76]   --->   Operation 157 'extractvalue' 'p_loc106_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%mul7_loc_c_channel = extractvalue i97 %call_ret1" [kernel_MHSA.cpp:76]   --->   Operation 158 'extractvalue' 'mul7_loc_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%position_c_channel = extractvalue i97 %call_ret1" [kernel_MHSA.cpp:76]   --->   Operation 159 'extractvalue' 'position_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 160 [2/2] (1.68ns)   --->   "%call_ln76 = call void @Block_entry_xb_0_wr_proc, i32 %mul7_loc_c_channel, i33 %p_loc106_c_channel, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %position_c_channel, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i64 %value_cache_c, i32 %gmem3" [kernel_MHSA.cpp:76]   --->   Operation 160 'call' 'call_ln76' <Predicate = true> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.43>
ST_11 : Operation 161 [1/2] (0.43ns)   --->   "%call_ln76 = call void @Block_entry_xb_0_wr_proc, i32 %mul7_loc_c_channel, i33 %p_loc106_c_channel, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %position_c_channel, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i64 %value_cache_c, i32 %gmem3" [kernel_MHSA.cpp:76]   --->   Operation 161 'call' 'call_ln76' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln163 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %xb_8, i32 %xb_9, i32 %xb_10, i32 %xb_11, i32 %xb_12, i32 %xb_13, i32 %xb_14, i32 %xb_15, i32 %gmem7, i64 %wo_read" [kernel_MHSA.cpp:163]   --->   Operation 162 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln163 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %xb_8, i32 %xb_9, i32 %xb_10, i32 %xb_11, i32 %xb_12, i32 %xb_13, i32 %xb_14, i32 %xb_15, i32 %gmem7, i64 %wo_read" [kernel_MHSA.cpp:163]   --->   Operation 163 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.56>
ST_14 : Operation 164 [2/2] (0.56ns)   --->   "%call_ln166 = call void @Loop_OUTPUT_WRITE_proc, i64 %current_token_c_channel, i32 %gmem0, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15" [kernel_MHSA.cpp:166]   --->   Operation 164 'call' 'call_ln166' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @value_cache_c7_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %value_cache_c7, i64 %value_cache_c7" [kernel_MHSA.cpp:41]   --->   Operation 165 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 166 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @value_cache_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %value_cache_c, i64 %value_cache_c" [kernel_MHSA.cpp:41]   --->   Operation 167 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 168 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @key_cache_c6_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %key_cache_c6, i64 %key_cache_c6" [kernel_MHSA.cpp:41]   --->   Operation 169 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 170 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @key_cache_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %key_cache_c, i64 %key_cache_c" [kernel_MHSA.cpp:41]   --->   Operation 171 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 172 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @position_c5_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %position_c5, i32 %position_c5" [kernel_MHSA.cpp:41]   --->   Operation 173 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i32 %position_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 174 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @position_c4_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %position_c4, i32 %position_c4" [kernel_MHSA.cpp:41]   --->   Operation 175 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i32 %position_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 176 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln41 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_99" [kernel_MHSA.cpp:41]   --->   Operation 177 'specdataflowpipeline' 'specdataflowpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_74" [kernel_MHSA.cpp:7]   --->   Operation 178 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_53, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_54, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem5"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_55, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem6"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem7, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem7"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_61, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_59, i32 4294967295, i32 4294967295, void @empty_64, i32 0, i32 0, void @empty_60, void @empty_65, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_63, i32 4294967295, i32 4294967295, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wq, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_66, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wq, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wk, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_67, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wk, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wv, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_68, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wv, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wo, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_69, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wo, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_120, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_71, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer, void @empty_59, i32 4294967295, i32 4294967295, void @empty_64, i32 0, i32 0, void @empty_60, void @empty_72, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer, void @empty_63, i32 4294967295, i32 4294967295, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 214 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 215 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 216 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 217 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 218 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 219 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 220 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 221 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 222 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 223 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 224 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 225 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 226 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 227 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 228 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 229 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 230 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 231 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 232 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 233 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 234 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 235 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 236 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 237 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 238 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 239 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 240 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 241 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 242 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 243 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 244 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 245 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 246 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 247 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 248 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 249 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 250 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 251 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 252 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 253 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 254 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 255 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 256 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 257 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 258 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 259 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 260 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 261 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 262 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 263 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 264 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 265 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 266 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 267 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 268 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 269 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 270 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 271 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 272 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 273 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 274 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 275 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 276 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 277 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 278 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 279 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 280 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 281 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 282 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 283 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 284 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 285 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 286 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 287 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 288 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 289 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 290 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 291 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 292 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 293 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln166 = call void @Loop_OUTPUT_WRITE_proc, i64 %current_token_c_channel, i32 %gmem0, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15" [kernel_MHSA.cpp:166]   --->   Operation 294 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [kernel_MHSA.cpp:170]   --->   Operation 295 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.874ns
The critical path consists of the following:
	s_axi read operation ('position', kernel_MHSA.cpp:41) on port 'position' (kernel_MHSA.cpp:41) [40]  (1.000 ns)
	'call' operation 0 bit ('call_ln41', kernel_MHSA.cpp:41) to 'entry_proc' [221]  (0.874 ns)

 <State 2>: 2.071ns
The critical path consists of the following:
	'call' operation 225 bit ('call_ret', kernel_MHSA.cpp:68) to 'Block_entry_proc' [257]  (2.071 ns)

 <State 3>: 2.071ns
The critical path consists of the following:
	'call' operation 225 bit ('call_ret', kernel_MHSA.cpp:68) to 'Block_entry_proc' [257]  (2.071 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.647ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln55', kernel_MHSA.cpp:55) to 'Loop_CACHE_STORE_proc' [263]  (1.647 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 1.690ns
The critical path consists of the following:
	'call' operation 97 bit ('call_ret1', kernel_MHSA.cpp:76) to 'Block_entry_att_0_wr_proc' [264]  (1.690 ns)

 <State 9>: 0.434ns
The critical path consists of the following:
	'call' operation 97 bit ('call_ret1', kernel_MHSA.cpp:76) to 'Block_entry_att_0_wr_proc' [264]  (0.434 ns)

 <State 10>: 1.688ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln76', kernel_MHSA.cpp:76) to 'Block_entry_xb_0_wr_proc' [268]  (1.688 ns)

 <State 11>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln76', kernel_MHSA.cpp:76) to 'Block_entry_xb_0_wr_proc' [268]  (0.434 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.565ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln166', kernel_MHSA.cpp:166) to 'Loop_OUTPUT_WRITE_proc' [302]  (0.565 ns)

 <State 15>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
