<profile>

<section name = "Vivado HLS Report for 'call_Loop_LB2D_buf_p'" level="0">
<item name = "Date">Mon Mar 16 18:02:57 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">conv2d_b2b</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 5.87, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2077921, 2077921, 2077921, 2077921, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LB2D_buf">2077920, 2077920, 1924, -, -, 1080, no</column>
<column name=" + LB2D_buf.1">1921, 1921, 3, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 470, 369</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 126</column>
<column name="Register">-, -, 317, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_0_value_V_U">call_Loop_LB2D_bubkb, 4, 0, 0, 1920, 32, 1, 61440</column>
<column name="buffer_1_value_V_U">call_Loop_LB2D_bubkb, 4, 0, 0, 1920, 32, 1, 61440</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_1_fu_214_p2">+, 0, 38, 16, 11, 1</column>
<column name="row_1_fu_186_p2">+, 0, 38, 16, 11, 1</column>
<column name="write_idx_1_2_fu_285_p2">+, 0, 197, 69, 64, 1</column>
<column name="write_idx_1_3_fu_244_p2">+, 0, 197, 69, 64, 3</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="start_write">and, 0, 0, 2, 1, 1</column>
<column name="icmp1_fu_238_p2">icmp, 0, 0, 32, 63, 1</column>
<column name="icmp_fu_202_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="tmp_3_fu_208_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="tmp_fu_180_p2">icmp, 0, 0, 6, 11, 11</column>
<column name="ap_block_pp0_stage0_flag00001001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_14_0_phi_fu_265_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_Val2_14_1_phi_fu_270_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_write_idx_1_1_fu_250_p3">select, 0, 0, 64, 1, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="col_reg_169">9, 2, 11, 22</column>
<column name="in_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="row_reg_147">9, 2, 11, 22</column>
<column name="slice_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="write_idx_1_1_phi_fu_161_p4">9, 2, 64, 128</column>
<column name="write_idx_1_1_reg_158">9, 2, 64, 128</column>
<column name="write_idx_1_reg_135">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_buffer_0_value_V_ad_reg_328">11, 0, 11, 0</column>
<column name="ap_reg_pp0_iter1_buffer_1_value_V_ad_reg_333">11, 0, 11, 0</column>
<column name="buffer_0_value_V_ad_reg_328">11, 0, 11, 0</column>
<column name="buffer_0_value_V_lo_reg_362">32, 0, 32, 0</column>
<column name="buffer_1_value_V_ad_reg_333">11, 0, 11, 0</column>
<column name="buffer_1_value_V_lo_reg_356">32, 0, 32, 0</column>
<column name="col_reg_169">11, 0, 11, 0</column>
<column name="icmp1_reg_313">1, 0, 1, 0</column>
<column name="icmp_reg_300">1, 0, 1, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="row_1_reg_295">11, 0, 11, 0</column>
<column name="row_reg_147">11, 0, 11, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_3_reg_304">1, 0, 1, 0</column>
<column name="tmp_8_reg_350">1, 0, 1, 0</column>
<column name="tmp_9_reg_368">1, 0, 1, 0</column>
<column name="tmp_value_V_4_reg_343">32, 0, 32, 0</column>
<column name="write_idx_1_1_reg_158">64, 0, 64, 0</column>
<column name="write_idx_1_reg_135">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, call_Loop_LB2D_buf_p, return value</column>
<column name="in_stream_V_value_V_dout">in, 32, ap_fifo, in_stream_V_value_V, pointer</column>
<column name="in_stream_V_value_V_empty_n">in, 1, ap_fifo, in_stream_V_value_V, pointer</column>
<column name="in_stream_V_value_V_read">out, 1, ap_fifo, in_stream_V_value_V, pointer</column>
<column name="slice_stream_V_value_V_din">out, 96, ap_fifo, slice_stream_V_value_V, pointer</column>
<column name="slice_stream_V_value_V_full_n">in, 1, ap_fifo, slice_stream_V_value_V, pointer</column>
<column name="slice_stream_V_value_V_write">out, 1, ap_fifo, slice_stream_V_value_V, pointer</column>
</table>
</item>
</section>
</profile>
