omap_dsshw_remove	,	F_84
omap_dss_clk_source	,	V_22
ENOSYS	,	V_101
err_runtime_get	,	V_108
DSS_VENC_TV_CLK	,	V_96
CONFIG_OMAP2_DSS_VENC	,	F_79
dss_get_dpll4_rate	,	F_51
"dss"	,	L_33
platform_driver_unregister	,	F_91
dss_get_lcd_clk_source	,	F_46
dsi_module	,	V_48
dev	,	V_99
OMAP_DISPLAY_TYPE_SDI	,	V_8
"Could not find suitable clock settings.\n"	,	L_19
clk_src	,	V_23
"can't get IORESOURCE_MEM DSS\n"	,	L_30
dpll4_ck_rate	,	V_27
"Requested pixel clock not possible with the current "	,	L_16
clk_get_parent	,	F_29
DSS_SDI_CONTROL	,	V_14
dss_sdi_disable	,	F_22
dss_generic_clk_source_names	,	V_24
dss_debug_dump_clocks	,	F_70
dispc_lcd_enable_signal	,	F_21
cinfo	,	V_61
"Failed to get dpll_per_m5x2_ck\n"	,	L_27
"the constraint off.\n"	,	L_18
"OMAP DSS rev %d.%d\n"	,	L_32
dss_dump_regs	,	F_33
dsi_wait_pll_hsdiv_dispc_active	,	F_37
device	,	V_110
RR	,	F_10
seq_printf	,	F_26
datapairs	,	V_12
dss_calc_clock_rates	,	F_47
found	,	V_84
dss_read_reg	,	F_3
BUG	,	F_38
pos	,	V_49
EBUSY	,	V_102
dss_get_dsi_clk_source	,	F_45
dss_get_hdmi_venc_clk_source	,	F_59
__raw_readl	,	F_4
SR	,	F_7
b	,	V_41
u8	,	T_2
PLL_CONTROL	,	V_10
seq_file	,	V_25
pm_runtime_get_sync	,	F_67
l	,	V_13
"%s (%s) = %lu / %lu * 2 = %lu\n"	,	L_11
r	,	T_3
s	,	V_26
jiffies	,	V_17
dss_mem	,	V_104
dsi_wait_pll_hsdiv_dsi_active	,	F_41
platform_device	,	V_39
dss_sdi_enable	,	F_14
OMAP_DSS_VENC_TYPE_SVIDEO	,	V_88
dss_debugfs_create_file	,	F_82
dss_clk	,	V_33
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_45
"dpll4_m4_ck"	,	L_24
"dpll4_ck %lu\n"	,	L_9
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI	,	V_50
DUMPREG	,	F_34
dss_set_min_bus_tput	,	F_86
omap_channel	,	V_53
dss_uninit_platform_driver	,	F_90
OMAP_DISPLAY_TYPE_HDMI	,	V_95
fck_div	,	V_64
"context restored\n"	,	L_4
FEAT_REG_DISPC_CLK_SWITCH	,	V_46
rev	,	V_105
DSS_SDI_STATUS	,	V_18
"dss_save_context\n"	,	L_1
clk_get_rate	,	F_28
ETIMEDOUT	,	V_21
fck_div_max	,	V_63
cpu_is_omap44xx	,	F_31
platform_get_resource	,	F_75
idx	,	V_2
dss_set_dac_pwrdn_bgz	,	F_57
CONTROL	,	V_6
fclk_rate	,	V_31
BUG_ON	,	F_12
dss_calc_clock_div	,	F_52
omap_dss_venc_type	,	V_86
printk	,	F_80
"PLL lock timed out\n"	,	L_6
dss_get_clocks	,	F_61
timeout	,	V_16
dss_set_clock_div	,	F_48
ctx_valid	,	V_11
dss_select_dispc_clk_source	,	F_35
pck	,	V_85
end	,	V_43
retry	,	V_82
cpu_is_omap34xx	,	F_54
dispc_dump_clocks	,	F_71
dispc_pck_free_enable	,	F_15
"dpll_per_m5x2_ck"	,	L_26
start	,	V_42
DSS_SYSCONFIG	,	V_36
dss_save_context	,	F_5
"dss_runtime_put\n"	,	L_29
req_pck	,	V_67
"dss_runtime_get\n"	,	L_28
"dpll4_m4 = %ld\n"	,	L_13
dss_feat_get_supported_displays	,	F_8
cur_dispc	,	V_83
dpll4_m4_ck_rate	,	V_28
dss_runtime_suspend	,	F_85
max_dss_fck	,	V_73
dss_hdmi_venc_clk_source_select	,	V_90
"dispc clock info found from cache.\n"	,	L_15
base	,	V_5
pm_runtime_put_sync	,	F_69
ENOMEM	,	V_107
channel	,	V_54
OMAP_DSS_CHANNEL_DIGIT	,	V_94
displays	,	V_93
dss_runtime_put	,	F_32
prate	,	V_62
fclk_real_name	,	V_30
enable	,	V_89
clk_put	,	F_65
OMAP_DSS_CHANNEL_LCD2	,	V_57
OMAP_DSS_CHANNEL_LCD3	,	V_58
val	,	V_3
"dss_restore_context\n"	,	L_3
clk	,	V_97
dss_feat_get_param_max	,	F_53
SDI_CONTROL	,	V_9
dss_feat_get_clk_source_name	,	F_27
ix	,	V_55
dss_get_dispc_clk_source	,	F_44
dsidev	,	V_40
dss_init_platform_driver	,	F_88
dss_reg	,	V_1
dispc_clk_source	,	V_47
omap_dsshw_driver	,	V_111
cpu_is_omap3630	,	F_30
FLD_GET	,	F_81
best_dss	,	V_71
"context saved\n"	,	L_2
"trying again.\n"	,	L_21
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_44
err2	,	V_20
OMAP_DSS_CHANNEL_LCD	,	V_7
"PLL lock request timed out\n"	,	L_5
err1	,	V_19
dss_get_clock_div	,	F_50
dss_cinfo	,	V_68
dispc_find_clk_divs	,	F_55
"can't get clock fck\n"	,	L_23
DSS_SYSSTATUS	,	V_37
fck	,	V_66
dispc_clock_info	,	V_69
dss_write_reg	,	F_1
dispc_cinfo	,	V_70
__raw_writel	,	F_2
dss_runtime_get	,	F_25
FEAT_PARAM_DSS_FCK	,	V_76
pm_runtime_disable	,	F_83
u16	,	T_4
dss_set_venc_output	,	F_56
dss_select_lcd_clk_source	,	F_42
err	,	V_100
dss_feat_get_reg_field	,	F_39
"Failed to get dpll4_m4_ck\n"	,	L_25
"Turning FCK/PCK constraint off and"	,	L_20
lcd_clk_source	,	V_59
CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK	,	V_81
platform_driver_probe	,	F_89
EINVAL	,	V_65
"- DSS -\n"	,	L_8
DSS_CONTROL	,	V_38
dsi_get_dsidev_from_id	,	F_36
__init	,	T_5
__exit	,	T_6
udelay	,	F_17
REG_GET	,	F_60
best_dispc	,	V_72
dss_clock_info	,	V_60
min_fck_per_pck	,	V_75
fclk_name	,	V_29
dss_put_clocks	,	F_66
pdev	,	V_98
omap_dsshw_probe	,	F_74
OMAP_DSS_CLK_SRC_FCK	,	V_32
u32	,	T_1
"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "	,	L_17
cache_dss_cinfo	,	V_79
dss_has_feature	,	F_43
time_after_eq	,	F_19
cache_dispc_cinfo	,	V_80
DSSDBG	,	F_6
CONFIG_OMAP2_DSS_DSI	,	F_72
resource	,	V_103
dpll4_m4_ck	,	V_34
hdmi	,	V_91
dss_select_dsi_clk_source	,	F_40
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI	,	V_51
PTR_ERR	,	F_64
REG_FLD_MOD	,	F_16
FEAT_LCD_CLK_SRC	,	V_56
DSS_REVISION	,	V_35
"fck"	,	L_22
clk_set_rate	,	F_49
dss_restore_context	,	F_9
KERN_INFO	,	V_109
dss	,	V_4
"can't ioremap DSS\n"	,	L_31
msecs_to_jiffies	,	F_18
cache_prate	,	V_78
dss_select_hdmi_venc_clk_source	,	F_58
"fck = %ld (%d)\n"	,	L_14
IORESOURCE_MEM	,	V_106
omap_display_type	,	V_92
clk_get	,	F_62
"%s (%s) = %lu\n"	,	L_12
dsi_dump_clocks	,	F_73
pm_runtime_enable	,	F_78
DSSERR	,	F_20
dsi_clk_source	,	V_52
dss_sdi_init	,	F_11
dss_get_generic_clk_source_name	,	F_23
devm_ioremap	,	F_76
dss_dump_clocks	,	F_24
match	,	V_74
WARN_ON	,	F_68
OMAP_DSS_VENC_TYPE_COMPOSITE	,	V_87
cache_req_pck	,	V_77
FLD_MOD	,	F_13
"SDI reset timed out\n"	,	L_7
resource_size	,	F_77
DSS_PLL_CONTROL	,	V_15
"%s (%s) = %lu / %lu  = %lu\n"	,	L_10
dss_runtime_resume	,	F_87
IS_ERR	,	F_63
