--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml serial_master_fifo.twx serial_master_fifo.ncd -o
serial_master_fifo.twr serial_master_fifo.pcf

Design file:              serial_master_fifo.ncd
Physical constraint file: serial_master_fifo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rd_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rd_en       |    2.443(R)|      SLOW  |   -1.096(R)|      SLOW  |rd_clk_BUFGP      |   0.000|
rst         |    2.202(R)|      SLOW  |   -1.345(R)|      FAST  |rd_clk_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock ser_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.866(R)|      SLOW  |   -0.170(R)|      SLOW  |ser_clk_BUFGP     |   0.000|
rx          |    0.563(R)|      FAST  |    0.147(R)|      SLOW  |ser_clk_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock wr_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |    0.840(R)|      FAST  |    0.047(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<1>  |    0.755(R)|      FAST  |    0.188(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<2>  |    0.677(R)|      FAST  |    0.259(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<3>  |    0.803(R)|      FAST  |    0.123(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<4>  |    1.011(R)|      SLOW  |   -0.172(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<5>  |    0.748(R)|      FAST  |    0.132(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<6>  |    0.791(R)|      FAST  |    0.062(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
data_in<7>  |    0.741(R)|      FAST  |    0.150(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
rst         |    1.748(R)|      SLOW  |   -0.887(R)|      FAST  |wr_clk_BUFGP      |   0.000|
wr_en       |    3.011(R)|      SLOW  |   -0.708(R)|      SLOW  |wr_clk_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock rd_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         9.022(R)|      SLOW  |         5.029(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<1> |         9.208(R)|      SLOW  |         5.137(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<2> |         9.042(R)|      SLOW  |         4.999(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<3> |         9.068(R)|      SLOW  |         5.010(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<4> |         8.949(R)|      SLOW  |         4.935(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<5> |         9.141(R)|      SLOW  |         5.070(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<6> |         8.968(R)|      SLOW  |         4.974(R)|      FAST  |rd_clk_BUFGP      |   0.000|
data_out<7> |         9.089(R)|      SLOW  |         5.034(R)|      FAST  |rd_clk_BUFGP      |   0.000|
rx_empty    |         7.054(R)|      SLOW  |         3.651(R)|      FAST  |rd_clk_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock ser_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rx_full     |         6.936(R)|      SLOW  |         3.571(R)|      FAST  |ser_clk_BUFGP     |   0.000|
tx          |         8.406(R)|      SLOW  |         4.506(R)|      FAST  |ser_clk_BUFGP     |   0.000|
tx_empty    |         7.694(R)|      SLOW  |         4.065(R)|      FAST  |ser_clk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock wr_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
tx_full     |         6.999(R)|      SLOW  |         3.606(R)|      FAST  |wr_clk_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    2.635|         |         |         |
ser_clk        |    1.525|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ser_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    1.231|         |         |         |
ser_clk        |    4.134|         |         |         |
wr_clk         |    1.593|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ser_clk        |    1.200|         |         |         |
wr_clk         |    3.224|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov  1 15:37:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



