# do V1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:27 on Aug 27,2018
# vlog -work work V1.vo 
# -- Compiling module score
# ** Warning: V1.vo(32): (vlog-13233) Design unit "score" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	score
# End time: 10:18:28 on Aug 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:28 on Aug 27,2018
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module score_vlg_vec_tst
# 
# Top level modules:
# 	score_vlg_vec_tst
# End time: 10:18:28 on Aug 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.score_vlg_vec_tst 
# Start time: 10:18:28 on Aug 27,2018
# Loading work.score_vlg_vec_tst
# Loading work.score
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /score_vlg_vec_tst
# End time: 10:18:29 on Aug 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
