{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616794878771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616794878771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 21:41:18 2021 " "Processing started: Fri Mar 26 21:41:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616794878771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794878771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color_picker -c color_picker " "Command: quartus_map --read_settings_files=on --write_settings_files=off color_picker -c color_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794878771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616794879188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616794879188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_picker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_picker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_picker-rtl " "Found design unit 1: color_picker-rtl" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887771 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_picker " "Found entity 1: color_picker" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794887771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-rtl " "Found design unit 1: seven_seg-rtl" {  } { { "seven_seg.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/seven_seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887778 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/seven_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794887778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887781 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794887781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_RAM-rtl " "Found design unit 1: basic_RAM-rtl" {  } { { "basic_RAM.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/basic_RAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887785 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_RAM " "Found entity 1: basic_RAM" {  } { { "basic_RAM.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/basic_RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616794887785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794887785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "color_picker " "Elaborating entity \"color_picker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616794887871 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_BLANK_N color_picker.vhd(41) " "VHDL Signal Declaration warning at color_picker.vhd(41): used explicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1616794887879 "|color_picker"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_SYNC_N color_picker.vhd(42) " "VHDL Signal Declaration warning at color_picker.vhd(42): used explicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1616794887879 "|color_picker"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "toplevel_clock color_picker.vhd(102) " "VHDL Signal Declaration warning at color_picker.vhd(102): used implicit default value for signal \"toplevel_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616794887879 "|color_picker"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_data_out color_picker.vhd(109) " "Verilog HDL or VHDL warning at color_picker.vhd(109): object \"R_data_out\" assigned a value but never read" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616794887879 "|color_picker"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G_data_out color_picker.vhd(110) " "Verilog HDL or VHDL warning at color_picker.vhd(110): object \"G_data_out\" assigned a value but never read" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616794887879 "|color_picker"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_data_out color_picker.vhd(111) " "Verilog HDL or VHDL warning at color_picker.vhd(111): object \"B_data_out\" assigned a value but never read" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616794887879 "|color_picker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VGA_OUPUT color_picker.vhd(288) " "VHDL Process Statement warning at color_picker.vhd(288): signal \"VGA_OUPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616794887880 "|color_picker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_RAM_DATA_OUT color_picker.vhd(294) " "VHDL Process Statement warning at color_picker.vhd(294): signal \"R_RAM_DATA_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616794887880 "|color_picker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_RAM_DATA_OUT color_picker.vhd(295) " "VHDL Process Statement warning at color_picker.vhd(295): signal \"G_RAM_DATA_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616794887880 "|color_picker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_RAM_DATA_OUT color_picker.vhd(296) " "VHDL Process Statement warning at color_picker.vhd(296): signal \"B_RAM_DATA_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616794887880 "|color_picker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U1 " "Elaborating entity \"controller\" for hierarchy \"controller:U1\"" {  } { { "color_picker.vhd" "U1" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616794887881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_RAM basic_RAM:U2 " "Elaborating entity \"basic_RAM\" for hierarchy \"basic_RAM:U2\"" {  } { { "color_picker.vhd" "U2" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616794887883 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED_RAM_ADDR\[1\] basic_RAM.vhd(11) " "Using initial value X (don't care) for net \"LED_RAM_ADDR\[1\]\" at basic_RAM.vhd(11)" {  } { { "basic_RAM.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/basic_RAM.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794887883 "|color_picker|basic_RAM:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:U3 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:U3\"" {  } { { "color_picker.vhd" "U3" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616794887883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_ADDR\[1\] GND " "Pin \"LED_RAM_ADDR\[1\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[0\] VCC " "Pin \"LED_RAM_DATA_IN\[0\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[1\] GND " "Pin \"LED_RAM_DATA_IN\[1\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[2\] VCC " "Pin \"LED_RAM_DATA_IN\[2\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[3\] GND " "Pin \"LED_RAM_DATA_IN\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[4\] VCC " "Pin \"LED_RAM_DATA_IN\[4\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[5\] GND " "Pin \"LED_RAM_DATA_IN\[5\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[6\] VCC " "Pin \"LED_RAM_DATA_IN\[6\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RAM_DATA_IN\[7\] GND " "Pin \"LED_RAM_DATA_IN\[7\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|LED_RAM_DATA_IN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[0\] GND " "Pin \"seven_seg_R_0\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[1\] VCC " "Pin \"seven_seg_R_0\[1\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[2\] GND " "Pin \"seven_seg_R_0\[2\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[3\] GND " "Pin \"seven_seg_R_0\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[4\] VCC " "Pin \"seven_seg_R_0\[4\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[5\] GND " "Pin \"seven_seg_R_0\[5\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_0\[6\] GND " "Pin \"seven_seg_R_0\[6\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[0\] GND " "Pin \"seven_seg_R_1\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[1\] VCC " "Pin \"seven_seg_R_1\[1\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[2\] GND " "Pin \"seven_seg_R_1\[2\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[3\] GND " "Pin \"seven_seg_R_1\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[4\] VCC " "Pin \"seven_seg_R_1\[4\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[5\] GND " "Pin \"seven_seg_R_1\[5\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_R_1\[6\] GND " "Pin \"seven_seg_R_1\[6\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_R_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[0\] GND " "Pin \"seven_seg_G_0\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[1\] VCC " "Pin \"seven_seg_G_0\[1\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[2\] GND " "Pin \"seven_seg_G_0\[2\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[3\] GND " "Pin \"seven_seg_G_0\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[4\] GND " "Pin \"seven_seg_G_0\[4\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[5\] GND " "Pin \"seven_seg_G_0\[5\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_0\[6\] GND " "Pin \"seven_seg_G_0\[6\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[0\] GND " "Pin \"seven_seg_G_1\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[1\] VCC " "Pin \"seven_seg_G_1\[1\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[2\] GND " "Pin \"seven_seg_G_1\[2\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[3\] GND " "Pin \"seven_seg_G_1\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[4\] GND " "Pin \"seven_seg_G_1\[4\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[5\] GND " "Pin \"seven_seg_G_1\[5\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_G_1\[6\] GND " "Pin \"seven_seg_G_1\[6\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_G_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[0\] GND " "Pin \"seven_seg_B_0\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[1\] GND " "Pin \"seven_seg_B_0\[1\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[2\] GND " "Pin \"seven_seg_B_0\[2\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[3\] VCC " "Pin \"seven_seg_B_0\[3\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[4\] VCC " "Pin \"seven_seg_B_0\[4\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[5\] VCC " "Pin \"seven_seg_B_0\[5\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_0\[6\] VCC " "Pin \"seven_seg_B_0\[6\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[0\] GND " "Pin \"seven_seg_B_1\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[1\] GND " "Pin \"seven_seg_B_1\[1\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[2\] GND " "Pin \"seven_seg_B_1\[2\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[3\] VCC " "Pin \"seven_seg_B_1\[3\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[4\] VCC " "Pin \"seven_seg_B_1\[4\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[5\] VCC " "Pin \"seven_seg_B_1\[5\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_B_1\[6\] VCC " "Pin \"seven_seg_B_1\[6\]\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|seven_seg_B_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616794889073 "|color_picker|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616794889073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616794889258 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616794889610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616794890014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616794890014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "color_picker.vhd" "" { Text "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/color_picker.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616794890187 "|color_picker|data_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616794890187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616794890189 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616794890189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616794890189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616794890189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616794890300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 21:41:30 2021 " "Processing ended: Fri Mar 26 21:41:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616794890300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616794890300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616794890300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616794890300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616794891590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616794891591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 21:41:31 2021 " "Processing started: Fri Mar 26 21:41:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616794891591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616794891591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off color_picker -c color_picker " "Command: quartus_fit --read_settings_files=off --write_settings_files=off color_picker -c color_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616794891591 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616794891670 ""}
{ "Info" "0" "" "Project  = color_picker" {  } {  } 0 0 "Project  = color_picker" 0 0 "Fitter" 0 0 1616794891670 ""}
{ "Info" "0" "" "Revision = color_picker" {  } {  } 0 0 "Revision = color_picker" 0 0 "Fitter" 0 0 1616794891670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616794891828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616794891828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "color_picker 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"color_picker\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616794891841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616794891899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616794891899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616794892354 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616794892379 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616794892471 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616794912749 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 27 global CLKCTRL_G6 " "clk_50~inputCLKENA0 with 27 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616794913171 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616794913171 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616794913171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616794913182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616794913182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616794913182 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616794913182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616794913182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616794913182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "color_picker.sdc " "Synopsys Design Constraints File file not found: 'color_picker.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616794915052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616794915053 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616794915054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616794915054 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616794915059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616794915061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616794915064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616794915064 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_In\[8\] " "Node \"data_In\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_In\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616794915269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_In\[9\] " "Node \"data_In\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_In\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616794915269 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616794915269 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616794915275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616794927351 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616794928199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616794929889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616794930692 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616794933503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616794933503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616794936979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616794947991 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616794947991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616794949670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616794949670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616794949674 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616794954221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616794954300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616794955550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616794955550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616794956741 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616794964173 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616794964788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/output_files/color_picker.fit.smsg " "Generated suppressed messages file C:/LocalAltera/LocalQuartusProjects/DE1-SoC/VGA_ColorPicker/output_files/color_picker.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616794965004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6560 " "Peak virtual memory: 6560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616794966521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 21:42:46 2021 " "Processing ended: Fri Mar 26 21:42:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616794966521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616794966521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616794966521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616794966521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616794967817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616794967818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 21:42:47 2021 " "Processing started: Fri Mar 26 21:42:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616794967818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616794967818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off color_picker -c color_picker " "Command: quartus_asm --read_settings_files=off --write_settings_files=off color_picker -c color_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616794967818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616794968549 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616794973526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616794974021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 21:42:54 2021 " "Processing ended: Fri Mar 26 21:42:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616794974021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616794974021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616794974021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616794974021 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616794974810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616794975305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616794975306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 21:42:55 2021 " "Processing started: Fri Mar 26 21:42:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616794975306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616794975306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta color_picker -c color_picker " "Command: quartus_sta color_picker -c color_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616794975306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616794975399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616794975986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616794975986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794976029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794976029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "color_picker.sdc " "Synopsys Design Constraints File file not found: 'color_picker.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616794976561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794976562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616794976563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794976563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616794976565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794976566 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616794976568 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616794976585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616794976612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616794976612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.747 " "Worst-case setup slack is -1.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747             -33.283 clk_50  " "   -1.747             -33.283 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794976624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 clk_50  " "    0.371               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794976646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794976670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794976686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.626 clk_50  " "   -0.394             -13.626 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794976702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794976702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794976713 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794976713 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616794976731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616794976766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616794977696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794977765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616794977781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616794977781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.749 " "Worst-case setup slack is -1.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.749             -33.033 clk_50  " "   -1.749             -33.033 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794977800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_50  " "    0.355               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794977817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794977831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794977845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.087 clk_50  " "   -0.394             -15.087 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794977857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794977857 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794977869 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794977869 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616794977889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616794978112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616794978888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794978983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616794978984 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616794978984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.499 " "Worst-case setup slack is -0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794978997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794978997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -8.643 clk_50  " "   -0.499              -8.643 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794978997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794978997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk_50  " "    0.184               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794979011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794979030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794979047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -2.057 clk_50  " "   -0.090              -2.057 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794979059 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.689 ns " "Worst Case Available Settling Time: 0.689 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979067 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794979067 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616794979082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794979281 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616794979288 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616794979288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.410 " "Worst-case setup slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -6.686 clk_50  " "   -0.410              -6.686 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794979297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk_50  " "    0.177               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794979312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794979327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616794979342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -2.098 clk_50  " "   -0.089              -2.098 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616794979356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616794979356 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.746 ns " "Worst Case Available Settling Time: 0.746 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616794979367 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616794979367 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616794981352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616794981352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616794981562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 21:43:01 2021 " "Processing ended: Fri Mar 26 21:43:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616794981562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616794981562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616794981562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616794981562 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616794982464 ""}
