[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-26T17:33:30+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1iyt3um/jim_keller_joins_exintel_chip_designers_in_riscv/\"> <img src=\"https://external-preview.redd.it/9gJhY1ddzDzyBfqM1O763LSN0eZsQqMKaQcn_RzLrRc.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=3cb694e639a060f719d9791da4524e55be8a95ca\" alt=\"Jim Keller joins ex-Intel chip designers in RISC-V startup focused on breakthrough CPUs\" title=\"Jim Keller joins ex-Intel chip designers in RISC-V startup focused on breakthrough CPUs\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/omniwrench9000\"> /u/omniwrench9000 </a> <br/> <span><a href=\"https://www.tomshardware.com/pc-components/cpus/jim-keller-joins-ex-intel-chip-designers-in-risc-v-startup-focused-on-breakthrough-cpus\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1iyt3um/jim_keller_joins_exintel_chip_designers_in_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2201596,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1iyt3um/jim_keller_joins_exintel_chip_designers_in_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/9gJhY1ddzDzyBfqM1O763LSN0eZsQqMKaQcn_RzLrRc.jpg?width=640&crop=smart&auto=webp&s=3cb694e639a060f719d9791da4524e55be8a95ca",
        "title": "Jim Keller joins ex-Intel chip designers in RISC-V startup focused on breakthrough CPUs",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-26T16:14:23+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>BSDs are showing Tier 2 support at best. And I&#39;m not seeing much from Linux, even so called champions of free software like GNU distress or Void are showing nothing. </p> <p>I think Trixie ie the latest Debian install is supposedly showing full support for RISC-V but then, I&#39;ve no idea whether that&#39;s anything beyond a rumour at this point as I&#39;m not seeing anything official.</p> <p>Are there any other privacy friendly Niche but promising projects I might have missed or are normal users and admin nothing better than gambling with QEMU at this point?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Tb12s46\"> /u/Tb12s46 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1iyr6lq/can_anyone_please_tell_me_any_operating_systems/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1iyr6lq/can_anyone_please_tell_me_any_operating_systems/\">[comments]</a></span>",
        "id": 2201003,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1iyr6lq/can_anyone_please_tell_me_any_operating_systems",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Can anyone please tell me any Operating Systems that officially support RIS-V Architecture on bare metal?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-26T03:53:17+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>2025-03-02 is when the RadPC should land on the moon (<a href=\"https://www.theregister.com/2025/02/11/nasa_radpc_firefly_moon_mission/\">https://www.theregister.com/2025/02/11/nasa_radpc_firefly_moon_mission/</a>)</p> <blockquote> <p>The paper also explains that RadPC has four processors (Resilient Computing says they\u2019re RISC-V designs) that all run the same program and feed data to a \u201cvoter\u201d that checks output for consistency. If one of the processors produces anomalous results, it is considered faulty and isolated.</p> </blockquote> <p>Technically it is a &quot;Xilinx Artix-7 200T FPGA with an operating temperature of -40C to +100C. This commercial off-the-shelf FPGA is fabricated using a 28nm process node.&quot;.</p> <blockquote> <p>NASA\u2019s explanation of RadPC\u2019s healing powers states: \u201cIn the event of a radiation strike, RadPC\u2019s patented recovery procedures can identify the location of the fault and repair the issue in the background.\u201d</p> </blockq",
        "id": 2197075,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1iyela8/nasa_to_land_32bit_riscv_on_the_moon",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "NASA to land 32-bit RISC-V on the moon!",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-26T00:08:57+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>For example, I assume if there&#39;s only one register, it cannot carry out necessary basic computations. What if there is one 0-register and two other registers? Or is the 0-register needed; what if there are three regular registers?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/DumplingLife7584\"> /u/DumplingLife7584 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1iya30a/how_many_registers_does_a_riscv_processor_need_to/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1iya30a/how_many_registers_does_a_riscv_processor_need_to/\">[comments]</a></span>",
        "id": 2195627,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1iya30a/how_many_registers_does_a_riscv_processor_need_to",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How many registers does a RISC-V processor need to be Turing complete?",
        "vote": 0
    }
]