{
    "DESIGN_NAME": "simproc_system",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
    "GPL_CELL_PADDING": 4,
    "DPL_CELL_PADDING": 4,
    "CLOCK_PERIOD": 10,
    "FP_CORE_UTIL": 25,
    "DESIGN_IS_CORE": true
}
