Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 23 21:40:34 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: debounce/ck_div/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 984 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.674        0.000                      0                 4024        0.080        0.000                      0                 4024        2.633        0.000                       0                  1350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
cpuclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 33.333}       66.667          15.000          
  clk_out2_cpuclk    {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 25.000}       50.000          20.000          
fpga_clk             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         46.696        0.000                      0                 2479        0.245        0.000                      0                 2479       32.833        0.000                       0                  1154  
  clk_out2_cpuclk         94.311        0.000                      0                  301        0.080        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                      2.633        0.000                       0                     3  
fpga_clk                  96.040        0.000                      0                   20        0.250        0.000                      0                   20       49.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       25.368        0.000                      0                  328        0.403        0.000                      0                  328  
fpga_clk         clk_out1_cpuclk        4.633        0.000                      0                  328       18.318        0.000                      0                  328  
fpga_clk         clk_out2_cpuclk       38.774        0.000                      0                   83       52.086        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           clk_out1_cpuclk          3.674        0.000                      0                 1120       18.974        0.000                      0                 1120  
**async_default**  fpga_clk           clk_out2_cpuclk         39.530        0.000                      0                   52       52.045        0.000                      0                   52  
**async_default**  fpga_clk           fpga_clk                45.330        0.000                      0                   19       51.493        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       46.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.696ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[27][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[31][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.573ns  (logic 2.437ns (12.451%)  route 17.136ns (87.549%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 63.215 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.566    -3.910    decoder/dut1/clk_out1
    SLICE_X29Y4          FDCE                                         r  decoder/dut1/registers_reg[27][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  decoder/dut1/registers_reg[27][4]/Q
                         net (fo=2, routed)           1.576    -1.877    decoder/dut1/registers_reg[27]_26[4]
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.753 r  decoder/dut1/IOout[4]_i_6/O
                         net (fo=1, routed)           0.000    -1.753    decoder/dut1/IOout[4]_i_6_n_0
    SLICE_X32Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    -1.541 r  decoder/dut1/IOout_reg[4]_i_2/O
                         net (fo=1, routed)           0.999    -0.542    decoder/dut1/IOout_reg[4]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.299    -0.243 r  decoder/dut1/IOout[4]_i_1/O
                         net (fo=33, routed)          1.408     1.164    programrom/registers_reg[27][31][4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.288 r  programrom/registers[1][4]_i_8/O
                         net (fo=83, routed)          3.154     4.442    decoder/dut1/registers_reg[27][4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  decoder/dut1/registers[1][12]_i_11/O
                         net (fo=2, routed)           0.682     5.248    decoder/dut1/registers[1][12]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  decoder/dut1/registers[1][12]_i_10/O
                         net (fo=4, routed)           0.849     6.221    decoder/dut1/registers[1][12]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.345 r  decoder/dut1/registers[1][10]_i_9/O
                         net (fo=1, routed)           0.967     7.312    programrom/pc_reg[27]_0[10]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  programrom/registers[1][10]_i_6/O
                         net (fo=1, routed)           0.769     8.206    programrom/registers[1][10]_i_6_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  programrom/registers[1][10]_i_4/O
                         net (fo=5, routed)           1.429     9.759    programrom/address[10]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.911 f  programrom/registers[1][31]_i_13/O
                         net (fo=2, routed)           0.875    10.786    programrom/registers[1][31]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.326    11.112 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.381    12.493    regWriteMUX/pc_reg[3]
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.617 r  regWriteMUX/registers[1][5]_i_1/O
                         net (fo=31, routed)          3.046    15.663    decoder/dut1/D[5]
    SLICE_X41Y5          FDCE                                         r  decoder/dut1/registers_reg[31][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.447    63.215    decoder/dut1/clk_out1
    SLICE_X41Y5          FDCE                                         r  decoder/dut1/registers_reg[31][5]/C
                         clock pessimism             -0.569    62.646    
                         clock uncertainty           -0.206    62.440    
    SLICE_X41Y5          FDCE (Setup_fdce_C_D)       -0.081    62.359    decoder/dut1/registers_reg[31][5]
  -------------------------------------------------------------------
                         required time                         62.359    
                         arrival time                         -15.663    
  -------------------------------------------------------------------
                         slack                                 46.696    

Slack (MET) :             46.741ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[17][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.455ns  (logic 2.078ns (10.681%)  route 17.377ns (89.319%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 63.214 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.638    -3.838    decoder/dut1/clk_out1
    SLICE_X62Y4          FDCE                                         r  decoder/dut1/registers_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.382 r  decoder/dut1/registers_reg[17][2]/Q
                         net (fo=2, routed)           1.690    -1.692    decoder/dut1/registers_reg[17]_16[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124    -1.568 r  decoder/dut1/IOout[2]_i_8/O
                         net (fo=1, routed)           0.000    -1.568    decoder/dut1/IOout[2]_i_8_n_0
    SLICE_X60Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    -1.359 r  decoder/dut1/IOout_reg[2]_i_3/O
                         net (fo=1, routed)           1.002    -0.356    decoder/dut1/IOout_reg[2]_i_3_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.297    -0.059 r  decoder/dut1/IOout[2]_i_1/O
                         net (fo=8, routed)           1.450     1.391    programrom/registers_reg[27][31][2]
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124     1.515 r  programrom/registers[1][2]_i_9/O
                         net (fo=83, routed)          3.101     4.616    decoder/dut1/registers_reg[27][2]_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.740 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=2, routed)           0.950     5.690    decoder/dut1/registers[1][1]_i_12_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.814 f  decoder/dut1/registers[1][0]_i_7/O
                         net (fo=1, routed)           1.214     7.028    programrom/pc_reg[27]_0[0]
    SLICE_X47Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.152 f  programrom/registers[1][0]_i_6/O
                         net (fo=2, routed)           1.187     8.338    programrom/registers[1][0]_i_6_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.462 f  programrom/registers[1][0]_i_3/O
                         net (fo=14, routed)          1.598    10.060    programrom/address[0]
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.184 r  programrom/registers[1][6]_i_6/O
                         net (fo=9, routed)           0.972    11.156    programrom/registers_reg[31][6]_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.280 r  programrom/registers[1][4]_i_2/O
                         net (fo=1, routed)           0.945    12.225    regWriteMUX/pc_reg[1]_12
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.349 r  regWriteMUX/registers[1][4]_i_1/O
                         net (fo=31, routed)          3.268    15.617    decoder/dut1/D[4]
    SLICE_X32Y1          FDCE                                         r  decoder/dut1/registers_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.446    63.214    decoder/dut1/clk_out1
    SLICE_X32Y1          FDCE                                         r  decoder/dut1/registers_reg[10][4]/C
                         clock pessimism             -0.569    62.645    
                         clock uncertainty           -0.206    62.439    
    SLICE_X32Y1          FDCE (Setup_fdce_C_D)       -0.081    62.358    decoder/dut1/registers_reg[10][4]
  -------------------------------------------------------------------
                         required time                         62.358    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                 46.741    

Slack (MET) :             46.813ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[27][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[23][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.460ns  (logic 2.437ns (12.523%)  route 17.023ns (87.477%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.448ns = ( 63.219 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.566    -3.910    decoder/dut1/clk_out1
    SLICE_X29Y4          FDCE                                         r  decoder/dut1/registers_reg[27][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  decoder/dut1/registers_reg[27][4]/Q
                         net (fo=2, routed)           1.576    -1.877    decoder/dut1/registers_reg[27]_26[4]
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.753 r  decoder/dut1/IOout[4]_i_6/O
                         net (fo=1, routed)           0.000    -1.753    decoder/dut1/IOout[4]_i_6_n_0
    SLICE_X32Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    -1.541 r  decoder/dut1/IOout_reg[4]_i_2/O
                         net (fo=1, routed)           0.999    -0.542    decoder/dut1/IOout_reg[4]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.299    -0.243 r  decoder/dut1/IOout[4]_i_1/O
                         net (fo=33, routed)          1.408     1.164    programrom/registers_reg[27][31][4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.288 r  programrom/registers[1][4]_i_8/O
                         net (fo=83, routed)          3.154     4.442    decoder/dut1/registers_reg[27][4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  decoder/dut1/registers[1][12]_i_11/O
                         net (fo=2, routed)           0.682     5.248    decoder/dut1/registers[1][12]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  decoder/dut1/registers[1][12]_i_10/O
                         net (fo=4, routed)           0.849     6.221    decoder/dut1/registers[1][12]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.345 r  decoder/dut1/registers[1][10]_i_9/O
                         net (fo=1, routed)           0.967     7.312    programrom/pc_reg[27]_0[10]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  programrom/registers[1][10]_i_6/O
                         net (fo=1, routed)           0.769     8.206    programrom/registers[1][10]_i_6_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  programrom/registers[1][10]_i_4/O
                         net (fo=5, routed)           1.429     9.759    programrom/address[10]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.911 f  programrom/registers[1][31]_i_13/O
                         net (fo=2, routed)           0.875    10.786    programrom/registers[1][31]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.326    11.112 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.223    12.335    regWriteMUX/pc_reg[3]
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.459 r  regWriteMUX/registers[1][16]_i_1/O
                         net (fo=31, routed)          3.091    15.550    decoder/dut1/D[16]
    SLICE_X57Y10         FDCE                                         r  decoder/dut1/registers_reg[23][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.451    63.219    decoder/dut1/clk_out1
    SLICE_X57Y10         FDCE                                         r  decoder/dut1/registers_reg[23][16]/C
                         clock pessimism             -0.569    62.650    
                         clock uncertainty           -0.206    62.444    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)       -0.081    62.363    decoder/dut1/registers_reg[23][16]
  -------------------------------------------------------------------
                         required time                         62.363    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 46.813    

Slack (MET) :             46.902ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[17][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 2.078ns (10.763%)  route 17.229ns (89.237%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 63.213 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.638    -3.838    decoder/dut1/clk_out1
    SLICE_X62Y4          FDCE                                         r  decoder/dut1/registers_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.382 r  decoder/dut1/registers_reg[17][2]/Q
                         net (fo=2, routed)           1.690    -1.692    decoder/dut1/registers_reg[17]_16[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124    -1.568 r  decoder/dut1/IOout[2]_i_8/O
                         net (fo=1, routed)           0.000    -1.568    decoder/dut1/IOout[2]_i_8_n_0
    SLICE_X60Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    -1.359 r  decoder/dut1/IOout_reg[2]_i_3/O
                         net (fo=1, routed)           1.002    -0.356    decoder/dut1/IOout_reg[2]_i_3_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.297    -0.059 r  decoder/dut1/IOout[2]_i_1/O
                         net (fo=8, routed)           1.450     1.391    programrom/registers_reg[27][31][2]
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124     1.515 r  programrom/registers[1][2]_i_9/O
                         net (fo=83, routed)          3.101     4.616    decoder/dut1/registers_reg[27][2]_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.740 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=2, routed)           0.950     5.690    decoder/dut1/registers[1][1]_i_12_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.814 f  decoder/dut1/registers[1][0]_i_7/O
                         net (fo=1, routed)           1.214     7.028    programrom/pc_reg[27]_0[0]
    SLICE_X47Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.152 f  programrom/registers[1][0]_i_6/O
                         net (fo=2, routed)           1.187     8.338    programrom/registers[1][0]_i_6_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.462 f  programrom/registers[1][0]_i_3/O
                         net (fo=14, routed)          1.598    10.060    programrom/address[0]
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.184 r  programrom/registers[1][6]_i_6/O
                         net (fo=9, routed)           0.972    11.156    programrom/registers_reg[31][6]_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.280 r  programrom/registers[1][4]_i_2/O
                         net (fo=1, routed)           0.945    12.225    regWriteMUX/pc_reg[1]_12
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.349 r  regWriteMUX/registers[1][4]_i_1/O
                         net (fo=31, routed)          3.120    15.469    decoder/dut1/D[4]
    SLICE_X35Y1          FDCE                                         r  decoder/dut1/registers_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.445    63.213    decoder/dut1/clk_out1
    SLICE_X35Y1          FDCE                                         r  decoder/dut1/registers_reg[6][4]/C
                         clock pessimism             -0.569    62.644    
                         clock uncertainty           -0.206    62.438    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)       -0.067    62.371    decoder/dut1/registers_reg[6][4]
  -------------------------------------------------------------------
                         required time                         62.371    
                         arrival time                         -15.469    
  -------------------------------------------------------------------
                         slack                                 46.902    

Slack (MET) :             46.909ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[17][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.301ns  (logic 2.078ns (10.766%)  route 17.223ns (89.234%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 63.214 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.638    -3.838    decoder/dut1/clk_out1
    SLICE_X62Y4          FDCE                                         r  decoder/dut1/registers_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.382 r  decoder/dut1/registers_reg[17][2]/Q
                         net (fo=2, routed)           1.690    -1.692    decoder/dut1/registers_reg[17]_16[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124    -1.568 r  decoder/dut1/IOout[2]_i_8/O
                         net (fo=1, routed)           0.000    -1.568    decoder/dut1/IOout[2]_i_8_n_0
    SLICE_X60Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    -1.359 r  decoder/dut1/IOout_reg[2]_i_3/O
                         net (fo=1, routed)           1.002    -0.356    decoder/dut1/IOout_reg[2]_i_3_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.297    -0.059 r  decoder/dut1/IOout[2]_i_1/O
                         net (fo=8, routed)           1.450     1.391    programrom/registers_reg[27][31][2]
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124     1.515 r  programrom/registers[1][2]_i_9/O
                         net (fo=83, routed)          3.101     4.616    decoder/dut1/registers_reg[27][2]_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.740 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=2, routed)           0.950     5.690    decoder/dut1/registers[1][1]_i_12_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.814 f  decoder/dut1/registers[1][0]_i_7/O
                         net (fo=1, routed)           1.214     7.028    programrom/pc_reg[27]_0[0]
    SLICE_X47Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.152 f  programrom/registers[1][0]_i_6/O
                         net (fo=2, routed)           1.187     8.338    programrom/registers[1][0]_i_6_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.462 f  programrom/registers[1][0]_i_3/O
                         net (fo=14, routed)          1.598    10.060    programrom/address[0]
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.184 r  programrom/registers[1][6]_i_6/O
                         net (fo=9, routed)           0.972    11.156    programrom/registers_reg[31][6]_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.280 r  programrom/registers[1][4]_i_2/O
                         net (fo=1, routed)           0.945    12.225    regWriteMUX/pc_reg[1]_12
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.349 r  regWriteMUX/registers[1][4]_i_1/O
                         net (fo=31, routed)          3.114    15.463    decoder/dut1/D[4]
    SLICE_X33Y2          FDCE                                         r  decoder/dut1/registers_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.446    63.214    decoder/dut1/clk_out1
    SLICE_X33Y2          FDCE                                         r  decoder/dut1/registers_reg[2][4]/C
                         clock pessimism             -0.569    62.645    
                         clock uncertainty           -0.206    62.439    
    SLICE_X33Y2          FDCE (Setup_fdce_C_D)       -0.067    62.372    decoder/dut1/registers_reg[2][4]
  -------------------------------------------------------------------
                         required time                         62.372    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                 46.909    

Slack (MET) :             46.918ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[17][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.301ns  (logic 2.078ns (10.766%)  route 17.223ns (89.234%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 63.214 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.638    -3.838    decoder/dut1/clk_out1
    SLICE_X62Y4          FDCE                                         r  decoder/dut1/registers_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.382 r  decoder/dut1/registers_reg[17][2]/Q
                         net (fo=2, routed)           1.690    -1.692    decoder/dut1/registers_reg[17]_16[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124    -1.568 r  decoder/dut1/IOout[2]_i_8/O
                         net (fo=1, routed)           0.000    -1.568    decoder/dut1/IOout[2]_i_8_n_0
    SLICE_X60Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    -1.359 r  decoder/dut1/IOout_reg[2]_i_3/O
                         net (fo=1, routed)           1.002    -0.356    decoder/dut1/IOout_reg[2]_i_3_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.297    -0.059 r  decoder/dut1/IOout[2]_i_1/O
                         net (fo=8, routed)           1.450     1.391    programrom/registers_reg[27][31][2]
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124     1.515 r  programrom/registers[1][2]_i_9/O
                         net (fo=83, routed)          3.101     4.616    decoder/dut1/registers_reg[27][2]_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.740 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=2, routed)           0.950     5.690    decoder/dut1/registers[1][1]_i_12_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.814 f  decoder/dut1/registers[1][0]_i_7/O
                         net (fo=1, routed)           1.214     7.028    programrom/pc_reg[27]_0[0]
    SLICE_X47Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.152 f  programrom/registers[1][0]_i_6/O
                         net (fo=2, routed)           1.187     8.338    programrom/registers[1][0]_i_6_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.462 f  programrom/registers[1][0]_i_3/O
                         net (fo=14, routed)          1.598    10.060    programrom/address[0]
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.184 r  programrom/registers[1][6]_i_6/O
                         net (fo=9, routed)           0.972    11.156    programrom/registers_reg[31][6]_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.280 r  programrom/registers[1][4]_i_2/O
                         net (fo=1, routed)           0.945    12.225    regWriteMUX/pc_reg[1]_12
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.349 r  regWriteMUX/registers[1][4]_i_1/O
                         net (fo=31, routed)          3.114    15.463    decoder/dut1/D[4]
    SLICE_X33Y1          FDCE                                         r  decoder/dut1/registers_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.446    63.214    decoder/dut1/clk_out1
    SLICE_X33Y1          FDCE                                         r  decoder/dut1/registers_reg[7][4]/C
                         clock pessimism             -0.569    62.645    
                         clock uncertainty           -0.206    62.439    
    SLICE_X33Y1          FDCE (Setup_fdce_C_D)       -0.058    62.381    decoder/dut1/registers_reg[7][4]
  -------------------------------------------------------------------
                         required time                         62.381    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                 46.918    

Slack (MET) :             46.935ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[27][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.334ns  (logic 2.437ns (12.605%)  route 16.897ns (87.395%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 63.215 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.566    -3.910    decoder/dut1/clk_out1
    SLICE_X29Y4          FDCE                                         r  decoder/dut1/registers_reg[27][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  decoder/dut1/registers_reg[27][4]/Q
                         net (fo=2, routed)           1.576    -1.877    decoder/dut1/registers_reg[27]_26[4]
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.753 r  decoder/dut1/IOout[4]_i_6/O
                         net (fo=1, routed)           0.000    -1.753    decoder/dut1/IOout[4]_i_6_n_0
    SLICE_X32Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    -1.541 r  decoder/dut1/IOout_reg[4]_i_2/O
                         net (fo=1, routed)           0.999    -0.542    decoder/dut1/IOout_reg[4]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.299    -0.243 r  decoder/dut1/IOout[4]_i_1/O
                         net (fo=33, routed)          1.408     1.164    programrom/registers_reg[27][31][4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.288 r  programrom/registers[1][4]_i_8/O
                         net (fo=83, routed)          3.154     4.442    decoder/dut1/registers_reg[27][4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  decoder/dut1/registers[1][12]_i_11/O
                         net (fo=2, routed)           0.682     5.248    decoder/dut1/registers[1][12]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  decoder/dut1/registers[1][12]_i_10/O
                         net (fo=4, routed)           0.849     6.221    decoder/dut1/registers[1][12]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.345 r  decoder/dut1/registers[1][10]_i_9/O
                         net (fo=1, routed)           0.967     7.312    programrom/pc_reg[27]_0[10]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  programrom/registers[1][10]_i_6/O
                         net (fo=1, routed)           0.769     8.206    programrom/registers[1][10]_i_6_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  programrom/registers[1][10]_i_4/O
                         net (fo=5, routed)           1.429     9.759    programrom/address[10]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.911 f  programrom/registers[1][31]_i_13/O
                         net (fo=2, routed)           0.875    10.786    programrom/registers[1][31]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.326    11.112 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.381    12.493    regWriteMUX/pc_reg[3]
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.617 r  regWriteMUX/registers[1][5]_i_1/O
                         net (fo=31, routed)          2.808    15.424    decoder/dut1/D[5]
    SLICE_X43Y5          FDCE                                         r  decoder/dut1/registers_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.447    63.215    decoder/dut1/clk_out1
    SLICE_X43Y5          FDCE                                         r  decoder/dut1/registers_reg[5][5]/C
                         clock pessimism             -0.569    62.646    
                         clock uncertainty           -0.206    62.440    
    SLICE_X43Y5          FDCE (Setup_fdce_C_D)       -0.081    62.359    decoder/dut1/registers_reg[5][5]
  -------------------------------------------------------------------
                         required time                         62.359    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 46.935    

Slack (MET) :             46.942ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[27][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[24][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.341ns  (logic 2.437ns (12.600%)  route 16.904ns (87.400%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 63.215 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.566    -3.910    decoder/dut1/clk_out1
    SLICE_X29Y4          FDCE                                         r  decoder/dut1/registers_reg[27][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  decoder/dut1/registers_reg[27][4]/Q
                         net (fo=2, routed)           1.576    -1.877    decoder/dut1/registers_reg[27]_26[4]
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.753 r  decoder/dut1/IOout[4]_i_6/O
                         net (fo=1, routed)           0.000    -1.753    decoder/dut1/IOout[4]_i_6_n_0
    SLICE_X32Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    -1.541 r  decoder/dut1/IOout_reg[4]_i_2/O
                         net (fo=1, routed)           0.999    -0.542    decoder/dut1/IOout_reg[4]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.299    -0.243 r  decoder/dut1/IOout[4]_i_1/O
                         net (fo=33, routed)          1.408     1.164    programrom/registers_reg[27][31][4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.288 r  programrom/registers[1][4]_i_8/O
                         net (fo=83, routed)          3.154     4.442    decoder/dut1/registers_reg[27][4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  decoder/dut1/registers[1][12]_i_11/O
                         net (fo=2, routed)           0.682     5.248    decoder/dut1/registers[1][12]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  decoder/dut1/registers[1][12]_i_10/O
                         net (fo=4, routed)           0.849     6.221    decoder/dut1/registers[1][12]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.345 r  decoder/dut1/registers[1][10]_i_9/O
                         net (fo=1, routed)           0.967     7.312    programrom/pc_reg[27]_0[10]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  programrom/registers[1][10]_i_6/O
                         net (fo=1, routed)           0.769     8.206    programrom/registers[1][10]_i_6_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  programrom/registers[1][10]_i_4/O
                         net (fo=5, routed)           1.429     9.759    programrom/address[10]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.911 f  programrom/registers[1][31]_i_13/O
                         net (fo=2, routed)           0.875    10.786    programrom/registers[1][31]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.326    11.112 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.381    12.493    regWriteMUX/pc_reg[3]
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.617 r  regWriteMUX/registers[1][5]_i_1/O
                         net (fo=31, routed)          2.815    15.431    decoder/dut1/D[5]
    SLICE_X41Y4          FDCE                                         r  decoder/dut1/registers_reg[24][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.447    63.215    decoder/dut1/clk_out1
    SLICE_X41Y4          FDCE                                         r  decoder/dut1/registers_reg[24][5]/C
                         clock pessimism             -0.569    62.646    
                         clock uncertainty           -0.206    62.440    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)       -0.067    62.373    decoder/dut1/registers_reg[24][5]
  -------------------------------------------------------------------
                         required time                         62.373    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                 46.942    

Slack (MET) :             46.959ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[27][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[26][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.394ns  (logic 2.437ns (12.566%)  route 16.957ns (87.434%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.382ns = ( 63.285 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.566    -3.910    decoder/dut1/clk_out1
    SLICE_X29Y4          FDCE                                         r  decoder/dut1/registers_reg[27][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  decoder/dut1/registers_reg[27][4]/Q
                         net (fo=2, routed)           1.576    -1.877    decoder/dut1/registers_reg[27]_26[4]
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.753 r  decoder/dut1/IOout[4]_i_6/O
                         net (fo=1, routed)           0.000    -1.753    decoder/dut1/IOout[4]_i_6_n_0
    SLICE_X32Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    -1.541 r  decoder/dut1/IOout_reg[4]_i_2/O
                         net (fo=1, routed)           0.999    -0.542    decoder/dut1/IOout_reg[4]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.299    -0.243 r  decoder/dut1/IOout[4]_i_1/O
                         net (fo=33, routed)          1.408     1.164    programrom/registers_reg[27][31][4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.288 r  programrom/registers[1][4]_i_8/O
                         net (fo=83, routed)          3.154     4.442    decoder/dut1/registers_reg[27][4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  decoder/dut1/registers[1][12]_i_11/O
                         net (fo=2, routed)           0.682     5.248    decoder/dut1/registers[1][12]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  decoder/dut1/registers[1][12]_i_10/O
                         net (fo=4, routed)           0.849     6.221    decoder/dut1/registers[1][12]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.345 r  decoder/dut1/registers[1][10]_i_9/O
                         net (fo=1, routed)           0.967     7.312    programrom/pc_reg[27]_0[10]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  programrom/registers[1][10]_i_6/O
                         net (fo=1, routed)           0.769     8.206    programrom/registers[1][10]_i_6_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  programrom/registers[1][10]_i_4/O
                         net (fo=5, routed)           1.429     9.759    programrom/address[10]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.911 f  programrom/registers[1][31]_i_13/O
                         net (fo=2, routed)           0.875    10.786    programrom/registers[1][31]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.326    11.112 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.223    12.335    regWriteMUX/pc_reg[3]
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.459 r  regWriteMUX/registers[1][16]_i_1/O
                         net (fo=31, routed)          3.025    15.484    decoder/dut1/D[16]
    SLICE_X58Y8          FDCE                                         r  decoder/dut1/registers_reg[26][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.517    63.285    decoder/dut1/clk_out1
    SLICE_X58Y8          FDCE                                         r  decoder/dut1/registers_reg[26][16]/C
                         clock pessimism             -0.569    62.716    
                         clock uncertainty           -0.206    62.510    
    SLICE_X58Y8          FDCE (Setup_fdce_C_D)       -0.067    62.443    decoder/dut1/registers_reg[26][16]
  -------------------------------------------------------------------
                         required time                         62.443    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 46.959    

Slack (MET) :             46.977ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[27][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            decoder/dut1/registers_reg[17][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_cpuclk rise@66.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.378ns  (logic 2.437ns (12.576%)  route 16.941ns (87.424%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 63.287 - 66.667 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.566    -3.910    decoder/dut1/clk_out1
    SLICE_X29Y4          FDCE                                         r  decoder/dut1/registers_reg[27][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.454 r  decoder/dut1/registers_reg[27][4]/Q
                         net (fo=2, routed)           1.576    -1.877    decoder/dut1/registers_reg[27]_26[4]
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.753 r  decoder/dut1/IOout[4]_i_6/O
                         net (fo=1, routed)           0.000    -1.753    decoder/dut1/IOout[4]_i_6_n_0
    SLICE_X32Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    -1.541 r  decoder/dut1/IOout_reg[4]_i_2/O
                         net (fo=1, routed)           0.999    -0.542    decoder/dut1/IOout_reg[4]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.299    -0.243 r  decoder/dut1/IOout[4]_i_1/O
                         net (fo=33, routed)          1.408     1.164    programrom/registers_reg[27][31][4]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.288 r  programrom/registers[1][4]_i_8/O
                         net (fo=83, routed)          3.154     4.442    decoder/dut1/registers_reg[27][4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  decoder/dut1/registers[1][12]_i_11/O
                         net (fo=2, routed)           0.682     5.248    decoder/dut1/registers[1][12]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  decoder/dut1/registers[1][12]_i_10/O
                         net (fo=4, routed)           0.849     6.221    decoder/dut1/registers[1][12]_i_10_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.345 r  decoder/dut1/registers[1][10]_i_9/O
                         net (fo=1, routed)           0.967     7.312    programrom/pc_reg[27]_0[10]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  programrom/registers[1][10]_i_6/O
                         net (fo=1, routed)           0.769     8.206    programrom/registers[1][10]_i_6_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.330 r  programrom/registers[1][10]_i_4/O
                         net (fo=5, routed)           1.429     9.759    programrom/address[10]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.911 f  programrom/registers[1][31]_i_13/O
                         net (fo=2, routed)           0.875    10.786    programrom/registers[1][31]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.326    11.112 r  programrom/registers[1][31]_i_4/O
                         net (fo=24, routed)          1.378    12.490    regWriteMUX/pc_reg[3]
    SLICE_X44Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.614 r  regWriteMUX/registers[1][2]_i_1/O
                         net (fo=31, routed)          2.853    15.468    decoder/dut1/D[2]
    SLICE_X62Y4          FDCE                                         r  decoder/dut1/registers_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.519    63.287    decoder/dut1/clk_out1
    SLICE_X62Y4          FDCE                                         r  decoder/dut1/registers_reg[17][2]/C
                         clock pessimism             -0.569    62.718    
                         clock uncertainty           -0.206    62.512    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)       -0.067    62.445    decoder/dut1/registers_reg[17][2]
  -------------------------------------------------------------------
                         required time                         62.445    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                 46.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.558    -0.798    ifetch/clk_out1
    SLICE_X44Y17         FDCE                                         r  ifetch/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  ifetch/pc_reg[26]/Q
                         net (fo=3, routed)           0.082    -0.575    ifetch/pc[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.448 r  ifetch/pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.448    ifetch/pc_reg[24]_i_1_n_4
    SLICE_X44Y17         FDCE                                         r  ifetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.826    -0.756    ifetch/clk_out1
    SLICE_X44Y17         FDCE                                         r  ifetch/pc_reg[27]/C
                         clock pessimism             -0.042    -0.798    
    SLICE_X44Y17         FDCE (Hold_fdce_C_D)         0.105    -0.693    ifetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.268ns (76.268%)  route 0.083ns (23.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.560    -0.796    ifetch/clk_out1
    SLICE_X44Y15         FDCE                                         r  ifetch/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch/pc_reg[18]/Q
                         net (fo=3, routed)           0.083    -0.571    ifetch/pc[18]
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.444 r  ifetch/pc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.444    ifetch/pc_reg[16]_i_1_n_4
    SLICE_X44Y15         FDCE                                         r  ifetch/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.828    -0.754    ifetch/clk_out1
    SLICE_X44Y15         FDCE                                         r  ifetch/pc_reg[19]/C
                         clock pessimism             -0.042    -0.796    
    SLICE_X44Y15         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.268ns (76.268%)  route 0.083ns (23.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.559    -0.797    ifetch/clk_out1
    SLICE_X44Y16         FDCE                                         r  ifetch/pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  ifetch/pc_reg[22]/Q
                         net (fo=3, routed)           0.083    -0.572    ifetch/pc[22]
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.445 r  ifetch/pc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.445    ifetch/pc_reg[20]_i_1_n_4
    SLICE_X44Y16         FDCE                                         r  ifetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827    -0.755    ifetch/clk_out1
    SLICE_X44Y16         FDCE                                         r  ifetch/pc_reg[23]/C
                         clock pessimism             -0.042    -0.797    
    SLICE_X44Y16         FDCE (Hold_fdce_C_D)         0.105    -0.692    ifetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.562    -0.794    ifetch/clk_out1
    SLICE_X44Y11         FDCE                                         r  ifetch/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  ifetch/pc_reg[0]/Q
                         net (fo=3, routed)           0.089    -0.564    ifetch/pc[0]
    SLICE_X44Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.440 r  ifetch/pc_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.440    ifetch/pc_reg[0]_i_1_n_6
    SLICE_X44Y11         FDCE                                         r  ifetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.832    -0.750    ifetch/clk_out1
    SLICE_X44Y11         FDCE                                         r  ifetch/pc_reg[1]/C
                         clock pessimism             -0.044    -0.794    
    SLICE_X44Y11         FDCE (Hold_fdce_C_D)         0.105    -0.689    ifetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.559    -0.797    ifetch/clk_out1
    SLICE_X44Y16         FDCE                                         r  ifetch/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  ifetch/pc_reg[20]/Q
                         net (fo=3, routed)           0.089    -0.567    ifetch/pc[20]
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.443 r  ifetch/pc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.443    ifetch/pc_reg[20]_i_1_n_6
    SLICE_X44Y16         FDCE                                         r  ifetch/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.827    -0.755    ifetch/clk_out1
    SLICE_X44Y16         FDCE                                         r  ifetch/pc_reg[21]/C
                         clock pessimism             -0.042    -0.797    
    SLICE_X44Y16         FDCE (Hold_fdce_C_D)         0.105    -0.692    ifetch/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.653%)  route 0.090ns (25.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.558    -0.798    ifetch/clk_out1
    SLICE_X44Y17         FDCE                                         r  ifetch/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  ifetch/pc_reg[24]/Q
                         net (fo=3, routed)           0.090    -0.567    ifetch/pc[24]
    SLICE_X44Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.443 r  ifetch/pc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.443    ifetch/pc_reg[24]_i_1_n_6
    SLICE_X44Y17         FDCE                                         r  ifetch/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.826    -0.756    ifetch/clk_out1
    SLICE_X44Y17         FDCE                                         r  ifetch/pc_reg[25]/C
                         clock pessimism             -0.042    -0.798    
    SLICE_X44Y17         FDCE (Hold_fdce_C_D)         0.105    -0.693    ifetch/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.560    -0.796    ifetch/clk_out1
    SLICE_X44Y15         FDCE                                         r  ifetch/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch/pc_reg[16]/Q
                         net (fo=3, routed)           0.091    -0.564    ifetch/pc[16]
    SLICE_X44Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.440 r  ifetch/pc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.440    ifetch/pc_reg[16]_i_1_n_6
    SLICE_X44Y15         FDCE                                         r  ifetch/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.828    -0.754    ifetch/clk_out1
    SLICE_X44Y15         FDCE                                         r  ifetch/pc_reg[17]/C
                         clock pessimism             -0.042    -0.796    
    SLICE_X44Y15         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.560    -0.796    ifetch/clk_out1
    SLICE_X44Y13         FDCE                                         r  ifetch/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch/pc_reg[8]/Q
                         net (fo=4, routed)           0.091    -0.564    ifetch/pc[8]
    SLICE_X44Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.440 r  ifetch/pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.440    ifetch/pc_reg[8]_i_1_n_6
    SLICE_X44Y13         FDCE                                         r  ifetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.829    -0.753    ifetch/clk_out1
    SLICE_X44Y13         FDCE                                         r  ifetch/pc_reg[9]/C
                         clock pessimism             -0.043    -0.796    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.560    -0.796    ifetch/clk_out1
    SLICE_X44Y14         FDCE                                         r  ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch/pc_reg[14]/Q
                         net (fo=4, routed)           0.094    -0.561    ifetch/pc[14]
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.434 r  ifetch/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.434    ifetch/pc_reg[12]_i_1_n_4
    SLICE_X44Y14         FDCE                                         r  ifetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.829    -0.753    ifetch/clk_out1
    SLICE_X44Y14         FDCE                                         r  ifetch/pc_reg[15]/C
                         clock pessimism             -0.043    -0.796    
    SLICE_X44Y14         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ifetch/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.268ns (73.710%)  route 0.096ns (26.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.561    -0.795    ifetch/clk_out1
    SLICE_X44Y12         FDCE                                         r  ifetch/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  ifetch/pc_reg[6]/Q
                         net (fo=4, routed)           0.096    -0.558    ifetch/pc[6]
    SLICE_X44Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.431 r  ifetch/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.431    ifetch/pc_reg[4]_i_1_n_4
    SLICE_X44Y12         FDCE                                         r  ifetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.830    -0.752    ifetch/clk_out1
    SLICE_X44Y12         FDCE                                         r  ifetch/pc_reg[7]/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X44Y12         FDCE (Hold_fdce_C_D)         0.105    -0.690    ifetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y10    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y10    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y6     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y6     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X0Y9     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X0Y9     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X0Y13    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X0Y13    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y9     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X1Y9     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       66.667      93.333     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y6     decoder/dut1/registers_reg[10][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X65Y20    decoder/dut1/registers_reg[29][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X65Y20    decoder/dut1/registers_reg[29][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y4     decoder/dut1/registers_reg[29][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y4     decoder/dut1/registers_reg[29][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y4     decoder/dut1/registers_reg[29][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X30Y6     decoder/dut1/registers_reg[29][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X30Y6     decoder/dut1/registers_reg[29][9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X42Y23    switchInput/IOin_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X42Y23    switchInput/IOin_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X58Y10    decoder/dut1/registers_reg[11][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X44Y21    switchInput/IOin_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X45Y21    switchInput/IOin_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X58Y5     decoder/dut1/registers_reg[2][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X50Y2     decoder/dut1/registers_reg[30][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X59Y12    decoder/dut1/registers_reg[30][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X64Y23    decoder/dut1/registers_reg[30][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X59Y3     decoder/dut1/registers_reg[30][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X62Y23    decoder/dut1/registers_reg[12][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X62Y23    decoder/dut1/registers_reg[12][27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.311ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.188ns (23.063%)  route 3.963ns (76.937%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.662     1.229    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.220    95.745    
    SLICE_X35Y20         FDRE (Setup_fdre_C_CE)      -0.205    95.540    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.540    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 94.311    

Slack (MET) :             94.311ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.188ns (23.063%)  route 3.963ns (76.937%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.662     1.229    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.220    95.745    
    SLICE_X35Y20         FDRE (Setup_fdre_C_CE)      -0.205    95.540    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.540    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 94.311    

Slack (MET) :             94.433ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.188ns (23.620%)  route 3.842ns (76.380%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.541     1.108    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.220    95.745    
    SLICE_X35Y19         FDRE (Setup_fdre_C_CE)      -0.205    95.540    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.540    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 94.433    

Slack (MET) :             94.433ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.188ns (23.620%)  route 3.842ns (76.380%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.541     1.108    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.220    95.745    
    SLICE_X35Y19         FDRE (Setup_fdre_C_CE)      -0.205    95.540    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.540    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 94.433    

Slack (MET) :             94.658ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.188ns (24.543%)  route 3.652ns (75.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.351     0.919    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.220    95.745    
    SLICE_X34Y19         FDRE (Setup_fdre_C_CE)      -0.169    95.576    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.576    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 94.658    

Slack (MET) :             94.658ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.188ns (24.543%)  route 3.652ns (75.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.351     0.919    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.569    95.965    
                         clock uncertainty           -0.220    95.745    
    SLICE_X34Y19         FDRE (Setup_fdre_C_CE)      -0.169    95.576    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.576    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 94.658    

Slack (MET) :             94.809ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.188ns (25.327%)  route 3.503ns (74.673%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.826     0.443    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     0.567 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.202     0.769    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X34Y18         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434    96.535    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.569    95.966    
                         clock uncertainty           -0.220    95.746    
    SLICE_X34Y18         FDRE (Setup_fdre_C_CE)      -0.169    95.577    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.577    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 94.809    

Slack (MET) :             94.825ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.188ns (25.127%)  route 3.540ns (74.873%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433     0.050    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X35Y18         LUT4 (Prop_lut4_I0_O)        0.124     0.174 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.632     0.806    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.480    96.056    
                         clock uncertainty           -0.220    95.836    
    SLICE_X36Y18         FDCE (Setup_fdce_C_CE)      -0.205    95.631    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.631    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 94.825    

Slack (MET) :             94.825ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.188ns (25.127%)  route 3.540ns (74.873%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433     0.050    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X35Y18         LUT4 (Prop_lut4_I0_O)        0.124     0.174 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.632     0.806    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.480    96.056    
                         clock uncertainty           -0.220    95.836    
    SLICE_X36Y18         FDCE (Setup_fdce_C_CE)      -0.205    95.631    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.631    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 94.825    

Slack (MET) :             94.825ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.188ns (25.127%)  route 3.540ns (74.873%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.922ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    -3.922    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.456    -3.466 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.694    -2.771    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.152    -2.619 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.640    -1.980    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.332    -1.648 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.141    -0.507    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.433     0.050    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X35Y18         LUT4 (Prop_lut4_I0_O)        0.124     0.174 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.632     0.806    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.480    96.056    
                         clock uncertainty           -0.220    95.836    
    SLICE_X36Y18         FDCE (Setup_fdce_C_CE)      -0.205    95.631    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.631    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 94.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.798    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.522    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.785    
    SLICE_X30Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.602    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.063%)  route 0.290ns (60.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.797    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X36Y15         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDSE (Prop_fdse_C_Q)         0.141    -0.656 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/Q
                         net (fo=8, routed)           0.290    -0.366    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg_n_0_[0]
    SLICE_X34Y15         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_i_1/O
                         net (fo=1, routed)           0.000    -0.321    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read0
    SLICE_X34Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism              0.221    -0.536    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.121    -0.415    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.606    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X31Y22         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y22         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.040    -0.803    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.075    -0.728    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.661 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=5, routed)           0.079    -0.581    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[3]
    SLICE_X30Y20         LUT2 (Prop_lut2_I1_O)        0.045    -0.536 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X30Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.028    -0.789    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.120    -0.669    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.798    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.087    -0.570    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X34Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.525 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.525    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X34Y15         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y15         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.028    -0.785    
    SLICE_X34Y15         FDSE (Hold_fdse_C_D)         0.120    -0.665    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.798    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.523    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.027    -0.785    
    SLICE_X30Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.668    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.798    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.523    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.027    -0.785    
    SLICE_X30Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.670    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.798    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.523    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y17         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.785    
    SLICE_X30Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.676    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.824%)  route 0.130ns (44.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.637 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.507    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X34Y16         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y16         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.785    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.670    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=9, routed)           0.111    -0.549    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[1]
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.504 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.504    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_27
    SLICE_X30Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.760    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y19         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism             -0.028    -0.788    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120    -0.668    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y23    uart_inst/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y22    uart_inst/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X35Y17    uart_inst/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X33Y18    uart_inst/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X33Y17    uart_inst/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y18    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y20    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y15    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y15    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y15    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y15    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y15    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y17    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       96.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.040ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.196ns (56.533%)  route 1.688ns (43.467%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.603     3.081    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     3.559 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     4.261    debounce/ck_div/counter[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.088 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    debounce/ck_div/counter0_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.202 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.202    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.316    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.430 r  debounce/ck_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.430    debounce/ck_div/counter0_carry__2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.652 r  debounce/ck_div/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.987     6.639    debounce/ck_div/data0[17]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.327     6.966 r  debounce/ck_div/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     6.966    debounce/ck_div/counter_0[17]
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[17]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.118   103.006    debounce/ck_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        103.006    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 96.040    

Slack (MET) :             96.198ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.014ns (26.895%)  route 2.756ns (73.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.607     3.086    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     3.604 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.859     4.462    debounce/ck_div/counter[11]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.586 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.253    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.659    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.783 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.949     6.732    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.856 r  debounce/ck_div/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     6.856    debounce/ck_div/counter_0[10]
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism              0.212   103.012    
                         clock uncertainty           -0.035   102.977    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.077   103.054    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        103.054    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 96.198    

Slack (MET) :             96.202ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 2.196ns (59.000%)  route 1.526ns (41.000%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.603     3.081    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     3.559 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     4.261    debounce/ck_div/counter[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.088 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    debounce/ck_div/counter0_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.202 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.202    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.316    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.650 r  debounce/ck_div/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.825     6.474    debounce/ck_div/data0[14]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.329     6.803 r  debounce/ck_div/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     6.803    debounce/ck_div/counter_0[14]
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[14]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.118   103.006    debounce/ck_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        103.006    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 96.202    

Slack (MET) :             96.204ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.014ns (26.909%)  route 2.754ns (73.091%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.607     3.086    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     3.604 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.859     4.462    debounce/ck_div/counter[11]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.586 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.253    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.659    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.783 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.947     6.730    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  debounce/ck_div/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     6.854    debounce/ck_div/counter_0[13]
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
                         clock pessimism              0.212   103.012    
                         clock uncertainty           -0.035   102.977    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.081   103.058    debounce/ck_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        103.058    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                 96.204    

Slack (MET) :             96.207ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.014ns (27.610%)  route 2.659ns (72.390%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.607     3.086    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     3.604 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.859     4.462    debounce/ck_div/counter[11]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.586 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.253    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.659    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.783 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.851     6.634    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.758 r  debounce/ck_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     6.758    debounce/ck_div/clk_out_i_1_n_0
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.077   102.965    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                        102.965    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 96.207    

Slack (MET) :             96.221ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.014ns (27.686%)  route 2.649ns (72.314%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.607     3.086    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     3.604 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.859     4.462    debounce/ck_div/counter[11]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.586 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.253    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.659    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.783 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.841     6.624    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.748 r  debounce/ck_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.748    debounce/ck_div/counter_0[2]
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[2]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.081   102.969    debounce/ck_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        102.969    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 96.221    

Slack (MET) :             96.222ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.040ns (28.119%)  route 2.659ns (71.881%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.607     3.086    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     3.604 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.859     4.462    debounce/ck_div/counter[11]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.586 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.253    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.659    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.783 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.851     6.634    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.150     6.784 r  debounce/ck_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.784    debounce/ck_div/counter_0[1]
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.118   103.006    debounce/ck_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        103.006    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 96.222    

Slack (MET) :             96.230ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.042ns (28.234%)  route 2.649ns (71.766%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.607     3.086    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     3.604 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.859     4.462    debounce/ck_div/counter[11]
    SLICE_X12Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.586 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.253    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.659    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.783 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.841     6.624    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.152     6.776 r  debounce/ck_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.776    debounce/ck_div/counter_0[3]
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.118   103.006    debounce/ck_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        103.006    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 96.230    

Slack (MET) :             96.246ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.180ns (59.143%)  route 1.506ns (40.857%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 102.808 - 100.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.603     3.081    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     3.559 r  debounce/ck_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     4.261    debounce/ck_div/counter[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     5.088 r  debounce/ck_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.088    debounce/ck_div/counter0_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.202 r  debounce/ck_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.202    debounce/ck_div/counter0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.316 r  debounce/ck_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.316    debounce/ck_div/counter0_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.629 r  debounce/ck_div/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.805     6.433    debounce/ck_div/data0[16]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.334     6.767 r  debounce/ck_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     6.767    debounce/ck_div/counter_0[16]
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.400   102.808    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.123   102.931    
                         clock uncertainty           -0.035   102.895    
    SLICE_X14Y20         FDCE (Setup_fdce_C_D)        0.118   103.013    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        103.013    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 96.246    

Slack (MET) :             96.248ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (fpga_clk rise@100.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.014ns (27.161%)  route 2.719ns (72.839%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 102.808 - 100.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.602     3.080    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.518     3.598 f  debounce/ck_div/counter_reg[10]/Q
                         net (fo=2, routed)           0.819     4.417    debounce/ck_div/counter[10]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.541 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.667     5.209    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.333 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.282     5.615    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.739 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.951     6.690    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.814 r  debounce/ck_div/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     6.814    debounce/ck_div/counter_0[11]
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.400   102.808    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism              0.212   103.020    
                         clock uncertainty           -0.035   102.984    
    SLICE_X14Y20         FDCE (Setup_fdce_C_D)        0.077   103.061    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        103.061    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                 96.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.410%)  route 0.162ns (43.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.164     1.147 f  debounce/ck_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.162     1.309    debounce/ck_div/counter[0]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.354 r  debounce/ck_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.354    debounce/ck_div/counter_0[0]
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.841     1.275    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
                         clock pessimism             -0.292     0.983    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.121     1.104    debounce/ck_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@50.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.401ns  (logic 0.212ns (52.898%)  route 0.189ns (47.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 51.385 - 50.000 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.189    51.444    upg_rst
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.045    51.489 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000    51.489    upg_rst_i_1_n_0
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.951    51.385    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.297    51.088    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.124    51.212    upg_rst_reg
  -------------------------------------------------------------------
                         required time                        -51.212    
                         arrival time                          51.489    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 debounce/ck_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.164     1.147 r  debounce/ck_div/clk_out_reg/Q
                         net (fo=3, routed)           0.277     1.424    debounce/ck_div/q_reg
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.469 r  debounce/ck_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.469    debounce/ck_div/clk_out_i_1_n_0
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.841     1.275    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.292     0.983    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.120     1.103    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.295ns (45.280%)  route 0.357ns (54.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.131 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.258    debounce/ck_div/counter[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.357 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.230     1.587    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.048     1.635 r  debounce/ck_div/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.635    debounce/ck_div/counter_0[8]
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.865     1.299    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism             -0.219     1.080    
    SLICE_X12Y19         FDCE (Hold_fdce_C_D)         0.131     1.211    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.295ns (45.003%)  route 0.361ns (54.997%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.131 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.258    debounce/ck_div/counter[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.357 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.234     1.591    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.048     1.639 r  debounce/ck_div/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.639    debounce/ck_div/counter_0[9]
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.865     1.299    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism             -0.219     1.080    
    SLICE_X12Y19         FDCE (Hold_fdce_C_D)         0.131     1.211    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.292ns (45.027%)  route 0.357ns (54.973%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.131 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.258    debounce/ck_div/counter[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.357 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.230     1.587    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.632 r  debounce/ck_div/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.632    debounce/ck_div/counter_0[5]
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.865     1.299    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism             -0.219     1.080    
    SLICE_X12Y19         FDCE (Hold_fdce_C_D)         0.120     1.200    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.292ns (44.750%)  route 0.361ns (55.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.131 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.258    debounce/ck_div/counter[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.357 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.234     1.591    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.636 r  debounce/ck_div/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.636    debounce/ck_div/counter_0[6]
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.865     1.299    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
                         clock pessimism             -0.219     1.080    
    SLICE_X12Y19         FDCE (Hold_fdce_C_D)         0.121     1.201    debounce/ck_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.418ns (63.275%)  route 0.243ns (36.725%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.751     0.997    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.164     1.161 r  debounce/ck_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.103     1.264    debounce/ck_div/counter[11]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.408 r  debounce/ck_div/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.140     1.548    debounce/ck_div/data0[12]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.110     1.658 r  debounce/ck_div/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.658    debounce/ck_div/counter_0[12]
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism             -0.290     0.997    
    SLICE_X14Y20         FDCE (Hold_fdce_C_D)         0.121     1.118    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.290ns (37.471%)  route 0.484ns (62.529%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.131 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.258    debounce/ck_div/counter[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.357 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.357     1.714    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.043     1.757 r  debounce/ck_div/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.757    debounce/ck_div/counter_0[15]
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism             -0.219     1.068    
    SLICE_X14Y20         FDCE (Hold_fdce_C_D)         0.131     1.199    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.290ns (37.471%)  route 0.484ns (62.529%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.737     0.983    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.131 f  debounce/ck_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.258    debounce/ck_div/counter[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.357 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          0.357     1.714    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.043     1.757 r  debounce/ck_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.757    debounce/ck_div/counter_0[16]
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism             -0.219     1.068    
    SLICE_X14Y20         FDCE (Hold_fdce_C_D)         0.131     1.199    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y18  debounce/ck_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y18  debounce/ck_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y20  debounce/ck_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y20  debounce/ck_div/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y20  debounce/ck_div/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y20  debounce/ck_div/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y20  debounce/ck_div/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y20  debounce/ck_div/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y20  debounce/ck_div/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y20  debounce/ck_div/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y18  debounce/ck_div/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y20  debounce/ck_div/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y20  debounce/ck_div/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y20  debounce/ck_div/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y20  debounce/ck_div/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       25.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.368ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.262ns  (logic 0.704ns (7.601%)  route 8.558ns (92.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 132.283 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.280   101.953    programrom/upg_rst_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.077 r  programrom/ram_i_31/O
                         net (fo=4, routed)           3.265   105.342    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.751   132.283    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.623    
                         clock uncertainty           -0.340   131.283    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573   130.710    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.710    
                         arrival time                        -105.342    
  -------------------------------------------------------------------
                         slack                                 25.368    

Slack (MET) :             25.399ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.489ns  (logic 0.580ns (6.112%)  route 8.909ns (93.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 132.541 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.660   101.196    programrom/upg_done_o
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124   101.320 r  programrom/ram_i_33/O
                         net (fo=4, routed)           4.249   105.569    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009   132.541    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.881    
                         clock uncertainty           -0.340   131.541    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.573   130.968    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.968    
                         arrival time                        -105.569    
  -------------------------------------------------------------------
                         slack                                 25.399    

Slack (MET) :             25.408ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.229ns  (logic 0.704ns (7.628%)  route 8.525ns (92.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 132.290 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.280   101.953    programrom/upg_rst_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.077 r  programrom/ram_i_31/O
                         net (fo=4, routed)           3.232   105.309    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.758   132.290    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.630    
                         clock uncertainty           -0.340   131.290    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573   130.717    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.717    
                         arrival time                        -105.309    
  -------------------------------------------------------------------
                         slack                                 25.408    

Slack (MET) :             25.410ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.479ns  (logic 0.704ns (7.427%)  route 8.775ns (92.573%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 132.541 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.270   101.943    programrom/upg_rst_reg
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.067 r  programrom/ram_i_29/O
                         net (fo=4, routed)           3.492   105.559    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009   132.541    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.881    
                         clock uncertainty           -0.340   131.541    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.573   130.968    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.968    
                         arrival time                        -105.559    
  -------------------------------------------------------------------
                         slack                                 25.410    

Slack (MET) :             25.431ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.629ns  (logic 0.580ns (6.024%)  route 9.049ns (93.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 132.541 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          3.738   100.274    programrom/upg_done_o
    SLICE_X41Y20         LUT4 (Prop_lut4_I1_O)        0.124   100.398 r  programrom/ram_i_10/O
                         net (fo=15, routed)          5.310   105.709    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009   132.541    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.881    
                         clock uncertainty           -0.340   131.541    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.402   131.139    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        131.139    
                         arrival time                        -105.709    
  -------------------------------------------------------------------
                         slack                                 25.431    

Slack (MET) :             25.446ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.442ns  (logic 0.704ns (7.456%)  route 8.738ns (92.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 132.541 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.280   101.953    programrom/upg_rst_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.077 r  programrom/ram_i_31/O
                         net (fo=4, routed)           3.446   105.523    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009   132.541    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.881    
                         clock uncertainty           -0.340   131.541    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573   130.968    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.968    
                         arrival time                        -105.523    
  -------------------------------------------------------------------
                         slack                                 25.446    

Slack (MET) :             25.486ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.144ns  (logic 0.704ns (7.699%)  route 8.440ns (92.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 132.283 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.270   101.943    programrom/upg_rst_reg
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.067 r  programrom/ram_i_29/O
                         net (fo=4, routed)           3.157   105.224    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.751   132.283    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.623    
                         clock uncertainty           -0.340   131.283    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.573   130.710    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.710    
                         arrival time                        -105.224    
  -------------------------------------------------------------------
                         slack                                 25.486    

Slack (MET) :             25.488ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.149ns  (logic 0.704ns (7.695%)  route 8.445ns (92.305%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 132.290 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.270   101.943    programrom/upg_rst_reg
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.067 r  programrom/ram_i_29/O
                         net (fo=4, routed)           3.163   105.229    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.758   132.290    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.630    
                         clock uncertainty           -0.340   131.290    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.573   130.717    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.717    
                         arrival time                        -105.229    
  -------------------------------------------------------------------
                         slack                                 25.488    

Slack (MET) :             25.488ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        8.907ns  (logic 0.704ns (7.904%)  route 8.203ns (92.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 132.048 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.013   100.549    dataMem/upg_done_o
    SLICE_X38Y30         LUT2 (Prop_lut2_I0_O)        0.124   100.673 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.749   102.421    programrom/upg_rst_reg
    SLICE_X47Y29         LUT6 (Prop_lut6_I1_O)        0.124   102.545 r  programrom/ram_i_22/O
                         net (fo=4, routed)           2.441   104.987    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.516   132.048    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.388    
                         clock uncertainty           -0.340   131.048    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573   130.475    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.475    
                         arrival time                        -104.987    
  -------------------------------------------------------------------
                         slack                                 25.488    

Slack (MET) :             25.515ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_cpuclk rise@133.333ns - clk_out2_cpuclk rise@100.000ns)
  Data Path Delay:        9.338ns  (logic 0.580ns (6.211%)  route 8.758ns (93.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 132.506 - 133.333 ) 
    Source Clock Delay      (SCD):    -3.920ns = ( 96.080 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.253   101.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    96.080    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.456    96.536 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          4.660   101.196    programrom/upg_done_o
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124   101.320 r  programrom/ram_i_33/O
                         net (fo=4, routed)           4.098   105.418    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y13         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   134.514    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   126.761 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   128.343    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   128.434 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977   130.411    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121   130.532 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.974   132.506    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   131.846    
                         clock uncertainty           -0.340   131.507    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.573   130.934    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        130.934    
                         arrival time                        -105.418    
  -------------------------------------------------------------------
                         slack                                 25.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.186ns (7.085%)  route 2.439ns (92.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.431ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.048     0.391    programrom/upg_done_o
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.436 r  programrom/ram_i_38/O
                         net (fo=4, routed)           1.391     1.827    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.850     0.431    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.706    
                         clock uncertainty            0.340     1.045    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.378     1.423    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.186ns (6.755%)  route 2.568ns (93.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.115     0.457    programrom/upg_done_o
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.502 r  programrom/ram_i_35/O
                         net (fo=4, routed)           1.453     1.955    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.966     0.547    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.822    
                         clock uncertainty            0.340     1.162    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.378     1.540    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.046     0.388    programrom/upg_done_o
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.433 r  programrom/ram_i_37/O
                         net (fo=4, routed)           1.364     1.797    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.802     0.383    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.658    
                         clock uncertainty            0.340     0.997    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.378     1.375    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.186ns (6.955%)  route 2.488ns (93.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.431ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.046     0.388    programrom/upg_done_o
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.433 r  programrom/ram_i_37/O
                         net (fo=4, routed)           1.443     1.876    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.850     0.431    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.706    
                         clock uncertainty            0.340     1.045    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.378     1.423    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.186ns (6.653%)  route 2.610ns (93.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.172     0.514    programrom/upg_done_o
    SLICE_X36Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.559 r  programrom/ram_i_39/O
                         net (fo=4, routed)           1.438     1.997    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.966     0.547    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.822    
                         clock uncertainty            0.340     1.162    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.378     1.540    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.186ns (7.046%)  route 2.454ns (92.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.115     0.457    programrom/upg_done_o
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.502 r  programrom/ram_i_35/O
                         net (fo=4, routed)           1.339     1.841    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.802     0.383    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.658    
                         clock uncertainty            0.340     0.997    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.378     1.375    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.186ns (6.579%)  route 2.641ns (93.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.115     0.457    programrom/upg_done_o
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.502 r  programrom/ram_i_35/O
                         net (fo=4, routed)           1.526     2.028    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.986     0.567    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.842    
                         clock uncertainty            0.340     1.182    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.378     1.560    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.186ns (7.337%)  route 2.349ns (92.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.239     0.581    programrom/upg_done_o
    SLICE_X41Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.626 r  programrom/ram_i_6/O
                         net (fo=15, routed)          1.110     1.736    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.802     0.383    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.658    
                         clock uncertainty            0.340     0.998    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265     1.263    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.186ns (6.614%)  route 2.626ns (93.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.046     0.388    programrom/upg_done_o
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.433 r  programrom/ram_i_37/O
                         net (fo=4, routed)           1.580     2.013    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.966     0.547    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.822    
                         clock uncertainty            0.340     1.162    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.378     1.540    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.186ns (6.613%)  route 2.627ns (93.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=73, routed)          1.048     0.391    programrom/upg_done_o
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.436 r  programrom/ram_i_38/O
                         net (fo=4, routed)           1.578     2.014    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107    -0.474    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055    -0.419 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.966     0.547    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.822    
                         clock uncertainty            0.340     1.162    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.378     1.540    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        7.048ns  (logic 0.648ns (9.194%)  route 6.400ns (90.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 65.875 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.089    54.888    programrom/upg_rst
    SLICE_X41Y20         LUT4 (Prop_lut4_I2_O)        0.124    55.012 r  programrom/ram_i_10/O
                         net (fo=15, routed)          5.310    60.322    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009    65.875    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.875    
                         clock uncertainty           -0.517    65.358    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.402    64.956    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.956    
                         arrival time                         -60.322    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.710ns  (logic 0.648ns (9.657%)  route 6.062ns (90.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 65.840 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.089    54.888    programrom/upg_rst
    SLICE_X41Y20         LUT4 (Prop_lut4_I2_O)        0.124    55.012 r  programrom/ram_i_10/O
                         net (fo=15, routed)          4.972    59.984    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y13         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.974    65.840    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.840    
                         clock uncertainty           -0.517    65.323    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.402    64.921    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.921    
                         arrival time                         -59.984    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.455ns  (logic 0.648ns (10.039%)  route 5.807ns (89.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 65.616 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.151    54.950    programrom/upg_rst
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124    55.074 r  programrom/ram_i_16/O
                         net (fo=15, routed)          4.655    59.729    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.751    65.616    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.616    
                         clock uncertainty           -0.517    65.099    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.402    64.697    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.697    
                         arrival time                         -59.729    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.268ns  (logic 0.772ns (12.317%)  route 5.496ns (87.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 65.616 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.950    54.749    dataMem/upg_rst
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.124    54.873 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.280    56.153    programrom/upg_rst_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.277 r  programrom/ram_i_31/O
                         net (fo=4, routed)           3.265    59.542    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.751    65.616    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.616    
                         clock uncertainty           -0.517    65.099    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573    64.526    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.526    
                         arrival time                         -59.542    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.682ns  (logic 0.648ns (9.698%)  route 6.034ns (90.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 65.875 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.172    54.971    programrom/upg_rst
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.124    55.095 r  programrom/ram_i_11/O
                         net (fo=15, routed)          4.861    59.956    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009    65.875    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.875    
                         clock uncertainty           -0.517    65.358    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.402    64.956    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.956    
                         arrival time                         -59.956    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.234ns  (logic 0.772ns (12.384%)  route 5.462ns (87.616%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.950    54.749    dataMem/upg_rst
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.124    54.873 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.280    56.153    programrom/upg_rst_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.277 r  programrom/ram_i_31/O
                         net (fo=4, routed)           3.232    59.509    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.758    65.623    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.623    
                         clock uncertainty           -0.517    65.106    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573    64.533    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.533    
                         arrival time                         -59.509    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.484ns  (logic 0.772ns (11.906%)  route 5.712ns (88.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 65.875 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.950    54.749    dataMem/upg_rst
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.124    54.873 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.270    56.143    programrom/upg_rst_reg
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.267 r  programrom/ram_i_29/O
                         net (fo=4, routed)           3.492    59.759    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009    65.875    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.875    
                         clock uncertainty           -0.517    65.358    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.573    64.785    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.785    
                         arrival time                         -59.759    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.372ns  (logic 0.648ns (10.170%)  route 5.724ns (89.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 65.616 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.089    54.888    programrom/upg_rst
    SLICE_X41Y20         LUT4 (Prop_lut4_I2_O)        0.124    55.012 r  programrom/ram_i_10/O
                         net (fo=15, routed)          4.634    59.646    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.751    65.616    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.616    
                         clock uncertainty           -0.517    65.099    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.402    64.697    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.697    
                         arrival time                         -59.646    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.448ns  (logic 0.772ns (11.973%)  route 5.676ns (88.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 65.875 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.950    54.749    dataMem/upg_rst
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.124    54.873 r  dataMem/ram_i_50/O
                         net (fo=23, routed)          1.280    56.153    programrom/upg_rst_reg
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.124    56.277 r  programrom/ram_i_31/O
                         net (fo=4, routed)           3.446    59.722    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          2.009    65.875    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.875    
                         clock uncertainty           -0.517    65.358    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573    64.785    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.785    
                         arrival time                         -59.722    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        6.323ns  (logic 0.648ns (10.248%)  route 5.675ns (89.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 65.616 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.086    54.884    programrom/upg_rst
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.124    55.008 r  programrom/ram_i_14/O
                         net (fo=15, routed)          4.589    59.598    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.977    63.744    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.121    63.865 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.751    65.616    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    65.616    
                         clock uncertainty           -0.517    65.099    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.402    64.697    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         64.697    
                         arrival time                         -59.598    
  -------------------------------------------------------------------
                         slack                                  5.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.318ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.677ns  (logic 0.212ns (12.641%)  route 1.465ns (87.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 133.666 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.514   151.769    programrom/upg_rst
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.045   151.814 r  programrom/ram_i_12/O
                         net (fo=15, routed)          0.951   152.765    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.751   133.666    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.666    
                         clock uncertainty            0.517   134.183    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265   134.448    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.448    
                         arrival time                         152.765    
  -------------------------------------------------------------------
                         slack                                 18.318    

Slack (MET) :             18.341ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.689ns  (logic 0.212ns (12.555%)  route 1.477ns (87.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 133.748 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.330   151.586    cpu_state/upg_rst
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.045   151.631 r  cpu_state/ram_i_2/O
                         net (fo=15, routed)          1.146   152.777    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.834   133.748    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.748    
                         clock uncertainty            0.517   134.265    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.171   134.436    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.436    
                         arrival time                         152.777    
  -------------------------------------------------------------------
                         slack                                 18.341    

Slack (MET) :             18.377ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.930ns  (logic 0.212ns (10.983%)  route 1.718ns (89.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 133.860 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.514   151.769    programrom/upg_rst
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.045   151.814 r  programrom/ram_i_12/O
                         net (fo=15, routed)          1.204   153.019    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.946   133.860    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.860    
                         clock uncertainty            0.517   134.377    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265   134.642    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.642    
                         arrival time                         153.019    
  -------------------------------------------------------------------
                         slack                                 18.377    

Slack (MET) :             18.381ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.646ns  (logic 0.212ns (12.876%)  route 1.434ns (87.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 133.666 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.330   151.586    cpu_state/upg_rst
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.045   151.631 r  cpu_state/ram_i_2/O
                         net (fo=15, routed)          1.104   152.735    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.751   133.666    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.666    
                         clock uncertainty            0.517   134.183    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.171   134.354    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.354    
                         arrival time                         152.735    
  -------------------------------------------------------------------
                         slack                                 18.381    

Slack (MET) :             18.386ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.796ns  (logic 0.212ns (11.802%)  route 1.584ns (88.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 133.717 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.475   151.730    programrom/upg_rst
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.045   151.775 r  programrom/ram_i_6/O
                         net (fo=15, routed)          1.110   152.885    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.802   133.717    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.717    
                         clock uncertainty            0.517   134.233    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265   134.498    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.498    
                         arrival time                         152.885    
  -------------------------------------------------------------------
                         slack                                 18.386    

Slack (MET) :             18.394ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.607ns  (logic 0.212ns (13.190%)  route 1.395ns (86.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 133.520 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.475   151.730    programrom/upg_rst
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.045   151.775 r  programrom/ram_i_6/O
                         net (fo=15, routed)          0.921   152.696    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.605   133.520    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.520    
                         clock uncertainty            0.517   134.037    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265   134.302    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.302    
                         arrival time                         152.696    
  -------------------------------------------------------------------
                         slack                                 18.394    

Slack (MET) :             18.398ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.743ns  (logic 0.218ns (12.509%)  route 1.525ns (87.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 133.716 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.357   151.613    programrom/upg_rst
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.051   151.664 r  programrom/ram_i_9/O
                         net (fo=15, routed)          1.167   152.831    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.802   133.716    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.716    
                         clock uncertainty            0.517   134.233    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.200   134.433    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.433    
                         arrival time                         152.831    
  -------------------------------------------------------------------
                         slack                                 18.398    

Slack (MET) :             18.398ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.808ns  (logic 0.212ns (11.723%)  route 1.596ns (88.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 133.717 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.514   151.769    programrom/upg_rst
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.045   151.814 r  programrom/ram_i_12/O
                         net (fo=15, routed)          1.083   152.897    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.802   133.717    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.717    
                         clock uncertainty            0.517   134.233    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.265   134.498    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.498    
                         arrival time                         152.897    
  -------------------------------------------------------------------
                         slack                                 18.398    

Slack (MET) :             18.398ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.757ns  (logic 0.212ns (12.063%)  route 1.545ns (87.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 133.666 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.475   151.730    programrom/upg_rst
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.045   151.775 r  programrom/ram_i_6/O
                         net (fo=15, routed)          1.071   152.846    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.751   133.666    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.666    
                         clock uncertainty            0.517   134.183    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265   134.448    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.448    
                         arrival time                         152.846    
  -------------------------------------------------------------------
                         slack                                 18.398    

Slack (MET) :             18.410ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.966ns  (logic 0.212ns (10.783%)  route 1.754ns (89.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns = ( 133.863 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.475   151.730    programrom/upg_rst
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.045   151.775 r  programrom/ram_i_6/O
                         net (fo=15, routed)          1.280   153.055    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.107   132.859    dataMem/clk_out1
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.055   132.914 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.949   133.863    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   133.863    
                         clock uncertainty            0.517   134.380    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265   134.645    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -134.645    
                         arrival time                         153.055    
  -------------------------------------------------------------------
                         slack                                 18.410    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       52.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.774ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.431ns  (logic 0.648ns (18.889%)  route 2.783ns (81.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.242    56.041    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    56.165 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.540    56.705    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.000    96.534    
                         clock uncertainty           -0.531    96.003    
    SLICE_X34Y19         FDRE (Setup_fdre_C_R)       -0.524    95.479    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.479    
                         arrival time                         -56.705    
  -------------------------------------------------------------------
                         slack                                 38.774    

Slack (MET) :             38.774ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.431ns  (logic 0.648ns (18.889%)  route 2.783ns (81.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.242    56.041    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    56.165 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.540    56.705    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.000    96.534    
                         clock uncertainty           -0.531    96.003    
    SLICE_X34Y19         FDRE (Setup_fdre_C_R)       -0.524    95.479    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.479    
                         arrival time                         -56.705    
  -------------------------------------------------------------------
                         slack                                 38.774    

Slack (MET) :             38.867ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.433ns  (logic 0.648ns (18.877%)  route 2.785ns (81.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.242    56.041    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    56.165 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.543    56.707    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.000    96.534    
                         clock uncertainty           -0.531    96.003    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    95.574    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.574    
                         arrival time                         -56.707    
  -------------------------------------------------------------------
                         slack                                 38.867    

Slack (MET) :             38.867ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.433ns  (logic 0.648ns (18.877%)  route 2.785ns (81.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.242    56.041    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.124    56.165 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.543    56.707    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.000    96.534    
                         clock uncertainty           -0.531    96.003    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    95.574    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.574    
                         arrival time                         -56.707    
  -------------------------------------------------------------------
                         slack                                 38.867    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.299ns  (logic 0.648ns (19.644%)  route 2.651ns (80.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.927    55.726    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.124    55.850 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.724    56.573    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X30Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X30Y18         FDRE (Setup_fdre_C_R)       -0.524    95.481    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         95.481    
                         arrival time                         -56.573    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.299ns  (logic 0.648ns (19.644%)  route 2.651ns (80.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.927    55.726    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.124    55.850 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.724    56.573    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X30Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X30Y18         FDRE (Setup_fdre_C_R)       -0.524    95.481    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         95.481    
                         arrival time                         -56.573    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.299ns  (logic 0.648ns (19.644%)  route 2.651ns (80.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.927    55.726    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.124    55.850 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.724    56.573    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X30Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X30Y18         FDRE (Setup_fdre_C_R)       -0.524    95.481    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         95.481    
                         arrival time                         -56.573    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             39.088ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.118ns  (logic 0.648ns (20.785%)  route 2.470ns (79.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.927    55.726    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.124    55.850 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.543    56.392    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X30Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434    96.535    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y20         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000    96.535    
                         clock uncertainty           -0.531    96.004    
    SLICE_X30Y20         FDRE (Setup_fdre_C_R)       -0.524    95.480    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         95.480    
                         arrival time                         -56.392    
  -------------------------------------------------------------------
                         slack                                 39.088    

Slack (MET) :             39.097ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.210ns  (logic 0.648ns (20.187%)  route 2.562ns (79.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.833    55.632    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.124    55.756 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.729    56.485    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X29Y16         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440    96.541    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X29Y16         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism              0.000    96.541    
                         clock uncertainty           -0.531    96.010    
    SLICE_X29Y16         FDSE (Setup_fdse_C_S)       -0.429    95.581    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         95.581    
                         arrival time                         -56.485    
  -------------------------------------------------------------------
                         slack                                 39.097    

Slack (MET) :             39.123ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.400ns  (logic 0.648ns (19.057%)  route 2.752ns (80.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.090    55.889    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    56.013 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.662    56.675    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    96.534    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.000    96.534    
                         clock uncertainty           -0.531    96.003    
    SLICE_X35Y20         FDRE (Setup_fdre_C_CE)      -0.205    95.798    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.798    
                         arrival time                         -56.675    
  -------------------------------------------------------------------
                         slack                                 39.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.086ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.858ns  (logic 0.212ns (24.717%)  route 0.646ns (75.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.646    51.901    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.045    51.946 r  uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000    51.946    uart_inst/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.531    -0.232    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.092    -0.140    uart_inst/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          51.946    
  -------------------------------------------------------------------
                         slack                                 52.086    

Slack (MET) :             52.115ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.871ns  (logic 0.167ns (19.184%)  route 0.704ns (80.816%))
  Logic Levels:           0  
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.704    51.959    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X29Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y18         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.531    -0.227    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.071    -0.156    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          51.959    
  -------------------------------------------------------------------
                         slack                                 52.115    

Slack (MET) :             52.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.915ns  (logic 0.212ns (23.168%)  route 0.703ns (76.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.703    51.959    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.045    52.004 r  uart_inst/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000    52.004    uart_inst/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X35Y18         FDCE                                         r  uart_inst/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.760    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  uart_inst/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.000    -0.760    
                         clock uncertainty            0.531    -0.229    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.092    -0.137    uart_inst/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          52.004    
  -------------------------------------------------------------------
                         slack                                 52.141    

Slack (MET) :             52.161ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.827ns  (logic 0.167ns (20.187%)  route 0.660ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.660    51.916    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X32Y17         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X32Y17         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.531    -0.227    
    SLICE_X32Y17         FDRE (Hold_fdre_C_R)        -0.018    -0.245    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          51.916    
  -------------------------------------------------------------------
                         slack                                 52.161    

Slack (MET) :             52.161ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.827ns  (logic 0.167ns (20.187%)  route 0.660ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.660    51.916    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X32Y17         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X32Y17         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.531    -0.227    
    SLICE_X32Y17         FDSE (Hold_fdse_C_S)        -0.018    -0.245    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          51.916    
  -------------------------------------------------------------------
                         slack                                 52.161    

Slack (MET) :             52.162ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.939ns  (logic 0.212ns (22.574%)  route 0.727ns (77.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.727    51.983    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045    52.028 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[7].fifo_din[7]_i_1/O
                         net (fo=1, routed)           0.000    52.028    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_5_out
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.531    -0.226    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.092    -0.134    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          52.028    
  -------------------------------------------------------------------
                         slack                                 52.162    

Slack (MET) :             52.162ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.939ns  (logic 0.212ns (22.574%)  route 0.727ns (77.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.727    51.983    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045    52.028 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=1, routed)           0.000    52.028    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_2_out
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y16         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.531    -0.226    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.092    -0.134    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          52.028    
  -------------------------------------------------------------------
                         slack                                 52.162    

Slack (MET) :             52.179ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.873ns  (logic 0.167ns (19.123%)  route 0.706ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.706    51.962    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X34Y15         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y15         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.531    -0.226    
    SLICE_X34Y15         FDSE (Hold_fdse_C_S)         0.009    -0.217    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          51.962    
  -------------------------------------------------------------------
                         slack                                 52.179    

Slack (MET) :             52.179ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.873ns  (logic 0.167ns (19.123%)  route 0.706ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.706    51.962    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X34Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.531    -0.226    
    SLICE_X34Y15         FDRE (Hold_fdre_C_R)         0.009    -0.217    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          51.962    
  -------------------------------------------------------------------
                         slack                                 52.179    

Slack (MET) :             52.179ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.873ns  (logic 0.167ns (19.123%)  route 0.706ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.706    51.962    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X34Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.757    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y15         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.531    -0.226    
    SLICE_X34Y15         FDRE (Hold_fdre_C_R)         0.009    -0.217    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          51.962    
  -------------------------------------------------------------------
                         slack                                 52.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[12][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.415ns  (logic 0.648ns (11.966%)  route 4.767ns (88.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.381ns = ( 63.286 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         3.386    58.690    decoder/dut1/registers_reg[17][7]_0
    SLICE_X58Y4          FDCE                                         f  decoder/dut1/registers_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.518    63.286    decoder/dut1/clk_out1
    SLICE_X58Y4          FDCE                                         r  decoder/dut1/registers_reg[12][6]/C
                         clock pessimism              0.000    63.286    
                         clock uncertainty           -0.517    62.769    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405    62.364    decoder/dut1/registers_reg[12][6]
  -------------------------------------------------------------------
                         required time                         62.364    
                         arrival time                         -58.690    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.214ns  (logic 0.648ns (12.428%)  route 4.566ns (87.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.381ns = ( 63.286 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         3.185    58.489    decoder/dut1/registers_reg[17][7]_0
    SLICE_X58Y5          FDCE                                         f  decoder/dut1/registers_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.518    63.286    decoder/dut1/clk_out1
    SLICE_X58Y5          FDCE                                         r  decoder/dut1/registers_reg[2][6]/C
                         clock pessimism              0.000    63.286    
                         clock uncertainty           -0.517    62.769    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405    62.364    decoder/dut1/registers_reg[2][6]
  -------------------------------------------------------------------
                         required time                         62.364    
                         arrival time                         -58.489    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[4][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.067ns  (logic 0.648ns (12.789%)  route 4.419ns (87.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 63.220 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         3.038    58.341    decoder/dut1/registers_reg[17][7]_0
    SLICE_X55Y5          FDCE                                         f  decoder/dut1/registers_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.452    63.220    decoder/dut1/clk_out1
    SLICE_X55Y5          FDCE                                         r  decoder/dut1/registers_reg[4][6]/C
                         clock pessimism              0.000    63.220    
                         clock uncertainty           -0.517    62.703    
    SLICE_X55Y5          FDCE (Recov_fdce_C_CLR)     -0.405    62.298    decoder/dut1/registers_reg[4][6]
  -------------------------------------------------------------------
                         required time                         62.298    
                         arrival time                         -58.341    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[31][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.061ns  (logic 0.648ns (12.805%)  route 4.413ns (87.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 63.220 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         3.032    58.335    decoder/dut1/registers_reg[17][7]_0
    SLICE_X55Y3          FDCE                                         f  decoder/dut1/registers_reg[31][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.452    63.220    decoder/dut1/clk_out1
    SLICE_X55Y3          FDCE                                         r  decoder/dut1/registers_reg[31][6]/C
                         clock pessimism              0.000    63.220    
                         clock uncertainty           -0.517    62.703    
    SLICE_X55Y3          FDCE (Recov_fdce_C_CLR)     -0.405    62.298    decoder/dut1/registers_reg[31][6]
  -------------------------------------------------------------------
                         required time                         62.298    
                         arrival time                         -58.335    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[11][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.067ns  (logic 0.648ns (12.789%)  route 4.419ns (87.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 63.220 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         3.038    58.341    decoder/dut1/registers_reg[17][7]_0
    SLICE_X54Y5          FDCE                                         f  decoder/dut1/registers_reg[11][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.452    63.220    decoder/dut1/clk_out1
    SLICE_X54Y5          FDCE                                         r  decoder/dut1/registers_reg[11][6]/C
                         clock pessimism              0.000    63.220    
                         clock uncertainty           -0.517    62.703    
    SLICE_X54Y5          FDCE (Recov_fdce_C_CLR)     -0.319    62.384    decoder/dut1/registers_reg[11][6]
  -------------------------------------------------------------------
                         required time                         62.384    
                         arrival time                         -58.341    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        5.061ns  (logic 0.648ns (12.805%)  route 4.413ns (87.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 63.220 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         3.032    58.335    decoder/dut1/registers_reg[17][7]_0
    SLICE_X54Y3          FDCE                                         f  decoder/dut1/registers_reg[30][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.452    63.220    decoder/dut1/clk_out1
    SLICE_X54Y3          FDCE                                         r  decoder/dut1/registers_reg[30][6]/C
                         clock pessimism              0.000    63.220    
                         clock uncertainty           -0.517    62.703    
    SLICE_X54Y3          FDCE (Recov_fdce_C_CLR)     -0.319    62.384    decoder/dut1/registers_reg[30][6]
  -------------------------------------------------------------------
                         required time                         62.384    
                         arrival time                         -58.335    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[8][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        4.921ns  (logic 0.648ns (13.168%)  route 4.273ns (86.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 63.220 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         2.892    58.195    decoder/dut1/registers_reg[17][7]_0
    SLICE_X55Y4          FDCE                                         f  decoder/dut1/registers_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.452    63.220    decoder/dut1/clk_out1
    SLICE_X55Y4          FDCE                                         r  decoder/dut1/registers_reg[8][6]/C
                         clock pessimism              0.000    63.220    
                         clock uncertainty           -0.517    62.703    
    SLICE_X55Y4          FDCE (Recov_fdce_C_CLR)     -0.405    62.298    decoder/dut1/registers_reg[8][6]
  -------------------------------------------------------------------
                         required time                         62.298    
                         arrival time                         -58.195    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[24][22]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        4.918ns  (logic 0.648ns (13.177%)  route 4.270ns (86.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 63.277 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.802    55.601    decoder/dut1/upg_rst
    SLICE_X45Y14         LUT2 (Prop_lut2_I1_O)        0.124    55.725 f  decoder/dut1/registers[1][21]_i_2/O
                         net (fo=120, routed)         2.467    58.192    decoder/dut1/registers_reg[17][22]_0
    SLICE_X65Y18         FDCE                                         f  decoder/dut1/registers_reg[24][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.509    63.277    decoder/dut1/clk_out1
    SLICE_X65Y18         FDCE                                         r  decoder/dut1/registers_reg[24][22]/C
                         clock pessimism              0.000    63.277    
                         clock uncertainty           -0.517    62.760    
    SLICE_X65Y18         FDCE (Recov_fdce_C_CLR)     -0.405    62.355    decoder/dut1/registers_reg[24][22]
  -------------------------------------------------------------------
                         required time                         62.355    
                         arrival time                         -58.192    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[3][6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        4.841ns  (logic 0.648ns (13.384%)  route 4.193ns (86.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.446ns = ( 63.221 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.381    55.180    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.304 f  decoder/dut1/registers[1][6]_i_2/O
                         net (fo=120, routed)         2.812    58.116    decoder/dut1/registers_reg[17][7]_0
    SLICE_X57Y5          FDCE                                         f  decoder/dut1/registers_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.453    63.221    decoder/dut1/clk_out1
    SLICE_X57Y5          FDCE                                         r  decoder/dut1/registers_reg[3][6]/C
                         clock pessimism              0.000    63.221    
                         clock uncertainty           -0.517    62.704    
    SLICE_X57Y5          FDCE (Recov_fdce_C_CLR)     -0.405    62.299    decoder/dut1/registers_reg[3][6]
  -------------------------------------------------------------------
                         required time                         62.299    
                         arrival time                         -58.116    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[18][26]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_cpuclk rise@66.667ns - fpga_clk fall@50.000ns)
  Data Path Delay:        4.892ns  (logic 0.648ns (13.247%)  route 4.244ns (86.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 63.275 - 66.667 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.008    54.807    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124    54.931 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         3.236    58.166    decoder/dut1/registers_reg[1][29]_0
    SLICE_X61Y20         FDCE                                         f  decoder/dut1/registers_reg[18][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     66.667    66.667 r  
    P17                  IBUF                         0.000    66.667 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181    67.848    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    60.094 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    61.676    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.767 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.507    63.275    decoder/dut1/clk_out1
    SLICE_X61Y20         FDCE                                         r  decoder/dut1/registers_reg[18][26]/C
                         clock pessimism              0.000    63.275    
                         clock uncertainty           -0.517    62.758    
    SLICE_X61Y20         FDCE (Recov_fdce_C_CLR)     -0.405    62.353    decoder/dut1/registers_reg[18][26]
  -------------------------------------------------------------------
                         required time                         62.353    
                         arrival time                         -58.166    
  -------------------------------------------------------------------
                         slack                                  4.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.974ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[30][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.911ns  (logic 0.212ns (23.273%)  route 0.699ns (76.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 132.575 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.196   151.999    decoder/dut1/registers_reg[1][29]_0
    SLICE_X42Y18         FDCE                                         f  decoder/dut1/registers_reg[30][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.824   132.575    decoder/dut1/clk_out1
    SLICE_X42Y18         FDCE                                         r  decoder/dut1/registers_reg[30][29]/C
                         clock pessimism              0.000   132.575    
                         clock uncertainty            0.517   133.092    
    SLICE_X42Y18         FDCE (Remov_fdce_C_CLR)     -0.067   133.025    decoder/dut1/registers_reg[30][29]
  -------------------------------------------------------------------
                         required time                       -133.025    
                         arrival time                         151.999    
  -------------------------------------------------------------------
                         slack                                 18.974    

Slack (MET) :             19.009ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[16][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.919ns  (logic 0.212ns (23.057%)  route 0.707ns (76.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 132.574 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.205   152.008    decoder/dut1/registers_reg[1][29]_0
    SLICE_X41Y19         FDCE                                         f  decoder/dut1/registers_reg[16][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.823   132.574    decoder/dut1/clk_out1
    SLICE_X41Y19         FDCE                                         r  decoder/dut1/registers_reg[16][29]/C
                         clock pessimism              0.000   132.574    
                         clock uncertainty            0.517   133.091    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092   132.999    decoder/dut1/registers_reg[16][29]
  -------------------------------------------------------------------
                         required time                       -132.999    
                         arrival time                         152.008    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.013ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[28][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.924ns  (logic 0.212ns (22.948%)  route 0.712ns (77.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 132.574 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.209   152.012    decoder/dut1/registers_reg[1][29]_0
    SLICE_X40Y19         FDCE                                         f  decoder/dut1/registers_reg[28][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.823   132.574    decoder/dut1/clk_out1
    SLICE_X40Y19         FDCE                                         r  decoder/dut1/registers_reg[28][29]/C
                         clock pessimism              0.000   132.574    
                         clock uncertainty            0.517   133.091    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092   132.999    decoder/dut1/registers_reg[28][29]
  -------------------------------------------------------------------
                         required time                       -132.999    
                         arrival time                         152.012    
  -------------------------------------------------------------------
                         slack                                 19.013    

Slack (MET) :             19.033ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[25][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.943ns  (logic 0.212ns (22.475%)  route 0.731ns (77.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 132.573 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.228   152.032    decoder/dut1/registers_reg[1][29]_0
    SLICE_X40Y20         FDCE                                         f  decoder/dut1/registers_reg[25][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.822   132.573    decoder/dut1/clk_out1
    SLICE_X40Y20         FDCE                                         r  decoder/dut1/registers_reg[25][29]/C
                         clock pessimism              0.000   132.573    
                         clock uncertainty            0.517   133.090    
    SLICE_X40Y20         FDCE (Remov_fdce_C_CLR)     -0.092   132.998    decoder/dut1/registers_reg[25][29]
  -------------------------------------------------------------------
                         required time                       -132.998    
                         arrival time                         152.032    
  -------------------------------------------------------------------
                         slack                                 19.033    

Slack (MET) :             19.042ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[22][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.955ns  (logic 0.212ns (22.196%)  route 0.743ns (77.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 132.576 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.240   152.044    decoder/dut1/registers_reg[1][29]_0
    SLICE_X41Y17         FDCE                                         f  decoder/dut1/registers_reg[22][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.825   132.576    decoder/dut1/clk_out1
    SLICE_X41Y17         FDCE                                         r  decoder/dut1/registers_reg[22][29]/C
                         clock pessimism              0.000   132.576    
                         clock uncertainty            0.517   133.093    
    SLICE_X41Y17         FDCE (Remov_fdce_C_CLR)     -0.092   133.001    decoder/dut1/registers_reg[22][29]
  -------------------------------------------------------------------
                         required time                       -133.001    
                         arrival time                         152.044    
  -------------------------------------------------------------------
                         slack                                 19.042    

Slack (MET) :             19.047ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[27][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.959ns  (logic 0.212ns (22.095%)  route 0.747ns (77.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 132.576 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.245   152.048    decoder/dut1/registers_reg[1][29]_0
    SLICE_X40Y17         FDCE                                         f  decoder/dut1/registers_reg[27][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.825   132.576    decoder/dut1/clk_out1
    SLICE_X40Y17         FDCE                                         r  decoder/dut1/registers_reg[27][29]/C
                         clock pessimism              0.000   132.576    
                         clock uncertainty            0.517   133.093    
    SLICE_X40Y17         FDCE (Remov_fdce_C_CLR)     -0.092   133.001    decoder/dut1/registers_reg[27][29]
  -------------------------------------------------------------------
                         required time                       -133.001    
                         arrival time                         152.048    
  -------------------------------------------------------------------
                         slack                                 19.047    

Slack (MET) :             19.047ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/IOout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.958ns  (logic 0.212ns (22.135%)  route 0.746ns (77.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 132.574 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.484   151.739    dataMem/upg_rst
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.045   151.784 f  dataMem/pc[28]_i_2/O
                         net (fo=72, routed)          0.262   152.046    dataMem/IOout_reg[0]_0
    SLICE_X45Y29         FDCE                                         f  dataMem/IOout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.823   132.574    dataMem/clk_out1
    SLICE_X45Y29         FDCE                                         r  dataMem/IOout_reg[8]/C
                         clock pessimism              0.000   132.574    
                         clock uncertainty            0.517   133.091    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092   132.999    dataMem/IOout_reg[8]
  -------------------------------------------------------------------
                         required time                       -132.999    
                         arrival time                         152.046    
  -------------------------------------------------------------------
                         slack                                 19.047    

Slack (MET) :             19.051ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/IOout_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        0.962ns  (logic 0.212ns (22.035%)  route 0.750ns (77.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 132.574 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.484   151.739    dataMem/upg_rst
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.045   151.784 f  dataMem/pc[28]_i_2/O
                         net (fo=72, routed)          0.266   152.051    dataMem/IOout_reg[0]_0
    SLICE_X44Y29         FDCE                                         f  dataMem/IOout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.823   132.574    dataMem/clk_out1
    SLICE_X44Y29         FDCE                                         r  dataMem/IOout_reg[31]/C
                         clock pessimism              0.000   132.574    
                         clock uncertainty            0.517   133.091    
    SLICE_X44Y29         FDCE (Remov_fdce_C_CLR)     -0.092   132.999    dataMem/IOout_reg[31]
  -------------------------------------------------------------------
                         required time                       -132.999    
                         arrival time                         152.051    
  -------------------------------------------------------------------
                         slack                                 19.051    

Slack (MET) :             19.075ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[24][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.014ns  (logic 0.212ns (20.902%)  route 0.802ns (79.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 132.577 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.299   152.103    decoder/dut1/registers_reg[1][29]_0
    SLICE_X42Y16         FDCE                                         f  decoder/dut1/registers_reg[24][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.826   132.577    decoder/dut1/clk_out1
    SLICE_X42Y16         FDCE                                         r  decoder/dut1/registers_reg[24][29]/C
                         clock pessimism              0.000   132.577    
                         clock uncertainty            0.517   133.094    
    SLICE_X42Y16         FDCE (Remov_fdce_C_CLR)     -0.067   133.027    decoder/dut1/registers_reg[24][29]
  -------------------------------------------------------------------
                         required time                       -133.027    
                         arrival time                         152.103    
  -------------------------------------------------------------------
                         slack                                 19.075    

Slack (MET) :             19.090ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/dut1/registers_reg[19][29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out1_cpuclk rise@133.333ns - fpga_clk fall@150.000ns)
  Data Path Delay:        1.002ns  (logic 0.212ns (21.156%)  route 0.790ns (78.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 132.575 - 133.333 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 151.088 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000   150.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246   150.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842   151.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   151.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.503   151.758    decoder/dut1/upg_rst
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045   151.803 f  decoder/dut1/registers[1][29]_i_2/O
                         net (fo=120, routed)         0.287   152.091    decoder/dut1/registers_reg[1][29]_0
    SLICE_X41Y18         FDCE                                         f  decoder/dut1/registers_reg[19][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    133.333   133.333 r  
    P17                  IBUF                         0.000   133.333 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481   133.814    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   131.173 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   131.723    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   131.752 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.824   132.575    decoder/dut1/clk_out1
    SLICE_X41Y18         FDCE                                         r  decoder/dut1/registers_reg[19][29]/C
                         clock pessimism              0.000   132.575    
                         clock uncertainty            0.517   133.092    
    SLICE_X41Y18         FDCE (Remov_fdce_C_CLR)     -0.092   133.000    decoder/dut1/registers_reg[19][29]
  -------------------------------------------------------------------
                         required time                       -133.000    
                         arrival time                         152.091    
  -------------------------------------------------------------------
                         slack                                 19.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       39.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       52.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.530ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.801ns  (logic 0.524ns (18.711%)  route 2.277ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        -6.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.277    56.075    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X33Y14         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440    96.541    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[13]/C
                         clock pessimism              0.000    96.541    
                         clock uncertainty           -0.531    96.010    
    SLICE_X33Y14         FDCE (Recov_fdce_C_CLR)     -0.405    95.605    uart_inst/inst/upg_inst/wwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                         -56.075    
  -------------------------------------------------------------------
                         slack                                 39.530    

Slack (MET) :             39.530ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.801ns  (logic 0.524ns (18.711%)  route 2.277ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        -6.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         2.277    56.075    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X33Y14         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440    96.541    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y14         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[2]/C
                         clock pessimism              0.000    96.541    
                         clock uncertainty           -0.531    96.010    
    SLICE_X33Y14         FDCE (Recov_fdce_C_CLR)     -0.405    95.605    uart_inst/inst/upg_inst/wwait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                         -56.075    
  -------------------------------------------------------------------
                         slack                                 39.530    

Slack (MET) :             39.832ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.494ns  (logic 0.524ns (21.012%)  route 1.970ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.970    55.768    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X36Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.768    
  -------------------------------------------------------------------
                         slack                                 39.832    

Slack (MET) :             39.832ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.494ns  (logic 0.524ns (21.012%)  route 1.970ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.970    55.768    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X36Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.768    
  -------------------------------------------------------------------
                         slack                                 39.832    

Slack (MET) :             39.832ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.494ns  (logic 0.524ns (21.012%)  route 1.970ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.970    55.768    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X36Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.768    
  -------------------------------------------------------------------
                         slack                                 39.832    

Slack (MET) :             39.832ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.494ns  (logic 0.524ns (21.012%)  route 1.970ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.970    55.768    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X36Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.768    
  -------------------------------------------------------------------
                         slack                                 39.832    

Slack (MET) :             39.836ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.490ns  (logic 0.524ns (21.048%)  route 1.966ns (78.952%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.966    55.764    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X37Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X37Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.764    
  -------------------------------------------------------------------
                         slack                                 39.836    

Slack (MET) :             39.836ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.490ns  (logic 0.524ns (21.048%)  route 1.966ns (78.952%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.966    55.764    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X37Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X37Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.764    
  -------------------------------------------------------------------
                         slack                                 39.836    

Slack (MET) :             39.836ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.490ns  (logic 0.524ns (21.048%)  route 1.966ns (78.952%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.966    55.764    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X37Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X37Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.764    
  -------------------------------------------------------------------
                         slack                                 39.836    

Slack (MET) :             39.836ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        2.490ns  (logic 0.524ns (21.048%)  route 1.966ns (78.952%))
  Logic Levels:           0  
  Clock Path Skew:        -6.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 f  upg_rst_reg/Q
                         net (fo=405, routed)         1.966    55.764    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X37Y18         FDCE                                         f  uart_inst/inst/upg_inst/msg_indx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.000    96.536    
                         clock uncertainty           -0.531    96.005    
    SLICE_X37Y18         FDCE (Recov_fdce_C_CLR)     -0.405    95.600    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.600    
                         arrival time                         -55.764    
  -------------------------------------------------------------------
                         slack                                 39.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.045ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.655ns  (logic 0.167ns (25.483%)  route 0.488ns (74.518%))
  Logic Levels:           0  
  Clock Path Skew:        -1.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.488    51.744    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y23         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.531    -0.234    
    SLICE_X30Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    uart_inst/inst/upg_inst/RCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          51.744    
  -------------------------------------------------------------------
                         slack                                 52.045    

Slack (MET) :             52.045ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rdStat_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.655ns  (logic 0.167ns (25.483%)  route 0.488ns (74.518%))
  Logic Levels:           0  
  Clock Path Skew:        -1.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.488    51.744    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y23         FDCE                                         f  uart_inst/inst/upg_inst/rdStat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y23         FDCE                                         r  uart_inst/inst/upg_inst/rdStat_reg/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.531    -0.234    
    SLICE_X30Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    uart_inst/inst/upg_inst/rdStat_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          51.744    
  -------------------------------------------------------------------
                         slack                                 52.045    

Slack (MET) :             52.125ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.738ns  (logic 0.167ns (22.638%)  route 0.571ns (77.363%))
  Logic Levels:           0  
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.571    51.826    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y22         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[0]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.531    -0.232    
    SLICE_X30Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    uart_inst/inst/upg_inst/RCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          51.826    
  -------------------------------------------------------------------
                         slack                                 52.125    

Slack (MET) :             52.125ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.738ns  (logic 0.167ns (22.638%)  route 0.571ns (77.363%))
  Logic Levels:           0  
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.571    51.826    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y22         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[2]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.531    -0.232    
    SLICE_X30Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    uart_inst/inst/upg_inst/RCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          51.826    
  -------------------------------------------------------------------
                         slack                                 52.125    

Slack (MET) :             52.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.754ns  (logic 0.167ns (22.141%)  route 0.587ns (77.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.587    51.843    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y21         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[10]/C
                         clock pessimism              0.000    -0.762    
                         clock uncertainty            0.531    -0.231    
    SLICE_X30Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.298    uart_inst/inst/upg_inst/rwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          51.843    
  -------------------------------------------------------------------
                         slack                                 52.141    

Slack (MET) :             52.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.754ns  (logic 0.167ns (22.141%)  route 0.587ns (77.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.587    51.843    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y21         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[4]/C
                         clock pessimism              0.000    -0.762    
                         clock uncertainty            0.531    -0.231    
    SLICE_X30Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.298    uart_inst/inst/upg_inst/rwait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          51.843    
  -------------------------------------------------------------------
                         slack                                 52.141    

Slack (MET) :             52.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.754ns  (logic 0.167ns (22.141%)  route 0.587ns (77.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.587    51.843    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y21         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[7]/C
                         clock pessimism              0.000    -0.762    
                         clock uncertainty            0.531    -0.231    
    SLICE_X30Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.298    uart_inst/inst/upg_inst/rwait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          51.843    
  -------------------------------------------------------------------
                         slack                                 52.141    

Slack (MET) :             52.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rwait_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.754ns  (logic 0.167ns (22.141%)  route 0.587ns (77.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.587    51.843    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X30Y21         FDCE                                         f  uart_inst/inst/upg_inst/rwait_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  uart_inst/inst/upg_inst/rwait_cnt_reg[8]/C
                         clock pessimism              0.000    -0.762    
                         clock uncertainty            0.531    -0.231    
    SLICE_X30Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.298    uart_inst/inst/upg_inst/rwait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          51.843    
  -------------------------------------------------------------------
                         slack                                 52.141    

Slack (MET) :             52.142ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/upg_done_o_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.734ns  (logic 0.167ns (22.739%)  route 0.567ns (77.261%))
  Logic Levels:           0  
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.567    51.823    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X35Y16         FDCE                                         f  uart_inst/inst/upg_inst/upg_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.531    -0.227    
    SLICE_X35Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    uart_inst/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          51.823    
  -------------------------------------------------------------------
                         slack                                 52.142    

Slack (MET) :             52.168ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/statReg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        0.755ns  (logic 0.167ns (22.118%)  route 0.588ns (77.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.531ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 f  upg_rst_reg/Q
                         net (fo=405, routed)         0.588    51.843    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X32Y22         FDCE                                         f  uart_inst/inst/upg_inst/statReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y22         FDCE                                         r  uart_inst/inst/upg_inst/statReg_reg[0]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.531    -0.232    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.324    uart_inst/inst/upg_inst/statReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          51.844    
  -------------------------------------------------------------------
                         slack                                 52.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       45.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       51.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.330ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[1]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.361   102.527    debounce/ck_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        102.527    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.330    

Slack (MET) :             45.330ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[3]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[3]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.361   102.527    debounce/ck_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        102.527    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.330    

Slack (MET) :             45.330ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[7]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[7]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.361   102.527    debounce/ck_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        102.527    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.330    

Slack (MET) :             45.372ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/clk_out_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.319   102.569    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                        102.569    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.372    

Slack (MET) :             45.372ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.319   102.569    debounce/ck_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        102.569    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.372    

Slack (MET) :             45.372ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[2]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[2]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.319   102.569    debounce/ck_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        102.569    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.372    

Slack (MET) :             45.372ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[4]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.923ns  (logic 0.648ns (16.519%)  route 3.275ns (83.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 102.801 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.615    57.197    debounce/ck_div/upg_rst_reg
    SLICE_X12Y18         FDCE                                         f  debounce/ck_div/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.393   102.801    debounce/ck_div/fpga_clk
    SLICE_X12Y18         FDCE                                         r  debounce/ck_div/counter_reg[4]/C
                         clock pessimism              0.123   102.923    
                         clock uncertainty           -0.035   102.888    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.319   102.569    debounce/ck_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        102.569    
                         arrival time                         -57.197    
  -------------------------------------------------------------------
                         slack                                 45.372    

Slack (MET) :             45.459ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.864ns  (logic 0.648ns (16.769%)  route 3.216ns (83.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 102.814 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.556    57.139    debounce/ck_div/upg_rst_reg
    SLICE_X12Y19         FDCE                                         f  debounce/ck_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.406   102.814    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism              0.181   102.995    
                         clock uncertainty           -0.035   102.959    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.361   102.598    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        102.598    
                         arrival time                         -57.139    
  -------------------------------------------------------------------
                         slack                                 45.459    

Slack (MET) :             45.459ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.864ns  (logic 0.648ns (16.769%)  route 3.216ns (83.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 102.814 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.556    57.139    debounce/ck_div/upg_rst_reg
    SLICE_X12Y19         FDCE                                         f  debounce/ck_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.406   102.814    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism              0.181   102.995    
                         clock uncertainty           -0.035   102.959    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.361   102.598    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        102.598    
                         arrival time                         -57.139    
  -------------------------------------------------------------------
                         slack                                 45.459    

Slack (MET) :             45.501ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (fpga_clk rise@100.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        3.864ns  (logic 0.648ns (16.769%)  route 3.216ns (83.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 102.814 - 100.000 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 53.275 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.796    53.275    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.524    53.799 r  upg_rst_reg/Q
                         net (fo=405, routed)         1.660    55.459    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.124    55.583 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         1.556    57.139    debounce/ck_div/upg_rst_reg
    SLICE_X12Y19         FDCE                                         f  debounce/ck_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          1.406   102.814    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism              0.181   102.995    
                         clock uncertainty           -0.035   102.959    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.319   102.640    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        102.640    
                         arrival time                         -57.139    
  -------------------------------------------------------------------
                         slack                                 45.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.493ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.415ns  (logic 0.212ns (14.978%)  route 1.203ns (85.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.455    52.504    debounce/ck_div/upg_rst_reg
    SLICE_X14Y20         FDCE                                         f  debounce/ck_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism             -0.245     1.042    
                         clock uncertainty            0.035     1.078    
    SLICE_X14Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.011    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                          52.504    
  -------------------------------------------------------------------
                         slack                                 51.493    

Slack (MET) :             51.493ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.415ns  (logic 0.212ns (14.978%)  route 1.203ns (85.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.455    52.504    debounce/ck_div/upg_rst_reg
    SLICE_X14Y20         FDCE                                         f  debounce/ck_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism             -0.245     1.042    
                         clock uncertainty            0.035     1.078    
    SLICE_X14Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.011    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                          52.504    
  -------------------------------------------------------------------
                         slack                                 51.493    

Slack (MET) :             51.493ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.415ns  (logic 0.212ns (14.978%)  route 1.203ns (85.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.455    52.504    debounce/ck_div/upg_rst_reg
    SLICE_X14Y20         FDCE                                         f  debounce/ck_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism             -0.245     1.042    
                         clock uncertainty            0.035     1.078    
    SLICE_X14Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.011    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                          52.504    
  -------------------------------------------------------------------
                         slack                                 51.493    

Slack (MET) :             51.493ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.415ns  (logic 0.212ns (14.978%)  route 1.203ns (85.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.455    52.504    debounce/ck_div/upg_rst_reg
    SLICE_X14Y20         FDCE                                         f  debounce/ck_div/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.853     1.287    debounce/ck_div/fpga_clk
    SLICE_X14Y20         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism             -0.245     1.042    
                         clock uncertainty            0.035     1.078    
    SLICE_X14Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.011    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                          52.504    
  -------------------------------------------------------------------
                         slack                                 51.493    

Slack (MET) :             51.607ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.525ns  (logic 0.212ns (13.903%)  route 1.313ns (86.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.565    52.613    debounce/ck_div/upg_rst_reg
    SLICE_X12Y20         FDCE                                         f  debounce/ck_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.849     1.283    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism             -0.245     1.038    
                         clock uncertainty            0.035     1.074    
    SLICE_X12Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.007    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                          52.613    
  -------------------------------------------------------------------
                         slack                                 51.607    

Slack (MET) :             51.607ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[13]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.525ns  (logic 0.212ns (13.903%)  route 1.313ns (86.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.565    52.613    debounce/ck_div/upg_rst_reg
    SLICE_X12Y20         FDCE                                         f  debounce/ck_div/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.849     1.283    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
                         clock pessimism             -0.245     1.038    
                         clock uncertainty            0.035     1.074    
    SLICE_X12Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.007    debounce/ck_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                          52.613    
  -------------------------------------------------------------------
                         slack                                 51.607    

Slack (MET) :             51.607ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[14]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.525ns  (logic 0.212ns (13.903%)  route 1.313ns (86.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.565    52.613    debounce/ck_div/upg_rst_reg
    SLICE_X12Y20         FDCE                                         f  debounce/ck_div/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.849     1.283    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[14]/C
                         clock pessimism             -0.245     1.038    
                         clock uncertainty            0.035     1.074    
    SLICE_X12Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.007    debounce/ck_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                          52.613    
  -------------------------------------------------------------------
                         slack                                 51.607    

Slack (MET) :             51.607ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[17]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.525ns  (logic 0.212ns (13.903%)  route 1.313ns (86.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.565    52.613    debounce/ck_div/upg_rst_reg
    SLICE_X12Y20         FDCE                                         f  debounce/ck_div/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.849     1.283    debounce/ck_div/fpga_clk
    SLICE_X12Y20         FDCE                                         r  debounce/ck_div/counter_reg[17]/C
                         clock pessimism             -0.245     1.038    
                         clock uncertainty            0.035     1.074    
    SLICE_X12Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.007    debounce/ck_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                          52.613    
  -------------------------------------------------------------------
                         slack                                 51.607    

Slack (MET) :             51.712ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.646ns  (logic 0.212ns (12.877%)  route 1.434ns (87.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.686    52.735    debounce/ck_div/upg_rst_reg
    SLICE_X12Y19         FDCE                                         f  debounce/ck_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.865     1.299    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism             -0.245     1.054    
                         clock uncertainty            0.035     1.090    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.023    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                          52.735    
  -------------------------------------------------------------------
                         slack                                 51.712    

Slack (MET) :             51.712ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/ck_div/counter_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -50.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@50.000ns)
  Data Path Delay:        1.646ns  (logic 0.212ns (12.877%)  route 1.434ns (87.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.088ns = ( 51.088 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    50.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.842    51.088    fpga_clk_IBUF
    SLICE_X30Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167    51.255 r  upg_rst_reg/Q
                         net (fo=405, routed)         0.748    52.004    decoder/dut1/upg_rst
    SLICE_X33Y12         LUT2 (Prop_lut2_I1_O)        0.045    52.049 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=120, routed)         0.686    52.735    debounce/ck_div/upg_rst_reg
    SLICE_X12Y19         FDCE                                         f  debounce/ck_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=21, routed)          0.865     1.299    debounce/ck_div/fpga_clk
    SLICE_X12Y19         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
                         clock pessimism             -0.245     1.054    
                         clock uncertainty            0.035     1.090    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.023    debounce/ck_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                          52.735    
  -------------------------------------------------------------------
                         slack                                 51.712    





