#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 25 13:18:19 2016
# Process ID: 16150
# Log file: /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper.vdi
# Journal file: /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source metastable_ro_wrapper.tcl -notrace
Command: open_checkpoint /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 687 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/.Xil/Vivado-16150-srihari/dcp/metastable_ro_wrapper_board.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/.Xil/Vivado-16150-srihari/dcp/metastable_ro_wrapper_board.xdc]
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/.Xil/Vivado-16150-srihari/dcp/metastable_ro_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1655.699 ; gain = 461.500 ; free physical = 160 ; free virtual = 10481
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/.Xil/Vivado-16150-srihari/dcp/metastable_ro_wrapper_early.xdc]
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/.Xil/Vivado-16150-srihari/dcp/metastable_ro_wrapper.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/.Xil/Vivado-16150-srihari/dcp/metastable_ro_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1658.699 ; gain = 3.000 ; free physical = 157 ; free virtual = 10478
Restored from archive | CPU: 0.210000 secs | Memory: 0.013199 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1658.699 ; gain = 3.000 ; free physical = 157 ; free virtual = 10478
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 448 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1658.699 ; gain = 822.527 ; free physical = 160 ; free virtual = 10477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -512 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1661.711 ; gain = 2.996 ; free physical = 159 ; free virtual = 10476

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "7dfff3d8".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1671.711 ; gain = 0.000 ; free physical = 886 ; free virtual = 10444
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bc0f5cea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1671.711 ; gain = 10.000 ; free physical = 886 ; free virtual = 10444
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ad2b4d9a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1673.711 ; gain = 12.000 ; free physical = 882 ; free virtual = 10441

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 833 cells.
Phase 3 Constant Propagation | Checksum: 114fff9a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1673.711 ; gain = 12.000 ; free physical = 881 ; free virtual = 10440

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1354 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 804 unconnected cells.
Phase 4 Sweep | Checksum: 1b76ff1cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1673.711 ; gain = 12.000 ; free physical = 879 ; free virtual = 10439
Ending Logic Optimization Task | Checksum: 1b76ff1cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1673.711 ; gain = 12.000 ; free physical = 879 ; free virtual = 10439
Implement Debug Cores | Checksum: 13426ef3a
Logic Optimization | Checksum: 1e8c3e332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 19fb5e6bb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1674.711 ; gain = 0.000 ; free physical = 868 ; free virtual = 10433
Ending Power Optimization Task | Checksum: 19fb5e6bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.711 ; gain = 1.000 ; free physical = 868 ; free virtual = 10433
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1674.711 ; gain = 16.012 ; free physical = 868 ; free virtual = 10433
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1690.719 ; gain = 0.000 ; free physical = 866 ; free virtual = 10433
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -512 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 14e4be7fa

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1690.734 ; gain = 0.000 ; free physical = 863 ; free virtual = 10430

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1690.734 ; gain = 0.000 ; free physical = 863 ; free virtual = 10431
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1690.734 ; gain = 0.000 ; free physical = 863 ; free virtual = 10430

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c9feb04f

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1690.734 ; gain = 0.000 ; free physical = 863 ; free virtual = 10431
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-568] A LUT 'metastable_ro_i/delay_top_0/inst/fine_delay_inst/genblk2[0].lut_fine_delay_inst_clk/LUT6_inst' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	metastable_ro_i/delay_top_0/inst/registered_out_reg {FDRE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c9feb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 846 ; free virtual = 10420

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c9feb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 846 ; free virtual = 10420

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: f476298a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 846 ; free virtual = 10420
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a22740b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 846 ; free virtual = 10420

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 2a1399e95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 834 ; free virtual = 10410
Phase 2.1.2.1 Place Init Design | Checksum: 27f0328d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 831 ; free virtual = 10408
Phase 2.1.2 Build Placer Netlist Model | Checksum: 27f0328d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 831 ; free virtual = 10408

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 27f0328d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 830 ; free virtual = 10408
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 27f0328d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 830 ; free virtual = 10408
Phase 2.1 Placer Initialization Core | Checksum: 27f0328d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 830 ; free virtual = 10408
Phase 2 Placer Initialization | Checksum: 27f0328d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.730 ; gain = 55.996 ; free physical = 830 ; free virtual = 10408

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 243861775

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 815 ; free virtual = 10394

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 243861775

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 815 ; free virtual = 10394

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 24571458b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 805 ; free virtual = 10384

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 23bea25c8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 805 ; free virtual = 10384

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 23bea25c8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 805 ; free virtual = 10384

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1a17240b8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 805 ; free virtual = 10384

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 160d390da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 805 ; free virtual = 10384

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10372
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10372

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10372

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10372
Phase 4.6 Small Shape Detail Placement | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10372

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10371
Phase 4 Detail Placement | Checksum: 17f915e60

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10371

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15c5d8056

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10371

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 15c5d8056

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 804 ; free virtual = 10371

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.958. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10369
Phase 5.2.2 Post Placement Optimization | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10369
Phase 5.2 Post Commit Optimization | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368
Phase 5.5 Placer Reporting | Checksum: 2044ed31e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 13c9d3697

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13c9d3697

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368
Ending Placer Task | Checksum: 6200409a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.746 ; gain = 88.012 ; free physical = 800 ; free virtual = 10368
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 1778.746 ; gain = 88.023 ; free physical = 800 ; free virtual = 10368
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1778.746 ; gain = 0.000 ; free physical = 786 ; free virtual = 10368
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1778.746 ; gain = 0.000 ; free physical = 796 ; free virtual = 10367
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1778.746 ; gain = 0.000 ; free physical = 794 ; free virtual = 10365
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1778.746 ; gain = 0.000 ; free physical = 794 ; free virtual = 10365
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -512 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c29f5b6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1866.418 ; gain = 87.672 ; free physical = 702 ; free virtual = 10276

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c29f5b6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1870.418 ; gain = 91.672 ; free physical = 699 ; free virtual = 10273

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11c29f5b6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1884.418 ; gain = 105.672 ; free physical = 686 ; free virtual = 10260
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1246da569

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 655 ; free virtual = 10231
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.17   | TNS=0      | WHS=-0.19  | THS=-247   |

Phase 2 Router Initialization | Checksum: 12cc5a394

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 655 ; free virtual = 10231

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153bd35ee

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 654 ; free virtual = 10230

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 893
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f9c14edd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.33   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b85f70c0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f9b96335

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.33   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14ce5de74

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
Phase 4 Rip-up And Reroute | Checksum: 14ce5de74

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1fe342e27

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.34   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1fe342e27

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1fe342e27

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1fad5250d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.34   | TNS=0      | WHS=0.011  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 18dc17024

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.60997 %
  Global Horizontal Routing Utilization  = 2.12863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e9f2a56d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e9f2a56d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1747fb5da

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.34   | TNS=0      | WHS=0.011  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1747fb5da

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.473 ; gain = 134.727 ; free physical = 653 ; free virtual = 10229
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1913.473 ; gain = 0.000 ; free physical = 638 ; free virtual = 10231
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets metastable_ro_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 13:20:42 2016...
