library ieee;
use ieee.std_logic_1164.all;

entity FA_4Bit is
port(
A,B:  in  std_logic_vector(3 downto 0);
Cin:  in  std_logic;
Sum:  out std_logic_vector(3 downto 0);
Cout: out std_logic);
end;

architecture one of FA_4Bits is

component FA
port();
end component;

begin

end;

-- / FA - Component Architecture \ --

library ieee;
use ieee.std_logic_1164.all;

entity FA is
port(
A,B,Cin: in std_logic;
Sum,Cout: out std_logic);
end;

architecture one of FA is
begin
Sum <= A xor B xor Cin;
Cout <= (A and B) or (A and Cin) or (B and Cin);
end;