

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Mon May 16 14:04:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.420 us|  0.420 us|   14|   14|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                    |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reduce_fu_1452  |reduce  |       12|       12|  0.120 us|  0.120 us|    6|    6|      yes|
        +--------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|    2611|   3702|    -|
|Memory           |        0|    -|      64|     12|    0|
|Multiplexer      |        -|    -|       -|    557|    -|
|Register         |        -|    -|     700|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    3375|   4401|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+------+------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_x_U7  |fadd_32ns_32ns_32_5_full_dsp_1_x  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_x_U8  |fadd_32ns_32ns_32_5_full_dsp_1_x  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_x_U9  |fadd_32ns_32ns_32_5_full_dsp_1_x  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10    |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11    |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12    |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13    |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|   143|   321|    0|
    |grp_reduce_fu_1452                   |reduce                            |        0|   4|  1424|  1248|    0|
    +-------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                |                                  |        0|  22|  2611|  3702|    0|
    +-------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |storage_U  |storage_RAM_AUTO_1R1W  |        0|  64|  12|    0|    23|   32|     1|          736|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        0|  64|  12|    0|    23|   32|     1|          736|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |select_ln20_1_fu_1634_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln20_2_fu_1641_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln20_3_fu_1648_p3  |    select|   0|  0|  32|           1|          32|
    |x_fu_1627_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 130|           5|         130|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         15|    1|         15|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3      |   9|          2|    1|          2|
    |init_vector_address0         |  65|         13|    5|         65|
    |init_vector_address1         |  65|         12|    5|         60|
    |mult_enables_address0        |  14|          3|    2|          6|
    |mult_enables_address1        |  14|          3|    2|          6|
    |storage_address0             |  65|         15|    5|         75|
    |storage_address1             |  65|         14|    5|         70|
    |storage_d0                   |  65|         13|   32|        416|
    |storage_d1                   |  65|         12|   32|        384|
    |subrow_col_indices_address0  |  14|          3|    2|          6|
    |subrow_col_indices_address1  |  14|          3|    2|          6|
    |subrow_vals_address0         |  14|          3|    2|          6|
    |subrow_vals_address1         |  14|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 557|        116|   99|       1125|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |grp_reduce_fu_1452_ap_start_reg             |   1|   0|    1|          0|
    |init_read_reg_1655                          |   1|   0|    1|          0|
    |label_r_read_reg_1894                       |  32|   0|   32|          0|
    |label_r_read_reg_1894_pp0_iter1_reg         |  32|   0|   32|          0|
    |mult_enables_load_1_reg_1724                |   1|   0|    1|          0|
    |mult_enables_load_1_reg_1724_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_2_reg_1779                |   1|   0|    1|          0|
    |mult_enables_load_2_reg_1779_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_3_reg_1794                |   1|   0|    1|          0|
    |mult_enables_load_3_reg_1794_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_reg_1709                  |   1|   0|    1|          0|
    |mult_enables_load_reg_1709_pp0_iter1_reg    |   1|   0|    1|          0|
    |select_ln20_1_reg_1964                      |  32|   0|   32|          0|
    |select_ln20_2_reg_1969                      |  32|   0|   32|          0|
    |select_ln20_3_reg_1974                      |  32|   0|   32|          0|
    |storage_load_1_reg_1914                     |  32|   0|   32|          0|
    |storage_load_2_reg_1939                     |  32|   0|   32|          0|
    |storage_load_3_reg_1944                     |  32|   0|   32|          0|
    |storage_load_reg_1909                       |  32|   0|   32|          0|
    |subrow_col_indices_load_1_reg_1734          |  32|   0|   32|          0|
    |subrow_col_indices_load_2_reg_1789          |  32|   0|   32|          0|
    |subrow_col_indices_load_3_reg_1804          |  32|   0|   32|          0|
    |subrow_col_indices_load_reg_1719            |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_1729                 |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_1784                 |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_1799                 |  32|   0|   32|          0|
    |subrow_vals_load_reg_1714                   |  32|   0|   32|          0|
    |tmp1_reg_1984                               |  32|   0|   32|          0|
    |tmp_reg_1979                                |  32|   0|   32|          0|
    |x_1_reg_1989                                |  32|   0|   32|          0|
    |x_reg_1959                                  |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 700|   0|  700|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_local_block               |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_local_deadlock            |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_clk                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|out_r                        |  out|   32|      ap_vld|               out_r|       pointer|
|out_r_ap_vld                 |  out|    1|      ap_vld|               out_r|       pointer|
|subrow_vals_address0         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce0              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q0               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_vals_address1         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce1              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q1               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_col_indices_address0  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce0       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q0        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_address1  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce1       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q1        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|mult_enables_address0        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce0             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q0              |   in|    1|   ap_memory|        mult_enables|         array|
|mult_enables_address1        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce1             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q1              |   in|    1|   ap_memory|        mult_enables|         array|
|label_r                      |   in|   32|     ap_none|             label_r|        scalar|
|init_vector_address0         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce0              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q0               |   in|   32|   ap_memory|         init_vector|         array|
|init_vector_address1         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce1              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q1               |   in|   32|   ap_memory|         init_vector|         array|
|init                         |   in|    1|     ap_none|                init|        scalar|
+-----------------------------+-----+-----+------------+--------------------+--------------+

