

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Nov 12 14:14:34 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F877A Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     0091                     SSPCON2         equ	145	;# 
    98     0092                     PR2             equ	146	;# 
    99     0093                     SSPADD          equ	147	;# 
   100     0094                     SSPSTAT         equ	148	;# 
   101     0098                     TXSTA           equ	152	;# 
   102     0099                     SPBRG           equ	153	;# 
   103     009C                     CMCON           equ	156	;# 
   104     009D                     CVRCON          equ	157	;# 
   105     009E                     ADRESL          equ	158	;# 
   106     009F                     ADCON1          equ	159	;# 
   107     010C                     EEDATA          equ	268	;# 
   108     010D                     EEADR           equ	269	;# 
   109     010E                     EEDATH          equ	270	;# 
   110     010F                     EEADRH          equ	271	;# 
   111     018C                     EECON1          equ	396	;# 
   112     018D                     EECON2          equ	397	;# 
   113     0000                     INDF            equ	0	;# 
   114     0001                     TMR0            equ	1	;# 
   115     0002                     PCL             equ	2	;# 
   116     0003                     STATUS          equ	3	;# 
   117     0004                     FSR             equ	4	;# 
   118     0005                     PORTA           equ	5	;# 
   119     0006                     PORTB           equ	6	;# 
   120     0007                     PORTC           equ	7	;# 
   121     0008                     PORTD           equ	8	;# 
   122     0009                     PORTE           equ	9	;# 
   123     000A                     PCLATH          equ	10	;# 
   124     000B                     INTCON          equ	11	;# 
   125     000C                     PIR1            equ	12	;# 
   126     000D                     PIR2            equ	13	;# 
   127     000E                     TMR1            equ	14	;# 
   128     000E                     TMR1L           equ	14	;# 
   129     000F                     TMR1H           equ	15	;# 
   130     0010                     T1CON           equ	16	;# 
   131     0011                     TMR2            equ	17	;# 
   132     0012                     T2CON           equ	18	;# 
   133     0013                     SSPBUF          equ	19	;# 
   134     0014                     SSPCON          equ	20	;# 
   135     0015                     CCPR1           equ	21	;# 
   136     0015                     CCPR1L          equ	21	;# 
   137     0016                     CCPR1H          equ	22	;# 
   138     0017                     CCP1CON         equ	23	;# 
   139     0018                     RCSTA           equ	24	;# 
   140     0019                     TXREG           equ	25	;# 
   141     001A                     RCREG           equ	26	;# 
   142     001B                     CCPR2           equ	27	;# 
   143     001B                     CCPR2L          equ	27	;# 
   144     001C                     CCPR2H          equ	28	;# 
   145     001D                     CCP2CON         equ	29	;# 
   146     001E                     ADRESH          equ	30	;# 
   147     001F                     ADCON0          equ	31	;# 
   148     0081                     OPTION_REG      equ	129	;# 
   149     0085                     TRISA           equ	133	;# 
   150     0086                     TRISB           equ	134	;# 
   151     0087                     TRISC           equ	135	;# 
   152     0088                     TRISD           equ	136	;# 
   153     0089                     TRISE           equ	137	;# 
   154     008C                     PIE1            equ	140	;# 
   155     008D                     PIE2            equ	141	;# 
   156     008E                     PCON            equ	142	;# 
   157     0091                     SSPCON2         equ	145	;# 
   158     0092                     PR2             equ	146	;# 
   159     0093                     SSPADD          equ	147	;# 
   160     0094                     SSPSTAT         equ	148	;# 
   161     0098                     TXSTA           equ	152	;# 
   162     0099                     SPBRG           equ	153	;# 
   163     009C                     CMCON           equ	156	;# 
   164     009D                     CVRCON          equ	157	;# 
   165     009E                     ADRESL          equ	158	;# 
   166     009F                     ADCON1          equ	159	;# 
   167     010C                     EEDATA          equ	268	;# 
   168     010D                     EEADR           equ	269	;# 
   169     010E                     EEDATH          equ	270	;# 
   170     010F                     EEADRH          equ	271	;# 
   171     018C                     EECON1          equ	396	;# 
   172     018D                     EECON2          equ	397	;# 
   173     000E                     _TMR1L          set	14
   174     000F                     _TMR1H          set	15
   175     0010                     _T1CON          set	16
   176     0060                     _TMR1IF         set	96
   177     0040                     _RD0            set	64
   178     0088                     _TRISDbits      set	136
   179                           
   180                           	psect	cinit
   181     07FC                     start_initialization:	
   182                           ; #config settings
   183                           
   184     07FC                     __initialization:
   185     07FC                     end_of_initialization:	
   186                           ;End of C runtime variable initialization code
   187                           
   188     07FC                     __end_of__initialization:
   189     07FC  0183               	clrf	3
   190     07FD  120A  118A  2FC2   	ljmp	_main	;jump to C main() function
   191                           
   192                           	psect	cstackCOMMON
   193     0070                     __pcstackCOMMON:
   194     0070                     ?_t1Delay:
   195     0070                     ?_main:	
   196                           ; 1 bytes @ 0x0
   197                           
   198     0070                     t1Delay@i:	
   199                           ; 1 bytes @ 0x0
   200                           
   201     0070                     ??_t1Delay:	
   202                           ; 2 bytes @ 0x0
   203                           
   204                           
   205                           ; 1 bytes @ 0x0
   206     0070                     	ds	2
   207     0072                     ??_main:
   208                           
   209                           	psect	maintext
   210     07C2                     __pmaintext:	
   211                           ; 1 bytes @ 0x2
   212 ;;
   213 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   214 ;;
   215 ;; *************** function _main *****************
   216 ;; Defined at:
   217 ;;		line 20 in file "main.c"
   218 ;; Parameters:    Size  Location     Type
   219 ;;		None
   220 ;; Auto vars:     Size  Location     Type
   221 ;;		None
   222 ;; Return value:  Size  Location     Type
   223 ;;                  1    wreg      void 
   224 ;; Registers used:
   225 ;;		wreg, status,2, status,0, btemp+1, pclath, cstack
   226 ;; Tracked objects:
   227 ;;		On entry : B00/0
   228 ;;		On exit  : 0/0
   229 ;;		Unchanged: 0/0
   230 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   231 ;;      Params:         0       0       0       0       0
   232 ;;      Locals:         0       0       0       0       0
   233 ;;      Temps:          0       0       0       0       0
   234 ;;      Totals:         0       0       0       0       0
   235 ;;Total ram usage:        0 bytes
   236 ;; Hardware stack levels required when called: 1
   237 ;; This function calls:
   238 ;;		_t1Delay
   239 ;; This function is called by:
   240 ;;		Startup code after reset
   241 ;; This function uses a non-reentrant model
   242 ;;
   243                           
   244     07C2                     _main:	
   245                           ;psect for function _main
   246                           
   247     07C2                     l586:	
   248                           ;incstack = 0
   249                           ; Regs used in _main: [wreg+status,2+status,0+btemp+1+pclath+cstack]
   250                           
   251                           
   252                           ;main.c: 21:     TRISDbits.TRISD0 = 0 ;
   253     07C2  1683               	bsf	3,5	;RP0=1, select bank1
   254     07C3  1303               	bcf	3,6	;RP1=0, select bank1
   255     07C4  1008               	bcf	8,0	;volatile
   256                           
   257                           ;main.c: 22:     T1CON = 0x31;
   258     07C5  3031               	movlw	49
   259     07C6  1283               	bcf	3,5	;RP0=0, select bank0
   260     07C7  1303               	bcf	3,6	;RP1=0, select bank0
   261     07C8  0090               	movwf	16	;volatile
   262     07C9                     l19:	
   263                           ;main.c: 23:     while(1){
   264                           
   265                           
   266                           ;main.c: 24:         RD0 = 1;
   267     07C9  1283               	bcf	3,5	;RP0=0, select bank0
   268     07CA  1303               	bcf	3,6	;RP1=0, select bank0
   269     07CB  1408               	bsf	8,0	;volatile
   270     07CC                     l588:
   271                           
   272                           ;main.c: 25:         t1Delay();
   273     07CC  120A  118A  27DD  120A  118A  	fcall	_t1Delay
   274     07D1                     l590:
   275                           
   276                           ;main.c: 26:         RD0 = 0;
   277     07D1  1283               	bcf	3,5	;RP0=0, select bank0
   278     07D2  1303               	bcf	3,6	;RP1=0, select bank0
   279     07D3  1008               	bcf	8,0	;volatile
   280                           
   281                           ;main.c: 27:         t1Delay();
   282     07D4  120A  118A  27DD  120A  118A  	fcall	_t1Delay
   283     07D9  2FC9               	goto	l19
   284     07DA  120A  118A  2800   	ljmp	start
   285     07DD                     __end_of_main:
   286                           
   287                           	psect	text1
   288     07DD                     __ptext1:	
   289 ;; *************** function _t1Delay *****************
   290 ;; Defined at:
   291 ;;		line 31 in file "main.c"
   292 ;; Parameters:    Size  Location     Type
   293 ;;		None
   294 ;; Auto vars:     Size  Location     Type
   295 ;;  i               2    0[COMMON] int 
   296 ;; Return value:  Size  Location     Type
   297 ;;                  1    wreg      void 
   298 ;; Registers used:
   299 ;;		wreg, status,2, btemp+1
   300 ;; Tracked objects:
   301 ;;		On entry : 0/0
   302 ;;		On exit  : 0/0
   303 ;;		Unchanged: 0/0
   304 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   305 ;;      Params:         0       0       0       0       0
   306 ;;      Locals:         2       0       0       0       0
   307 ;;      Temps:          0       0       0       0       0
   308 ;;      Totals:         2       0       0       0       0
   309 ;;Total ram usage:        2 bytes
   310 ;; Hardware stack levels used: 1
   311 ;; This function calls:
   312 ;;		Nothing
   313 ;; This function is called by:
   314 ;;		_main
   315 ;; This function uses a non-reentrant model
   316 ;;
   317                           
   318     07DD                     _t1Delay:	
   319                           ;psect for function _t1Delay
   320                           
   321     07DD                     l574:	
   322                           ;incstack = 0
   323                           ; Regs used in _t1Delay: [wreg+status,2+btemp+1]
   324                           
   325                           
   326                           ;main.c: 32:     for(int i=0; i<9; i++){
   327     07DD  01F0               	clrf	t1Delay@i
   328     07DE  01F1               	clrf	t1Delay@i+1
   329     07DF                     l580:
   330                           
   331                           ;main.c: 33:         TMR1H = TMR1L = 0;
   332     07DF  1283               	bcf	3,5	;RP0=0, select bank0
   333     07E0  1303               	bcf	3,6	;RP1=0, select bank0
   334     07E1  018E               	clrf	14	;volatile
   335     07E2  018F               	clrf	15	;volatile
   336     07E3                     l27:	
   337                           ;main.c: 34:         while(!TMR1IF);
   338                           
   339     07E3  1C0C               	btfss	12,0	;volatile
   340     07E4  2FE6               	goto	u11
   341     07E5  2FE7               	goto	u10
   342     07E6                     u11:
   343     07E6  2FE3               	goto	l27
   344     07E7                     u10:
   345     07E7                     l29:
   346                           
   347                           ;main.c: 35:         TMR1IF=0;
   348     07E7  100C               	bcf	12,0	;volatile
   349     07E8                     l582:
   350                           
   351                           ;main.c: 36:     }
   352     07E8  3001               	movlw	1
   353     07E9  07F0               	addwf	t1Delay@i,f
   354     07EA  1803               	skipnc
   355     07EB  0AF1               	incf	t1Delay@i+1,f
   356     07EC  3000               	movlw	0
   357     07ED  07F1               	addwf	t1Delay@i+1,f
   358     07EE                     l584:
   359     07EE  0871               	movf	t1Delay@i+1,w
   360     07EF  3A80               	xorlw	128
   361     07F0  00FF               	movwf	btemp+1
   362     07F1  3080               	movlw	128
   363     07F2  027F               	subwf	btemp+1,w
   364     07F3  1D03               	skipz
   365     07F4  2FF7               	goto	u25
   366     07F5  3009               	movlw	9
   367     07F6  0270               	subwf	t1Delay@i,w
   368     07F7                     u25:
   369     07F7  1C03               	skipc
   370     07F8  2FFA               	goto	u21
   371     07F9  2FFB               	goto	u20
   372     07FA                     u21:
   373     07FA  2FDF               	goto	l580
   374     07FB                     u20:
   375     07FB                     l30:
   376     07FB  0008               	return
   377     07FC                     __end_of_t1Delay:
   378     0002                     ___latbits      equ	2
   379     007E                     btemp           set	126	;btemp
   380     007E                     wtemp0          set	126
   381                           
   382                           	psect	config
   383                           
   384                           ;Config register CONFIG @ 0x2007
   385                           ;	Oscillator Selection bits
   386                           ;	FOSC = HS, HS oscillator
   387                           ;	Watchdog Timer Enable bit
   388                           ;	WDTE = OFF, WDT disabled
   389                           ;	Power-up Timer Enable bit
   390                           ;	PWRTE = OFF, PWRT disabled
   391                           ;	Brown-out Reset Enable bit
   392                           ;	BOREN = ON, BOR enabled
   393                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   394                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   395                           ;	Data EEPROM Memory Code Protection bit
   396                           ;	CPD = OFF, Data EEPROM code protection off
   397                           ;	Flash Program Memory Write Enable bits
   398                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   399                           ;	In-Circuit Debugger Mode bit
   400                           ;	DEBUG = OFF, In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins
   401                           ;	Flash Program Memory Code Protection bit
   402                           ;	CP = OFF, Code protection off
   403     2007                     	org	8199
   404     2007  3F7A               	dw	16250

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_t1Delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      30
                            _t1Delay
 ---------------------------------------------------------------------------------
 (1) _t1Delay                                              2     2      0      30
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _t1Delay

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      2       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Nov 12 14:14:34 2024

                     l30 07FB                       l27 07E3                       l19 07C9  
                     l29 07E7                       u10 07E7                       u11 07E6  
                     u20 07FB                       u21 07FA                       u25 07F7  
                    l580 07DF                      l582 07E8                      l574 07DD  
                    l590 07D1                      l584 07EE                      l586 07C2  
                    l588 07CC                      _RD0 0040                     _main 07C2  
                   btemp 007E                     start 0000          __end_of_t1Delay 07FC  
                  ?_main 0070                    _T1CON 0010                    _TMR1H 000F  
                  _TMR1L 000E                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07DD                   ??_main 0072  
                 _TMR1IF 0060                ??_t1Delay 0070  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 07C2                  _t1Delay 07DD  
                __ptext1 07DD     end_of_initialization 07FC                _TRISDbits 0088  
    start_initialization 07FC                ___latbits 0002                 ?_t1Delay 0070  
               t1Delay@i 0070  
