// ### -------------------------------------------------------------- ###
// # files      : mux_ifetch.h, mux_ifetch.cpp                          #
// # date       : Mar 01 2022                                           #
// # version    : v2.1                                                  #
// #                                                                    #
// # origin     : this description has been developed by CAO-VLSI team  #
// #              at MASI laboratory, University Pierre et Marie Curie  #
// #              4 Place Jussieu 75252 Paris Cedex 05 - France         #
// #                                                                    #
// # descr.     : data flow description of a five stage pipelined Mips  #
// #              R3000 processor                                       #
// #                                                                    #
// # Original                                                           #
// # authors    : D. Hommais, P. Bazargan Sabet                         #
// #                                                                    #
// # System-C                                                           #
// # rewriting  : F. Pecheux                                            #
// #                                                                    #
// # updating   : K. Lastra                                             #
// ### -------------------------------------------------------------- ###


#ifndef _MUX_IFETCH
#define _MUX_IFETCH

#include <systemc.h>
#include "constants.h"

SC_MODULE(mux_ifetch)
{
	sc_in<bool> BUBBLE_SI;	// BUBBLE signal ifetch
	sc_in<bool> HOLD_SI;	// HOLD signal ifetch
	sc_in<bool> KEEP_SI;	// KEEP signal ifetch

	sc_in<sc_uint<32>> IR_RI;			// instruction register
	sc_in<sc_uint<32>> I;				// instruction bus
	sc_out<sc_uint<32>> MUX_IR_SI;		// res instruction register
		
	sc_out<bool> MUX_INSTRED_SI;		// new instruction fetched

	sc_in<bool> BDSLOT_XI;				// delayed slot exception ifetch
	sc_in<bool> BDSLOT_RI;				// delayed slot register ifetch
	sc_out<bool> MUX_BDSLOT_SI;			// res delayed slot

	sc_in<sc_uint<32>> PC_RI;          // actual PC
	sc_in<sc_uint<32>> NEXTPC_RD;		// next pc
	sc_out<sc_uint<32>> MUX_PC_SI;		// res pc

	sc_in<sc_uint<32>> SR_RI;			// status register register ifetch
	sc_in<sc_uint<32>> SR_SI;			// status register signal ifetch
	sc_out<sc_uint<32>> MUX_SR_SI;		// res status register

	SC_CTOR(mux_ifetch):
		BUBBLE_SI("BUBBLE_SI"),
		HOLD_SI("HOLD_SI"),
		KEEP_SI("KEEP_SI"),
		IR_RI("IR_RI"),
		I("I"),
		MUX_IR_SI("MUX_IR_SI"),
		MUX_INSTRED_SI("MUX_INSTRED_SI"),
		BDSLOT_XI("BDSLOT_XI"),
		BDSLOT_RI("BDSLOT_RI"),
		MUX_BDSLOT_SI("MUX_BDSLOT_SI"),
		PC_RI("PC_RI"),
		NEXTPC_RD("NEXTPC_RD"),
		MUX_PC_SI("MUX_PC_SI"),
		SR_RI("SR_RI"),
		SR_SI("SR_SI"),
		MUX_SR_SI("MUX_SR_SI")

	{
		SC_METHOD(processMUX_IR_SI);
		sensitive 
			<< BUBBLE_SI 
			<< HOLD_SI 
			<< IR_RI 
			<< I ;
		SC_METHOD(processMUX_INSTRED_SI);
		sensitive 
			<< BUBBLE_SI 
			<< HOLD_SI ;
		SC_METHOD(processMUX_BDSLOT_SI);
		sensitive 
			<< BUBBLE_SI 
			<< HOLD_SI 
			<< BDSLOT_XI 
			<< BDSLOT_RI ;
		SC_METHOD(processMUX_PC_SI);
		sensitive 
			<< KEEP_SI 
			<< PC_RI 
			<< NEXTPC_RD ;
		SC_METHOD(processMUX_SR_SI);
		sensitive 
			<< KEEP_SI 
			<< SR_RI 
			<< SR_SI ;
	}

	void processMUX_IR_SI();

	void processMUX_INSTRED_SI();

	void processMUX_BDSLOT_SI();

	void processMUX_PC_SI();

	void processMUX_SR_SI();

};
#endif

