Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Dec  6 14:42:17 2025
| Host         : DESKTOP-3S5LN80 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gan_serial_axi_wrapper_timing_summary_routed.rpt -pb gan_serial_axi_wrapper_timing_summary_routed.pb -rpx gan_serial_axi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : gan_serial_axi_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9561)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27206)
5. checking no_input_delay (18)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9561)
---------------------------
 There are 9561 register/latch pins with no clock driven by root clock pin: axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27206)
----------------------------------------------------
 There are 27206 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                27247          inf        0.000                      0                27247           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         27247 Endpoints
Min Delay         27247 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[12207]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[12207]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[2479]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[2479]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[2511]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[2511]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[2542]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[2542]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[3406]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[3406]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[8863]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[8863]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[9887]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.859ns  (logic 1.075ns (3.723%)  route 27.785ns (96.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.584    28.859    u_gan_serial_top/axi_reset
    SLICE_X45Y21         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[9887]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[10863]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.725ns  (logic 1.075ns (3.741%)  route 27.651ns (96.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.450    28.725    u_gan_serial_top/axi_reset
    SLICE_X44Y20         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[10863]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[12255]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.725ns  (logic 1.075ns (3.741%)  route 27.651ns (96.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.450    28.725    u_gan_serial_top/axi_reset
    SLICE_X44Y20         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[12255]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_aresetn
                            (input port)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[2527]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.725ns  (logic 1.075ns (3.741%)  route 27.651ns (96.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_aresetn
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           4.201     5.152    u_gan_serial_top/u_vector_upsampler/axi_aresetn_IBUF
    SLICE_X84Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  u_gan_serial_top/u_vector_upsampler/rd_valid_i_2/O
                         net (fo=6674, routed)       23.450    28.725    u_gan_serial_top/axi_reset
    SLICE_X44Y20         FDCE                                         f  u_gan_serial_top/generated_frame_flat_reg[2527]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gan_serial_top/generated_frame_flat_reg[5999]/C
                            (rising edge-triggered cell FDCE)
  Destination:            frame_stream_buffer_reg[5999]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDCE                         0.000     0.000 r  u_gan_serial_top/generated_frame_flat_reg[5999]/C
    SLICE_X73Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/generated_frame_flat_reg[5999]/Q
                         net (fo=1, routed)           0.059     0.187    gan_generated_frame_flat[5999]
    SLICE_X72Y7          FDRE                                         r  frame_stream_buffer_reg[5999]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/generated_frame_flat_reg[6839]/C
                            (rising edge-triggered cell FDCE)
  Destination:            frame_stream_buffer_reg[6839]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDCE                         0.000     0.000 r  u_gan_serial_top/generated_frame_flat_reg[6839]/C
    SLICE_X93Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/generated_frame_flat_reg[6839]/Q
                         net (fo=1, routed)           0.059     0.187    gan_generated_frame_flat[6839]
    SLICE_X92Y20         FDRE                                         r  frame_stream_buffer_reg[6839]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/generated_frame_flat_reg[6863]/C
                            (rising edge-triggered cell FDCE)
  Destination:            frame_stream_buffer_reg[6863]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  u_gan_serial_top/generated_frame_flat_reg[6863]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/generated_frame_flat_reg[6863]/Q
                         net (fo=1, routed)           0.059     0.187    gan_generated_frame_flat[6863]
    SLICE_X64Y15         FDRE                                         r  frame_stream_buffer_reg[6863]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/generated_frame_flat_reg[7622]/C
                            (rising edge-triggered cell FDCE)
  Destination:            frame_stream_buffer_reg[7622]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDCE                         0.000     0.000 r  u_gan_serial_top/generated_frame_flat_reg[7622]/C
    SLICE_X64Y3          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/generated_frame_flat_reg[7622]/Q
                         net (fo=1, routed)           0.059     0.187    gan_generated_frame_flat[7622]
    SLICE_X65Y3          FDRE                                         r  frame_stream_buffer_reg[7622]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/generated_frame_flat_reg[3944]/C
                            (rising edge-triggered cell FDCE)
  Destination:            frame_stream_buffer_reg[3944]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE                         0.000     0.000 r  u_gan_serial_top/generated_frame_flat_reg[3944]/C
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/generated_frame_flat_reg[3944]/Q
                         net (fo=1, routed)           0.059     0.187    gan_generated_frame_flat[3944]
    SLICE_X50Y44         FDRE                                         r  frame_stream_buffer_reg[3944]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/generated_frame_flat_reg[6712]/C
                            (rising edge-triggered cell FDCE)
  Destination:            frame_stream_buffer_reg[6712]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDCE                         0.000     0.000 r  u_gan_serial_top/generated_frame_flat_reg[6712]/C
    SLICE_X93Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/generated_frame_flat_reg[6712]/Q
                         net (fo=1, routed)           0.059     0.187    gan_generated_frame_flat[6712]
    SLICE_X92Y20         FDRE                                         r  frame_stream_buffer_reg[6712]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/u_vector_upsampler/vector_out_reg[6216]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[6216]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDCE                         0.000     0.000 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[6216]/C
    SLICE_X77Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[6216]/Q
                         net (fo=1, routed)           0.059     0.187    u_gan_serial_top/gen_frame_pixels[6216]
    SLICE_X76Y20         FDCE                                         r  u_gan_serial_top/generated_frame_flat_reg[6216]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/u_vector_upsampler/vector_out_reg[7016]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[7016]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDCE                         0.000     0.000 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[7016]/C
    SLICE_X93Y16         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[7016]/Q
                         net (fo=1, routed)           0.059     0.187    u_gan_serial_top/gen_frame_pixels[7016]
    SLICE_X92Y16         FDCE                                         r  u_gan_serial_top/generated_frame_flat_reg[7016]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/u_vector_upsampler/vector_out_reg[7288]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[7288]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDCE                         0.000     0.000 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[7288]/C
    SLICE_X84Y10         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[7288]/Q
                         net (fo=1, routed)           0.059     0.187    u_gan_serial_top/gen_frame_pixels[7288]
    SLICE_X85Y10         FDCE                                         r  u_gan_serial_top/generated_frame_flat_reg[7288]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gan_serial_top/u_vector_upsampler/vector_out_reg[7432]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_gan_serial_top/generated_frame_flat_reg[7432]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDCE                         0.000     0.000 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[7432]/C
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_gan_serial_top/u_vector_upsampler/vector_out_reg[7432]/Q
                         net (fo=1, routed)           0.059     0.187    u_gan_serial_top/gen_frame_pixels[7432]
    SLICE_X90Y12         FDCE                                         r  u_gan_serial_top/generated_frame_flat_reg[7432]/D
  -------------------------------------------------------------------    -------------------





