Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun  6 23:23:14 2025
| Host         : hegelty_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             120 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------+------------------+------------------+----------------+--------------+
| ~db6/clk             |                       | btnC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                       | btnC_IBUF        |               10 |             18 |         1.80 |
|  CLK100MHZ_IBUF_BUFG | db6/cnt[0]_i_1__4_n_0 | btnC_IBUF        |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | db1/cnt[0]_i_1_n_0    | btnC_IBUF        |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | db2/cnt[0]_i_1__0_n_0 | btnC_IBUF        |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | db3/cnt[0]_i_1__1_n_0 | btnC_IBUF        |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | db4/cnt[0]_i_1__2_n_0 | btnC_IBUF        |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | db5/cnt[0]_i_1__3_n_0 | btnC_IBUF        |                5 |             20 |         4.00 |
+----------------------+-----------------------+------------------+------------------+----------------+--------------+


