# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_0/sim/mb_design_axi_gpio_0_0.vhd" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_1/sim/mb_design_axi_gpio_0_1.vhd" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_2/sim/mb_design_axi_gpio_0_2.vhd" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_2_0/sim/mb_design_axi_gpio_2_0.vhd" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_axi_uart16550_0_0/sim/mb_design_axi_uart16550_0_0.vhd" \
"../../../../censor_axi.ip_user_files/bd/mb_design/ip/mb_design_rst_ps7_0_50M_0/sim/mb_design_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
