// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/28/2023 20:06:23"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	hh1,
	hh2,
	out_7seg,
	out_7seg_ac,
	button_clr,
	button_clk,
	clk,
	m_col,
	m_line);
input 	[1:0] hh1;
input 	[5:0] hh2;
output 	[7:0] out_7seg;
output 	[3:0] out_7seg_ac;
input 	button_clr;
input 	button_clk;
input 	clk;
output 	[4:0] m_col;
output 	[6:0] m_line;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \div_1|ff_1|q~regout ;
wire \div_1|ff_2|q~regout ;
wire \div_1|ff_3|q~regout ;
wire \div_1|ff_4|q~regout ;
wire \div_1|ff_5|q~regout ;
wire \div_1|ff_6|q~regout ;
wire \div_1|ff_7|q~regout ;
wire \div_1|ff_8|q~regout ;
wire \div_1|ff_9|q~regout ;
wire \div_1|ff_10|q~regout ;
wire \div_1|ff_11|q~regout ;
wire \div_1|ff_12|q~regout ;
wire \div_1|ff_13|q~regout ;
wire \div_1|ff_14|q~regout ;
wire \div_1|ff_15|q~regout ;
wire \div_1|ff_16|q~regout ;
wire \div_1|ff_17|q~regout ;
wire \div_1|ff_18|q~regout ;
wire \div_1|ff_19|q~regout ;
wire \div_1|ff_20|q~regout ;
wire \count_2_bits_1|ff_2|q~regout ;
wire \count_2_bits_1|ff_1|q~regout ;
wire \mux_3|gate_5|WideOr0~1_combout ;
wire \mux_3|gate_5|WideOr0~0_combout ;
wire \mux_3|gate_5|WideOr0~2_combout ;
wire \mux_1|gate_5|WideOr0~0_combout ;
wire \mux_2|gate_5|WideOr0~0_combout ;
wire \mux_2|gate_5|WideOr0~1_combout ;
wire \mux_4|gate_5|WideOr0~0_combout ;
wire \mux_4|gate_5|WideOr0~1_combout ;
wire \decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_29|WideOr0~2_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~2_combout ;
wire \decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_29|WideOr0~3_combout ;
wire \count_3_bits_1|ff_2|q~regout ;
wire \count_3_bits_1|ff_3|q~regout ;
wire \count_3_bits_1|ff_1|q~regout ;
wire \demux_col|gate_5|WideAnd0~0_combout ;
wire \demux_col|gate_5|WideAnd0~1_combout ;
wire \demux_col|gate_5|WideAnd0~2_combout ;
wire \demux_col|gate_5|WideAnd0~3_combout ;
wire \mux_5|gate_4|WideAnd0~0_combout ;
wire \button_clk~combout ;
wire \button_clr~combout ;
wire \reg_matriz_po_1|ff_31|q~regout ;
wire \mux_11|gate_5|WideAnd0~0_combout ;
wire \reg_matriz_po_1|ff_10|q~regout ;
wire \mux_37|gate_5|WideOr0~0_combout ;
wire \sel_matriz_1|gate_4|S~0_combout ;
wire \mux_37|gate_5|WideOr0~1_combout ;
wire \reg_matriz_po_1|ff_15|q~regout ;
wire \reg_matriz_po_1|ff_30|q~regout ;
wire \mux_36|gate_5|WideOr0~0_combout ;
wire \mux_36|gate_5|WideOr0~1 ;
wire \reg_matriz_po_1|ff_26|q~regout ;
wire \mux_36|gate_5|WideOr0~2_combout ;
wire \reg_matriz_po_1|ff_1|q~regout ;
wire \reg_matriz_po_1|ff_19|q~regout ;
wire \mux_35|gate_5|WideOr0~0_combout ;
wire \mux_35|gate_5|WideOr0~1_combout ;
wire \reg_matriz_po_1|ff_29|q~regout ;
wire \mux_35|gate_5|WideOr0~2_combout ;
wire \reg_matriz_po_1|ff_11|q~regout ;
wire \mux_34|gate_5|WideOr0~0_combout ;
wire \mux_34|gate_5|WideOr0~1_combout ;
wire \mux_34|gate_5|WideOr0~2_combout ;
wire \mux_34|gate_5|WideOr0~3_combout ;
wire \demux_col|gate_5|WideAnd0~4_combout ;
wire \mux_33|gate_5|WideOr0~0_combout ;
wire \reg_matriz_po_1|ff_14|q~regout ;
wire \mux_33|gate_5|WideOr0~1_combout ;
wire \mux_33|gate_5|WideOr0~2_combout ;
wire \mux_32|gate_5|WideOr0~0_combout ;
wire \mux_32|gate_5|WideOr0~1_combout ;
wire \mux_32|gate_5|WideOr0~2_combout ;
wire \mux_32|gate_5|WideOr0~3_combout ;
wire \mux_31|gate_5|WideOr0~0_combout ;
wire \mux_31|gate_5|WideOr0~1_combout ;
wire \mux_31|gate_5|WideOr0~2_combout ;
wire [5:0] \hh2~combout ;
wire [1:0] \hh1~combout ;


// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh1~combout [1]),
	.padio(hh1[1]));
// synopsys translate_off
defparam \hh1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \div_1|ff_1|q (
// Equation(s):
// \div_1|ff_1|q~regout  = DFFEAS((((!\div_1|ff_1|q~regout ))), !\clk~combout , VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_1|q .lut_mask = "0f0f";
defparam \div_1|ff_1|q .operation_mode = "normal";
defparam \div_1|ff_1|q .output_mode = "reg_only";
defparam \div_1|ff_1|q .register_cascade_mode = "off";
defparam \div_1|ff_1|q .sum_lutc_input = "datac";
defparam \div_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \div_1|ff_2|q (
// Equation(s):
// \div_1|ff_2|q~regout  = DFFEAS((((!\div_1|ff_2|q~regout ))), !\div_1|ff_1|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_2|q .lut_mask = "00ff";
defparam \div_1|ff_2|q .operation_mode = "normal";
defparam \div_1|ff_2|q .output_mode = "reg_only";
defparam \div_1|ff_2|q .register_cascade_mode = "off";
defparam \div_1|ff_2|q .sum_lutc_input = "datac";
defparam \div_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \div_1|ff_3|q (
// Equation(s):
// \div_1|ff_3|q~regout  = DFFEAS((((!\div_1|ff_3|q~regout ))), !\div_1|ff_2|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_2|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_3|q .lut_mask = "00ff";
defparam \div_1|ff_3|q .operation_mode = "normal";
defparam \div_1|ff_3|q .output_mode = "reg_only";
defparam \div_1|ff_3|q .register_cascade_mode = "off";
defparam \div_1|ff_3|q .sum_lutc_input = "datac";
defparam \div_1|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \div_1|ff_4|q (
// Equation(s):
// \div_1|ff_4|q~regout  = DFFEAS((((!\div_1|ff_4|q~regout ))), !\div_1|ff_3|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_3|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_4|q .lut_mask = "00ff";
defparam \div_1|ff_4|q .operation_mode = "normal";
defparam \div_1|ff_4|q .output_mode = "reg_only";
defparam \div_1|ff_4|q .register_cascade_mode = "off";
defparam \div_1|ff_4|q .sum_lutc_input = "datac";
defparam \div_1|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \div_1|ff_5|q (
// Equation(s):
// \div_1|ff_5|q~regout  = DFFEAS((((!\div_1|ff_5|q~regout ))), !\div_1|ff_4|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_4|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_5|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_5|q .lut_mask = "0f0f";
defparam \div_1|ff_5|q .operation_mode = "normal";
defparam \div_1|ff_5|q .output_mode = "reg_only";
defparam \div_1|ff_5|q .register_cascade_mode = "off";
defparam \div_1|ff_5|q .sum_lutc_input = "datac";
defparam \div_1|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \div_1|ff_6|q (
// Equation(s):
// \div_1|ff_6|q~regout  = DFFEAS((((!\div_1|ff_6|q~regout ))), !\div_1|ff_5|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_5|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_6|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_6|q .lut_mask = "0f0f";
defparam \div_1|ff_6|q .operation_mode = "normal";
defparam \div_1|ff_6|q .output_mode = "reg_only";
defparam \div_1|ff_6|q .register_cascade_mode = "off";
defparam \div_1|ff_6|q .sum_lutc_input = "datac";
defparam \div_1|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \div_1|ff_7|q (
// Equation(s):
// \div_1|ff_7|q~regout  = DFFEAS((((!\div_1|ff_7|q~regout ))), !\div_1|ff_6|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_6|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_7|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_7|q .lut_mask = "0f0f";
defparam \div_1|ff_7|q .operation_mode = "normal";
defparam \div_1|ff_7|q .output_mode = "reg_only";
defparam \div_1|ff_7|q .register_cascade_mode = "off";
defparam \div_1|ff_7|q .sum_lutc_input = "datac";
defparam \div_1|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \div_1|ff_8|q (
// Equation(s):
// \div_1|ff_8|q~regout  = DFFEAS((((!\div_1|ff_8|q~regout ))), !\div_1|ff_7|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_7|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_8|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_8|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_8|q .lut_mask = "00ff";
defparam \div_1|ff_8|q .operation_mode = "normal";
defparam \div_1|ff_8|q .output_mode = "reg_only";
defparam \div_1|ff_8|q .register_cascade_mode = "off";
defparam \div_1|ff_8|q .sum_lutc_input = "datac";
defparam \div_1|ff_8|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \div_1|ff_9|q (
// Equation(s):
// \div_1|ff_9|q~regout  = DFFEAS((((!\div_1|ff_9|q~regout ))), !\div_1|ff_8|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_8|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_9|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_9|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_9|q .lut_mask = "00ff";
defparam \div_1|ff_9|q .operation_mode = "normal";
defparam \div_1|ff_9|q .output_mode = "reg_only";
defparam \div_1|ff_9|q .register_cascade_mode = "off";
defparam \div_1|ff_9|q .sum_lutc_input = "datac";
defparam \div_1|ff_9|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \div_1|ff_10|q (
// Equation(s):
// \div_1|ff_10|q~regout  = DFFEAS((((!\div_1|ff_10|q~regout ))), !\div_1|ff_9|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_9|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_10|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_10|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_10|q .lut_mask = "00ff";
defparam \div_1|ff_10|q .operation_mode = "normal";
defparam \div_1|ff_10|q .output_mode = "reg_only";
defparam \div_1|ff_10|q .register_cascade_mode = "off";
defparam \div_1|ff_10|q .sum_lutc_input = "datac";
defparam \div_1|ff_10|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \div_1|ff_11|q (
// Equation(s):
// \div_1|ff_11|q~regout  = DFFEAS((((!\div_1|ff_11|q~regout ))), !\div_1|ff_10|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_10|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_11|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_11|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_11|q .lut_mask = "00ff";
defparam \div_1|ff_11|q .operation_mode = "normal";
defparam \div_1|ff_11|q .output_mode = "reg_only";
defparam \div_1|ff_11|q .register_cascade_mode = "off";
defparam \div_1|ff_11|q .sum_lutc_input = "datac";
defparam \div_1|ff_11|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \div_1|ff_12|q (
// Equation(s):
// \div_1|ff_12|q~regout  = DFFEAS((((!\div_1|ff_12|q~regout ))), !\div_1|ff_11|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_11|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_12|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_12|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_12|q .lut_mask = "00ff";
defparam \div_1|ff_12|q .operation_mode = "normal";
defparam \div_1|ff_12|q .output_mode = "reg_only";
defparam \div_1|ff_12|q .register_cascade_mode = "off";
defparam \div_1|ff_12|q .sum_lutc_input = "datac";
defparam \div_1|ff_12|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \div_1|ff_13|q (
// Equation(s):
// \div_1|ff_13|q~regout  = DFFEAS((((!\div_1|ff_13|q~regout ))), !\div_1|ff_12|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_12|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_13|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_13|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_13|q .lut_mask = "0f0f";
defparam \div_1|ff_13|q .operation_mode = "normal";
defparam \div_1|ff_13|q .output_mode = "reg_only";
defparam \div_1|ff_13|q .register_cascade_mode = "off";
defparam \div_1|ff_13|q .sum_lutc_input = "datac";
defparam \div_1|ff_13|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \div_1|ff_14|q (
// Equation(s):
// \div_1|ff_14|q~regout  = DFFEAS((((!\div_1|ff_14|q~regout ))), !\div_1|ff_13|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_13|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_14|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_14|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_14|q .lut_mask = "00ff";
defparam \div_1|ff_14|q .operation_mode = "normal";
defparam \div_1|ff_14|q .output_mode = "reg_only";
defparam \div_1|ff_14|q .register_cascade_mode = "off";
defparam \div_1|ff_14|q .sum_lutc_input = "datac";
defparam \div_1|ff_14|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \div_1|ff_15|q (
// Equation(s):
// \div_1|ff_15|q~regout  = DFFEAS((((!\div_1|ff_15|q~regout ))), !\div_1|ff_14|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_14|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_15|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_15|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_15|q .lut_mask = "00ff";
defparam \div_1|ff_15|q .operation_mode = "normal";
defparam \div_1|ff_15|q .output_mode = "reg_only";
defparam \div_1|ff_15|q .register_cascade_mode = "off";
defparam \div_1|ff_15|q .sum_lutc_input = "datac";
defparam \div_1|ff_15|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \div_1|ff_16|q (
// Equation(s):
// \div_1|ff_16|q~regout  = DFFEAS((((!\div_1|ff_16|q~regout ))), !\div_1|ff_15|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_15|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_16|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_16|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_16|q .lut_mask = "00ff";
defparam \div_1|ff_16|q .operation_mode = "normal";
defparam \div_1|ff_16|q .output_mode = "reg_only";
defparam \div_1|ff_16|q .register_cascade_mode = "off";
defparam \div_1|ff_16|q .sum_lutc_input = "datac";
defparam \div_1|ff_16|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \div_1|ff_17|q (
// Equation(s):
// \div_1|ff_17|q~regout  = DFFEAS((((!\div_1|ff_17|q~regout ))), !\div_1|ff_16|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_16|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_17|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_17|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_17|q .lut_mask = "00ff";
defparam \div_1|ff_17|q .operation_mode = "normal";
defparam \div_1|ff_17|q .output_mode = "reg_only";
defparam \div_1|ff_17|q .register_cascade_mode = "off";
defparam \div_1|ff_17|q .sum_lutc_input = "datac";
defparam \div_1|ff_17|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \div_1|ff_18|q (
// Equation(s):
// \div_1|ff_18|q~regout  = DFFEAS((((!\div_1|ff_18|q~regout ))), !\div_1|ff_17|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_17|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_18|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_18|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_18|q .lut_mask = "00ff";
defparam \div_1|ff_18|q .operation_mode = "normal";
defparam \div_1|ff_18|q .output_mode = "reg_only";
defparam \div_1|ff_18|q .register_cascade_mode = "off";
defparam \div_1|ff_18|q .sum_lutc_input = "datac";
defparam \div_1|ff_18|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \div_1|ff_19|q (
// Equation(s):
// \div_1|ff_19|q~regout  = DFFEAS((((!\div_1|ff_19|q~regout ))), !\div_1|ff_18|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_18|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1|ff_19|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_19|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_19|q .lut_mask = "0f0f";
defparam \div_1|ff_19|q .operation_mode = "normal";
defparam \div_1|ff_19|q .output_mode = "reg_only";
defparam \div_1|ff_19|q .register_cascade_mode = "off";
defparam \div_1|ff_19|q .sum_lutc_input = "datac";
defparam \div_1|ff_19|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \div_1|ff_20|q (
// Equation(s):
// \div_1|ff_20|q~regout  = DFFEAS((((!\div_1|ff_20|q~regout ))), !\div_1|ff_19|q~regout , VCC, , , , , , )

	.clk(!\div_1|ff_19|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_20|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_20|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_20|q .lut_mask = "00ff";
defparam \div_1|ff_20|q .operation_mode = "normal";
defparam \div_1|ff_20|q .output_mode = "reg_only";
defparam \div_1|ff_20|q .register_cascade_mode = "off";
defparam \div_1|ff_20|q .sum_lutc_input = "datac";
defparam \div_1|ff_20|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh1~combout [0]),
	.padio(hh1[0]));
// synopsys translate_off
defparam \hh1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \count_2_bits_1|ff_2|q (
// Equation(s):
// \count_2_bits_1|ff_2|q~regout  = DFFEAS((\count_2_bits_1|ff_1|q~regout  & (((!\count_2_bits_1|ff_2|q~regout )))) # (!\count_2_bits_1|ff_1|q~regout  & (\count_2_bits_1|ff_2|q~regout  & ((!\hh1~combout [0]) # (!\hh1~combout [1])))), 
// !GLOBAL(\div_1|ff_20|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_20|q~regout ),
	.dataa(\hh1~combout [1]),
	.datab(\hh1~combout [0]),
	.datac(\count_2_bits_1|ff_1|q~regout ),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_2_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_2|q .lut_mask = "07f0";
defparam \count_2_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_2_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_2_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \count_2_bits_1|ff_1|q (
// Equation(s):
// \count_2_bits_1|ff_1|q~regout  = DFFEAS((!\count_2_bits_1|ff_1|q~regout  & (((!\count_2_bits_1|ff_2|q~regout ) # (!\hh1~combout [0])) # (!\hh1~combout [1]))), !GLOBAL(\div_1|ff_20|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_20|q~regout ),
	.dataa(\hh1~combout [1]),
	.datab(\hh1~combout [0]),
	.datac(\count_2_bits_1|ff_1|q~regout ),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_2_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_1|q .lut_mask = "070f";
defparam \count_2_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_2_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_2_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [1]),
	.padio(hh2[1]));
// synopsys translate_off
defparam \hh2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [4]),
	.padio(hh2[4]));
// synopsys translate_off
defparam \hh2[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \mux_3|gate_5|WideOr0~1 (
// Equation(s):
// \mux_3|gate_5|WideOr0~1_combout  = (\count_2_bits_1|ff_1|q~regout  & ((\hh2~combout [1]) # ((\count_2_bits_1|ff_2|q~regout )))) # (!\count_2_bits_1|ff_1|q~regout  & (((\hh2~combout [4] & \count_2_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_1|q~regout ),
	.datab(\hh2~combout [1]),
	.datac(\hh2~combout [4]),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~1 .lut_mask = "fa88";
defparam \mux_3|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \mux_3|gate_5|WideOr0~0 (
// Equation(s):
// \mux_3|gate_5|WideOr0~0_combout  = (((!\count_2_bits_1|ff_2|q~regout  & !\count_2_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~0 .lut_mask = "000f";
defparam \mux_3|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \mux_3|gate_5|WideOr0~2 (
// Equation(s):
// \mux_3|gate_5|WideOr0~2_combout  = (\mux_3|gate_5|WideOr0~1_combout ) # ((\mux_3|gate_5|WideOr0~0_combout  & (\hh1~combout [1] $ (\hh1~combout [0]))))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(\mux_3|gate_5|WideOr0~1_combout ),
	.datac(\hh1~combout [0]),
	.datad(\mux_3|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~2 .lut_mask = "decc";
defparam \mux_3|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \mux_1|gate_5|WideOr0~0 (
// Equation(s):
// \mux_1|gate_5|WideOr0~0_combout  = ((\count_2_bits_1|ff_2|q~regout  $ (\count_2_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~0 .lut_mask = "0ff0";
defparam \mux_1|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [2]),
	.padio(hh2[2]));
// synopsys translate_off
defparam \hh2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [5]),
	.padio(hh2[5]));
// synopsys translate_off
defparam \hh2[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \mux_2|gate_5|WideOr0~0 (
// Equation(s):
// \mux_2|gate_5|WideOr0~0_combout  = (\count_2_bits_1|ff_1|q~regout  & ((\hh2~combout [2]) # ((\count_2_bits_1|ff_2|q~regout )))) # (!\count_2_bits_1|ff_1|q~regout  & (((\count_2_bits_1|ff_2|q~regout  & \hh2~combout [5]))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_1|q~regout ),
	.datab(\hh2~combout [2]),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\hh2~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~0 .lut_mask = "f8a8";
defparam \mux_2|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \mux_2|gate_5|WideOr0~1 (
// Equation(s):
// \mux_2|gate_5|WideOr0~1_combout  = (\mux_2|gate_5|WideOr0~0_combout ) # ((\mux_3|gate_5|WideOr0~0_combout  & (\hh1~combout [1] $ (!\hh1~combout [0]))))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(\hh1~combout [0]),
	.datac(\mux_2|gate_5|WideOr0~0_combout ),
	.datad(\mux_3|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~1 .lut_mask = "f9f0";
defparam \mux_2|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [3]),
	.padio(hh2[3]));
// synopsys translate_off
defparam \hh2[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \mux_4|gate_5|WideOr0~0 (
// Equation(s):
// \mux_4|gate_5|WideOr0~0_combout  = (\count_2_bits_1|ff_1|q~regout  & (((\count_2_bits_1|ff_2|q~regout )))) # (!\count_2_bits_1|ff_1|q~regout  & ((\count_2_bits_1|ff_2|q~regout  & ((\hh2~combout [3]))) # (!\count_2_bits_1|ff_2|q~regout  & (\hh1~combout 
// [0]))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_1|q~regout ),
	.datab(\hh1~combout [0]),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\hh2~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~0 .lut_mask = "f4a4";
defparam \mux_4|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [0]),
	.padio(hh2[0]));
// synopsys translate_off
defparam \hh2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \mux_4|gate_5|WideOr0~1 (
// Equation(s):
// \mux_4|gate_5|WideOr0~1_combout  = (\mux_4|gate_5|WideOr0~0_combout ) # ((\count_2_bits_1|ff_1|q~regout  & ((\hh2~combout [0]))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_1|q~regout ),
	.datab(\mux_4|gate_5|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\hh2~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~1 .lut_mask = "eecc";
defparam \mux_4|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \decodificador_bcd_ex_1|gate_34|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_34|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~2_combout  & (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_4|gate_5|WideOr0~1_combout ) # (!\mux_1|gate_5|WideOr0~0_combout )))) # (!\mux_3|gate_5|WideOr0~2_combout  & 
// ((\mux_1|gate_5|WideOr0~0_combout  & (!\mux_2|gate_5|WideOr0~1_combout )) # (!\mux_1|gate_5|WideOr0~0_combout  & (\mux_2|gate_5|WideOr0~1_combout  & \mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_1|gate_5|WideOr0~0_combout ),
	.datac(\mux_2|gate_5|WideOr0~1_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .lut_mask = "b424";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \decodificador_bcd_ex_1|gate_29|WideOr0~2 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_29|WideOr0~2_combout  = (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_4|gate_5|WideOr0~1_combout  & (\mux_3|gate_5|WideOr0~2_combout )) # (!\mux_4|gate_5|WideOr0~1_combout  & ((!\mux_1|gate_5|WideOr0~0_combout ))))) # 
// (!\mux_2|gate_5|WideOr0~1_combout  & (\mux_1|gate_5|WideOr0~0_combout  & ((\mux_3|gate_5|WideOr0~2_combout ) # (\mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_1|gate_5|WideOr0~0_combout ),
	.datac(\mux_2|gate_5|WideOr0~1_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_29|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~2 .lut_mask = "ac38";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~2 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~2 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~2 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~2 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~1 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~1_combout  = (\hh2~combout [0]) # ((\count_2_bits_1|ff_2|q~regout ) # ((\hh2~combout [2] & !\hh2~combout [1])))

	.clk(gnd),
	.dataa(\hh2~combout [0]),
	.datab(\hh2~combout [2]),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .lut_mask = "fafe";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout  = ((\hh2~combout [3]) # ((\hh2~combout [5] & !\hh2~combout [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\hh2~combout [5]),
	.datac(\hh2~combout [4]),
	.datad(\hh2~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .lut_mask = "ff0c";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~2 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~2_combout  = (\count_2_bits_1|ff_1|q~regout  & ((\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ) # ((\count_2_bits_1|ff_2|q~regout  & \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout )))) # 
// (!\count_2_bits_1|ff_1|q~regout  & (((\count_2_bits_1|ff_2|q~regout  & \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_1|q~regout ),
	.datab(\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~2 .lut_mask = "f888";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~2 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~2 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~2 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~2 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \decodificador_bcd_ex_1|gate_19|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_19|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~2_combout  & (((\mux_2|gate_5|WideOr0~1_combout  & \mux_4|gate_5|WideOr0~1_combout )) # (!\mux_1|gate_5|WideOr0~0_combout ))) # (!\mux_3|gate_5|WideOr0~2_combout  & 
// ((\mux_1|gate_5|WideOr0~0_combout  & (\mux_2|gate_5|WideOr0~1_combout  $ (\mux_4|gate_5|WideOr0~1_combout ))) # (!\mux_1|gate_5|WideOr0~0_combout  & (\mux_2|gate_5|WideOr0~1_combout  & \mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_1|gate_5|WideOr0~0_combout ),
	.datac(\mux_2|gate_5|WideOr0~1_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .lut_mask = "b662";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \decodificador_bcd_ex_1|gate_13|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_13|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~2_combout  & (\mux_1|gate_5|WideOr0~0_combout  $ (((\mux_2|gate_5|WideOr0~1_combout ) # (\mux_4|gate_5|WideOr0~1_combout ))))) # (!\mux_3|gate_5|WideOr0~2_combout  & 
// (!\mux_1|gate_5|WideOr0~0_combout  & (\mux_2|gate_5|WideOr0~1_combout  & \mux_4|gate_5|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_1|gate_5|WideOr0~0_combout ),
	.datac(\mux_2|gate_5|WideOr0~1_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .lut_mask = "3228";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \decodificador_bcd_ex_1|gate_8|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_8|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & (\mux_3|gate_5|WideOr0~2_combout  $ (((\mux_1|gate_5|WideOr0~0_combout  & \mux_4|gate_5|WideOr0~1_combout )))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_1|gate_5|WideOr0~0_combout ),
	.datac(\mux_2|gate_5|WideOr0~1_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .lut_mask = "60a0";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \decodificador_bcd_ex_1|gate_4|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_4|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~2_combout  & (!\mux_1|gate_5|WideOr0~0_combout  & (\mux_2|gate_5|WideOr0~1_combout ))) # (!\mux_3|gate_5|WideOr0~2_combout  & ((\mux_2|gate_5|WideOr0~1_combout  & 
// ((!\mux_4|gate_5|WideOr0~1_combout ))) # (!\mux_2|gate_5|WideOr0~1_combout  & (\mux_1|gate_5|WideOr0~0_combout  & \mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_1|gate_5|WideOr0~0_combout ),
	.datac(\mux_2|gate_5|WideOr0~1_combout ),
	.datad(\mux_4|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .lut_mask = "2470";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \decodificador_bcd_ex_1|gate_29|WideOr0~3 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_29|WideOr0~3_combout  = (\mux_3|gate_5|WideOr0~2_combout ) # ((\mux_4|gate_5|WideOr0~0_combout ) # ((\hh2~combout [0] & \count_2_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~2_combout ),
	.datab(\mux_4|gate_5|WideOr0~0_combout ),
	.datac(\hh2~combout [0]),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_29|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~3 .lut_mask = "feee";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~3 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~3 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~3 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~3 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \count_3_bits_1|ff_2|q (
// Equation(s):
// \count_3_bits_1|ff_2|q~regout  = DFFEAS(((\count_3_bits_1|ff_1|q~regout  $ (\count_3_bits_1|ff_2|q~regout ))), !GLOBAL(\div_1|ff_20|q~regout ), VCC, , , , , \count_3_bits_1|ff_3|q~regout , )

	.clk(!\div_1|ff_20|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count_3_bits_1|ff_3|q~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_2|q .lut_mask = "0ff0";
defparam \count_3_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_2|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \count_3_bits_1|ff_3|q (
// Equation(s):
// \count_3_bits_1|ff_3|q~regout  = DFFEAS((\count_3_bits_1|ff_3|q~regout  $ (((\count_3_bits_1|ff_1|q~regout  & \count_3_bits_1|ff_2|q~regout )))), !GLOBAL(\div_1|ff_20|q~regout ), VCC, , , , , \count_3_bits_1|ff_3|q~regout , )

	.clk(!\div_1|ff_20|q~regout ),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_3|q~regout ),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\count_3_bits_1|ff_3|q~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_3|q .lut_mask = "3ccc";
defparam \count_3_bits_1|ff_3|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_3|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_3|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_3|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_3|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \count_3_bits_1|ff_1|q (
// Equation(s):
// \count_3_bits_1|ff_1|q~regout  = DFFEAS((((!\count_3_bits_1|ff_1|q~regout  & !\count_3_bits_1|ff_3|q~regout ))), !GLOBAL(\div_1|ff_20|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_20|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_1|q .lut_mask = "000f";
defparam \count_3_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \demux_col|gate_5|WideAnd0~0 (
// Equation(s):
// \demux_col|gate_5|WideAnd0~0_combout  = (\count_3_bits_1|ff_1|q~regout  & (\count_3_bits_1|ff_2|q~regout  & ((\count_3_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_5|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_5|WideAnd0~0 .lut_mask = "8800";
defparam \demux_col|gate_5|WideAnd0~0 .operation_mode = "normal";
defparam \demux_col|gate_5|WideAnd0~0 .output_mode = "comb_only";
defparam \demux_col|gate_5|WideAnd0~0 .register_cascade_mode = "off";
defparam \demux_col|gate_5|WideAnd0~0 .sum_lutc_input = "datac";
defparam \demux_col|gate_5|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \demux_col|gate_5|WideAnd0~1 (
// Equation(s):
// \demux_col|gate_5|WideAnd0~1_combout  = (!\count_3_bits_1|ff_1|q~regout  & (\count_3_bits_1|ff_2|q~regout  & ((\count_3_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_5|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_5|WideAnd0~1 .lut_mask = "4400";
defparam \demux_col|gate_5|WideAnd0~1 .operation_mode = "normal";
defparam \demux_col|gate_5|WideAnd0~1 .output_mode = "comb_only";
defparam \demux_col|gate_5|WideAnd0~1 .register_cascade_mode = "off";
defparam \demux_col|gate_5|WideAnd0~1 .sum_lutc_input = "datac";
defparam \demux_col|gate_5|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \demux_col|gate_5|WideAnd0~2 (
// Equation(s):
// \demux_col|gate_5|WideAnd0~2_combout  = (\count_3_bits_1|ff_1|q~regout  & (!\count_3_bits_1|ff_2|q~regout  & ((\count_3_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_5|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_5|WideAnd0~2 .lut_mask = "2200";
defparam \demux_col|gate_5|WideAnd0~2 .operation_mode = "normal";
defparam \demux_col|gate_5|WideAnd0~2 .output_mode = "comb_only";
defparam \demux_col|gate_5|WideAnd0~2 .register_cascade_mode = "off";
defparam \demux_col|gate_5|WideAnd0~2 .sum_lutc_input = "datac";
defparam \demux_col|gate_5|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \demux_col|gate_5|WideAnd0~3 (
// Equation(s):
// \demux_col|gate_5|WideAnd0~3_combout  = (!\count_3_bits_1|ff_1|q~regout  & (!\count_3_bits_1|ff_2|q~regout  & ((\count_3_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_5|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_5|WideAnd0~3 .lut_mask = "1100";
defparam \demux_col|gate_5|WideAnd0~3 .operation_mode = "normal";
defparam \demux_col|gate_5|WideAnd0~3 .output_mode = "comb_only";
defparam \demux_col|gate_5|WideAnd0~3 .register_cascade_mode = "off";
defparam \demux_col|gate_5|WideAnd0~3 .sum_lutc_input = "datac";
defparam \demux_col|gate_5|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \mux_5|gate_4|WideAnd0~0 (
// Equation(s):
// \mux_5|gate_4|WideAnd0~0_combout  = (\count_3_bits_1|ff_1|q~regout  & (\count_3_bits_1|ff_2|q~regout  & ((!\count_3_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_5|gate_4|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_5|gate_4|WideAnd0~0 .lut_mask = "0088";
defparam \mux_5|gate_4|WideAnd0~0 .operation_mode = "normal";
defparam \mux_5|gate_4|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_5|gate_4|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_5|gate_4|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_5|gate_4|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \button_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\button_clk~combout ),
	.padio(button_clk));
// synopsys translate_off
defparam \button_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \button_clr~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\button_clr~combout ),
	.padio(button_clr));
// synopsys translate_off
defparam \button_clr~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \reg_matriz_po_1|ff_31|q (
// Equation(s):
// \reg_matriz_po_1|ff_31|q~regout  = DFFEAS((!\hh2~combout [1] & (((\hh2~combout [0] & \button_clr~combout )))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(\hh2~combout [1]),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_31|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_31|q .lut_mask = "5000";
defparam \reg_matriz_po_1|ff_31|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_31|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_31|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_31|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_31|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \mux_11|gate_5|WideAnd0~0 (
// Equation(s):
// \mux_11|gate_5|WideAnd0~0_combout  = (\reg_matriz_po_1|ff_31|q~regout  & (!\count_3_bits_1|ff_1|q~regout  & (!\count_3_bits_1|ff_2|q~regout  & \count_3_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_31|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\count_3_bits_1|ff_2|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|gate_5|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_11|gate_5|WideAnd0~0 .lut_mask = "0200";
defparam \mux_11|gate_5|WideAnd0~0 .operation_mode = "normal";
defparam \mux_11|gate_5|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_11|gate_5|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_11|gate_5|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_11|gate_5|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \reg_matriz_po_1|ff_10|q (
// Equation(s):
// \reg_matriz_po_1|ff_10|q~regout  = DFFEAS(((\button_clr~combout  & ((\hh2~combout [1]) # (!\hh2~combout [0])))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(\hh2~combout [1]),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_10|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_10|q .lut_mask = "af00";
defparam \reg_matriz_po_1|ff_10|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_10|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_10|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_10|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_10|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \mux_37|gate_5|WideOr0~0 (
// Equation(s):
// \mux_37|gate_5|WideOr0~0_combout  = (\count_3_bits_1|ff_3|q~regout  & (\reg_matriz_po_1|ff_10|q~regout )) # (!\count_3_bits_1|ff_3|q~regout  & (((\count_3_bits_1|ff_1|q~regout  & \reg_matriz_po_1|ff_31|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_10|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_po_1|ff_31|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_37|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_37|gate_5|WideOr0~0 .lut_mask = "aac0";
defparam \mux_37|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_37|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_37|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_37|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_37|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \sel_matriz_1|gate_4|S~0 (
// Equation(s):
// \sel_matriz_1|gate_4|S~0_combout  = (((\hh1~combout [1] & !\hh1~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh1~combout [1]),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sel_matriz_1|gate_4|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sel_matriz_1|gate_4|S~0 .lut_mask = "00f0";
defparam \sel_matriz_1|gate_4|S~0 .operation_mode = "normal";
defparam \sel_matriz_1|gate_4|S~0 .output_mode = "comb_only";
defparam \sel_matriz_1|gate_4|S~0 .register_cascade_mode = "off";
defparam \sel_matriz_1|gate_4|S~0 .sum_lutc_input = "datac";
defparam \sel_matriz_1|gate_4|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \mux_37|gate_5|WideOr0~1 (
// Equation(s):
// \mux_37|gate_5|WideOr0~1_combout  = (\mux_11|gate_5|WideAnd0~0_combout ) # ((\sel_matriz_1|gate_4|S~0_combout ) # ((\mux_37|gate_5|WideOr0~0_combout  & \count_3_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\mux_11|gate_5|WideAnd0~0_combout ),
	.datab(\mux_37|gate_5|WideOr0~0_combout ),
	.datac(\sel_matriz_1|gate_4|S~0_combout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_37|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_37|gate_5|WideOr0~1 .lut_mask = "fefa";
defparam \mux_37|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_37|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_37|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_37|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_37|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \reg_matriz_po_1|ff_15|q (
// Equation(s):
// \reg_matriz_po_1|ff_15|q~regout  = DFFEAS(((\button_clr~combout  & ((\hh2~combout [0]) # (!\hh2~combout [1])))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(vcc),
	.datab(\hh2~combout [1]),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_15|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_15|q .lut_mask = "f300";
defparam \reg_matriz_po_1|ff_15|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_15|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_15|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_15|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_15|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \reg_matriz_po_1|ff_30|q (
// Equation(s):
// \reg_matriz_po_1|ff_30|q~regout  = DFFEAS(((\button_clr~combout  & (\hh2~combout [1] $ (!\hh2~combout [0])))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(vcc),
	.datab(\hh2~combout [1]),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_30|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_30|q .lut_mask = "c300";
defparam \reg_matriz_po_1|ff_30|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_30|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_30|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_30|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_30|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \mux_36|gate_5|WideOr0~0 (
// Equation(s):
// \mux_36|gate_5|WideOr0~0_combout  = (\count_3_bits_1|ff_2|q~regout  & (((\reg_matriz_po_1|ff_30|q~regout )))) # (!\count_3_bits_1|ff_2|q~regout  & (((\reg_matriz_po_1|ff_15|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_2|q~regout ),
	.datab(vcc),
	.datac(\reg_matriz_po_1|ff_15|q~regout ),
	.datad(\reg_matriz_po_1|ff_30|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_36|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_36|gate_5|WideOr0~0 .lut_mask = "fa50";
defparam \mux_36|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_36|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_36|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_36|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_36|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \reg_matriz_po_1|ff_29|q (
// Equation(s):
// \mux_36|gate_5|WideOr0~1  = (\count_3_bits_1|ff_3|q~regout  & ((\count_3_bits_1|ff_1|q~regout  & (\mux_36|gate_5|WideOr0~0_combout )) # (!\count_3_bits_1|ff_1|q~regout  & ((PB29_q)))))
// \reg_matriz_po_1|ff_29|q~regout  = DFFEAS(\mux_36|gate_5|WideOr0~1 , !GLOBAL(\button_clk~combout ), VCC, , , \button_clr~combout , , , VCC)

	.clk(!\button_clk~combout ),
	.dataa(\mux_36|gate_5|WideOr0~0_combout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\button_clr~combout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_36|gate_5|WideOr0~1 ),
	.regout(\reg_matriz_po_1|ff_29|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_29|q .lut_mask = "b800";
defparam \reg_matriz_po_1|ff_29|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_29|q .output_mode = "reg_and_comb";
defparam \reg_matriz_po_1|ff_29|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_29|q .sum_lutc_input = "qfbk";
defparam \reg_matriz_po_1|ff_29|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \reg_matriz_po_1|ff_26|q (
// Equation(s):
// \reg_matriz_po_1|ff_26|q~regout  = DFFEAS(((\button_clr~combout  & (\hh2~combout [1] $ (\hh2~combout [0])))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(vcc),
	.datab(\hh2~combout [1]),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_26|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_26|q .lut_mask = "3c00";
defparam \reg_matriz_po_1|ff_26|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_26|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_26|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_26|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_26|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \mux_36|gate_5|WideOr0~2 (
// Equation(s):
// \mux_36|gate_5|WideOr0~2_combout  = (\sel_matriz_1|gate_4|S~0_combout ) # ((\mux_36|gate_5|WideOr0~1 ) # ((\mux_5|gate_4|WideAnd0~0_combout  & \reg_matriz_po_1|ff_26|q~regout )))

	.clk(gnd),
	.dataa(\sel_matriz_1|gate_4|S~0_combout ),
	.datab(\mux_5|gate_4|WideAnd0~0_combout ),
	.datac(\mux_36|gate_5|WideOr0~1 ),
	.datad(\reg_matriz_po_1|ff_26|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_36|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_36|gate_5|WideOr0~2 .lut_mask = "fefa";
defparam \mux_36|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_36|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_36|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_36|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_36|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \reg_matriz_po_1|ff_1|q (
// Equation(s):
// \reg_matriz_po_1|ff_1|q~regout  = DFFEAS((((\hh2~combout [0] & \button_clr~combout ))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_1|q .lut_mask = "f000";
defparam \reg_matriz_po_1|ff_1|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_1|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_1|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_1|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \reg_matriz_po_1|ff_19|q (
// Equation(s):
// \reg_matriz_po_1|ff_19|q~regout  = DFFEAS(((\button_clr~combout  & ((\hh2~combout [1]) # (\hh2~combout [0])))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(\hh2~combout [1]),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_19|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_19|q .lut_mask = "fa00";
defparam \reg_matriz_po_1|ff_19|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_19|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_19|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_19|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_19|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \mux_35|gate_5|WideOr0~0 (
// Equation(s):
// \mux_35|gate_5|WideOr0~0_combout  = (\count_3_bits_1|ff_1|q~regout  & (((\reg_matriz_po_1|ff_19|q~regout ) # (\count_3_bits_1|ff_2|q~regout )))) # (!\count_3_bits_1|ff_1|q~regout  & (\reg_matriz_po_1|ff_10|q~regout  & ((!\count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_10|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_po_1|ff_19|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~0 .lut_mask = "cce2";
defparam \mux_35|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \mux_35|gate_5|WideOr0~1 (
// Equation(s):
// \mux_35|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_2|q~regout  & ((\count_3_bits_1|ff_3|q~regout  & (\reg_matriz_po_1|ff_1|q~regout )) # (!\count_3_bits_1|ff_3|q~regout  & ((\mux_35|gate_5|WideOr0~0_combout ))))) # (!\count_3_bits_1|ff_2|q~regout  & 
// (((\mux_35|gate_5|WideOr0~0_combout  & \count_3_bits_1|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_1|q~regout ),
	.datab(\mux_35|gate_5|WideOr0~0_combout ),
	.datac(\count_3_bits_1|ff_2|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~1 .lut_mask = "acc0";
defparam \mux_35|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \mux_35|gate_5|WideOr0~2 (
// Equation(s):
// \mux_35|gate_5|WideOr0~2_combout  = (\sel_matriz_1|gate_4|S~0_combout ) # ((\mux_35|gate_5|WideOr0~1_combout  & ((\count_3_bits_1|ff_3|q~regout ) # (\reg_matriz_po_1|ff_29|q~regout ))))

	.clk(gnd),
	.dataa(\sel_matriz_1|gate_4|S~0_combout ),
	.datab(\count_3_bits_1|ff_3|q~regout ),
	.datac(\mux_35|gate_5|WideOr0~1_combout ),
	.datad(\reg_matriz_po_1|ff_29|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_35|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_35|gate_5|WideOr0~2 .lut_mask = "faea";
defparam \mux_35|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_35|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_35|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_35|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_35|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \reg_matriz_po_1|ff_11|q (
// Equation(s):
// \reg_matriz_po_1|ff_11|q~regout  = DFFEAS((((!\hh2~combout [0] & \button_clr~combout ))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_11|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_11|q .lut_mask = "0f00";
defparam \reg_matriz_po_1|ff_11|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_11|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_11|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_11|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_11|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \mux_34|gate_5|WideOr0~0 (
// Equation(s):
// \mux_34|gate_5|WideOr0~0_combout  = (!\count_3_bits_1|ff_1|q~regout  & ((\count_3_bits_1|ff_2|q~regout  & (\reg_matriz_po_1|ff_19|q~regout )) # (!\count_3_bits_1|ff_2|q~regout  & ((\reg_matriz_po_1|ff_11|q~regout )))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_19|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_po_1|ff_11|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~0 .lut_mask = "2230";
defparam \mux_34|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \mux_34|gate_5|WideOr0~1 (
// Equation(s):
// \mux_34|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_1|q~regout  & ((\count_3_bits_1|ff_2|q~regout  & (\reg_matriz_po_1|ff_15|q~regout )) # (!\count_3_bits_1|ff_2|q~regout  & ((\reg_matriz_po_1|ff_29|q~regout )))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_2|q~regout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\reg_matriz_po_1|ff_15|q~regout ),
	.datad(\reg_matriz_po_1|ff_29|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~1 .lut_mask = "c480";
defparam \mux_34|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \mux_34|gate_5|WideOr0~2 (
// Equation(s):
// \mux_34|gate_5|WideOr0~2_combout  = (\reg_matriz_po_1|ff_29|q~regout  & (!\mux_5|gate_4|WideAnd0~0_combout  & ((\hh1~combout [0]) # (!\hh1~combout [1])))) # (!\reg_matriz_po_1|ff_29|q~regout  & ((\hh1~combout [0]) # ((!\hh1~combout [1]))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_29|q~regout ),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\mux_5|gate_4|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~2 .lut_mask = "45cf";
defparam \mux_34|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \mux_34|gate_5|WideOr0~3 (
// Equation(s):
// \mux_34|gate_5|WideOr0~3_combout  = ((\count_3_bits_1|ff_3|q~regout  & ((\mux_34|gate_5|WideOr0~0_combout ) # (\mux_34|gate_5|WideOr0~1_combout )))) # (!\mux_34|gate_5|WideOr0~2_combout )

	.clk(gnd),
	.dataa(\mux_34|gate_5|WideOr0~0_combout ),
	.datab(\count_3_bits_1|ff_3|q~regout ),
	.datac(\mux_34|gate_5|WideOr0~1_combout ),
	.datad(\mux_34|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_34|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_34|gate_5|WideOr0~3 .lut_mask = "c8ff";
defparam \mux_34|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_34|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_34|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_34|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_34|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \demux_col|gate_5|WideAnd0~4 (
// Equation(s):
// \demux_col|gate_5|WideAnd0~4_combout  = (((\count_3_bits_1|ff_1|q~regout  & \count_3_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_5|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_5|WideAnd0~4 .lut_mask = "f000";
defparam \demux_col|gate_5|WideAnd0~4 .operation_mode = "normal";
defparam \demux_col|gate_5|WideAnd0~4 .output_mode = "comb_only";
defparam \demux_col|gate_5|WideAnd0~4 .register_cascade_mode = "off";
defparam \demux_col|gate_5|WideAnd0~4 .sum_lutc_input = "datac";
defparam \demux_col|gate_5|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \mux_33|gate_5|WideOr0~0 (
// Equation(s):
// \mux_33|gate_5|WideOr0~0_combout  = (\demux_col|gate_5|WideAnd0~4_combout  & ((\count_3_bits_1|ff_3|q~regout  & ((\reg_matriz_po_1|ff_15|q~regout ))) # (!\count_3_bits_1|ff_3|q~regout  & (\reg_matriz_po_1|ff_11|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_11|q~regout ),
	.datab(\demux_col|gate_5|WideAnd0~4_combout ),
	.datac(\reg_matriz_po_1|ff_15|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~0 .lut_mask = "c088";
defparam \mux_33|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \reg_matriz_po_1|ff_14|q (
// Equation(s):
// \reg_matriz_po_1|ff_14|q~regout  = DFFEAS(((\button_clr~combout  & ((!\hh2~combout [0]) # (!\hh2~combout [1])))), !GLOBAL(\button_clk~combout ), VCC, , , , , , )

	.clk(!\button_clk~combout ),
	.dataa(\hh2~combout [1]),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\button_clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_14|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_14|q .lut_mask = "5f00";
defparam \reg_matriz_po_1|ff_14|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_14|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_14|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_14|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_14|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \mux_33|gate_5|WideOr0~1 (
// Equation(s):
// \mux_33|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_1|q~regout  & (\reg_matriz_po_1|ff_10|q~regout  & ((!\count_3_bits_1|ff_2|q~regout )))) # (!\count_3_bits_1|ff_1|q~regout  & (((\reg_matriz_po_1|ff_14|q~regout  & \count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_10|q~regout ),
	.datab(\reg_matriz_po_1|ff_14|q~regout ),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~1 .lut_mask = "0ca0";
defparam \mux_33|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \mux_33|gate_5|WideOr0~2 (
// Equation(s):
// \mux_33|gate_5|WideOr0~2_combout  = (\mux_33|gate_5|WideOr0~0_combout ) # ((\sel_matriz_1|gate_4|S~0_combout ) # ((\mux_33|gate_5|WideOr0~1_combout  & \count_3_bits_1|ff_3|q~regout )))

	.clk(gnd),
	.dataa(\mux_33|gate_5|WideOr0~0_combout ),
	.datab(\mux_33|gate_5|WideOr0~1_combout ),
	.datac(\sel_matriz_1|gate_4|S~0_combout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_33|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_33|gate_5|WideOr0~2 .lut_mask = "fefa";
defparam \mux_33|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_33|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_33|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_33|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_33|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \mux_32|gate_5|WideOr0~0 (
// Equation(s):
// \mux_32|gate_5|WideOr0~0_combout  = ((\count_3_bits_1|ff_2|q~regout  & ((\reg_matriz_po_1|ff_10|q~regout ))) # (!\count_3_bits_1|ff_2|q~regout  & (\reg_matriz_po_1|ff_29|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\reg_matriz_po_1|ff_29|q~regout ),
	.datad(\reg_matriz_po_1|ff_10|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~0 .lut_mask = "fc30";
defparam \mux_32|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \mux_32|gate_5|WideOr0~1 (
// Equation(s):
// \mux_32|gate_5|WideOr0~1_combout  = ((\count_3_bits_1|ff_2|q~regout  & (\reg_matriz_po_1|ff_11|q~regout )) # (!\count_3_bits_1|ff_2|q~regout  & ((\reg_matriz_po_1|ff_31|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_matriz_po_1|ff_11|q~regout ),
	.datac(\reg_matriz_po_1|ff_31|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~1 .lut_mask = "ccf0";
defparam \mux_32|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \mux_32|gate_5|WideOr0~2 (
// Equation(s):
// \mux_32|gate_5|WideOr0~2_combout  = ((\count_3_bits_1|ff_1|q~regout  & (\mux_32|gate_5|WideOr0~0_combout )) # (!\count_3_bits_1|ff_1|q~regout  & ((\mux_32|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\mux_32|gate_5|WideOr0~0_combout ),
	.datad(\mux_32|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~2 .lut_mask = "f3c0";
defparam \mux_32|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \mux_32|gate_5|WideOr0~3 (
// Equation(s):
// \mux_32|gate_5|WideOr0~3_combout  = (((\count_3_bits_1|ff_3|q~regout  & \mux_32|gate_5|WideOr0~2_combout )) # (!\mux_34|gate_5|WideOr0~2_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_34|gate_5|WideOr0~2_combout ),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\mux_32|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_32|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_32|gate_5|WideOr0~3 .lut_mask = "f333";
defparam \mux_32|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_32|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_32|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_32|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_32|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \mux_31|gate_5|WideOr0~0 (
// Equation(s):
// \mux_31|gate_5|WideOr0~0_combout  = (\count_3_bits_1|ff_2|q~regout  & (((\reg_matriz_po_1|ff_14|q~regout )))) # (!\count_3_bits_1|ff_2|q~regout  & (((\reg_matriz_po_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_2|q~regout ),
	.datab(vcc),
	.datac(\reg_matriz_po_1|ff_1|q~regout ),
	.datad(\reg_matriz_po_1|ff_14|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~0 .lut_mask = "fa50";
defparam \mux_31|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \mux_31|gate_5|WideOr0~1 (
// Equation(s):
// \mux_31|gate_5|WideOr0~1_combout  = (\count_3_bits_1|ff_3|q~regout  & ((\count_3_bits_1|ff_1|q~regout  & (\mux_32|gate_5|WideOr0~1_combout )) # (!\count_3_bits_1|ff_1|q~regout  & ((\mux_31|gate_5|WideOr0~0_combout )))))

	.clk(gnd),
	.dataa(\mux_32|gate_5|WideOr0~1_combout ),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(\mux_31|gate_5|WideOr0~0_combout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~1 .lut_mask = "b800";
defparam \mux_31|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \mux_31|gate_5|WideOr0~2 (
// Equation(s):
// \mux_31|gate_5|WideOr0~2_combout  = (\sel_matriz_1|gate_4|S~0_combout ) # ((\mux_31|gate_5|WideOr0~1_combout ) # ((\mux_5|gate_4|WideAnd0~0_combout  & \reg_matriz_po_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\sel_matriz_1|gate_4|S~0_combout ),
	.datab(\mux_5|gate_4|WideAnd0~0_combout ),
	.datac(\reg_matriz_po_1|ff_1|q~regout ),
	.datad(\mux_31|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_31|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_31|gate_5|WideOr0~2 .lut_mask = "ffea";
defparam \mux_31|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_31|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_31|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_31|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_31|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[0]));
// synopsys translate_off
defparam \out_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[1]~I (
	.datain(\decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[1]));
// synopsys translate_off
defparam \out_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[2]~I (
	.datain(\decodificador_bcd_ex_1|gate_29|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[2]));
// synopsys translate_off
defparam \out_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[3]~I (
	.datain(\decodificador_bcd_ex_1|gate_24|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[3]));
// synopsys translate_off
defparam \out_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[4]~I (
	.datain(\decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[4]));
// synopsys translate_off
defparam \out_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[5]~I (
	.datain(\decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[5]));
// synopsys translate_off
defparam \out_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[6]~I (
	.datain(\decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[6]));
// synopsys translate_off
defparam \out_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[7]~I (
	.datain(\decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[7]));
// synopsys translate_off
defparam \out_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[0]~I (
	.datain(!\mux_4|gate_5|WideOr0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[0]));
// synopsys translate_off
defparam \out_7seg_ac[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[1]~I (
	.datain(!\mux_3|gate_5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[1]));
// synopsys translate_off
defparam \out_7seg_ac[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[2]~I (
	.datain(!\mux_4|gate_5|WideOr0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[2]));
// synopsys translate_off
defparam \out_7seg_ac[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[3]~I (
	.datain(\decodificador_bcd_ex_1|gate_29|WideOr0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[3]));
// synopsys translate_off
defparam \out_7seg_ac[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[0]~I (
	.datain(\demux_col|gate_5|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[0]));
// synopsys translate_off
defparam \m_col[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[1]~I (
	.datain(\demux_col|gate_5|WideAnd0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[1]));
// synopsys translate_off
defparam \m_col[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[2]~I (
	.datain(\demux_col|gate_5|WideAnd0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[2]));
// synopsys translate_off
defparam \m_col[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[3]~I (
	.datain(\demux_col|gate_5|WideAnd0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[3]));
// synopsys translate_off
defparam \m_col[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[4]~I (
	.datain(\mux_5|gate_4|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[4]));
// synopsys translate_off
defparam \m_col[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[0]~I (
	.datain(\mux_37|gate_5|WideOr0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[0]));
// synopsys translate_off
defparam \m_line[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[1]~I (
	.datain(\mux_36|gate_5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[1]));
// synopsys translate_off
defparam \m_line[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[2]~I (
	.datain(\mux_35|gate_5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[2]));
// synopsys translate_off
defparam \m_line[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[3]~I (
	.datain(\mux_34|gate_5|WideOr0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[3]));
// synopsys translate_off
defparam \m_line[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[4]~I (
	.datain(\mux_33|gate_5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[4]));
// synopsys translate_off
defparam \m_line[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[5]~I (
	.datain(\mux_32|gate_5|WideOr0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[5]));
// synopsys translate_off
defparam \m_line[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[6]~I (
	.datain(\mux_31|gate_5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[6]));
// synopsys translate_off
defparam \m_line[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
