#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 21 15:39:14 2017
# Process ID: 8844
# Current directory: /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/impl_1/top_level.vdi
# Journal file: /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_axis/ila_axis.dcp' for cell 'app_0/dbg_0.axis_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.dcp' for cell 'app_0/dbg_1.dma_ctrl_debug'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp' for cell 'app_0/l2p_dma/cmp_addr_fifo/U0'
INFO: [Project 1-454] Reading design checkpoint '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.dcp' for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512'
INFO: [Netlist 29-17] Analyzing 792 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc:118]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.191 ; gain = 479.500 ; free physical = 11772 ; free virtual = 21060
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_0.axis_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_axis/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_0.axis_debug/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_1.dma_ctrl_debug/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1/constraints/ila.xdc] for cell 'app_0/dbg_1.dma_ctrl_debug/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_wsh_pipe'. The XDC file /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pd_pdm'. The XDC file /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_l2p_dma'. The XDC file /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc]
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:71]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_axis/ila_axis.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.dcp'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64/l2p_fifo64_clocks.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512/fifo_96x512_clocks.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_0/U0/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 440 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 440 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1915.191 ; gain = 861.492 ; free physical = 11836 ; free virtual = 21057
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1947.207 ; gain = 32.016 ; free physical = 11835 ; free virtual = 21056
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "0b7b7bf96c5db543".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1947.211 ; gain = 0.000 ; free physical = 11815 ; free virtual = 21048
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2013f849b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1947.211 ; gain = 0.004 ; free physical = 11815 ; free virtual = 21048
Implement Debug Cores | Checksum: 1755b9c1a

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 90 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 245903315

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1947.211 ; gain = 0.004 ; free physical = 11815 ; free virtual = 21047

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
INFO: [Opt 31-10] Eliminated 1730 cells.
Phase 3 Constant Propagation | Checksum: 2851111d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1947.211 ; gain = 0.004 ; free physical = 11812 ; free virtual = 21045

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2264 unconnected nets.
INFO: [Opt 31-11] Eliminated 1047 unconnected cells.
Phase 4 Sweep | Checksum: 1b9934062

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.211 ; gain = 0.004 ; free physical = 11812 ; free virtual = 21045

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1947.211 ; gain = 0.000 ; free physical = 11812 ; free virtual = 21045
Ending Logic Optimization Task | Checksum: 1b9934062

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.211 ; gain = 0.004 ; free physical = 11812 ; free virtual = 21045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 46 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 92
Ending PowerOpt Patch Enables Task | Checksum: 163fcba87

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11604 ; free virtual = 20835
Ending Power Optimization Task | Checksum: 163fcba87

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 260.121 ; free physical = 11604 ; free virtual = 20836
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 8 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2207.332 ; gain = 292.141 ; free physical = 11604 ; free virtual = 20836
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11602 ; free virtual = 20836
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/impl_1/top_level_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[10] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[4]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[11] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[5]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[12] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[6]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[13] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[7]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[14] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[8]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[6] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[7] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[1]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[8] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[2]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRBWRADDR[9] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ADDRBWRADDR[3]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENARDEN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_adr_o_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ENBWREN (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/en29_out) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[0] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[1] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[2] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/l2p_dma/l2p_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/WEA[3] (net: app_0/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/WEBWE[0]) which is driven by a register (app_0/p2l_dma/p2l_dma_cyc_t_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2682 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11593 ; free virtual = 20836
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11591 ; free virtual = 20833

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: c4c26411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11591 ; free virtual = 20833

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: c4c26411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11591 ; free virtual = 20833
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: c4c26411

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11585 ; free virtual = 20833
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: c4c26411

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11585 ; free virtual = 20833

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: c4c26411

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11585 ; free virtual = 20833

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 4a16972b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11585 ; free virtual = 20833
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 4a16972b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11585 ; free virtual = 20833
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad951c4a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11585 ; free virtual = 20833

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: fa4a5ee0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11584 ; free virtual = 20833

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: fa4a5ee0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11583 ; free virtual = 20833
Phase 1.2.1 Place Init Design | Checksum: 122112b44

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11581 ; free virtual = 20831
Phase 1.2 Build Placer Netlist Model | Checksum: 122112b44

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11581 ; free virtual = 20831

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 122112b44

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11581 ; free virtual = 20831
Phase 1 Placer Initialization | Checksum: 122112b44

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11581 ; free virtual = 20831

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 159d2dc50

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11579 ; free virtual = 20830

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159d2dc50

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11579 ; free virtual = 20830

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 182df065c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e6ee0bac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e6ee0bac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2433a3024

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d0786092

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18808c3b7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1735b62f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1735b62f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 251cb2af5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11577 ; free virtual = 20830
Phase 3 Detail Placement | Checksum: 251cb2af5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11577 ; free virtual = 20830

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
WARNING: [Constraints 18-633] Creating clock clk_200 with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:71]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 171ee0901

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2207.332 ; gain = 0.000 ; free physical = 11578 ; free virtual = 20830

Phase 4.1.2 Post Placement Optimization
