09:29:40 INFO  : Registering command handlers for SDK TCF services
09:29:40 INFO  : Launching XSCT server: xsct.bat -interactive F:\intel_project\AX7010\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
09:29:42 INFO  : XSCT server has started successfully.
09:29:42 INFO  : Successfully done setting XSCT server connection channel  
09:29:43 INFO  : Successfully done setting SDK workspace  
09:29:43 INFO  : Processing command line option -hwspec F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper.hdf.
09:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
09:34:36 INFO  : 'jtag frequency' command is executed.
09:34:36 INFO  : Sourcing of 'F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:36 INFO  : Context for 'APU' is selected.
09:34:36 INFO  : System reset is completed.
09:34:39 INFO  : 'after 3000' command is executed.
09:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
09:34:41 INFO  : FPGA configured successfully with bitstream "F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit"
09:34:41 INFO  : Context for 'APU' is selected.
09:34:41 INFO  : Hardware design information is loaded from 'F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf'.
09:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:41 INFO  : Context for 'APU' is selected.
09:34:42 INFO  : 'ps7_init' command is executed.
09:34:42 INFO  : 'ps7_post_config' command is executed.
09:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:42 INFO  : The application 'F:/intel_project/AX7010/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw F:/intel_project/AX7010/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow F:/intel_project/AX7010/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:42 INFO  : Memory regions updated for context APU
09:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:43 INFO  : 'con' command is executed.
09:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

09:34:43 INFO  : Launch script is exported to file 'F:\intel_project\AX7010\06_bram_test\bram_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_intr_test.elf_on_local.tcl'
09:37:46 INFO  : Invoking Bootgen: bootgen -image bram_intr_test.bif -arch zynq -o F:\intel_project\AX7010\06_bram_test\bootimage\BOOT.bin -w on
09:37:46 INFO  : Overwriting existing bif file F:\intel_project\AX7010\06_bram_test\bootimage\bram_intr_test.bif
09:37:47 INFO  : Bootgen command execution is done.
09:44:33 INFO  : Disconnected from the channel tcfchan#1.
01:15:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
01:15:51 INFO  : XSCT server has started successfully.
01:15:58 INFO  : Successfully done setting XSCT server connection channel  
01:15:58 INFO  : Successfully done setting SDK workspace  
01:16:10 INFO  : Registering command handlers for SDK TCF services
01:16:10 INFO  : Processing command line option -hwspec D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper.hdf.
14:08:43 INFO  : Registering command handlers for SDK TCF services
14:08:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
14:08:50 INFO  : XSCT server has started successfully.
14:08:54 INFO  : Successfully done setting XSCT server connection channel  
14:08:54 INFO  : Successfully done setting SDK workspace  
14:08:54 INFO  : Processing command line option -hwspec D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper.hdf.
14:08:55 INFO  : Checking for hwspec changes in the project top_wrapper_hw_platform_1.
14:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:11:29 INFO  : 'jtag frequency' command is executed.
14:11:29 INFO  : Sourcing of 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:29 INFO  : Context for 'APU' is selected.
14:11:30 INFO  : System reset is completed.
14:11:33 INFO  : 'after 3000' command is executed.
14:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:11:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit"
14:11:35 INFO  : Context for 'APU' is selected.
14:11:35 INFO  : Hardware design information is loaded from 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf'.
14:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:35 INFO  : Context for 'APU' is selected.
14:11:35 INFO  : 'ps7_init' command is executed.
14:11:35 INFO  : 'ps7_post_config' command is executed.
14:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:36 INFO  : The application 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:36 INFO  : Memory regions updated for context APU
14:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:36 INFO  : 'con' command is executed.
14:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:11:36 INFO  : Launch script is exported to file 'D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_intr_test.elf_on_local.tcl'
14:17:22 INFO  : Disconnected from the channel tcfchan#1.
14:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:17:23 INFO  : 'jtag frequency' command is executed.
14:17:23 INFO  : Sourcing of 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:23 INFO  : Context for 'APU' is selected.
14:17:23 INFO  : System reset is completed.
14:17:26 INFO  : 'after 3000' command is executed.
14:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:17:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit"
14:17:28 INFO  : Context for 'APU' is selected.
14:17:30 INFO  : Hardware design information is loaded from 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf'.
14:17:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:30 INFO  : Context for 'APU' is selected.
14:17:31 INFO  : 'ps7_init' command is executed.
14:17:31 INFO  : 'ps7_post_config' command is executed.
14:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:31 INFO  : The application 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:31 INFO  : Memory regions updated for context APU
14:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:31 INFO  : 'con' command is executed.
14:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:17:31 INFO  : Launch script is exported to file 'D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_intr_test.elf_on_local.tcl'
14:21:19 INFO  : Disconnected from the channel tcfchan#2.
14:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:21:20 INFO  : 'jtag frequency' command is executed.
14:21:20 INFO  : Sourcing of 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:20 INFO  : Context for 'APU' is selected.
14:21:20 INFO  : System reset is completed.
14:21:23 INFO  : 'after 3000' command is executed.
14:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:21:25 INFO  : FPGA configured successfully with bitstream "D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit"
14:21:25 INFO  : Context for 'APU' is selected.
14:21:25 INFO  : Hardware design information is loaded from 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf'.
14:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:25 INFO  : Context for 'APU' is selected.
14:21:26 INFO  : 'ps7_init' command is executed.
14:21:26 INFO  : 'ps7_post_config' command is executed.
14:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:26 INFO  : The application 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:26 INFO  : Memory regions updated for context APU
14:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:27 INFO  : 'con' command is executed.
14:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:21:27 INFO  : Launch script is exported to file 'D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_intr_test.elf_on_local.tcl'
14:48:38 INFO  : Disconnected from the channel tcfchan#3.
14:51:35 INFO  : Registering command handlers for SDK TCF services
14:51:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
14:51:38 INFO  : XSCT server has started successfully.
14:51:38 INFO  : Successfully done setting XSCT server connection channel  
14:51:38 INFO  : Successfully done setting SDK workspace  
14:51:38 INFO  : Processing command line option -hwspec D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper.hdf.
14:51:38 INFO  : Checking for hwspec changes in the project top_wrapper_hw_platform_1.
14:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:54:16 INFO  : 'jtag frequency' command is executed.
14:54:16 INFO  : Sourcing of 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:16 INFO  : Context for 'APU' is selected.
14:54:17 INFO  : System reset is completed.
14:54:20 INFO  : 'after 3000' command is executed.
14:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:54:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit"
14:54:22 INFO  : Context for 'APU' is selected.
14:54:22 INFO  : Hardware design information is loaded from 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf'.
14:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:22 INFO  : Context for 'APU' is selected.
14:54:22 INFO  : 'ps7_init' command is executed.
14:54:22 INFO  : 'ps7_post_config' command is executed.
14:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:23 INFO  : The application 'D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/bram_intr_test/Debug/bram_intr_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:23 INFO  : Memory regions updated for context APU
14:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:23 INFO  : 'con' command is executed.
14:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:54:23 INFO  : Launch script is exported to file 'D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_intr_test.elf_on_local.tcl'
14:26:13 INFO  : Disconnected from the channel tcfchan#1.
14:48:49 INFO  : Registering command handlers for SDK TCF services
14:48:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
14:48:51 INFO  : XSCT server has started successfully.
14:48:51 INFO  : Successfully done setting XSCT server connection channel  
14:48:51 INFO  : Successfully done setting SDK workspace  
14:48:52 INFO  : Processing command line option -hwspec D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper.hdf.
14:48:52 INFO  : Checking for hwspec changes in the project top_wrapper_hw_platform_1.
01:13:31 INFO  : Registering command handlers for SDK TCF services
01:13:32 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
01:13:39 INFO  : XSCT server has started successfully.
01:13:39 INFO  : Successfully done setting XSCT server connection channel  
01:13:46 INFO  : Successfully done setting SDK workspace  
01:13:46 INFO  : Processing command line option -hwspec D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper.hdf.
01:13:46 INFO  : Checking for hwspec changes in the project top_wrapper_hw_platform_1.
16:00:35 INFO  : Registering command handlers for SDK TCF services
16:00:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_board_running\Materials\course_s2\no_changed_material_source\course_s2_sdk\06_bram_test\bram_test.sdk\temp_xsdb_launch_script.tcl
16:00:42 INFO  : XSCT server has started successfully.
16:00:42 INFO  : Successfully done setting XSCT server connection channel  
16:00:50 INFO  : Successfully done setting SDK workspace  
16:00:50 INFO  : Processing command line option -hwspec D:/FPGA_board_running/Materials/course_s2/no_changed_material_source/course_s2_sdk/06_bram_test/bram_test.sdk/top_wrapper.hdf.
16:00:50 INFO  : Checking for hwspec changes in the project top_wrapper_hw_platform_1.
