
gatorsynth_sequencer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026a4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000660  20000000  004026a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000000d0  20000660  00402d04  00020660  2**2
                  ALLOC
  3 .stack        00003000  20000730  00402dd4  00020660  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020660  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002068a  2**0
                  CONTENTS, READONLY
  6 .debug_info   00006a24  00000000  00000000  000206e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d8e  00000000  00000000  00027107  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002014  00000000  00000000  00028e95  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000608  00000000  00000000  0002aea9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004c8  00000000  00000000  0002b4b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00011e45  00000000  00000000  0002b979  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e963  00000000  00000000  0003d7be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0003d304  00000000  00000000  0004c121  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000cb4  00000000  00000000  00089428  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003730 	.word	0x20003730
  400004:	00401ba1 	.word	0x00401ba1
  400008:	00401b9d 	.word	0x00401b9d
  40000c:	00401b9d 	.word	0x00401b9d
  400010:	00401b9d 	.word	0x00401b9d
  400014:	00401b9d 	.word	0x00401b9d
  400018:	00401b9d 	.word	0x00401b9d
	...
  40002c:	00401b9d 	.word	0x00401b9d
  400030:	00401b9d 	.word	0x00401b9d
  400034:	00000000 	.word	0x00000000
  400038:	00401b9d 	.word	0x00401b9d
  40003c:	00401b9d 	.word	0x00401b9d
  400040:	00401b9d 	.word	0x00401b9d
  400044:	00401b9d 	.word	0x00401b9d
  400048:	00401b9d 	.word	0x00401b9d
  40004c:	00401b9d 	.word	0x00401b9d
  400050:	00401b9d 	.word	0x00401b9d
  400054:	00401b9d 	.word	0x00401b9d
  400058:	00401b9d 	.word	0x00401b9d
  40005c:	00000000 	.word	0x00000000
  400060:	00401b9d 	.word	0x00401b9d
  400064:	00401b9d 	.word	0x00401b9d
  400068:	00401b9d 	.word	0x00401b9d
  40006c:	00401739 	.word	0x00401739
  400070:	00401fd9 	.word	0x00401fd9
  400074:	00400e51 	.word	0x00400e51
  400078:	00401b9d 	.word	0x00401b9d
  40007c:	00401b9d 	.word	0x00401b9d
  400080:	00401b9d 	.word	0x00401b9d
  400084:	00401b9d 	.word	0x00401b9d
  400088:	00000000 	.word	0x00000000
  40008c:	00401b9d 	.word	0x00401b9d
  400090:	00401b9d 	.word	0x00401b9d
  400094:	00401b9d 	.word	0x00401b9d
  400098:	00401b9d 	.word	0x00401b9d
  40009c:	004019ad 	.word	0x004019ad
  4000a0:	00401b9d 	.word	0x00401b9d
  4000a4:	00401b9d 	.word	0x00401b9d
  4000a8:	00401b9d 	.word	0x00401b9d
  4000ac:	00401b9d 	.word	0x00401b9d
  4000b0:	00401b9d 	.word	0x00401b9d
  4000b4:	004001bd 	.word	0x004001bd
  4000b8:	00401b9d 	.word	0x00401b9d
  4000bc:	00401b9d 	.word	0x00401b9d

004000c0 <__do_global_dtors_aux>:
  4000c0:	b510      	push	{r4, lr}
  4000c2:	4c05      	ldr	r4, [pc, #20]	; (4000d8 <__do_global_dtors_aux+0x18>)
  4000c4:	7823      	ldrb	r3, [r4, #0]
  4000c6:	b933      	cbnz	r3, 4000d6 <__do_global_dtors_aux+0x16>
  4000c8:	4b04      	ldr	r3, [pc, #16]	; (4000dc <__do_global_dtors_aux+0x1c>)
  4000ca:	b113      	cbz	r3, 4000d2 <__do_global_dtors_aux+0x12>
  4000cc:	4804      	ldr	r0, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x20>)
  4000ce:	f3af 8000 	nop.w
  4000d2:	2301      	movs	r3, #1
  4000d4:	7023      	strb	r3, [r4, #0]
  4000d6:	bd10      	pop	{r4, pc}
  4000d8:	20000660 	.word	0x20000660
  4000dc:	00000000 	.word	0x00000000
  4000e0:	004026a4 	.word	0x004026a4

004000e4 <frame_dummy>:
  4000e4:	4b08      	ldr	r3, [pc, #32]	; (400108 <frame_dummy+0x24>)
  4000e6:	b510      	push	{r4, lr}
  4000e8:	b11b      	cbz	r3, 4000f2 <frame_dummy+0xe>
  4000ea:	4908      	ldr	r1, [pc, #32]	; (40010c <frame_dummy+0x28>)
  4000ec:	4808      	ldr	r0, [pc, #32]	; (400110 <frame_dummy+0x2c>)
  4000ee:	f3af 8000 	nop.w
  4000f2:	4808      	ldr	r0, [pc, #32]	; (400114 <frame_dummy+0x30>)
  4000f4:	6803      	ldr	r3, [r0, #0]
  4000f6:	b903      	cbnz	r3, 4000fa <frame_dummy+0x16>
  4000f8:	bd10      	pop	{r4, pc}
  4000fa:	4b07      	ldr	r3, [pc, #28]	; (400118 <frame_dummy+0x34>)
  4000fc:	2b00      	cmp	r3, #0
  4000fe:	d0fb      	beq.n	4000f8 <frame_dummy+0x14>
  400100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400104:	4718      	bx	r3
  400106:	bf00      	nop
  400108:	00000000 	.word	0x00000000
  40010c:	20000664 	.word	0x20000664
  400110:	004026a4 	.word	0x004026a4
  400114:	004026a4 	.word	0x004026a4
  400118:	00000000 	.word	0x00000000

0040011c <ADC_init>:
 //define register to read CH2 conversion from
#define REG_ADC_CDR2     (*(__I  uint32_t*)0x40038058U) /**< \brief (ADC) Channel Data Register */ 

 void ADC_init(){

	note_length = 5000;
  40011c:	f241 3288 	movw	r2, #5000	; 0x1388
  400120:	4b0f      	ldr	r3, [pc, #60]	; (400160 <ADC_init+0x44>)
  400122:	801a      	strh	r2, [r3, #0]

	//enable peripheral clock for ADC
	REG_PMC_PCER0 |= PMC_PCER0_PID29;
  400124:	4a0f      	ldr	r2, [pc, #60]	; (400164 <ADC_init+0x48>)
  400126:	6813      	ldr	r3, [r2, #0]
  400128:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40012c:	6013      	str	r3, [r2, #0]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40012e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400132:	4b0d      	ldr	r3, [pc, #52]	; (400168 <ADC_init+0x4c>)
  400134:	601a      	str	r2, [r3, #0]

	//enable interrupts for ADC
	NVIC_EnableIRQ(ADC_IRQn);

	//enable Channel 2 of ADC (PORTA 19)
	REG_ADC_CHER |= ADC_CHER_CH2;
  400136:	4a0d      	ldr	r2, [pc, #52]	; (40016c <ADC_init+0x50>)
  400138:	6813      	ldr	r3, [r2, #0]
  40013a:	f043 0304 	orr.w	r3, r3, #4
  40013e:	6013      	str	r3, [r2, #0]

	//configure ADC clock to 5MHz
	REG_ADC_MR |= ADC_MR_PRESCAL(9);
  400140:	3a0c      	subs	r2, #12
  400142:	6813      	ldr	r3, [r2, #0]
  400144:	f443 6310 	orr.w	r3, r3, #2304	; 0x900
  400148:	6013      	str	r3, [r2, #0]

	//enable interrupt for end of ADC conversion on CH2
	REG_ADC_IER |= ADC_IER_EOC2;
  40014a:	3220      	adds	r2, #32
  40014c:	6813      	ldr	r3, [r2, #0]
  40014e:	f043 0304 	orr.w	r3, r3, #4
  400152:	6013      	str	r3, [r2, #0]

	//start initial conversion
	REG_ADC_CR |= ADC_CR_START;
  400154:	3a24      	subs	r2, #36	; 0x24
  400156:	6813      	ldr	r3, [r2, #0]
  400158:	f043 0302 	orr.w	r3, r3, #2
  40015c:	6013      	str	r3, [r2, #0]
  40015e:	4770      	bx	lr
  400160:	20000726 	.word	0x20000726
  400164:	400e0410 	.word	0x400e0410
  400168:	e000e100 	.word	0xe000e100
  40016c:	40038010 	.word	0x40038010

00400170 <convert_NoteLength>:

 }

  void convert_NoteLength(uint32_t DAC_data){
  400170:	b508      	push	{r3, lr}

	  //get note length as a proportion of the overflow count of the timer
	  float note_float = 10000*(((float)DAC_data)/1023);
	  note_length = (uint16_t) note_float;
  400172:	4b0d      	ldr	r3, [pc, #52]	; (4001a8 <convert_NoteLength+0x38>)
  400174:	4798      	blx	r3
  400176:	490d      	ldr	r1, [pc, #52]	; (4001ac <convert_NoteLength+0x3c>)
  400178:	4b0d      	ldr	r3, [pc, #52]	; (4001b0 <convert_NoteLength+0x40>)
  40017a:	4798      	blx	r3
  40017c:	4b0d      	ldr	r3, [pc, #52]	; (4001b4 <convert_NoteLength+0x44>)
  40017e:	4798      	blx	r3
  400180:	b280      	uxth	r0, r0

	  //in case of over flow from offset
	  if (note_length > 9000){
  400182:	f242 3328 	movw	r3, #9000	; 0x2328
  400186:	4298      	cmp	r0, r3
  400188:	d903      	bls.n	400192 <convert_NoteLength+0x22>
		note_length = 9000;
  40018a:	461a      	mov	r2, r3
  40018c:	4b0a      	ldr	r3, [pc, #40]	; (4001b8 <convert_NoteLength+0x48>)
  40018e:	801a      	strh	r2, [r3, #0]
  400190:	bd08      	pop	{r3, pc}
	  }
	  else if (note_length < 1000){
  400192:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
  400196:	d302      	bcc.n	40019e <convert_NoteLength+0x2e>

  void convert_NoteLength(uint32_t DAC_data){

	  //get note length as a proportion of the overflow count of the timer
	  float note_float = 10000*(((float)DAC_data)/1023);
	  note_length = (uint16_t) note_float;
  400198:	4b07      	ldr	r3, [pc, #28]	; (4001b8 <convert_NoteLength+0x48>)
  40019a:	8018      	strh	r0, [r3, #0]
  40019c:	bd08      	pop	{r3, pc}
	  //in case of over flow from offset
	  if (note_length > 9000){
		note_length = 9000;
	  }
	  else if (note_length < 1000){
		note_length = 1000;
  40019e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4001a2:	4b05      	ldr	r3, [pc, #20]	; (4001b8 <convert_NoteLength+0x48>)
  4001a4:	801a      	strh	r2, [r3, #0]
  4001a6:	bd08      	pop	{r3, pc}
  4001a8:	004021a5 	.word	0x004021a5
  4001ac:	411c671a 	.word	0x411c671a
  4001b0:	00402255 	.word	0x00402255
  4001b4:	004024f5 	.word	0x004024f5
  4001b8:	20000726 	.word	0x20000726

004001bc <ADC_Handler>:
	  }

  }

 void ADC_Handler(){
  4001bc:	b508      	push	{r3, lr}

	//read the interrupt flag and clear it
	uint32_t status = REG_ADC_ISR;
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <ADC_Handler+0x18>)
  4001c0:	681b      	ldr	r3, [r3, #0]

	//store the data
	uint32_t data;

	//check for CH2 interrupt
	if ((status & ADC_IMR_EOC2) > 0){
  4001c2:	f013 0f04 	tst.w	r3, #4
		data = REG_ADC_CDR2;	//read ADC data off CH2
  4001c6:	bf1c      	itt	ne
  4001c8:	4b03      	ldrne	r3, [pc, #12]	; (4001d8 <ADC_Handler+0x1c>)
  4001ca:	6818      	ldrne	r0, [r3, #0]
	}

	convert_NoteLength(data);
  4001cc:	4b03      	ldr	r3, [pc, #12]	; (4001dc <ADC_Handler+0x20>)
  4001ce:	4798      	blx	r3
  4001d0:	bd08      	pop	{r3, pc}
  4001d2:	bf00      	nop
  4001d4:	40038030 	.word	0x40038030
  4001d8:	40038058 	.word	0x40038058
  4001dc:	00400171 	.word	0x00400171

004001e0 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4001e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//cpu_irq_disable();
	
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4001e4:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d049      	beq.n	40027e <twi_master_read+0x9e>
{
	//cpu_irq_disable();
	
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  4001ea:	688c      	ldr	r4, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4001ec:	2600      	movs	r6, #0
  4001ee:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4001f0:	684a      	ldr	r2, [r1, #4]
  4001f2:	0212      	lsls	r2, r2, #8
  4001f4:	f402 7240 	and.w	r2, r2, #768	; 0x300
  4001f8:	f442 5580 	orr.w	r5, r2, #4096	; 0x1000
  4001fc:	7c0a      	ldrb	r2, [r1, #16]
  4001fe:	0412      	lsls	r2, r2, #16
  400200:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
  400204:	432a      	orrs	r2, r5
  400206:	6042      	str	r2, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400208:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40020a:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40020c:	b15d      	cbz	r5, 400226 <twi_master_read+0x46>
		return 0;

	val = addr[0];
  40020e:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  400210:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  400212:	bfc4      	itt	gt
  400214:	784e      	ldrbgt	r6, [r1, #1]
  400216:	ea46 2202 	orrgt.w	r2, r6, r2, lsl #8
	}
	if (len > 2) {
  40021a:	2d02      	cmp	r5, #2
  40021c:	dd04      	ble.n	400228 <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  40021e:	7889      	ldrb	r1, [r1, #2]
  400220:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  400224:	e000      	b.n	400228 <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400226:	2200      	movs	r2, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400228:	60c2      	str	r2, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  40022a:	2b01      	cmp	r3, #1
  40022c:	d103      	bne.n	400236 <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40022e:	2203      	movs	r2, #3
  400230:	6002      	str	r2, [r0, #0]
		stop_sent = 1;
  400232:	2701      	movs	r7, #1
  400234:	e02f      	b.n	400296 <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400236:	2201      	movs	r2, #1
  400238:	6002      	str	r2, [r0, #0]
		stop_sent = 0;
  40023a:	2700      	movs	r7, #0
  40023c:	e02b      	b.n	400296 <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  40023e:	4629      	mov	r1, r5
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400240:	6a02      	ldr	r2, [r0, #32]
		if (status & TWI_SR_NACK) {
  400242:	f412 7f80 	tst.w	r2, #256	; 0x100
  400246:	d11d      	bne.n	400284 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400248:	1e4d      	subs	r5, r1, #1
  40024a:	b1f1      	cbz	r1, 40028a <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  40024c:	2b01      	cmp	r3, #1
  40024e:	d104      	bne.n	40025a <twi_master_read+0x7a>
  400250:	bb77      	cbnz	r7, 4002b0 <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  400252:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  400256:	4667      	mov	r7, ip
  400258:	e02a      	b.n	4002b0 <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  40025a:	f012 0f02 	tst.w	r2, #2
  40025e:	d005      	beq.n	40026c <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400260:	6b02      	ldr	r2, [r0, #48]	; 0x30
  400262:	7022      	strb	r2, [r4, #0]

		cnt--;
  400264:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400266:	3401      	adds	r4, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  400268:	4631      	mov	r1, r6
  40026a:	e000      	b.n	40026e <twi_master_read+0x8e>
  40026c:	4629      	mov	r1, r5
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40026e:	2b00      	cmp	r3, #0
  400270:	d1e6      	bne.n	400240 <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400272:	6a03      	ldr	r3, [r0, #32]
  400274:	f013 0f01 	tst.w	r3, #1
  400278:	d0fb      	beq.n	400272 <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  40027a:	6a03      	ldr	r3, [r0, #32]

	//cpu_irq_enable();

	return TWI_SUCCESS;
  40027c:	e01c      	b.n	4002b8 <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40027e:	f04f 0e01 	mov.w	lr, #1
  400282:	e019      	b.n	4002b8 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400284:	f04f 0e05 	mov.w	lr, #5
  400288:	e016      	b.n	4002b8 <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40028a:	f04f 0e09 	mov.w	lr, #9
  40028e:	e013      	b.n	4002b8 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400290:	f04f 0e05 	mov.w	lr, #5
  400294:	e010      	b.n	4002b8 <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400296:	6a02      	ldr	r2, [r0, #32]
		if (status & TWI_SR_NACK) {
  400298:	f412 7e80 	ands.w	lr, r2, #256	; 0x100
  40029c:	d1f8      	bne.n	400290 <twi_master_read+0xb0>
  40029e:	f643 2597 	movw	r5, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  4002a2:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  4002a6:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  4002aa:	f04f 0c01 	mov.w	ip, #1
  4002ae:	e7cd      	b.n	40024c <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4002b0:	f012 0f02 	tst.w	r2, #2
  4002b4:	d0c3      	beq.n	40023e <twi_master_read+0x5e>
  4002b6:	e7d3      	b.n	400260 <twi_master_read+0x80>
	p_twi->TWI_SR;

	//cpu_irq_enable();

	return TWI_SUCCESS;
}
  4002b8:	4670      	mov	r0, lr
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002be:	bf00      	nop

004002c0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4002c0:	4602      	mov	r2, r0
	//cpu_irq_disable();

	uint32_t status;
	uint32_t cnt = p_packet->length;
  4002c2:	68c8      	ldr	r0, [r1, #12]
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
  4002c4:	b330      	cbz	r0, 400314 <twi_master_write+0x54>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4002c6:	b410      	push	{r4}
	//cpu_irq_disable();

	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  4002c8:	688c      	ldr	r4, [r1, #8]
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	//p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip);
  4002ca:	7c0b      	ldrb	r3, [r1, #16]
  4002cc:	041b      	lsls	r3, r3, #16
  4002ce:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4002d2:	6053      	str	r3, [r2, #4]
	//p_twi->TWI_IADR = 0;
	//p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4002d4:	6a13      	ldr	r3, [r2, #32]
		if (status & TWI_SR_NACK) {
  4002d6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4002da:	d004      	beq.n	4002e6 <twi_master_write+0x26>
  4002dc:	e01c      	b.n	400318 <twi_master_write+0x58>
	//p_twi->TWI_IADR = 0;
	//p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4002de:	6a13      	ldr	r3, [r2, #32]
		if (status & TWI_SR_NACK) {
  4002e0:	f413 7f80 	tst.w	r3, #256	; 0x100
  4002e4:	d11a      	bne.n	40031c <twi_master_write+0x5c>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4002e6:	f013 0f04 	tst.w	r3, #4
  4002ea:	d003      	beq.n	4002f4 <twi_master_write+0x34>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4002ec:	7823      	ldrb	r3, [r4, #0]
  4002ee:	6353      	str	r3, [r2, #52]	; 0x34

		cnt--;
  4002f0:	3801      	subs	r0, #1
		}

		if (!(status & TWI_SR_TXRDY)) {
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4002f2:	3401      	adds	r4, #1
	/* Set internal address for remote chip */
	//p_twi->TWI_IADR = 0;
	//p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4002f4:	2800      	cmp	r0, #0
  4002f6:	d1f2      	bne.n	4002de <twi_master_write+0x1e>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4002f8:	6a13      	ldr	r3, [r2, #32]
		if (status & TWI_SR_NACK) {
  4002fa:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  4002fe:	d10f      	bne.n	400320 <twi_master_write+0x60>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400300:	f013 0f04 	tst.w	r3, #4
  400304:	d0f8      	beq.n	4002f8 <twi_master_write+0x38>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400306:	2302      	movs	r3, #2
  400308:	6013      	str	r3, [r2, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40030a:	6a13      	ldr	r3, [r2, #32]
  40030c:	f013 0f01 	tst.w	r3, #1
  400310:	d0fb      	beq.n	40030a <twi_master_write+0x4a>
  400312:	e006      	b.n	400322 <twi_master_write+0x62>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400314:	2001      	movs	r0, #1
	}

	//cpu_irq_enable();

	return TWI_SUCCESS;
}
  400316:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400318:	2005      	movs	r0, #5
  40031a:	e002      	b.n	400322 <twi_master_write+0x62>
  40031c:	2005      	movs	r0, #5
  40031e:	e000      	b.n	400322 <twi_master_write+0x62>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400320:	2005      	movs	r0, #5
	}

	//cpu_irq_enable();

	return TWI_SUCCESS;
}
  400322:	bc10      	pop	{r4}
  400324:	4770      	bx	lr
  400326:	bf00      	nop

00400328 <DAC_write_cv>:


#define VREF 10
#define max 1023

void DAC_write_cv(float voltage){
  400328:	b570      	push	{r4, r5, r6, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40032a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40032c:	f3bf 8f5f 	dmb	sy

	cpu_irq_disable();
  400330:	4d13      	ldr	r5, [pc, #76]	; (400380 <DAC_write_cv+0x58>)
  400332:	2300      	movs	r3, #0
  400334:	702b      	strb	r3, [r5, #0]

	float float_voltage = (max*(voltage))/VREF;
	uint16_t dac_voltage = (uint16_t) float_voltage;
  400336:	4913      	ldr	r1, [pc, #76]	; (400384 <DAC_write_cv+0x5c>)
  400338:	4b13      	ldr	r3, [pc, #76]	; (400388 <DAC_write_cv+0x60>)
  40033a:	4798      	blx	r3
  40033c:	4b13      	ldr	r3, [pc, #76]	; (40038c <DAC_write_cv+0x64>)
  40033e:	4798      	blx	r3
  400340:	b284      	uxth	r4, r0

	uint8_t low_byte = (uint8_t) (dac_voltage << 2);
	uint8_t high_byte = ((uint8_t) (dac_voltage >> 6)) | (0x90);

	
	SPI_dac_init();
  400342:	4b13      	ldr	r3, [pc, #76]	; (400390 <DAC_write_cv+0x68>)
  400344:	4798      	blx	r3
	REG_PIOB_CODR |=  PIO_PER_P13;
  400346:	4a13      	ldr	r2, [pc, #76]	; (400394 <DAC_write_cv+0x6c>)
  400348:	6813      	ldr	r3, [r2, #0]
  40034a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40034e:	6013      	str	r3, [r2, #0]
	SPI_byteSend(high_byte);
  400350:	09a0      	lsrs	r0, r4, #6
  400352:	f060 006f 	orn	r0, r0, #111	; 0x6f
  400356:	b2c0      	uxtb	r0, r0
  400358:	4e0f      	ldr	r6, [pc, #60]	; (400398 <DAC_write_cv+0x70>)
  40035a:	47b0      	blx	r6
	SPI_byteSend(low_byte);
  40035c:	00a0      	lsls	r0, r4, #2
  40035e:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
  400362:	47b0      	blx	r6
	delay_us(3);
  400364:	2016      	movs	r0, #22
  400366:	4b0d      	ldr	r3, [pc, #52]	; (40039c <DAC_write_cv+0x74>)
  400368:	4798      	blx	r3
	REG_PIOB_SODR |=  PIO_PER_P13;
  40036a:	4a0d      	ldr	r2, [pc, #52]	; (4003a0 <DAC_write_cv+0x78>)
  40036c:	6813      	ldr	r3, [r2, #0]
  40036e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400372:	6013      	str	r3, [r2, #0]

	cpu_irq_enable();
  400374:	2301      	movs	r3, #1
  400376:	702b      	strb	r3, [r5, #0]
  400378:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40037c:	b662      	cpsie	i
  40037e:	bd70      	pop	{r4, r5, r6, pc}
  400380:	20000230 	.word	0x20000230
  400384:	42cc999a 	.word	0x42cc999a
  400388:	00402255 	.word	0x00402255
  40038c:	004024f5 	.word	0x004024f5
  400390:	00401839 	.word	0x00401839
  400394:	400e1034 	.word	0x400e1034
  400398:	004018c5 	.word	0x004018c5
  40039c:	20000001 	.word	0x20000001
  4003a0:	400e1030 	.word	0x400e1030

004003a4 <DAC_write_gate_on>:
	

}

void DAC_write_gate_on(){
  4003a4:	b538      	push	{r3, r4, r5, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4003a6:	b672      	cpsid	i
  4003a8:	f3bf 8f5f 	dmb	sy

	cpu_irq_disable();
  4003ac:	4c0e      	ldr	r4, [pc, #56]	; (4003e8 <DAC_write_gate_on+0x44>)
  4003ae:	2300      	movs	r3, #0
  4003b0:	7023      	strb	r3, [r4, #0]
	uint16_t dac_voltage = (uint16_t) float_voltage;

	uint8_t low_byte = (uint8_t) (dac_voltage << 2);
	uint8_t high_byte = ((uint8_t) (dac_voltage >> 6)) | (0xA0);

	SPI_dac_init();
  4003b2:	4b0e      	ldr	r3, [pc, #56]	; (4003ec <DAC_write_gate_on+0x48>)
  4003b4:	4798      	blx	r3
	REG_PIOB_CODR |=  PIO_PER_P13;
  4003b6:	4a0e      	ldr	r2, [pc, #56]	; (4003f0 <DAC_write_gate_on+0x4c>)
  4003b8:	6813      	ldr	r3, [r2, #0]
  4003ba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4003be:	6013      	str	r3, [r2, #0]
	SPI_byteSend(high_byte);
  4003c0:	20af      	movs	r0, #175	; 0xaf
  4003c2:	4d0c      	ldr	r5, [pc, #48]	; (4003f4 <DAC_write_gate_on+0x50>)
  4003c4:	47a8      	blx	r5
	SPI_byteSend(low_byte);
  4003c6:	20fc      	movs	r0, #252	; 0xfc
  4003c8:	47a8      	blx	r5
	delay_us(3);
  4003ca:	2016      	movs	r0, #22
  4003cc:	4b0a      	ldr	r3, [pc, #40]	; (4003f8 <DAC_write_gate_on+0x54>)
  4003ce:	4798      	blx	r3
	REG_PIOB_SODR |=  PIO_PER_P13;
  4003d0:	4a0a      	ldr	r2, [pc, #40]	; (4003fc <DAC_write_gate_on+0x58>)
  4003d2:	6813      	ldr	r3, [r2, #0]
  4003d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4003d8:	6013      	str	r3, [r2, #0]

	cpu_irq_enable();
  4003da:	2301      	movs	r3, #1
  4003dc:	7023      	strb	r3, [r4, #0]
  4003de:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4003e2:	b662      	cpsie	i
  4003e4:	bd38      	pop	{r3, r4, r5, pc}
  4003e6:	bf00      	nop
  4003e8:	20000230 	.word	0x20000230
  4003ec:	00401839 	.word	0x00401839
  4003f0:	400e1034 	.word	0x400e1034
  4003f4:	004018c5 	.word	0x004018c5
  4003f8:	20000001 	.word	0x20000001
  4003fc:	400e1030 	.word	0x400e1030

00400400 <DAC_write_gate_off>:
}

void DAC_write_gate_off(){
  400400:	b570      	push	{r4, r5, r6, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400402:	b672      	cpsid	i
  400404:	f3bf 8f5f 	dmb	sy

	cpu_irq_disable();
  400408:	4c0e      	ldr	r4, [pc, #56]	; (400444 <DAC_write_gate_off+0x44>)
  40040a:	2600      	movs	r6, #0
  40040c:	7026      	strb	r6, [r4, #0]
	uint16_t dac_voltage = (uint16_t) float_voltage;

	uint8_t low_byte = (uint8_t) (dac_voltage << 2);
	uint8_t high_byte = ((uint8_t) (dac_voltage >> 6)) | (0xA0);

	SPI_dac_init();
  40040e:	4b0e      	ldr	r3, [pc, #56]	; (400448 <DAC_write_gate_off+0x48>)
  400410:	4798      	blx	r3
	REG_PIOB_CODR |=  PIO_PER_P13;
  400412:	4a0e      	ldr	r2, [pc, #56]	; (40044c <DAC_write_gate_off+0x4c>)
  400414:	6813      	ldr	r3, [r2, #0]
  400416:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40041a:	6013      	str	r3, [r2, #0]
	SPI_byteSend(high_byte);
  40041c:	20a0      	movs	r0, #160	; 0xa0
  40041e:	4d0c      	ldr	r5, [pc, #48]	; (400450 <DAC_write_gate_off+0x50>)
  400420:	47a8      	blx	r5
	SPI_byteSend(low_byte);
  400422:	4630      	mov	r0, r6
  400424:	47a8      	blx	r5
	delay_us(3);
  400426:	2016      	movs	r0, #22
  400428:	4b0a      	ldr	r3, [pc, #40]	; (400454 <DAC_write_gate_off+0x54>)
  40042a:	4798      	blx	r3
	REG_PIOB_SODR |=  PIO_PER_P13;
  40042c:	4a0a      	ldr	r2, [pc, #40]	; (400458 <DAC_write_gate_off+0x58>)
  40042e:	6813      	ldr	r3, [r2, #0]
  400430:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400434:	6013      	str	r3, [r2, #0]

	cpu_irq_enable();
  400436:	2301      	movs	r3, #1
  400438:	7023      	strb	r3, [r4, #0]
  40043a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40043e:	b662      	cpsie	i
  400440:	bd70      	pop	{r4, r5, r6, pc}
  400442:	bf00      	nop
  400444:	20000230 	.word	0x20000230
  400448:	00401839 	.word	0x00401839
  40044c:	400e1034 	.word	0x400e1034
  400450:	004018c5 	.word	0x004018c5
  400454:	20000001 	.word	0x20000001
  400458:	400e1030 	.word	0x400e1030

0040045c <display_command>:
 #define BOARD_ID_TWI    ID_TWI0
 #define BOARD_BASE_TWI  TWI0


 //Used to sent command to the display during operation
 void display_command(uint8_t control_data){
  40045c:	b500      	push	{lr}
  40045e:	b087      	sub	sp, #28
	 twi_packet_t packet_tx;
	 uint8_t command_data[] = {control, control_data};
  400460:	2300      	movs	r3, #0
  400462:	f88d 3000 	strb.w	r3, [sp]
  400466:	f88d 0001 	strb.w	r0, [sp, #1]

	 packet_tx.chip        = 0b0111100;		// 0x78 is slave address for display
  40046a:	223c      	movs	r2, #60	; 0x3c
  40046c:	f88d 2014 	strb.w	r2, [sp, #20]
	 packet_tx.addr_length = 0;
  400470:	9302      	str	r3, [sp, #8]
	 packet_tx.buffer      = (uint8_t *) command_data;
  400472:	f8cd d00c 	str.w	sp, [sp, #12]
	 packet_tx.length      = 2;
  400476:	2302      	movs	r3, #2
  400478:	9304      	str	r3, [sp, #16]
	 twi_master_write(BOARD_BASE_TWI, &packet_tx);
  40047a:	a901      	add	r1, sp, #4
  40047c:	4802      	ldr	r0, [pc, #8]	; (400488 <display_command+0x2c>)
  40047e:	4b03      	ldr	r3, [pc, #12]	; (40048c <display_command+0x30>)
  400480:	4798      	blx	r3

 }
  400482:	b007      	add	sp, #28
  400484:	f85d fb04 	ldr.w	pc, [sp], #4
  400488:	40018000 	.word	0x40018000
  40048c:	004002c1 	.word	0x004002c1

00400490 <display_reset>:
	packet_tx.buffer      = (uint8_t *) command_data;
	packet_tx.length      = 2;
	twi_master_write(BOARD_BASE_TWI, &packet_tx);
 }

 void display_reset(){
  400490:	b538      	push	{r3, r4, r5, lr}
	//configure register used for display reset if not already done
	REG_PIOA_PER |= PIO_PER_P31; //enable PIO controller on PA31
  400492:	4a0f      	ldr	r2, [pc, #60]	; (4004d0 <display_reset+0x40>)
  400494:	6813      	ldr	r3, [r2, #0]
  400496:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40049a:	6013      	str	r3, [r2, #0]
	REG_PIOA_OER |= PIO_PER_P31; //enable output on pin PA31
  40049c:	3210      	adds	r2, #16
  40049e:	6813      	ldr	r3, [r2, #0]
  4004a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4004a4:	6013      	str	r3, [r2, #0]

	REG_PIOA_SODR |= PIO_PER_P31; //set high
  4004a6:	4c0b      	ldr	r4, [pc, #44]	; (4004d4 <display_reset+0x44>)
  4004a8:	6823      	ldr	r3, [r4, #0]
  4004aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4004ae:	6023      	str	r3, [r4, #0]
	delay_ms(1);
  4004b0:	f641 30e7 	movw	r0, #7143	; 0x1be7
  4004b4:	4d08      	ldr	r5, [pc, #32]	; (4004d8 <display_reset+0x48>)
  4004b6:	47a8      	blx	r5
	REG_PIOA_CODR |= PIO_PER_P31; //set low
  4004b8:	4a08      	ldr	r2, [pc, #32]	; (4004dc <display_reset+0x4c>)
  4004ba:	6813      	ldr	r3, [r2, #0]
  4004bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4004c0:	6013      	str	r3, [r2, #0]
	delay_ms(10);
  4004c2:	4807      	ldr	r0, [pc, #28]	; (4004e0 <display_reset+0x50>)
  4004c4:	47a8      	blx	r5
	REG_PIOA_SODR |= PIO_PER_P31; //set high and hold for normaloperation
  4004c6:	6823      	ldr	r3, [r4, #0]
  4004c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4004cc:	6023      	str	r3, [r4, #0]
  4004ce:	bd38      	pop	{r3, r4, r5, pc}
  4004d0:	400e0e00 	.word	0x400e0e00
  4004d4:	400e0e30 	.word	0x400e0e30
  4004d8:	20000001 	.word	0x20000001
  4004dc:	400e0e34 	.word	0x400e0e34
  4004e0:	00011705 	.word	0x00011705

004004e4 <display_init>:
 }

 void display_init(){
  4004e4:	b510      	push	{r4, lr}

	delay_ms(40);
  4004e6:	481a      	ldr	r0, [pc, #104]	; (400550 <display_init+0x6c>)
  4004e8:	4b1a      	ldr	r3, [pc, #104]	; (400554 <display_init+0x70>)
  4004ea:	4798      	blx	r3

	//reset display to begin
	display_reset();	
  4004ec:	4b1a      	ldr	r3, [pc, #104]	; (400558 <display_init+0x74>)
  4004ee:	4798      	blx	r3

	//init settings for OLED
	display_command(SSD1306_DISPLAYOFF);
  4004f0:	20ae      	movs	r0, #174	; 0xae
  4004f2:	4c1a      	ldr	r4, [pc, #104]	; (40055c <display_init+0x78>)
  4004f4:	47a0      	blx	r4

	display_command(SSD1306_SETDISPLAYCLOCKDIV);
  4004f6:	20d5      	movs	r0, #213	; 0xd5
  4004f8:	47a0      	blx	r4
	display_command(0x80);
  4004fa:	2080      	movs	r0, #128	; 0x80
  4004fc:	47a0      	blx	r4

	display_command(SSD1306_SETMULTIPLEX);
  4004fe:	20a8      	movs	r0, #168	; 0xa8
  400500:	47a0      	blx	r4
	display_command(0x3F);
  400502:	203f      	movs	r0, #63	; 0x3f
  400504:	47a0      	blx	r4

	//set no display offset
	display_command(SSD1306_SETDISPLAYOFFSET);
  400506:	20d3      	movs	r0, #211	; 0xd3
  400508:	47a0      	blx	r4
	display_command(0x00);
  40050a:	2000      	movs	r0, #0
  40050c:	47a0      	blx	r4

	//start at line 0
	display_command(SSD1306_SETSTARTLINE);
  40050e:	2040      	movs	r0, #64	; 0x40
  400510:	47a0      	blx	r4

	display_command(SSD1306_CHARGEPUMP);
  400512:	208d      	movs	r0, #141	; 0x8d
  400514:	47a0      	blx	r4
	display_command(0x14);	//internal VCC from charge pump
  400516:	2014      	movs	r0, #20
  400518:	47a0      	blx	r4

	//set segment remap
	display_command(0xA1);
  40051a:	20a1      	movs	r0, #161	; 0xa1
  40051c:	47a0      	blx	r4

	//set com scan direction
	display_command(SSD1306_COMSCANDEC);
  40051e:	20c8      	movs	r0, #200	; 0xc8
  400520:	47a0      	blx	r4

	display_command(SSD1306_SETCOMPINS);
  400522:	20da      	movs	r0, #218	; 0xda
  400524:	47a0      	blx	r4
	display_command(0x12);
  400526:	2012      	movs	r0, #18
  400528:	47a0      	blx	r4

	display_command(SSD1306_SETCONTRAST);
  40052a:	2081      	movs	r0, #129	; 0x81
  40052c:	47a0      	blx	r4
	display_command(0xCF);
  40052e:	20cf      	movs	r0, #207	; 0xcf
  400530:	47a0      	blx	r4

	display_command(SSD1306_SETPRECHARGE);
  400532:	20d9      	movs	r0, #217	; 0xd9
  400534:	47a0      	blx	r4
	display_command(0xF1);
  400536:	20f1      	movs	r0, #241	; 0xf1
  400538:	47a0      	blx	r4

	display_command(SSD1306_SETVCOMDETECT);
  40053a:	20db      	movs	r0, #219	; 0xdb
  40053c:	47a0      	blx	r4
	display_command(0x40);
  40053e:	2040      	movs	r0, #64	; 0x40
  400540:	47a0      	blx	r4

	display_command(SSD1306_NORMALDISPLAY);
  400542:	20a6      	movs	r0, #166	; 0xa6
  400544:	47a0      	blx	r4
	display_command(SSD1306_DISPLAYALLON);
  400546:	20a5      	movs	r0, #165	; 0xa5
  400548:	47a0      	blx	r4

	display_command(SSD1306_DISPLAYON);
  40054a:	20af      	movs	r0, #175	; 0xaf
  40054c:	47a0      	blx	r4
  40054e:	bd10      	pop	{r4, pc}
  400550:	00045c13 	.word	0x00045c13
  400554:	20000001 	.word	0x20000001
  400558:	00400491 	.word	0x00400491
  40055c:	0040045d 	.word	0x0040045d

00400560 <encoder_direction>:
#include "timers.h"

uint8_t A_seq;
uint8_t B_seq;

 void encoder_direction(uint32_t A, uint32_t B, uint8_t step){
  400560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	//read Encoder input A
	bool A_in = REG_PIOC_PDSR & A;
  400562:	4b19      	ldr	r3, [pc, #100]	; (4005c8 <encoder_direction+0x68>)
  400564:	681f      	ldr	r7, [r3, #0]
	//read Encoder input B
	bool B_in = REG_PIOC_PDSR & B;
  400566:	681d      	ldr	r5, [r3, #0]
	
	A_seq = A_seq << 1;
	A_seq |= A_in;
	
	B_seq = B_seq << 1;
  400568:	4c18      	ldr	r4, [pc, #96]	; (4005cc <encoder_direction+0x6c>)
	B_seq |= B_in;
  40056a:	7823      	ldrb	r3, [r4, #0]
  40056c:	420d      	tst	r5, r1
  40056e:	bf14      	ite	ne
  400570:	2101      	movne	r1, #1
  400572:	2100      	moveq	r1, #0
  400574:	ea41 0143 	orr.w	r1, r1, r3, lsl #1
	//read Encoder input A
	bool A_in = REG_PIOC_PDSR & A;
	//read Encoder input B
	bool B_in = REG_PIOC_PDSR & B;
	
	A_seq = A_seq << 1;
  400578:	4d15      	ldr	r5, [pc, #84]	; (4005d0 <encoder_direction+0x70>)
	A_seq |= A_in;
	
	B_seq = B_seq << 1;
	B_seq |= B_in;
	
	A_seq &= 0b00001111;
  40057a:	782e      	ldrb	r6, [r5, #0]
  40057c:	4207      	tst	r7, r0
  40057e:	bf14      	ite	ne
  400580:	2301      	movne	r3, #1
  400582:	2300      	moveq	r3, #0
  400584:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
  400588:	f003 030f 	and.w	r3, r3, #15
  40058c:	702b      	strb	r3, [r5, #0]
	B_seq &= 0b00001111;
  40058e:	f001 010f 	and.w	r1, r1, #15
  400592:	7021      	strb	r1, [r4, #0]


	//return true if turned right
	if ((A_seq == 0b00001001) && (B_seq == 0b00000011)){
  400594:	2b09      	cmp	r3, #9
  400596:	d10a      	bne.n	4005ae <encoder_direction+0x4e>
  400598:	2903      	cmp	r1, #3
  40059a:	d114      	bne.n	4005c6 <encoder_direction+0x66>
		REG_PIOB_SODR |= PIO_PER_P3; //set output high on PB3
  40059c:	490d      	ldr	r1, [pc, #52]	; (4005d4 <encoder_direction+0x74>)
  40059e:	680b      	ldr	r3, [r1, #0]
  4005a0:	f043 0308 	orr.w	r3, r3, #8
  4005a4:	600b      	str	r3, [r1, #0]
		notes_inc(step);
  4005a6:	4610      	mov	r0, r2
  4005a8:	4b0b      	ldr	r3, [pc, #44]	; (4005d8 <encoder_direction+0x78>)
  4005aa:	4798      	blx	r3
  4005ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	}

	else if ((A_seq == 0b00000011) && (B_seq == 0b00001001)){
  4005ae:	2b03      	cmp	r3, #3
  4005b0:	d109      	bne.n	4005c6 <encoder_direction+0x66>
  4005b2:	2909      	cmp	r1, #9
  4005b4:	d107      	bne.n	4005c6 <encoder_direction+0x66>
		REG_PIOB_CODR |= PIO_PER_P3; //set output low on PB3
  4005b6:	4909      	ldr	r1, [pc, #36]	; (4005dc <encoder_direction+0x7c>)
  4005b8:	680b      	ldr	r3, [r1, #0]
  4005ba:	f043 0308 	orr.w	r3, r3, #8
  4005be:	600b      	str	r3, [r1, #0]
		notes_dec(step);
  4005c0:	4610      	mov	r0, r2
  4005c2:	4b07      	ldr	r3, [pc, #28]	; (4005e0 <encoder_direction+0x80>)
  4005c4:	4798      	blx	r3
  4005c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4005c8:	400e123c 	.word	0x400e123c
  4005cc:	20000729 	.word	0x20000729
  4005d0:	20000728 	.word	0x20000728
  4005d4:	400e1030 	.word	0x400e1030
  4005d8:	004018f9 	.word	0x004018f9
  4005dc:	400e1034 	.word	0x400e1034
  4005e0:	00401911 	.word	0x00401911

004005e4 <Encoder_init>:

}



void Encoder_init(){
  4005e4:	b470      	push	{r4, r5, r6}

	A_seq = 0;
  4005e6:	2300      	movs	r3, #0
  4005e8:	4aa8      	ldr	r2, [pc, #672]	; (40088c <Encoder_init+0x2a8>)
  4005ea:	7013      	strb	r3, [r2, #0]
	B_seq = 0;
  4005ec:	4aa8      	ldr	r2, [pc, #672]	; (400890 <Encoder_init+0x2ac>)
  4005ee:	7013      	strb	r3, [r2, #0]

	//enable clock for PIOC
	REG_PMC_PCER0 |= PMC_PCER0_PID13;
  4005f0:	4aa8      	ldr	r2, [pc, #672]	; (400894 <Encoder_init+0x2b0>)
  4005f2:	6813      	ldr	r3, [r2, #0]
  4005f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4005f8:	6013      	str	r3, [r2, #0]


	/**************			CONFIGURE 16 STEP ENCODERS			**************/

	//Set up PC0 as ENCODER 1 INPUT A
	REG_PIOC_PER |= PIO_PER_P0; //enable PIO controller
  4005fa:	4da7      	ldr	r5, [pc, #668]	; (400898 <Encoder_init+0x2b4>)
  4005fc:	682b      	ldr	r3, [r5, #0]
  4005fe:	f043 0301 	orr.w	r3, r3, #1
  400602:	602b      	str	r3, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P0; //disable output
  400604:	4ca5      	ldr	r4, [pc, #660]	; (40089c <Encoder_init+0x2b8>)
  400606:	6823      	ldr	r3, [r4, #0]
  400608:	f043 0301 	orr.w	r3, r3, #1
  40060c:	6023      	str	r3, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P0; //disable pull-down resistor
  40060e:	48a4      	ldr	r0, [pc, #656]	; (4008a0 <Encoder_init+0x2bc>)
  400610:	6803      	ldr	r3, [r0, #0]
  400612:	f043 0301 	orr.w	r3, r3, #1
  400616:	6003      	str	r3, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P0;	//enable pull-up resistor
  400618:	49a2      	ldr	r1, [pc, #648]	; (4008a4 <Encoder_init+0x2c0>)
  40061a:	680b      	ldr	r3, [r1, #0]
  40061c:	f043 0301 	orr.w	r3, r3, #1
  400620:	600b      	str	r3, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P0; //turn on slow clock debounce
  400622:	f602 6274 	addw	r2, r2, #3700	; 0xe74
  400626:	6813      	ldr	r3, [r2, #0]
  400628:	f043 0301 	orr.w	r3, r3, #1
  40062c:	6013      	str	r3, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P0;	//start debounce filter
  40062e:	4b9e      	ldr	r3, [pc, #632]	; (4008a8 <Encoder_init+0x2c4>)
  400630:	681e      	ldr	r6, [r3, #0]
  400632:	f046 0601 	orr.w	r6, r6, #1
  400636:	601e      	str	r6, [r3, #0]

	//Set up PC1 as ENCODER 1 INPUT B
	REG_PIOC_PER |= PIO_PER_P1; //enable PIO controller
  400638:	682e      	ldr	r6, [r5, #0]
  40063a:	f046 0602 	orr.w	r6, r6, #2
  40063e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P1; //disable output
  400640:	6826      	ldr	r6, [r4, #0]
  400642:	f046 0602 	orr.w	r6, r6, #2
  400646:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P1; //disable pull-down resistor
  400648:	6806      	ldr	r6, [r0, #0]
  40064a:	f046 0602 	orr.w	r6, r6, #2
  40064e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P1;	//enable pull-up resistor
  400650:	680e      	ldr	r6, [r1, #0]
  400652:	f046 0602 	orr.w	r6, r6, #2
  400656:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P1; //turn on slow clock debounce
  400658:	6816      	ldr	r6, [r2, #0]
  40065a:	f046 0602 	orr.w	r6, r6, #2
  40065e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P1;	//start debounce filter
  400660:	681e      	ldr	r6, [r3, #0]
  400662:	f046 0602 	orr.w	r6, r6, #2
  400666:	601e      	str	r6, [r3, #0]


	
	//Set up PC2 as ENCODER 2 INPUT A
	REG_PIOC_PER |= PIO_PER_P2; //enable PIO controller
  400668:	682e      	ldr	r6, [r5, #0]
  40066a:	f046 0604 	orr.w	r6, r6, #4
  40066e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P2; //disable output
  400670:	6826      	ldr	r6, [r4, #0]
  400672:	f046 0604 	orr.w	r6, r6, #4
  400676:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P2; //disable pull-down resistor
  400678:	6806      	ldr	r6, [r0, #0]
  40067a:	f046 0604 	orr.w	r6, r6, #4
  40067e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P2;	//enable pull-up resistor
  400680:	680e      	ldr	r6, [r1, #0]
  400682:	f046 0604 	orr.w	r6, r6, #4
  400686:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P2; //turn on slow clock debounce
  400688:	6816      	ldr	r6, [r2, #0]
  40068a:	f046 0604 	orr.w	r6, r6, #4
  40068e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P2;	//start debounce filter
  400690:	681e      	ldr	r6, [r3, #0]
  400692:	f046 0604 	orr.w	r6, r6, #4
  400696:	601e      	str	r6, [r3, #0]

	//Set up PC3 as ENCODER 2 INPUT B
	REG_PIOC_PER |= PIO_PER_P3; //enable PIO controller
  400698:	682e      	ldr	r6, [r5, #0]
  40069a:	f046 0608 	orr.w	r6, r6, #8
  40069e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P3; //disable output
  4006a0:	6826      	ldr	r6, [r4, #0]
  4006a2:	f046 0608 	orr.w	r6, r6, #8
  4006a6:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P3; //disable pull-down resistor
  4006a8:	6806      	ldr	r6, [r0, #0]
  4006aa:	f046 0608 	orr.w	r6, r6, #8
  4006ae:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P3;	//enable pull-up resistor
  4006b0:	680e      	ldr	r6, [r1, #0]
  4006b2:	f046 0608 	orr.w	r6, r6, #8
  4006b6:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P3; //turn on slow clock debounce
  4006b8:	6816      	ldr	r6, [r2, #0]
  4006ba:	f046 0608 	orr.w	r6, r6, #8
  4006be:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P3;	//start debounce filter
  4006c0:	681e      	ldr	r6, [r3, #0]
  4006c2:	f046 0608 	orr.w	r6, r6, #8
  4006c6:	601e      	str	r6, [r3, #0]



	//Set up PC4 as ENCODER 3 INPUT A
	REG_PIOC_PER |= PIO_PER_P4; //enable PIO controller
  4006c8:	682e      	ldr	r6, [r5, #0]
  4006ca:	f046 0610 	orr.w	r6, r6, #16
  4006ce:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P4; //disable output
  4006d0:	6826      	ldr	r6, [r4, #0]
  4006d2:	f046 0610 	orr.w	r6, r6, #16
  4006d6:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P4; //disable pull-down resistor
  4006d8:	6806      	ldr	r6, [r0, #0]
  4006da:	f046 0610 	orr.w	r6, r6, #16
  4006de:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P4;	//enable pull-up resistor
  4006e0:	680e      	ldr	r6, [r1, #0]
  4006e2:	f046 0610 	orr.w	r6, r6, #16
  4006e6:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P4; //turn on slow clock debounce
  4006e8:	6816      	ldr	r6, [r2, #0]
  4006ea:	f046 0610 	orr.w	r6, r6, #16
  4006ee:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P4;	//start debounce filter
  4006f0:	681e      	ldr	r6, [r3, #0]
  4006f2:	f046 0610 	orr.w	r6, r6, #16
  4006f6:	601e      	str	r6, [r3, #0]

	//Set up PC5 as ENCODER 3 INPUT B
	REG_PIOC_PER |= PIO_PER_P5; //enable PIO controller
  4006f8:	682e      	ldr	r6, [r5, #0]
  4006fa:	f046 0620 	orr.w	r6, r6, #32
  4006fe:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P5; //disable output
  400700:	6826      	ldr	r6, [r4, #0]
  400702:	f046 0620 	orr.w	r6, r6, #32
  400706:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P5; //disable pull-down resistor
  400708:	6806      	ldr	r6, [r0, #0]
  40070a:	f046 0620 	orr.w	r6, r6, #32
  40070e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P5;	//enable pull-up resistor
  400710:	680e      	ldr	r6, [r1, #0]
  400712:	f046 0620 	orr.w	r6, r6, #32
  400716:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P5; //turn on slow clock debounce
  400718:	6816      	ldr	r6, [r2, #0]
  40071a:	f046 0620 	orr.w	r6, r6, #32
  40071e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P5;	//start debounce filter
  400720:	681e      	ldr	r6, [r3, #0]
  400722:	f046 0620 	orr.w	r6, r6, #32
  400726:	601e      	str	r6, [r3, #0]



	//Set up PC6 as ENCODER 4 INPUT A
	REG_PIOC_PER |= PIO_PER_P6; //enable PIO controller
  400728:	682e      	ldr	r6, [r5, #0]
  40072a:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40072e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P6; //disable output
  400730:	6826      	ldr	r6, [r4, #0]
  400732:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  400736:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P6; //disable pull-down resistor
  400738:	6806      	ldr	r6, [r0, #0]
  40073a:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40073e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P6;	//enable pull-up resistor
  400740:	680e      	ldr	r6, [r1, #0]
  400742:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  400746:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P6; //turn on slow clock debounce
  400748:	6816      	ldr	r6, [r2, #0]
  40074a:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40074e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P6;	//start debounce filter
  400750:	681e      	ldr	r6, [r3, #0]
  400752:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  400756:	601e      	str	r6, [r3, #0]

	//Set up PC7 as ENCODER 4 INPUT B
	REG_PIOC_PER |= PIO_PER_P7; //enable PIO controller
  400758:	682e      	ldr	r6, [r5, #0]
  40075a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40075e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P7; //disable output
  400760:	6826      	ldr	r6, [r4, #0]
  400762:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  400766:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P7; //disable pull-down resistor
  400768:	6806      	ldr	r6, [r0, #0]
  40076a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40076e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P7;	//enable pull-up resistor
  400770:	680e      	ldr	r6, [r1, #0]
  400772:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  400776:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P7; //turn on slow clock debounce
  400778:	6816      	ldr	r6, [r2, #0]
  40077a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40077e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P7;	//start debounce filter
  400780:	681e      	ldr	r6, [r3, #0]
  400782:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  400786:	601e      	str	r6, [r3, #0]



	//Set up PC8 as ENCODER 5 INPUT A
	REG_PIOC_PER |= PIO_PER_P8; //enable PIO controller
  400788:	682e      	ldr	r6, [r5, #0]
  40078a:	f446 7680 	orr.w	r6, r6, #256	; 0x100
  40078e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P8; //disable output
  400790:	6826      	ldr	r6, [r4, #0]
  400792:	f446 7680 	orr.w	r6, r6, #256	; 0x100
  400796:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P8; //disable pull-down resistor
  400798:	6806      	ldr	r6, [r0, #0]
  40079a:	f446 7680 	orr.w	r6, r6, #256	; 0x100
  40079e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P8;	//enable pull-up resistor
  4007a0:	680e      	ldr	r6, [r1, #0]
  4007a2:	f446 7680 	orr.w	r6, r6, #256	; 0x100
  4007a6:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P8; //turn on slow clock debounce
  4007a8:	6816      	ldr	r6, [r2, #0]
  4007aa:	f446 7680 	orr.w	r6, r6, #256	; 0x100
  4007ae:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P8;	//start debounce filter
  4007b0:	681e      	ldr	r6, [r3, #0]
  4007b2:	f446 7680 	orr.w	r6, r6, #256	; 0x100
  4007b6:	601e      	str	r6, [r3, #0]

	//Set up PC9 as ENCODER 5 INPUT B
	REG_PIOC_PER |= PIO_PER_P9; //enable PIO controller
  4007b8:	682e      	ldr	r6, [r5, #0]
  4007ba:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  4007be:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P9; //disable output
  4007c0:	6826      	ldr	r6, [r4, #0]
  4007c2:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  4007c6:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P9; //disable pull-down resistor
  4007c8:	6806      	ldr	r6, [r0, #0]
  4007ca:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  4007ce:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P9;	//enable pull-up resistor
  4007d0:	680e      	ldr	r6, [r1, #0]
  4007d2:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  4007d6:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P9; //turn on slow clock debounce
  4007d8:	6816      	ldr	r6, [r2, #0]
  4007da:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  4007de:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P9;	//start debounce filter
  4007e0:	681e      	ldr	r6, [r3, #0]
  4007e2:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  4007e6:	601e      	str	r6, [r3, #0]



	//Set up PC10 as ENCODER 6 INPUT A
	REG_PIOC_PER |= PIO_PER_P10; //enable PIO controller
  4007e8:	682e      	ldr	r6, [r5, #0]
  4007ea:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
  4007ee:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P10; //disable output
  4007f0:	6826      	ldr	r6, [r4, #0]
  4007f2:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
  4007f6:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P10; //disable pull-down resistor
  4007f8:	6806      	ldr	r6, [r0, #0]
  4007fa:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
  4007fe:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P10;	//enable pull-up resistor
  400800:	680e      	ldr	r6, [r1, #0]
  400802:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
  400806:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P10; //turn on slow clock debounce
  400808:	6816      	ldr	r6, [r2, #0]
  40080a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
  40080e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P10;	//start debounce filter
  400810:	681e      	ldr	r6, [r3, #0]
  400812:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
  400816:	601e      	str	r6, [r3, #0]

	//Set up PC11 as ENCODER 6 INPUT B
	REG_PIOC_PER |= PIO_PER_P11; //enable PIO controller
  400818:	682e      	ldr	r6, [r5, #0]
  40081a:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
  40081e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P11; //disable output
  400820:	6826      	ldr	r6, [r4, #0]
  400822:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
  400826:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P11; //disable pull-down resistor
  400828:	6806      	ldr	r6, [r0, #0]
  40082a:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
  40082e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P11;	//enable pull-up resistor
  400830:	680e      	ldr	r6, [r1, #0]
  400832:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
  400836:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P11; //turn on slow clock debounce
  400838:	6816      	ldr	r6, [r2, #0]
  40083a:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
  40083e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P11;	//start debounce filter
  400840:	681e      	ldr	r6, [r3, #0]
  400842:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
  400846:	601e      	str	r6, [r3, #0]



	//Set up PC12 as ENCODER 7 INPUT A
	REG_PIOC_PER |= PIO_PER_P3; //enable PIO controller
  400848:	682e      	ldr	r6, [r5, #0]
  40084a:	f046 0608 	orr.w	r6, r6, #8
  40084e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P3; //disable output
  400850:	6826      	ldr	r6, [r4, #0]
  400852:	f046 0608 	orr.w	r6, r6, #8
  400856:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P3; //disable pull-down resistor
  400858:	6806      	ldr	r6, [r0, #0]
  40085a:	f046 0608 	orr.w	r6, r6, #8
  40085e:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P3;	//enable pull-up resistor
  400860:	680e      	ldr	r6, [r1, #0]
  400862:	f046 0608 	orr.w	r6, r6, #8
  400866:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P3; //turn on slow clock debounce
  400868:	6816      	ldr	r6, [r2, #0]
  40086a:	f046 0608 	orr.w	r6, r6, #8
  40086e:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P3;	//start debounce filter
  400870:	681e      	ldr	r6, [r3, #0]
  400872:	f046 0608 	orr.w	r6, r6, #8
  400876:	601e      	str	r6, [r3, #0]

	//Set up PC13 as ENCODER 7 INPUT B
	REG_PIOC_PER |= PIO_PER_P13; //enable PIO controller
  400878:	682e      	ldr	r6, [r5, #0]
  40087a:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  40087e:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P13; //disable output
  400880:	6826      	ldr	r6, [r4, #0]
  400882:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  400886:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P13; //disable pull-down resistor
  400888:	6806      	ldr	r6, [r0, #0]
  40088a:	e00f      	b.n	4008ac <Encoder_init+0x2c8>
  40088c:	20000728 	.word	0x20000728
  400890:	20000729 	.word	0x20000729
  400894:	400e0410 	.word	0x400e0410
  400898:	400e1200 	.word	0x400e1200
  40089c:	400e1214 	.word	0x400e1214
  4008a0:	400e1290 	.word	0x400e1290
  4008a4:	400e1264 	.word	0x400e1264
  4008a8:	400e1220 	.word	0x400e1220
  4008ac:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4008b0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P13;	//enable pull-up resistor
  4008b2:	680e      	ldr	r6, [r1, #0]
  4008b4:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4008b8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P13; //turn on slow clock debounce
  4008ba:	6816      	ldr	r6, [r2, #0]
  4008bc:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4008c0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P13;	//start debounce filter
  4008c2:	681e      	ldr	r6, [r3, #0]
  4008c4:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
  4008c8:	601e      	str	r6, [r3, #0]



	//Set up PC14 as ENCODER 8 INPUT A
	REG_PIOC_PER |= PIO_PER_P14; //enable PIO controller
  4008ca:	682e      	ldr	r6, [r5, #0]
  4008cc:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4008d0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P14; //disable output
  4008d2:	6826      	ldr	r6, [r4, #0]
  4008d4:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4008d8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P14; //disable pull-down resistor
  4008da:	6806      	ldr	r6, [r0, #0]
  4008dc:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4008e0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P14;	//enable pull-up resistor
  4008e2:	680e      	ldr	r6, [r1, #0]
  4008e4:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4008e8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P14; //turn on slow clock debounce
  4008ea:	6816      	ldr	r6, [r2, #0]
  4008ec:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4008f0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P14;	//start debounce filter
  4008f2:	681e      	ldr	r6, [r3, #0]
  4008f4:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
  4008f8:	601e      	str	r6, [r3, #0]

	//Set up PC15 as ENCODER 8 INPUT B
	REG_PIOC_PER |= PIO_PER_P15; //enable PIO controller
  4008fa:	682e      	ldr	r6, [r5, #0]
  4008fc:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  400900:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P15; //disable output
  400902:	6826      	ldr	r6, [r4, #0]
  400904:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  400908:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P15; //disable pull-down resistor
  40090a:	6806      	ldr	r6, [r0, #0]
  40090c:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  400910:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P15;	//enable pull-up resistor
  400912:	680e      	ldr	r6, [r1, #0]
  400914:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  400918:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P15; //turn on slow clock debounce
  40091a:	6816      	ldr	r6, [r2, #0]
  40091c:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  400920:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P15;	//start debounce filter
  400922:	681e      	ldr	r6, [r3, #0]
  400924:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  400928:	601e      	str	r6, [r3, #0]



	//Set up PC16 as ENCODER 9 INPUT A
	REG_PIOC_PER |= PIO_PER_P16; //enable PIO controller
  40092a:	682e      	ldr	r6, [r5, #0]
  40092c:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
  400930:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P16; //disable output
  400932:	6826      	ldr	r6, [r4, #0]
  400934:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
  400938:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P16; //disable pull-down resistor
  40093a:	6806      	ldr	r6, [r0, #0]
  40093c:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
  400940:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P16;	//enable pull-up resistor
  400942:	680e      	ldr	r6, [r1, #0]
  400944:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
  400948:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P16; //turn on slow clock debounce
  40094a:	6816      	ldr	r6, [r2, #0]
  40094c:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
  400950:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P16;	//start debounce filter
  400952:	681e      	ldr	r6, [r3, #0]
  400954:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
  400958:	601e      	str	r6, [r3, #0]

	//Set up PC17 as ENCODER 9 INPUT B
	REG_PIOC_PER |= PIO_PER_P17; //enable PIO controller
  40095a:	682e      	ldr	r6, [r5, #0]
  40095c:	f446 3600 	orr.w	r6, r6, #131072	; 0x20000
  400960:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P17; //disable output
  400962:	6826      	ldr	r6, [r4, #0]
  400964:	f446 3600 	orr.w	r6, r6, #131072	; 0x20000
  400968:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P17; //disable pull-down resistor
  40096a:	6806      	ldr	r6, [r0, #0]
  40096c:	f446 3600 	orr.w	r6, r6, #131072	; 0x20000
  400970:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P17;	//enable pull-up resistor
  400972:	680e      	ldr	r6, [r1, #0]
  400974:	f446 3600 	orr.w	r6, r6, #131072	; 0x20000
  400978:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P17; //turn on slow clock debounce
  40097a:	6816      	ldr	r6, [r2, #0]
  40097c:	f446 3600 	orr.w	r6, r6, #131072	; 0x20000
  400980:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P17;	//start debounce filter
  400982:	681e      	ldr	r6, [r3, #0]
  400984:	f446 3600 	orr.w	r6, r6, #131072	; 0x20000
  400988:	601e      	str	r6, [r3, #0]



	
	//Set up PC18 as ENCODER 10 INPUT A
	REG_PIOC_PER |= PIO_PER_P18; //enable PIO controller
  40098a:	682e      	ldr	r6, [r5, #0]
  40098c:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
  400990:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P18; //disable output
  400992:	6826      	ldr	r6, [r4, #0]
  400994:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
  400998:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P18; //disable pull-down resistor
  40099a:	6806      	ldr	r6, [r0, #0]
  40099c:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
  4009a0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P18;	//enable pull-up resistor
  4009a2:	680e      	ldr	r6, [r1, #0]
  4009a4:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
  4009a8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P18; //turn on slow clock debounce
  4009aa:	6816      	ldr	r6, [r2, #0]
  4009ac:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
  4009b0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P18;	//start debounce filter
  4009b2:	681e      	ldr	r6, [r3, #0]
  4009b4:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
  4009b8:	601e      	str	r6, [r3, #0]

	//Set up PC19 as ENCODER 10 INPUT B
	REG_PIOC_PER |= PIO_PER_P19; //enable PIO controller
  4009ba:	682e      	ldr	r6, [r5, #0]
  4009bc:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
  4009c0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P19; //disable output
  4009c2:	6826      	ldr	r6, [r4, #0]
  4009c4:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
  4009c8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P19; //disable pull-down resistor
  4009ca:	6806      	ldr	r6, [r0, #0]
  4009cc:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
  4009d0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P19;	//enable pull-up resistor
  4009d2:	680e      	ldr	r6, [r1, #0]
  4009d4:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
  4009d8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P19; //turn on slow clock debounce
  4009da:	6816      	ldr	r6, [r2, #0]
  4009dc:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
  4009e0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P19;	//start debounce filter
  4009e2:	681e      	ldr	r6, [r3, #0]
  4009e4:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
  4009e8:	601e      	str	r6, [r3, #0]



	//Set up PC20 as ENCODER 11 INPUT A
	REG_PIOC_PER |= PIO_PER_P20; //enable PIO controller
  4009ea:	682e      	ldr	r6, [r5, #0]
  4009ec:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
  4009f0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P20; //disable output
  4009f2:	6826      	ldr	r6, [r4, #0]
  4009f4:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
  4009f8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P20; //disable pull-down resistor
  4009fa:	6806      	ldr	r6, [r0, #0]
  4009fc:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
  400a00:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P20;	//enable pull-up resistor
  400a02:	680e      	ldr	r6, [r1, #0]
  400a04:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
  400a08:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P20; //turn on slow clock debounce
  400a0a:	6816      	ldr	r6, [r2, #0]
  400a0c:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
  400a10:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P20;	//start debounce filter
  400a12:	681e      	ldr	r6, [r3, #0]
  400a14:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
  400a18:	601e      	str	r6, [r3, #0]

	//Set up PC21 as ENCODER 11 INPUT B
	REG_PIOC_PER |= PIO_PER_P21; //enable PIO controller
  400a1a:	682e      	ldr	r6, [r5, #0]
  400a1c:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
  400a20:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P21; //disable output
  400a22:	6826      	ldr	r6, [r4, #0]
  400a24:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
  400a28:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P21; //disable pull-down resistor
  400a2a:	6806      	ldr	r6, [r0, #0]
  400a2c:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
  400a30:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P21;	//enable pull-up resistor
  400a32:	680e      	ldr	r6, [r1, #0]
  400a34:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
  400a38:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P21; //turn on slow clock debounce
  400a3a:	6816      	ldr	r6, [r2, #0]
  400a3c:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
  400a40:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P21;	//start debounce filter
  400a42:	681e      	ldr	r6, [r3, #0]
  400a44:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
  400a48:	601e      	str	r6, [r3, #0]



	//Set up PC22 as ENCODER 12 INPUT A
	REG_PIOC_PER |= PIO_PER_P22; //enable PIO controller
  400a4a:	682e      	ldr	r6, [r5, #0]
  400a4c:	f446 0680 	orr.w	r6, r6, #4194304	; 0x400000
  400a50:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P22; //disable output
  400a52:	6826      	ldr	r6, [r4, #0]
  400a54:	f446 0680 	orr.w	r6, r6, #4194304	; 0x400000
  400a58:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P22; //disable pull-down resistor
  400a5a:	6806      	ldr	r6, [r0, #0]
  400a5c:	f446 0680 	orr.w	r6, r6, #4194304	; 0x400000
  400a60:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P22;	//enable pull-up resistor
  400a62:	680e      	ldr	r6, [r1, #0]
  400a64:	f446 0680 	orr.w	r6, r6, #4194304	; 0x400000
  400a68:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P22; //turn on slow clock debounce
  400a6a:	6816      	ldr	r6, [r2, #0]
  400a6c:	f446 0680 	orr.w	r6, r6, #4194304	; 0x400000
  400a70:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P22;	//start debounce filter
  400a72:	681e      	ldr	r6, [r3, #0]
  400a74:	f446 0680 	orr.w	r6, r6, #4194304	; 0x400000
  400a78:	601e      	str	r6, [r3, #0]

	//Set up PC23 as ENCODER 12 INPUT B
	REG_PIOC_PER |= PIO_PER_P23; //enable PIO controller
  400a7a:	682e      	ldr	r6, [r5, #0]
  400a7c:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
  400a80:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P23; //disable output
  400a82:	6826      	ldr	r6, [r4, #0]
  400a84:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
  400a88:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P23; //disable pull-down resistor
  400a8a:	6806      	ldr	r6, [r0, #0]
  400a8c:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
  400a90:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P23;	//enable pull-up resistor
  400a92:	680e      	ldr	r6, [r1, #0]
  400a94:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
  400a98:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P23; //turn on slow clock debounce
  400a9a:	6816      	ldr	r6, [r2, #0]
  400a9c:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
  400aa0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P23;	//start debounce filter
  400aa2:	681e      	ldr	r6, [r3, #0]
  400aa4:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
  400aa8:	601e      	str	r6, [r3, #0]



	//Set up PC24 as ENCODER 13 INPUT A
	REG_PIOC_PER |= PIO_PER_P24; //enable PIO controller
  400aaa:	682e      	ldr	r6, [r5, #0]
  400aac:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
  400ab0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P24; //disable output
  400ab2:	6826      	ldr	r6, [r4, #0]
  400ab4:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
  400ab8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P24; //disable pull-down resistor
  400aba:	6806      	ldr	r6, [r0, #0]
  400abc:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
  400ac0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P24;	//enable pull-up resistor
  400ac2:	680e      	ldr	r6, [r1, #0]
  400ac4:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
  400ac8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P24; //turn on slow clock debounce
  400aca:	6816      	ldr	r6, [r2, #0]
  400acc:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
  400ad0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P24;	//start debounce filter
  400ad2:	681e      	ldr	r6, [r3, #0]
  400ad4:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
  400ad8:	601e      	str	r6, [r3, #0]

	//Set up PC25 as ENCODER 13 INPUT B
	REG_PIOC_PER |= PIO_PER_P25; //enable PIO controller
  400ada:	682e      	ldr	r6, [r5, #0]
  400adc:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
  400ae0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P25; //disable output
  400ae2:	6826      	ldr	r6, [r4, #0]
  400ae4:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
  400ae8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P25; //disable pull-down resistor
  400aea:	6806      	ldr	r6, [r0, #0]
  400aec:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
  400af0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P25;	//enable pull-up resistor
  400af2:	680e      	ldr	r6, [r1, #0]
  400af4:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
  400af8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P25; //turn on slow clock debounce
  400afa:	6816      	ldr	r6, [r2, #0]
  400afc:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
  400b00:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P25;	//start debounce filter
  400b02:	681e      	ldr	r6, [r3, #0]
  400b04:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
  400b08:	601e      	str	r6, [r3, #0]



	//Set up PC26 as ENCODER 14 INPUT A
	REG_PIOC_PER |= PIO_PER_P26; //enable PIO controller
  400b0a:	682e      	ldr	r6, [r5, #0]
  400b0c:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
  400b10:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P26; //disable output
  400b12:	6826      	ldr	r6, [r4, #0]
  400b14:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
  400b18:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P26; //disable pull-down resistor
  400b1a:	6806      	ldr	r6, [r0, #0]
  400b1c:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
  400b20:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P26;	//enable pull-up resistor
  400b22:	680e      	ldr	r6, [r1, #0]
  400b24:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
  400b28:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P26; //turn on slow clock debounce
  400b2a:	6816      	ldr	r6, [r2, #0]
  400b2c:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
  400b30:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P26;	//start debounce filter
  400b32:	681e      	ldr	r6, [r3, #0]
  400b34:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
  400b38:	601e      	str	r6, [r3, #0]

	//Set up PC27 as ENCODER 14 INPUT B
	REG_PIOC_PER |= PIO_PER_P27; //enable PIO controller
  400b3a:	682e      	ldr	r6, [r5, #0]
  400b3c:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
  400b40:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P27; //disable output
  400b42:	6826      	ldr	r6, [r4, #0]
  400b44:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
  400b48:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P27; //disable pull-down resistor
  400b4a:	6806      	ldr	r6, [r0, #0]
  400b4c:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
  400b50:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P27;	//enable pull-up resistor
  400b52:	680e      	ldr	r6, [r1, #0]
  400b54:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
  400b58:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P27; //turn on slow clock debounce
  400b5a:	6816      	ldr	r6, [r2, #0]
  400b5c:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
  400b60:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P27;	//start debounce filter
  400b62:	681e      	ldr	r6, [r3, #0]
  400b64:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
  400b68:	601e      	str	r6, [r3, #0]



	//Set up PC28 as ENCODER 15 INPUT A
	REG_PIOC_PER |= PIO_PER_P28; //enable PIO controller
  400b6a:	682e      	ldr	r6, [r5, #0]
  400b6c:	f046 5680 	orr.w	r6, r6, #268435456	; 0x10000000
  400b70:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P28; //disable output
  400b72:	6826      	ldr	r6, [r4, #0]
  400b74:	f046 5680 	orr.w	r6, r6, #268435456	; 0x10000000
  400b78:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P28; //disable pull-down resistor
  400b7a:	6806      	ldr	r6, [r0, #0]
  400b7c:	f046 5680 	orr.w	r6, r6, #268435456	; 0x10000000
  400b80:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P28;	//enable pull-up resistor
  400b82:	680e      	ldr	r6, [r1, #0]
  400b84:	f046 5680 	orr.w	r6, r6, #268435456	; 0x10000000
  400b88:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P28; //turn on slow clock debounce
  400b8a:	6816      	ldr	r6, [r2, #0]
  400b8c:	f046 5680 	orr.w	r6, r6, #268435456	; 0x10000000
  400b90:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P28;	//start debounce filter
  400b92:	681e      	ldr	r6, [r3, #0]
  400b94:	f046 5680 	orr.w	r6, r6, #268435456	; 0x10000000
  400b98:	601e      	str	r6, [r3, #0]

	//Set up PC29 as ENCODER 15 INPUT B
	REG_PIOC_PER |= PIO_PER_P29; //enable PIO controller
  400b9a:	682e      	ldr	r6, [r5, #0]
  400b9c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400ba0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P29; //disable output
  400ba2:	6826      	ldr	r6, [r4, #0]
  400ba4:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400ba8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P29; //disable pull-down resistor
  400baa:	6806      	ldr	r6, [r0, #0]
  400bac:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400bb0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P29;	//enable pull-up resistor
  400bb2:	680e      	ldr	r6, [r1, #0]
  400bb4:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400bb8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P29; //turn on slow clock debounce
  400bba:	6816      	ldr	r6, [r2, #0]
  400bbc:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400bc0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P29;	//start debounce filter
  400bc2:	681e      	ldr	r6, [r3, #0]
  400bc4:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400bc8:	601e      	str	r6, [r3, #0]



	//Set up PC30 as ENCODER 16 INPUT A
	REG_PIOC_PER |= PIO_PER_P30; //enable PIO controller
  400bca:	682e      	ldr	r6, [r5, #0]
  400bcc:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
  400bd0:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P30; //disable output
  400bd2:	6826      	ldr	r6, [r4, #0]
  400bd4:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
  400bd8:	6026      	str	r6, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P30; //disable pull-down resistor
  400bda:	6806      	ldr	r6, [r0, #0]
  400bdc:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
  400be0:	6006      	str	r6, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P30;	//enable pull-up resistor
  400be2:	680e      	ldr	r6, [r1, #0]
  400be4:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
  400be8:	600e      	str	r6, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P30; //turn on slow clock debounce
  400bea:	6816      	ldr	r6, [r2, #0]
  400bec:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
  400bf0:	6016      	str	r6, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P30;	//start debounce filter
  400bf2:	681e      	ldr	r6, [r3, #0]
  400bf4:	f046 4680 	orr.w	r6, r6, #1073741824	; 0x40000000
  400bf8:	601e      	str	r6, [r3, #0]

	//Set up PC31 as ENCODER 16 INPUT B
	REG_PIOC_PER |= PIO_PER_P31; //enable PIO controller
  400bfa:	682e      	ldr	r6, [r5, #0]
  400bfc:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
  400c00:	602e      	str	r6, [r5, #0]
	REG_PIOC_ODR |= PIO_ODR_P31; //disable output
  400c02:	6825      	ldr	r5, [r4, #0]
  400c04:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
  400c08:	6025      	str	r5, [r4, #0]
	REG_PIOC_PPDDR |= PIO_PPDDR_P31; //disable pull-down resistor
  400c0a:	6804      	ldr	r4, [r0, #0]
  400c0c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
  400c10:	6004      	str	r4, [r0, #0]
	REG_PIOC_PUER |= PIO_PUER_P31;	//enable pull-up resistor
  400c12:	6808      	ldr	r0, [r1, #0]
  400c14:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
  400c18:	6008      	str	r0, [r1, #0]
	REG_PIOC_IFSCER |= PIO_IFSCER_P31; //turn on slow clock debounce
  400c1a:	6811      	ldr	r1, [r2, #0]
  400c1c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  400c20:	6011      	str	r1, [r2, #0]
	REG_PIOC_IFER |= PIO_IFER_P31;	//start debounce filter
  400c22:	681a      	ldr	r2, [r3, #0]
  400c24:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
  400c28:	601a      	str	r2, [r3, #0]
	 


	/**************			CONFIGURE ENCODER INTERRUPTS			**************/

	uint32_t flag_clear = REG_PIOC_ISR;	//clear left over interrupt flags
  400c2a:	332c      	adds	r3, #44	; 0x2c
  400c2c:	681b      	ldr	r3, [r3, #0]

	//Enable interrupts for Encoder 1
	REG_PIOC_IER |= PIO_IER_P0;			//enable input rising edge interrupt
  400c2e:	4b85      	ldr	r3, [pc, #532]	; (400e44 <Encoder_init+0x860>)
  400c30:	681a      	ldr	r2, [r3, #0]
  400c32:	f042 0201 	orr.w	r2, r2, #1
  400c36:	601a      	str	r2, [r3, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P0;
  400c38:	4a83      	ldr	r2, [pc, #524]	; (400e48 <Encoder_init+0x864>)
  400c3a:	6811      	ldr	r1, [r2, #0]
  400c3c:	f041 0101 	orr.w	r1, r1, #1
  400c40:	6011      	str	r1, [r2, #0]
	REG_PIOC_IER |= PIO_IER_P1;			//enable input rising edge interrupt
  400c42:	6819      	ldr	r1, [r3, #0]
  400c44:	f041 0102 	orr.w	r1, r1, #2
  400c48:	6019      	str	r1, [r3, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P1;
  400c4a:	6811      	ldr	r1, [r2, #0]
  400c4c:	f041 0102 	orr.w	r1, r1, #2
  400c50:	6011      	str	r1, [r2, #0]

	//Enable interrupts for Encoder 2
	REG_PIOC_IER |= PIO_IER_P2;			//enable input rising edge interrupt
  400c52:	6819      	ldr	r1, [r3, #0]
  400c54:	f041 0104 	orr.w	r1, r1, #4
  400c58:	6019      	str	r1, [r3, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P2;
  400c5a:	6812      	ldr	r2, [r2, #0]
  400c5c:	f042 0204 	orr.w	r2, r2, #4
  400c60:	3394      	adds	r3, #148	; 0x94
  400c62:	601a      	str	r2, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P3;			//enable input rising edge interrupt
  400c64:	4a77      	ldr	r2, [pc, #476]	; (400e44 <Encoder_init+0x860>)
  400c66:	6811      	ldr	r1, [r2, #0]
  400c68:	f041 0108 	orr.w	r1, r1, #8
  400c6c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P3;
  400c6e:	6819      	ldr	r1, [r3, #0]
  400c70:	f041 0108 	orr.w	r1, r1, #8
  400c74:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 3
	REG_PIOC_IER |= PIO_IER_P4;			//enable input rising edge interrupt
  400c76:	6811      	ldr	r1, [r2, #0]
  400c78:	f041 0110 	orr.w	r1, r1, #16
  400c7c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P4;
  400c7e:	6819      	ldr	r1, [r3, #0]
  400c80:	f041 0110 	orr.w	r1, r1, #16
  400c84:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P5;			//enable input rising edge interrupt
  400c86:	6811      	ldr	r1, [r2, #0]
  400c88:	f041 0120 	orr.w	r1, r1, #32
  400c8c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P5;
  400c8e:	6819      	ldr	r1, [r3, #0]
  400c90:	f041 0120 	orr.w	r1, r1, #32
  400c94:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 4
	REG_PIOC_IER |= PIO_IER_P6;			//enable input rising edge interrupt
  400c96:	6811      	ldr	r1, [r2, #0]
  400c98:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  400c9c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P6;
  400c9e:	6819      	ldr	r1, [r3, #0]
  400ca0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  400ca4:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P7;			//enable input rising edge interrupt
  400ca6:	6811      	ldr	r1, [r2, #0]
  400ca8:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  400cac:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P7;
  400cae:	6819      	ldr	r1, [r3, #0]
  400cb0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  400cb4:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 5
	REG_PIOC_IER |= PIO_IER_P8;			//enable input rising edge interrupt
  400cb6:	6811      	ldr	r1, [r2, #0]
  400cb8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  400cbc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P8;
  400cbe:	6819      	ldr	r1, [r3, #0]
  400cc0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  400cc4:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P9;			//enable input rising edge interrupt
  400cc6:	6811      	ldr	r1, [r2, #0]
  400cc8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
  400ccc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P9;
  400cce:	6819      	ldr	r1, [r3, #0]
  400cd0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
  400cd4:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 6
	REG_PIOC_IER |= PIO_IER_P10;			//enable input rising edge interrupt
  400cd6:	6811      	ldr	r1, [r2, #0]
  400cd8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  400cdc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P10;
  400cde:	6819      	ldr	r1, [r3, #0]
  400ce0:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  400ce4:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P11;			//enable input rising edge interrupt
  400ce6:	6811      	ldr	r1, [r2, #0]
  400ce8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
  400cec:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P11;
  400cee:	6819      	ldr	r1, [r3, #0]
  400cf0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
  400cf4:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 7
	REG_PIOC_IER |= PIO_IER_P3;			//enable input rising edge interrupt
  400cf6:	6811      	ldr	r1, [r2, #0]
  400cf8:	f041 0108 	orr.w	r1, r1, #8
  400cfc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P3;
  400cfe:	6819      	ldr	r1, [r3, #0]
  400d00:	f041 0108 	orr.w	r1, r1, #8
  400d04:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P13;			//enable input rising edge interrupt
  400d06:	6811      	ldr	r1, [r2, #0]
  400d08:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  400d0c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P13;
  400d0e:	6819      	ldr	r1, [r3, #0]
  400d10:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  400d14:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 8
	REG_PIOC_IER |= PIO_IER_P14;			//enable input rising edge interrupt
  400d16:	6811      	ldr	r1, [r2, #0]
  400d18:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
  400d1c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P14;
  400d1e:	6819      	ldr	r1, [r3, #0]
  400d20:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
  400d24:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P15;			//enable input rising edge interrupt
  400d26:	6811      	ldr	r1, [r2, #0]
  400d28:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
  400d2c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P15;
  400d2e:	6819      	ldr	r1, [r3, #0]
  400d30:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
  400d34:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 9
	REG_PIOC_IER |= PIO_IER_P16;			//enable input rising edge interrupt
  400d36:	6811      	ldr	r1, [r2, #0]
  400d38:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  400d3c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P16;
  400d3e:	6819      	ldr	r1, [r3, #0]
  400d40:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  400d44:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P17;			//enable input rising edge interrupt
  400d46:	6811      	ldr	r1, [r2, #0]
  400d48:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
  400d4c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P17;
  400d4e:	6819      	ldr	r1, [r3, #0]
  400d50:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
  400d54:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 10
	REG_PIOC_IER |= PIO_IER_P18;			//enable input rising edge interrupt
  400d56:	6811      	ldr	r1, [r2, #0]
  400d58:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
  400d5c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P18;
  400d5e:	6819      	ldr	r1, [r3, #0]
  400d60:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
  400d64:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P19;			//enable input rising edge interrupt
  400d66:	6811      	ldr	r1, [r2, #0]
  400d68:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400d6c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P19;
  400d6e:	6819      	ldr	r1, [r3, #0]
  400d70:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400d74:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 11
	REG_PIOC_IER |= PIO_IER_P20;			//enable input rising edge interrupt
  400d76:	6811      	ldr	r1, [r2, #0]
  400d78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  400d7c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P20;
  400d7e:	6819      	ldr	r1, [r3, #0]
  400d80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  400d84:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P21;			//enable input rising edge interrupt
  400d86:	6811      	ldr	r1, [r2, #0]
  400d88:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
  400d8c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P21;
  400d8e:	6819      	ldr	r1, [r3, #0]
  400d90:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
  400d94:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 12
	REG_PIOC_IER |= PIO_IER_P22;			//enable input rising edge interrupt
  400d96:	6811      	ldr	r1, [r2, #0]
  400d98:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
  400d9c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P22;
  400d9e:	6819      	ldr	r1, [r3, #0]
  400da0:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
  400da4:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P23;			//enable input rising edge interrupt
  400da6:	6811      	ldr	r1, [r2, #0]
  400da8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  400dac:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P23;
  400dae:	6819      	ldr	r1, [r3, #0]
  400db0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  400db4:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 13
	REG_PIOC_IER |= PIO_IER_P24;			//enable input rising edge interrupt
  400db6:	6811      	ldr	r1, [r2, #0]
  400db8:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  400dbc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P24;
  400dbe:	6819      	ldr	r1, [r3, #0]
  400dc0:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  400dc4:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P25;			//enable input rising edge interrupt
  400dc6:	6811      	ldr	r1, [r2, #0]
  400dc8:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
  400dcc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P25;
  400dce:	6819      	ldr	r1, [r3, #0]
  400dd0:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
  400dd4:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 14
	REG_PIOC_IER |= PIO_IER_P26;			//enable input rising edge interrupt
  400dd6:	6811      	ldr	r1, [r2, #0]
  400dd8:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
  400ddc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P26;
  400dde:	6819      	ldr	r1, [r3, #0]
  400de0:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
  400de4:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P27;			//enable input rising edge interrupt
  400de6:	6811      	ldr	r1, [r2, #0]
  400de8:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  400dec:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P27;
  400dee:	6819      	ldr	r1, [r3, #0]
  400df0:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  400df4:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 15
	REG_PIOC_IER |= PIO_IER_P28;			//enable input rising edge interrupt
  400df6:	6811      	ldr	r1, [r2, #0]
  400df8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
  400dfc:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P28;
  400dfe:	6819      	ldr	r1, [r3, #0]
  400e00:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
  400e04:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P29;			//enable input rising edge interrupt
  400e06:	6811      	ldr	r1, [r2, #0]
  400e08:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
  400e0c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P29;
  400e0e:	6819      	ldr	r1, [r3, #0]
  400e10:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
  400e14:	6019      	str	r1, [r3, #0]

	//Enable interrupts for Encoder 16
	REG_PIOC_IER |= PIO_IER_P30;			//enable input rising edge interrupt
  400e16:	6811      	ldr	r1, [r2, #0]
  400e18:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
  400e1c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P30;
  400e1e:	6819      	ldr	r1, [r3, #0]
  400e20:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
  400e24:	6019      	str	r1, [r3, #0]
	REG_PIOC_IER |= PIO_IER_P31;			//enable input rising edge interrupt
  400e26:	6811      	ldr	r1, [r2, #0]
  400e28:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  400e2c:	6011      	str	r1, [r2, #0]
	REG_PIOC_REHLSR |= PIO_REHLSR_P31;
  400e2e:	681a      	ldr	r2, [r3, #0]
  400e30:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
  400e34:	601a      	str	r2, [r3, #0]
  400e36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400e3a:	4b04      	ldr	r3, [pc, #16]	; (400e4c <Encoder_init+0x868>)
  400e3c:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(PIOC_IRQn);			//enable PORT C interrupts
}
  400e3e:	bc70      	pop	{r4, r5, r6}
  400e40:	4770      	bx	lr
  400e42:	bf00      	nop
  400e44:	400e1240 	.word	0x400e1240
  400e48:	400e12d4 	.word	0x400e12d4
  400e4c:	e000e100 	.word	0xe000e100

00400e50 <PIOC_Handler>:



void PIOC_Handler(){
  400e50:	b508      	push	{r3, lr}

	uint32_t status = REG_PIOC_ISR;	//read PIOC interrupt status & clear interrupt flags
  400e52:	4b56      	ldr	r3, [pc, #344]	; (400fac <PIOC_Handler+0x15c>)
  400e54:	681b      	ldr	r3, [r3, #0]

	//check if Encoder 1 was rotated
	if ( (status & PIO_ISR_P0) || (status & PIO_ISR_P1) ){	
  400e56:	f013 0f03 	tst.w	r3, #3
  400e5a:	d005      	beq.n	400e68 <PIOC_Handler+0x18>
		encoder_direction(PIO_ODSR_P0, PIO_ODSR_P1, 0);
  400e5c:	2200      	movs	r2, #0
  400e5e:	2102      	movs	r1, #2
  400e60:	2001      	movs	r0, #1
  400e62:	4b53      	ldr	r3, [pc, #332]	; (400fb0 <PIOC_Handler+0x160>)
  400e64:	4798      	blx	r3
  400e66:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 2 was rotated
	else if ( (status & PIO_ISR_P2) || (status & PIO_ISR_P3) ){
  400e68:	f013 0f0c 	tst.w	r3, #12
  400e6c:	d005      	beq.n	400e7a <PIOC_Handler+0x2a>
		encoder_direction(PIO_ODSR_P2, PIO_ODSR_P3, 1);
  400e6e:	2201      	movs	r2, #1
  400e70:	2108      	movs	r1, #8
  400e72:	2004      	movs	r0, #4
  400e74:	4b4e      	ldr	r3, [pc, #312]	; (400fb0 <PIOC_Handler+0x160>)
  400e76:	4798      	blx	r3
  400e78:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 3 was rotated
	else if ( (status & PIO_ISR_P4) || (status & PIO_ISR_P5) ){
  400e7a:	f013 0f30 	tst.w	r3, #48	; 0x30
  400e7e:	d005      	beq.n	400e8c <PIOC_Handler+0x3c>
		encoder_direction(PIO_ODSR_P4, PIO_ODSR_P5, 2);
  400e80:	2202      	movs	r2, #2
  400e82:	2120      	movs	r1, #32
  400e84:	2010      	movs	r0, #16
  400e86:	4b4a      	ldr	r3, [pc, #296]	; (400fb0 <PIOC_Handler+0x160>)
  400e88:	4798      	blx	r3
  400e8a:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 4 was rotated
	else if ( (status & PIO_ISR_P6) || (status & PIO_ISR_P7) ){
  400e8c:	f013 0fc0 	tst.w	r3, #192	; 0xc0
  400e90:	d005      	beq.n	400e9e <PIOC_Handler+0x4e>
		encoder_direction(PIO_ODSR_P6, PIO_ODSR_P7, 3);
  400e92:	2203      	movs	r2, #3
  400e94:	2180      	movs	r1, #128	; 0x80
  400e96:	2040      	movs	r0, #64	; 0x40
  400e98:	4b45      	ldr	r3, [pc, #276]	; (400fb0 <PIOC_Handler+0x160>)
  400e9a:	4798      	blx	r3
  400e9c:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 5 was rotated
	else if ( (status & PIO_ISR_P8) || (status & PIO_ISR_P9) ){
  400e9e:	f413 7f40 	tst.w	r3, #768	; 0x300
  400ea2:	d007      	beq.n	400eb4 <PIOC_Handler+0x64>
		encoder_direction(PIO_ODSR_P8, PIO_ODSR_P9, 4);
  400ea4:	2204      	movs	r2, #4
  400ea6:	f44f 7100 	mov.w	r1, #512	; 0x200
  400eaa:	f44f 7080 	mov.w	r0, #256	; 0x100
  400eae:	4b40      	ldr	r3, [pc, #256]	; (400fb0 <PIOC_Handler+0x160>)
  400eb0:	4798      	blx	r3
  400eb2:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 6 was rotated
	else if ( (status & PIO_ISR_P10) || (status & PIO_ISR_P11) ){
  400eb4:	f413 6f40 	tst.w	r3, #3072	; 0xc00
  400eb8:	d007      	beq.n	400eca <PIOC_Handler+0x7a>
		encoder_direction(PIO_ODSR_P10, PIO_ODSR_P11, 5);
  400eba:	2205      	movs	r2, #5
  400ebc:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400ec0:	f44f 6080 	mov.w	r0, #1024	; 0x400
  400ec4:	4b3a      	ldr	r3, [pc, #232]	; (400fb0 <PIOC_Handler+0x160>)
  400ec6:	4798      	blx	r3
  400ec8:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 7 was rotated
	else if ( (status & PIO_ISR_P12) || (status & PIO_ISR_P13) ){
  400eca:	f413 5f40 	tst.w	r3, #12288	; 0x3000
  400ece:	d007      	beq.n	400ee0 <PIOC_Handler+0x90>
		encoder_direction(PIO_ODSR_P12, PIO_ODSR_P13, 6);
  400ed0:	2206      	movs	r2, #6
  400ed2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400ed6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  400eda:	4b35      	ldr	r3, [pc, #212]	; (400fb0 <PIOC_Handler+0x160>)
  400edc:	4798      	blx	r3
  400ede:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 8 was rotated
	else if ( (status & PIO_ISR_P14) || (status & PIO_ISR_P15) ){
  400ee0:	f413 4f40 	tst.w	r3, #49152	; 0xc000
  400ee4:	d007      	beq.n	400ef6 <PIOC_Handler+0xa6>
		encoder_direction(PIO_ODSR_P14, PIO_ODSR_P15, 7);
  400ee6:	2207      	movs	r2, #7
  400ee8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400eec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  400ef0:	4b2f      	ldr	r3, [pc, #188]	; (400fb0 <PIOC_Handler+0x160>)
  400ef2:	4798      	blx	r3
  400ef4:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 9 was rotated
	else if ( (status & PIO_ISR_P16) || (status & PIO_ISR_P17) ){
  400ef6:	f413 3f40 	tst.w	r3, #196608	; 0x30000
  400efa:	d007      	beq.n	400f0c <PIOC_Handler+0xbc>
		encoder_direction(PIO_ODSR_P16, PIO_ODSR_P17, 8);
  400efc:	2208      	movs	r2, #8
  400efe:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400f02:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  400f06:	4b2a      	ldr	r3, [pc, #168]	; (400fb0 <PIOC_Handler+0x160>)
  400f08:	4798      	blx	r3
  400f0a:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 10 was rotated
	else if ( (status & PIO_ISR_P18) || (status & PIO_ISR_P19) ){
  400f0c:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
  400f10:	d007      	beq.n	400f22 <PIOC_Handler+0xd2>
		encoder_direction(PIO_ODSR_P18, PIO_ODSR_P19, 9);
  400f12:	2209      	movs	r2, #9
  400f14:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400f18:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  400f1c:	4b24      	ldr	r3, [pc, #144]	; (400fb0 <PIOC_Handler+0x160>)
  400f1e:	4798      	blx	r3
  400f20:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 11 was rotated
	else if ( (status & PIO_ISR_P20) || (status & PIO_ISR_P21) ){
  400f22:	f413 1f40 	tst.w	r3, #3145728	; 0x300000
  400f26:	d007      	beq.n	400f38 <PIOC_Handler+0xe8>
		encoder_direction(PIO_ODSR_P20, PIO_ODSR_P21, 10);
  400f28:	220a      	movs	r2, #10
  400f2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400f2e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  400f32:	4b1f      	ldr	r3, [pc, #124]	; (400fb0 <PIOC_Handler+0x160>)
  400f34:	4798      	blx	r3
  400f36:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 12 was rotated
	else if ( (status & PIO_ISR_P22) || (status & PIO_ISR_P23) ){
  400f38:	f413 0f40 	tst.w	r3, #12582912	; 0xc00000
  400f3c:	d007      	beq.n	400f4e <PIOC_Handler+0xfe>
		encoder_direction(PIO_ODSR_P22, PIO_ODSR_P23, 11);
  400f3e:	220b      	movs	r2, #11
  400f40:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400f44:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  400f48:	4b19      	ldr	r3, [pc, #100]	; (400fb0 <PIOC_Handler+0x160>)
  400f4a:	4798      	blx	r3
  400f4c:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 13 was rotated
	else if ( (status & PIO_ISR_P24) || (status & PIO_ISR_P25) ){
  400f4e:	f013 7f40 	tst.w	r3, #50331648	; 0x3000000
  400f52:	d007      	beq.n	400f64 <PIOC_Handler+0x114>
		encoder_direction(PIO_ODSR_P24, PIO_ODSR_P25, 12);
  400f54:	220c      	movs	r2, #12
  400f56:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400f5a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
  400f5e:	4b14      	ldr	r3, [pc, #80]	; (400fb0 <PIOC_Handler+0x160>)
  400f60:	4798      	blx	r3
  400f62:	bd08      	pop	{r3, pc}
	}
	
	//check if Encoder 14 was rotated
	else if ( (status & PIO_ISR_P26) || (status & PIO_ISR_P27) ){
  400f64:	f013 6f40 	tst.w	r3, #201326592	; 0xc000000
  400f68:	d007      	beq.n	400f7a <PIOC_Handler+0x12a>
		encoder_direction(PIO_ODSR_P26, PIO_ODSR_P27, 13);
  400f6a:	220d      	movs	r2, #13
  400f6c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f70:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  400f74:	4b0e      	ldr	r3, [pc, #56]	; (400fb0 <PIOC_Handler+0x160>)
  400f76:	4798      	blx	r3
  400f78:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 15 was rotated
	else if ( (status & PIO_ISR_P28) || (status & PIO_ISR_P29) ){
  400f7a:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
  400f7e:	d007      	beq.n	400f90 <PIOC_Handler+0x140>
		encoder_direction(PIO_ODSR_P28, PIO_ODSR_P29, 14);
  400f80:	220e      	movs	r2, #14
  400f82:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f86:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
  400f8a:	4b09      	ldr	r3, [pc, #36]	; (400fb0 <PIOC_Handler+0x160>)
  400f8c:	4798      	blx	r3
  400f8e:	bd08      	pop	{r3, pc}
	}

	//check if Encoder 16 was rotated
	else if ( (status & PIO_ISR_P30) || (status & PIO_ISR_P31) ){
  400f90:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  400f94:	d101      	bne.n	400f9a <PIOC_Handler+0x14a>
  400f96:	2b00      	cmp	r3, #0
  400f98:	da06      	bge.n	400fa8 <PIOC_Handler+0x158>
		encoder_direction(PIO_ODSR_P30, PIO_ODSR_P31, 15);
  400f9a:	220f      	movs	r2, #15
  400f9c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400fa0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  400fa4:	4b02      	ldr	r3, [pc, #8]	; (400fb0 <PIOC_Handler+0x160>)
  400fa6:	4798      	blx	r3
  400fa8:	bd08      	pop	{r3, pc}
  400faa:	bf00      	nop
  400fac:	400e124c 	.word	0x400e124c
  400fb0:	00400561 	.word	0x00400561

00400fb4 <leds_status_get>:
void led_toggle(uint8_t top_row, uint8_t bottom_row);
int leds_status_get(uint8_t curr_step);

int leds_status_get(uint8_t curr_step){
	return leds_status[curr_step];
}
  400fb4:	4b01      	ldr	r3, [pc, #4]	; (400fbc <leds_status_get+0x8>)
  400fb6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  400fba:	4770      	bx	lr
  400fbc:	2000067c 	.word	0x2000067c

00400fc0 <leds_update_display>:
void leds_update_note(uint8_t led_pos){

	leds_update_display();
}

 void leds_update_display(){
  400fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400fc2:	b672      	cpsid	i
  400fc4:	f3bf 8f5f 	dmb	sy

	cpu_irq_disable();
  400fc8:	4f90      	ldr	r7, [pc, #576]	; (40120c <leds_update_display+0x24c>)
  400fca:	2300      	movs	r3, #0
  400fcc:	703b      	strb	r3, [r7, #0]

	//Set Write Command, Function, and BC Bits
	SPI_byteSend(0x94);
  400fce:	2094      	movs	r0, #148	; 0x94
  400fd0:	4c8f      	ldr	r4, [pc, #572]	; (401210 <leds_update_display+0x250>)
  400fd2:	47a0      	blx	r4
	SPI_byteSend(0x5F);
  400fd4:	205f      	movs	r0, #95	; 0x5f
  400fd6:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  400fd8:	20ff      	movs	r0, #255	; 0xff
  400fda:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  400fdc:	20ff      	movs	r0, #255	; 0xff
  400fde:	47a0      	blx	r4
// 	for (int i = 11; i > -1; i--){
// 		SPI_byteSend( (uint8_t) (leds_data_1[i] >> 8) );
// 		SPI_byteSend( (uint8_t) (leds_data_1[i]) );
// 	}

	SPI_byteSend( (uint8_t) (leds_data_1[2] >> 8) );
  400fe0:	4d8c      	ldr	r5, [pc, #560]	; (401214 <leds_update_display+0x254>)
  400fe2:	88a8      	ldrh	r0, [r5, #4]
  400fe4:	0a00      	lsrs	r0, r0, #8
  400fe6:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[2]) );
  400fe8:	7928      	ldrb	r0, [r5, #4]
  400fea:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[1] >> 8) );
  400fec:	8868      	ldrh	r0, [r5, #2]
  400fee:	0a00      	lsrs	r0, r0, #8
  400ff0:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[1]) );
  400ff2:	78a8      	ldrb	r0, [r5, #2]
  400ff4:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[0] >> 8) );
  400ff6:	8828      	ldrh	r0, [r5, #0]
  400ff8:	0a00      	lsrs	r0, r0, #8
  400ffa:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[0]) );
  400ffc:	7828      	ldrb	r0, [r5, #0]
  400ffe:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_3[2] >> 8) );
  401000:	4e85      	ldr	r6, [pc, #532]	; (401218 <leds_update_display+0x258>)
  401002:	88b0      	ldrh	r0, [r6, #4]
  401004:	0a00      	lsrs	r0, r0, #8
  401006:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[2]) );
  401008:	7930      	ldrb	r0, [r6, #4]
  40100a:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[1] >> 8) );
  40100c:	8870      	ldrh	r0, [r6, #2]
  40100e:	0a00      	lsrs	r0, r0, #8
  401010:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[1]) );
  401012:	78b0      	ldrb	r0, [r6, #2]
  401014:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[0] >> 8) );
  401016:	8830      	ldrh	r0, [r6, #0]
  401018:	0a00      	lsrs	r0, r0, #8
  40101a:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[0]) );
  40101c:	7830      	ldrb	r0, [r6, #0]
  40101e:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_3[5] >> 8) );
  401020:	8970      	ldrh	r0, [r6, #10]
  401022:	0a00      	lsrs	r0, r0, #8
  401024:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[5]) );
  401026:	7ab0      	ldrb	r0, [r6, #10]
  401028:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[4] >> 8) );
  40102a:	8930      	ldrh	r0, [r6, #8]
  40102c:	0a00      	lsrs	r0, r0, #8
  40102e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[4]) );
  401030:	7a30      	ldrb	r0, [r6, #8]
  401032:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[3] >> 8) );
  401034:	88f0      	ldrh	r0, [r6, #6]
  401036:	0a00      	lsrs	r0, r0, #8
  401038:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[3]) );
  40103a:	79b0      	ldrb	r0, [r6, #6]
  40103c:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_1[5] >> 8) );
  40103e:	8968      	ldrh	r0, [r5, #10]
  401040:	0a00      	lsrs	r0, r0, #8
  401042:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[5]) );
  401044:	7aa8      	ldrb	r0, [r5, #10]
  401046:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[4] >> 8) );
  401048:	8928      	ldrh	r0, [r5, #8]
  40104a:	0a00      	lsrs	r0, r0, #8
  40104c:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[4]) );
  40104e:	7a28      	ldrb	r0, [r5, #8]
  401050:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[3] >> 8) );
  401052:	88e8      	ldrh	r0, [r5, #6]
  401054:	0a00      	lsrs	r0, r0, #8
  401056:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[3]) );
  401058:	79a8      	ldrb	r0, [r5, #6]
  40105a:	47a0      	blx	r4

	//Set Write Command, Function, and BC Bits
	SPI_byteSend(0x94);
  40105c:	2094      	movs	r0, #148	; 0x94
  40105e:	47a0      	blx	r4
	SPI_byteSend(0x5F);
  401060:	205f      	movs	r0, #95	; 0x5f
  401062:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  401064:	20ff      	movs	r0, #255	; 0xff
  401066:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  401068:	20ff      	movs	r0, #255	; 0xff
  40106a:	47a0      	blx	r4
// 	for (int i = 11; i > -1; i--){
// 		SPI_byteSend( (uint8_t) (leds_data_2[i] >> 8) );
// 		SPI_byteSend( (uint8_t) (leds_data_2[i]) );
// 	}

	SPI_byteSend( (uint8_t) (leds_data_1[8] >> 8) );
  40106c:	8a28      	ldrh	r0, [r5, #16]
  40106e:	0a00      	lsrs	r0, r0, #8
  401070:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[8]) );
  401072:	7c28      	ldrb	r0, [r5, #16]
  401074:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[7] >> 8) );
  401076:	89e8      	ldrh	r0, [r5, #14]
  401078:	0a00      	lsrs	r0, r0, #8
  40107a:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[7]) );
  40107c:	7ba8      	ldrb	r0, [r5, #14]
  40107e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[6] >> 8) );
  401080:	89a8      	ldrh	r0, [r5, #12]
  401082:	0a00      	lsrs	r0, r0, #8
  401084:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[6]) );
  401086:	7b28      	ldrb	r0, [r5, #12]
  401088:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_3[8] >> 8) );
  40108a:	8a30      	ldrh	r0, [r6, #16]
  40108c:	0a00      	lsrs	r0, r0, #8
  40108e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[8]) );
  401090:	7c30      	ldrb	r0, [r6, #16]
  401092:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[7] >> 8) );
  401094:	89f0      	ldrh	r0, [r6, #14]
  401096:	0a00      	lsrs	r0, r0, #8
  401098:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[7]) );
  40109a:	7bb0      	ldrb	r0, [r6, #14]
  40109c:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[6] >> 8) );
  40109e:	89b0      	ldrh	r0, [r6, #12]
  4010a0:	0a00      	lsrs	r0, r0, #8
  4010a2:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[6]) );
  4010a4:	7b30      	ldrb	r0, [r6, #12]
  4010a6:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_3[11] >> 8) );
  4010a8:	8af0      	ldrh	r0, [r6, #22]
  4010aa:	0a00      	lsrs	r0, r0, #8
  4010ac:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[11]) );
  4010ae:	7db0      	ldrb	r0, [r6, #22]
  4010b0:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[10] >> 8) );
  4010b2:	8ab0      	ldrh	r0, [r6, #20]
  4010b4:	0a00      	lsrs	r0, r0, #8
  4010b6:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[10]) );
  4010b8:	7d30      	ldrb	r0, [r6, #20]
  4010ba:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[9] >> 8) );
  4010bc:	8a70      	ldrh	r0, [r6, #18]
  4010be:	0a00      	lsrs	r0, r0, #8
  4010c0:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_3[9]) );
  4010c2:	7cb0      	ldrb	r0, [r6, #18]
  4010c4:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_1[11] >> 8) );
  4010c6:	8ae8      	ldrh	r0, [r5, #22]
  4010c8:	0a00      	lsrs	r0, r0, #8
  4010ca:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[11]) );
  4010cc:	7da8      	ldrb	r0, [r5, #22]
  4010ce:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[10] >> 8) );
  4010d0:	8aa8      	ldrh	r0, [r5, #20]
  4010d2:	0a00      	lsrs	r0, r0, #8
  4010d4:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[10]) );
  4010d6:	7d28      	ldrb	r0, [r5, #20]
  4010d8:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[9] >> 8) );
  4010da:	8a68      	ldrh	r0, [r5, #18]
  4010dc:	0a00      	lsrs	r0, r0, #8
  4010de:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_1[9]) );
  4010e0:	7ca8      	ldrb	r0, [r5, #18]
  4010e2:	47a0      	blx	r4

	//Set Write Command, Function, and BC Bits
	SPI_byteSend(0x94);
  4010e4:	2094      	movs	r0, #148	; 0x94
  4010e6:	47a0      	blx	r4
	SPI_byteSend(0x5F);
  4010e8:	205f      	movs	r0, #95	; 0x5f
  4010ea:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  4010ec:	20ff      	movs	r0, #255	; 0xff
  4010ee:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  4010f0:	20ff      	movs	r0, #255	; 0xff
  4010f2:	47a0      	blx	r4
// 	for (int i = 11; i > -1; i--){
// 		SPI_byteSend( (uint8_t) (leds_data_3[i] >> 8) );
// 		SPI_byteSend( (uint8_t) (leds_data_3[i]) );
// 	}

	SPI_byteSend( (uint8_t) (leds_data_2[2] >> 8) );
  4010f4:	4d49      	ldr	r5, [pc, #292]	; (40121c <leds_update_display+0x25c>)
  4010f6:	88a8      	ldrh	r0, [r5, #4]
  4010f8:	0a00      	lsrs	r0, r0, #8
  4010fa:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[2]) );
  4010fc:	7928      	ldrb	r0, [r5, #4]
  4010fe:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[1] >> 8) );
  401100:	8868      	ldrh	r0, [r5, #2]
  401102:	0a00      	lsrs	r0, r0, #8
  401104:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[1]) );
  401106:	78a8      	ldrb	r0, [r5, #2]
  401108:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[0] >> 8) );
  40110a:	8828      	ldrh	r0, [r5, #0]
  40110c:	0a00      	lsrs	r0, r0, #8
  40110e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[0]) );
  401110:	7828      	ldrb	r0, [r5, #0]
  401112:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_4[2] >> 8) );
  401114:	4e42      	ldr	r6, [pc, #264]	; (401220 <leds_update_display+0x260>)
  401116:	88b0      	ldrh	r0, [r6, #4]
  401118:	0a00      	lsrs	r0, r0, #8
  40111a:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[2]) );
  40111c:	7930      	ldrb	r0, [r6, #4]
  40111e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[1] >> 8) );
  401120:	8870      	ldrh	r0, [r6, #2]
  401122:	0a00      	lsrs	r0, r0, #8
  401124:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[1]) );
  401126:	78b0      	ldrb	r0, [r6, #2]
  401128:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[0] >> 8) );
  40112a:	8830      	ldrh	r0, [r6, #0]
  40112c:	0a00      	lsrs	r0, r0, #8
  40112e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[0]) );
  401130:	7830      	ldrb	r0, [r6, #0]
  401132:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_4[5] >> 8) );
  401134:	8970      	ldrh	r0, [r6, #10]
  401136:	0a00      	lsrs	r0, r0, #8
  401138:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[5]) );
  40113a:	7ab0      	ldrb	r0, [r6, #10]
  40113c:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[4] >> 8) );
  40113e:	8930      	ldrh	r0, [r6, #8]
  401140:	0a00      	lsrs	r0, r0, #8
  401142:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[4]) );
  401144:	7a30      	ldrb	r0, [r6, #8]
  401146:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[3] >> 8) );
  401148:	88f0      	ldrh	r0, [r6, #6]
  40114a:	0a00      	lsrs	r0, r0, #8
  40114c:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[3]) );
  40114e:	79b0      	ldrb	r0, [r6, #6]
  401150:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_2[5] >> 8) );
  401152:	8968      	ldrh	r0, [r5, #10]
  401154:	0a00      	lsrs	r0, r0, #8
  401156:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[5]) );
  401158:	7aa8      	ldrb	r0, [r5, #10]
  40115a:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[4] >> 8) );
  40115c:	8928      	ldrh	r0, [r5, #8]
  40115e:	0a00      	lsrs	r0, r0, #8
  401160:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[4]) );
  401162:	7a28      	ldrb	r0, [r5, #8]
  401164:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[3] >> 8) );
  401166:	88e8      	ldrh	r0, [r5, #6]
  401168:	0a00      	lsrs	r0, r0, #8
  40116a:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[3]) );
  40116c:	79a8      	ldrb	r0, [r5, #6]
  40116e:	47a0      	blx	r4

	//Set Write Command, Function, and BC Bits
	SPI_byteSend(0x94);
  401170:	2094      	movs	r0, #148	; 0x94
  401172:	47a0      	blx	r4
	SPI_byteSend(0x5F);
  401174:	205f      	movs	r0, #95	; 0x5f
  401176:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  401178:	20ff      	movs	r0, #255	; 0xff
  40117a:	47a0      	blx	r4
	SPI_byteSend(0xFF);
  40117c:	20ff      	movs	r0, #255	; 0xff
  40117e:	47a0      	blx	r4
// 	for (int i = 11; i > -1; i--){
// 		SPI_byteSend( (uint8_t) (leds_data_4[i] >> 8) );
// 		SPI_byteSend( (uint8_t) (leds_data_4[i]) );
// 	}

	SPI_byteSend( (uint8_t) (leds_data_2[8] >> 8) );
  401180:	8a28      	ldrh	r0, [r5, #16]
  401182:	0a00      	lsrs	r0, r0, #8
  401184:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[8]) );
  401186:	7c28      	ldrb	r0, [r5, #16]
  401188:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[7] >> 8) );
  40118a:	89e8      	ldrh	r0, [r5, #14]
  40118c:	0a00      	lsrs	r0, r0, #8
  40118e:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[7]) );
  401190:	7ba8      	ldrb	r0, [r5, #14]
  401192:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[6] >> 8) );
  401194:	89a8      	ldrh	r0, [r5, #12]
  401196:	0a00      	lsrs	r0, r0, #8
  401198:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[6]) );
  40119a:	7b28      	ldrb	r0, [r5, #12]
  40119c:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_4[8] >> 8) );
  40119e:	8a30      	ldrh	r0, [r6, #16]
  4011a0:	0a00      	lsrs	r0, r0, #8
  4011a2:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[8]) );
  4011a4:	7c30      	ldrb	r0, [r6, #16]
  4011a6:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[7] >> 8) );
  4011a8:	89f0      	ldrh	r0, [r6, #14]
  4011aa:	0a00      	lsrs	r0, r0, #8
  4011ac:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[7]) );
  4011ae:	7bb0      	ldrb	r0, [r6, #14]
  4011b0:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[6] >> 8) );
  4011b2:	89b0      	ldrh	r0, [r6, #12]
  4011b4:	0a00      	lsrs	r0, r0, #8
  4011b6:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[6]) );
  4011b8:	7b30      	ldrb	r0, [r6, #12]
  4011ba:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_4[11] >> 8) );
  4011bc:	8af0      	ldrh	r0, [r6, #22]
  4011be:	0a00      	lsrs	r0, r0, #8
  4011c0:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[11]) );
  4011c2:	7db0      	ldrb	r0, [r6, #22]
  4011c4:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[10] >> 8) );
  4011c6:	8ab0      	ldrh	r0, [r6, #20]
  4011c8:	0a00      	lsrs	r0, r0, #8
  4011ca:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[10]) );
  4011cc:	7d30      	ldrb	r0, [r6, #20]
  4011ce:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[9] >> 8) );
  4011d0:	8a70      	ldrh	r0, [r6, #18]
  4011d2:	0a00      	lsrs	r0, r0, #8
  4011d4:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_4[9]) );
  4011d6:	7cb0      	ldrb	r0, [r6, #18]
  4011d8:	47a0      	blx	r4

	SPI_byteSend( (uint8_t) (leds_data_2[11] >> 8) );
  4011da:	8ae8      	ldrh	r0, [r5, #22]
  4011dc:	0a00      	lsrs	r0, r0, #8
  4011de:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[11]) );
  4011e0:	7da8      	ldrb	r0, [r5, #22]
  4011e2:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[10] >> 8) );
  4011e4:	8aa8      	ldrh	r0, [r5, #20]
  4011e6:	0a00      	lsrs	r0, r0, #8
  4011e8:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[10]) );
  4011ea:	7d28      	ldrb	r0, [r5, #20]
  4011ec:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[9] >> 8) );
  4011ee:	8a68      	ldrh	r0, [r5, #18]
  4011f0:	0a00      	lsrs	r0, r0, #8
  4011f2:	47a0      	blx	r4
	SPI_byteSend( (uint8_t) (leds_data_2[9]) );
  4011f4:	7ca8      	ldrb	r0, [r5, #18]
  4011f6:	47a0      	blx	r4


	delay_ms(2.74);
  4011f8:	f243 70ce 	movw	r0, #14286	; 0x37ce
  4011fc:	4b09      	ldr	r3, [pc, #36]	; (401224 <leds_update_display+0x264>)
  4011fe:	4798      	blx	r3
	cpu_irq_enable();
  401200:	2301      	movs	r3, #1
  401202:	703b      	strb	r3, [r7, #0]
  401204:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401208:	b662      	cpsie	i
  40120a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40120c:	20000230 	.word	0x20000230
  401210:	004018c5 	.word	0x004018c5
  401214:	200006bc 	.word	0x200006bc
  401218:	200006ec 	.word	0x200006ec
  40121c:	200006d4 	.word	0x200006d4
  401220:	20000704 	.word	0x20000704
  401224:	20000001 	.word	0x20000001

00401228 <leds_update_cursor>:
	
	SPI_led_init();
	leds_update_cursor(curr_step);
}

void leds_update_cursor(uint8_t curr_step){
  401228:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40122c:	4d7c      	ldr	r5, [pc, #496]	; (401420 <leds_update_cursor+0x1f8>)
  40122e:	1cae      	adds	r6, r5, #2
  401230:	497c      	ldr	r1, [pc, #496]	; (401424 <leds_update_cursor+0x1fc>)
  401232:	2200      	movs	r2, #0

/* Initialize the Notes that are Enabled as Blue */
	for (int i = 0; i < 16; i++){
  401234:	4613      	mov	r3, r2
					leds_data_3[toffset+1] = 0x0000;
					leds_data_3[toffset+2] = 0x0000;
				}
			}
			else {
				toffset = (i % 12)*3;
  401236:	f8df e214 	ldr.w	lr, [pc, #532]	; 40144c <leds_update_cursor+0x224>
					leds_data_4[toffset] = 0x0000;
					leds_data_4[toffset+1] = 0x0000;
					leds_data_4[toffset+2] = 0xFFFF;
				}
				else{
					leds_data_4[toffset] = 0x0000;
  40123a:	4f7b      	ldr	r7, [pc, #492]	; (401428 <leds_update_cursor+0x200>)
  40123c:	4614      	mov	r4, r2
			else {
				toffset = (i % 12)*3;
				if(leds_status[i] == 1){
					leds_data_4[toffset] = 0x0000;
					leds_data_4[toffset+1] = 0x0000;
					leds_data_4[toffset+2] = 0xFFFF;
  40123e:	f64f 7cff 	movw	ip, #65535	; 0xffff
					leds_data_3[toffset] = 0x0000;
					leds_data_3[toffset+1] = 0x0000;
					leds_data_3[toffset+2] = 0xFFFF;
				}
				else{
					leds_data_3[toffset] = 0x0000;
  401242:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 401440 <leds_update_cursor+0x218>
					leds_data_2[toffset] = 0x0000;
					leds_data_2[toffset+1] = 0x0000;
					leds_data_2[toffset+2] = 0xFFFF;
				}
				else{
					leds_data_2[toffset] = 0x0000;
  401246:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 40143c <leds_update_cursor+0x214>
  40124a:	4683      	mov	fp, r0
  40124c:	4610      	mov	r0, r2

void leds_update_cursor(uint8_t curr_step){

/* Initialize the Notes that are Enabled as Blue */
	for (int i = 0; i < 16; i++){
			if ( (i >= 0) && (i < 4) ){
  40124e:	2b03      	cmp	r3, #3
  401250:	d80a      	bhi.n	401268 <leds_update_cursor+0x40>
				toffset = (i)*3;
				if(leds_status[i] == 1){
  401252:	680a      	ldr	r2, [r1, #0]
  401254:	2a01      	cmp	r2, #1
					leds_data_1[toffset] = 0x0000;
  401256:	f826 4c02 	strh.w	r4, [r6, #-2]
					leds_data_1[toffset+1] = 0x0000;
  40125a:	806c      	strh	r4, [r5, #2]
					leds_data_1[toffset+2] = 0xFFFF;
  40125c:	bf0c      	ite	eq
  40125e:	f8a5 c004 	strheq.w	ip, [r5, #4]
				}
				else{
					leds_data_1[toffset] = 0x0000;
					leds_data_1[toffset+1] = 0x0000;
					leds_data_1[toffset+2] = 0x0000;
  401262:	80ac      	strhne	r4, [r5, #4]
void leds_update_cursor(uint8_t curr_step){

/* Initialize the Notes that are Enabled as Blue */
	for (int i = 0; i < 16; i++){
			if ( (i >= 0) && (i < 4) ){
				toffset = (i)*3;
  401264:	4680      	mov	r8, r0
  401266:	e060      	b.n	40132a <leds_update_cursor+0x102>
					leds_data_1[toffset] = 0x0000;
					leds_data_1[toffset+1] = 0x0000;
					leds_data_1[toffset+2] = 0x0000;
				}
			}
			else if ( (i >= 4) && (i < 8) ){
  401268:	f1a3 0804 	sub.w	r8, r3, #4
  40126c:	f1b8 0f03 	cmp.w	r8, #3
  401270:	d81d      	bhi.n	4012ae <leds_update_cursor+0x86>
				toffset = (i % 4)*3;
  401272:	4a6e      	ldr	r2, [pc, #440]	; (40142c <leds_update_cursor+0x204>)
  401274:	ea13 0802 	ands.w	r8, r3, r2
  401278:	d505      	bpl.n	401286 <leds_update_cursor+0x5e>
  40127a:	f108 38ff 	add.w	r8, r8, #4294967295
  40127e:	f068 0803 	orn	r8, r8, #3
  401282:	f108 0801 	add.w	r8, r8, #1
  401286:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  40128a:	fa5f f888 	uxtb.w	r8, r8
				if(leds_status[i] == 1){
  40128e:	680a      	ldr	r2, [r1, #0]
  401290:	2a01      	cmp	r2, #1
					leds_data_2[toffset] = 0x0000;
  401292:	f82a 4018 	strh.w	r4, [sl, r8, lsl #1]
					leds_data_2[toffset+1] = 0x0000;
  401296:	f108 0201 	add.w	r2, r8, #1
  40129a:	f82a 4012 	strh.w	r4, [sl, r2, lsl #1]
					leds_data_2[toffset+2] = 0xFFFF;
  40129e:	f108 0202 	add.w	r2, r8, #2
  4012a2:	bf0c      	ite	eq
  4012a4:	f82a c012 	strheq.w	ip, [sl, r2, lsl #1]
				}
				else{
					leds_data_2[toffset] = 0x0000;
					leds_data_2[toffset+1] = 0x0000;
					leds_data_2[toffset+2] = 0x0000;
  4012a8:	f82a 4012 	strhne.w	r4, [sl, r2, lsl #1]
  4012ac:	e03d      	b.n	40132a <leds_update_cursor+0x102>
				}
			}
			else if ( (i >= 8) && (i < 12) ){
  4012ae:	f1a3 0208 	sub.w	r2, r3, #8
  4012b2:	2a03      	cmp	r2, #3
  4012b4:	d81d      	bhi.n	4012f2 <leds_update_cursor+0xca>
				toffset = (i % 8)*3;
  4012b6:	4a5e      	ldr	r2, [pc, #376]	; (401430 <leds_update_cursor+0x208>)
  4012b8:	ea13 0802 	ands.w	r8, r3, r2
  4012bc:	d505      	bpl.n	4012ca <leds_update_cursor+0xa2>
  4012be:	f108 38ff 	add.w	r8, r8, #4294967295
  4012c2:	f068 0807 	orn	r8, r8, #7
  4012c6:	f108 0801 	add.w	r8, r8, #1
  4012ca:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  4012ce:	fa5f f888 	uxtb.w	r8, r8
				if(leds_status[i] == 1){
  4012d2:	680a      	ldr	r2, [r1, #0]
  4012d4:	2a01      	cmp	r2, #1
					leds_data_3[toffset] = 0x0000;
  4012d6:	f829 4018 	strh.w	r4, [r9, r8, lsl #1]
					leds_data_3[toffset+1] = 0x0000;
  4012da:	f108 0201 	add.w	r2, r8, #1
  4012de:	f829 4012 	strh.w	r4, [r9, r2, lsl #1]
					leds_data_3[toffset+2] = 0xFFFF;
  4012e2:	f108 0202 	add.w	r2, r8, #2
  4012e6:	bf0c      	ite	eq
  4012e8:	f829 c012 	strheq.w	ip, [r9, r2, lsl #1]
				}
				else{
					leds_data_3[toffset] = 0x0000;
					leds_data_3[toffset+1] = 0x0000;
					leds_data_3[toffset+2] = 0x0000;
  4012ec:	f829 4012 	strhne.w	r4, [r9, r2, lsl #1]
  4012f0:	e01b      	b.n	40132a <leds_update_cursor+0x102>
				}
			}
			else {
				toffset = (i % 12)*3;
  4012f2:	fb8e 2803 	smull	r2, r8, lr, r3
  4012f6:	17da      	asrs	r2, r3, #31
  4012f8:	ebc2 0868 	rsb	r8, r2, r8, asr #1
  4012fc:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  401300:	eba3 0888 	sub.w	r8, r3, r8, lsl #2
  401304:	eb08 0848 	add.w	r8, r8, r8, lsl #1
  401308:	fa5f f888 	uxtb.w	r8, r8
				if(leds_status[i] == 1){
  40130c:	680a      	ldr	r2, [r1, #0]
  40130e:	2a01      	cmp	r2, #1
					leds_data_4[toffset] = 0x0000;
  401310:	f827 4018 	strh.w	r4, [r7, r8, lsl #1]
					leds_data_4[toffset+1] = 0x0000;
  401314:	f108 0201 	add.w	r2, r8, #1
  401318:	f827 4012 	strh.w	r4, [r7, r2, lsl #1]
					leds_data_4[toffset+2] = 0xFFFF;
  40131c:	f108 0202 	add.w	r2, r8, #2
  401320:	bf0c      	ite	eq
  401322:	f827 c012 	strheq.w	ip, [r7, r2, lsl #1]
				}
				else{
					leds_data_4[toffset] = 0x0000;
					leds_data_4[toffset+1] = 0x0000;
					leds_data_4[toffset+2] = 0x0000;
  401326:	f827 4012 	strhne.w	r4, [r7, r2, lsl #1]
}

void leds_update_cursor(uint8_t curr_step){

/* Initialize the Notes that are Enabled as Blue */
	for (int i = 0; i < 16; i++){
  40132a:	3301      	adds	r3, #1
  40132c:	3003      	adds	r0, #3
  40132e:	b2c0      	uxtb	r0, r0
  401330:	3506      	adds	r5, #6
  401332:	3606      	adds	r6, #6
  401334:	3104      	adds	r1, #4
  401336:	2b10      	cmp	r3, #16
  401338:	d189      	bne.n	40124e <leds_update_cursor+0x26>
  40133a:	4658      	mov	r0, fp
  40133c:	4b3d      	ldr	r3, [pc, #244]	; (401434 <leds_update_cursor+0x20c>)
  40133e:	f883 8000 	strb.w	r8, [r3]
			}
	}


/* Update Cursor to correct position */
	if ( (curr_step >= 0) && (curr_step < 4) ){
  401342:	2803      	cmp	r0, #3
  401344:	d813      	bhi.n	40136e <leds_update_cursor+0x146>
		offset = (curr_step)*3;
  401346:	eb0b 004b 	add.w	r0, fp, fp, lsl #1
  40134a:	b2c0      	uxtb	r0, r0
  40134c:	4b3a      	ldr	r3, [pc, #232]	; (401438 <leds_update_cursor+0x210>)
  40134e:	7018      	strb	r0, [r3, #0]
		leds_data_1[offset] = 0xFFFF;
  401350:	4b33      	ldr	r3, [pc, #204]	; (401420 <leds_update_cursor+0x1f8>)
  401352:	f64f 72ff 	movw	r2, #65535	; 0xffff
  401356:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
		leds_data_1[offset+1] = 0x0FFF;
  40135a:	1c42      	adds	r2, r0, #1
  40135c:	f640 71ff 	movw	r1, #4095	; 0xfff
  401360:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		leds_data_1[offset+2] = 0x0000;
  401364:	3002      	adds	r0, #2
  401366:	2200      	movs	r2, #0
  401368:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
  40136c:	e053      	b.n	401416 <leds_update_cursor+0x1ee>
	}
	else if ( (curr_step >= 4) && (curr_step < 8) ){
  40136e:	f1ab 0304 	sub.w	r3, fp, #4
  401372:	b2db      	uxtb	r3, r3
  401374:	2b03      	cmp	r3, #3
  401376:	d814      	bhi.n	4013a2 <leds_update_cursor+0x17a>
		offset = (curr_step % 4)*3;
  401378:	f00b 0003 	and.w	r0, fp, #3
  40137c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  401380:	4b2d      	ldr	r3, [pc, #180]	; (401438 <leds_update_cursor+0x210>)
  401382:	7018      	strb	r0, [r3, #0]
		leds_data_2[offset] = 0xFFFF;
  401384:	4b2d      	ldr	r3, [pc, #180]	; (40143c <leds_update_cursor+0x214>)
  401386:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40138a:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
		leds_data_2[offset+1] = 0x0FFF;
  40138e:	1c42      	adds	r2, r0, #1
  401390:	f640 71ff 	movw	r1, #4095	; 0xfff
  401394:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		leds_data_2[offset+2] = 0x0000;
  401398:	3002      	adds	r0, #2
  40139a:	2200      	movs	r2, #0
  40139c:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
  4013a0:	e039      	b.n	401416 <leds_update_cursor+0x1ee>
	}
	else if ( (curr_step >= 8) && (curr_step < 12) ){
  4013a2:	f1ab 0308 	sub.w	r3, fp, #8
  4013a6:	b2db      	uxtb	r3, r3
  4013a8:	2b03      	cmp	r3, #3
  4013aa:	d814      	bhi.n	4013d6 <leds_update_cursor+0x1ae>
		offset = (curr_step % 8)*3;
  4013ac:	f00b 0007 	and.w	r0, fp, #7
  4013b0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  4013b4:	4b20      	ldr	r3, [pc, #128]	; (401438 <leds_update_cursor+0x210>)
  4013b6:	7018      	strb	r0, [r3, #0]
		leds_data_3[offset] = 0xFFFF;
  4013b8:	4b21      	ldr	r3, [pc, #132]	; (401440 <leds_update_cursor+0x218>)
  4013ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4013be:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
		leds_data_3[offset+1] = 0x0FFF;
  4013c2:	1c42      	adds	r2, r0, #1
  4013c4:	f640 71ff 	movw	r1, #4095	; 0xfff
  4013c8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		leds_data_3[offset+2] = 0x0000;
  4013cc:	3002      	adds	r0, #2
  4013ce:	2200      	movs	r2, #0
  4013d0:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
  4013d4:	e01f      	b.n	401416 <leds_update_cursor+0x1ee>
	}
	else if ( (curr_step >= 12) && (curr_step < 16) ){
  4013d6:	f1ab 030c 	sub.w	r3, fp, #12
  4013da:	b2db      	uxtb	r3, r3
  4013dc:	2b03      	cmp	r3, #3
  4013de:	d81a      	bhi.n	401416 <leds_update_cursor+0x1ee>
		offset = (curr_step % 12)*3;
  4013e0:	4b18      	ldr	r3, [pc, #96]	; (401444 <leds_update_cursor+0x21c>)
  4013e2:	fba3 230b 	umull	r2, r3, r3, fp
  4013e6:	08db      	lsrs	r3, r3, #3
  4013e8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4013ec:	ebab 0083 	sub.w	r0, fp, r3, lsl #2
  4013f0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  4013f4:	b2c3      	uxtb	r3, r0
  4013f6:	4a10      	ldr	r2, [pc, #64]	; (401438 <leds_update_cursor+0x210>)
  4013f8:	7013      	strb	r3, [r2, #0]
		leds_data_4[offset] = 0xFFFF;
  4013fa:	4a0b      	ldr	r2, [pc, #44]	; (401428 <leds_update_cursor+0x200>)
  4013fc:	f64f 71ff 	movw	r1, #65535	; 0xffff
  401400:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		leds_data_4[offset+1] = 0x0FFF;
  401404:	1c59      	adds	r1, r3, #1
  401406:	f640 70ff 	movw	r0, #4095	; 0xfff
  40140a:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
		leds_data_4[offset+2] = 0x0000;
  40140e:	3302      	adds	r3, #2
  401410:	2100      	movs	r1, #0
  401412:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}


	leds_update_display();
  401416:	4b0c      	ldr	r3, [pc, #48]	; (401448 <leds_update_cursor+0x220>)
  401418:	4798      	blx	r3
  40141a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40141e:	bf00      	nop
  401420:	200006bc 	.word	0x200006bc
  401424:	2000067c 	.word	0x2000067c
  401428:	20000704 	.word	0x20000704
  40142c:	80000003 	.word	0x80000003
  401430:	80000007 	.word	0x80000007
  401434:	2000072a 	.word	0x2000072a
  401438:	2000072b 	.word	0x2000072b
  40143c:	200006d4 	.word	0x200006d4
  401440:	200006ec 	.word	0x200006ec
  401444:	aaaaaaab 	.word	0xaaaaaaab
  401448:	00400fc1 	.word	0x00400fc1
  40144c:	2aaaaaab 	.word	0x2aaaaaab

00401450 <led_toggle>:

int leds_status_get(uint8_t curr_step){
	return leds_status[curr_step];
}

void led_toggle(uint8_t top_row, uint8_t bottom_row){
  401450:	b508      	push	{r3, lr}

	switch(bottom_row) {
  401452:	29ef      	cmp	r1, #239	; 0xef
  401454:	d031      	beq.n	4014ba <led_toggle+0x6a>
  401456:	d806      	bhi.n	401466 <led_toggle+0x16>
  401458:	29bf      	cmp	r1, #191	; 0xbf
  40145a:	d03e      	beq.n	4014da <led_toggle+0x8a>
  40145c:	29df      	cmp	r1, #223	; 0xdf
  40145e:	d034      	beq.n	4014ca <led_toggle+0x7a>
  401460:	297f      	cmp	r1, #127	; 0x7f
  401462:	d149      	bne.n	4014f8 <led_toggle+0xa8>
  401464:	e041      	b.n	4014ea <led_toggle+0x9a>
  401466:	29fb      	cmp	r1, #251	; 0xfb
  401468:	d017      	beq.n	40149a <led_toggle+0x4a>
  40146a:	d802      	bhi.n	401472 <led_toggle+0x22>
  40146c:	29f7      	cmp	r1, #247	; 0xf7
  40146e:	d01c      	beq.n	4014aa <led_toggle+0x5a>
  401470:	e042      	b.n	4014f8 <led_toggle+0xa8>
  401472:	29fd      	cmp	r1, #253	; 0xfd
  401474:	d009      	beq.n	40148a <led_toggle+0x3a>
  401476:	29fe      	cmp	r1, #254	; 0xfe
  401478:	d13e      	bne.n	4014f8 <led_toggle+0xa8>
		case 254 :
			leds_status[15] = abs(leds_status[15] - 1);
  40147a:	4a4c      	ldr	r2, [pc, #304]	; (4015ac <led_toggle+0x15c>)
  40147c:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
  40147e:	3b01      	subs	r3, #1
  401480:	2b00      	cmp	r3, #0
  401482:	bfb8      	it	lt
  401484:	425b      	neglt	r3, r3
  401486:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
  401488:	e036      	b.n	4014f8 <led_toggle+0xa8>
		case 253 :
			leds_status[14] = abs(leds_status[14] - 1);
  40148a:	4a48      	ldr	r2, [pc, #288]	; (4015ac <led_toggle+0x15c>)
  40148c:	6b93      	ldr	r3, [r2, #56]	; 0x38
  40148e:	3b01      	subs	r3, #1
  401490:	2b00      	cmp	r3, #0
  401492:	bfb8      	it	lt
  401494:	425b      	neglt	r3, r3
  401496:	6393      	str	r3, [r2, #56]	; 0x38
			break;
  401498:	e02e      	b.n	4014f8 <led_toggle+0xa8>
		case 251 :
			leds_status[13] = abs(leds_status[13] - 1);
  40149a:	4a44      	ldr	r2, [pc, #272]	; (4015ac <led_toggle+0x15c>)
  40149c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40149e:	3b01      	subs	r3, #1
  4014a0:	2b00      	cmp	r3, #0
  4014a2:	bfb8      	it	lt
  4014a4:	425b      	neglt	r3, r3
  4014a6:	6353      	str	r3, [r2, #52]	; 0x34
			break;
  4014a8:	e026      	b.n	4014f8 <led_toggle+0xa8>
		case 247 :
			leds_status[12] = abs(leds_status[12] - 1);
  4014aa:	4a40      	ldr	r2, [pc, #256]	; (4015ac <led_toggle+0x15c>)
  4014ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014ae:	3b01      	subs	r3, #1
  4014b0:	2b00      	cmp	r3, #0
  4014b2:	bfb8      	it	lt
  4014b4:	425b      	neglt	r3, r3
  4014b6:	6313      	str	r3, [r2, #48]	; 0x30
			break;
  4014b8:	e01e      	b.n	4014f8 <led_toggle+0xa8>
		case 239 :
			leds_status[11] = abs(leds_status[11] - 1);
  4014ba:	4a3c      	ldr	r2, [pc, #240]	; (4015ac <led_toggle+0x15c>)
  4014bc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  4014be:	3b01      	subs	r3, #1
  4014c0:	2b00      	cmp	r3, #0
  4014c2:	bfb8      	it	lt
  4014c4:	425b      	neglt	r3, r3
  4014c6:	62d3      	str	r3, [r2, #44]	; 0x2c
			break;
  4014c8:	e016      	b.n	4014f8 <led_toggle+0xa8>
		case 223 :
			leds_status[10] = abs(leds_status[10] - 1);
  4014ca:	4a38      	ldr	r2, [pc, #224]	; (4015ac <led_toggle+0x15c>)
  4014cc:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4014ce:	3b01      	subs	r3, #1
  4014d0:	2b00      	cmp	r3, #0
  4014d2:	bfb8      	it	lt
  4014d4:	425b      	neglt	r3, r3
  4014d6:	6293      	str	r3, [r2, #40]	; 0x28
			break;
  4014d8:	e00e      	b.n	4014f8 <led_toggle+0xa8>
		case 191 :
			leds_status[9] = abs(leds_status[9] - 1);
  4014da:	4a34      	ldr	r2, [pc, #208]	; (4015ac <led_toggle+0x15c>)
  4014dc:	6a53      	ldr	r3, [r2, #36]	; 0x24
  4014de:	3b01      	subs	r3, #1
  4014e0:	2b00      	cmp	r3, #0
  4014e2:	bfb8      	it	lt
  4014e4:	425b      	neglt	r3, r3
  4014e6:	6253      	str	r3, [r2, #36]	; 0x24
			break;
  4014e8:	e006      	b.n	4014f8 <led_toggle+0xa8>
		case 127 :
			leds_status[8] = abs(leds_status[8] - 1);
  4014ea:	4a30      	ldr	r2, [pc, #192]	; (4015ac <led_toggle+0x15c>)
  4014ec:	6a13      	ldr	r3, [r2, #32]
  4014ee:	3b01      	subs	r3, #1
  4014f0:	2b00      	cmp	r3, #0
  4014f2:	bfb8      	it	lt
  4014f4:	425b      	neglt	r3, r3
  4014f6:	6213      	str	r3, [r2, #32]
			break;
		default :
			break;
	}

	switch(top_row) {
  4014f8:	286f      	cmp	r0, #111	; 0x6f
  4014fa:	d031      	beq.n	401560 <led_toggle+0x110>
  4014fc:	d806      	bhi.n	40150c <led_toggle+0xbc>
  4014fe:	283f      	cmp	r0, #63	; 0x3f
  401500:	d03e      	beq.n	401580 <led_toggle+0x130>
  401502:	285f      	cmp	r0, #95	; 0x5f
  401504:	d034      	beq.n	401570 <led_toggle+0x120>
  401506:	2802      	cmp	r0, #2
  401508:	d149      	bne.n	40159e <led_toggle+0x14e>
  40150a:	e041      	b.n	401590 <led_toggle+0x140>
  40150c:	287b      	cmp	r0, #123	; 0x7b
  40150e:	d017      	beq.n	401540 <led_toggle+0xf0>
  401510:	d802      	bhi.n	401518 <led_toggle+0xc8>
  401512:	2877      	cmp	r0, #119	; 0x77
  401514:	d01c      	beq.n	401550 <led_toggle+0x100>
  401516:	e042      	b.n	40159e <led_toggle+0x14e>
  401518:	287d      	cmp	r0, #125	; 0x7d
  40151a:	d009      	beq.n	401530 <led_toggle+0xe0>
  40151c:	287e      	cmp	r0, #126	; 0x7e
  40151e:	d13e      	bne.n	40159e <led_toggle+0x14e>
		case 126 :
			leds_status[7] = abs(leds_status[7] - 1);
  401520:	4a22      	ldr	r2, [pc, #136]	; (4015ac <led_toggle+0x15c>)
  401522:	69d3      	ldr	r3, [r2, #28]
  401524:	3b01      	subs	r3, #1
  401526:	2b00      	cmp	r3, #0
  401528:	bfb8      	it	lt
  40152a:	425b      	neglt	r3, r3
  40152c:	61d3      	str	r3, [r2, #28]
			break;
  40152e:	e036      	b.n	40159e <led_toggle+0x14e>
		case 125 :
			leds_status[6] = abs(leds_status[6] - 1);
  401530:	4a1e      	ldr	r2, [pc, #120]	; (4015ac <led_toggle+0x15c>)
  401532:	6993      	ldr	r3, [r2, #24]
  401534:	3b01      	subs	r3, #1
  401536:	2b00      	cmp	r3, #0
  401538:	bfb8      	it	lt
  40153a:	425b      	neglt	r3, r3
  40153c:	6193      	str	r3, [r2, #24]
			break;
  40153e:	e02e      	b.n	40159e <led_toggle+0x14e>
		case 123 :
			leds_status[5] = abs(leds_status[5] - 1);
  401540:	4a1a      	ldr	r2, [pc, #104]	; (4015ac <led_toggle+0x15c>)
  401542:	6953      	ldr	r3, [r2, #20]
  401544:	3b01      	subs	r3, #1
  401546:	2b00      	cmp	r3, #0
  401548:	bfb8      	it	lt
  40154a:	425b      	neglt	r3, r3
  40154c:	6153      	str	r3, [r2, #20]
			break;
  40154e:	e026      	b.n	40159e <led_toggle+0x14e>
		case 119 :
			leds_status[4] = abs(leds_status[4] - 1);
  401550:	4a16      	ldr	r2, [pc, #88]	; (4015ac <led_toggle+0x15c>)
  401552:	6913      	ldr	r3, [r2, #16]
  401554:	3b01      	subs	r3, #1
  401556:	2b00      	cmp	r3, #0
  401558:	bfb8      	it	lt
  40155a:	425b      	neglt	r3, r3
  40155c:	6113      	str	r3, [r2, #16]
			break;
  40155e:	e01e      	b.n	40159e <led_toggle+0x14e>
		case 111 :
			leds_status[3] = abs(leds_status[3] - 1);
  401560:	4a12      	ldr	r2, [pc, #72]	; (4015ac <led_toggle+0x15c>)
  401562:	68d3      	ldr	r3, [r2, #12]
  401564:	3b01      	subs	r3, #1
  401566:	2b00      	cmp	r3, #0
  401568:	bfb8      	it	lt
  40156a:	425b      	neglt	r3, r3
  40156c:	60d3      	str	r3, [r2, #12]
			break;
  40156e:	e016      	b.n	40159e <led_toggle+0x14e>
		case 95 :
			leds_status[2] = abs(leds_status[2] - 1);
  401570:	4a0e      	ldr	r2, [pc, #56]	; (4015ac <led_toggle+0x15c>)
  401572:	6893      	ldr	r3, [r2, #8]
  401574:	3b01      	subs	r3, #1
  401576:	2b00      	cmp	r3, #0
  401578:	bfb8      	it	lt
  40157a:	425b      	neglt	r3, r3
  40157c:	6093      	str	r3, [r2, #8]
			break;
  40157e:	e00e      	b.n	40159e <led_toggle+0x14e>
		case 63 :
			leds_status[1] = abs(leds_status[1] - 1);
  401580:	4a0a      	ldr	r2, [pc, #40]	; (4015ac <led_toggle+0x15c>)
  401582:	6853      	ldr	r3, [r2, #4]
  401584:	3b01      	subs	r3, #1
  401586:	2b00      	cmp	r3, #0
  401588:	bfb8      	it	lt
  40158a:	425b      	neglt	r3, r3
  40158c:	6053      	str	r3, [r2, #4]
			break;
  40158e:	e006      	b.n	40159e <led_toggle+0x14e>
		case 2 :
			leds_status[0] = abs(leds_status[0] - 1);
  401590:	4a06      	ldr	r2, [pc, #24]	; (4015ac <led_toggle+0x15c>)
  401592:	6813      	ldr	r3, [r2, #0]
  401594:	3b01      	subs	r3, #1
  401596:	2b00      	cmp	r3, #0
  401598:	bfb8      	it	lt
  40159a:	425b      	neglt	r3, r3
  40159c:	6013      	str	r3, [r2, #0]
			break;
		default : 
			break;
	}
	
	SPI_led_init();
  40159e:	4b04      	ldr	r3, [pc, #16]	; (4015b0 <led_toggle+0x160>)
  4015a0:	4798      	blx	r3
	leds_update_cursor(curr_step);
  4015a2:	4b04      	ldr	r3, [pc, #16]	; (4015b4 <led_toggle+0x164>)
  4015a4:	7818      	ldrb	r0, [r3, #0]
  4015a6:	4b04      	ldr	r3, [pc, #16]	; (4015b8 <led_toggle+0x168>)
  4015a8:	4798      	blx	r3
  4015aa:	bd08      	pop	{r3, pc}
  4015ac:	2000067c 	.word	0x2000067c
  4015b0:	004017cd 	.word	0x004017cd
  4015b4:	20000724 	.word	0x20000724
  4015b8:	00401229 	.word	0x00401229

004015bc <bpm_inc>:


}

 void bpm_inc(){
	bpm++;
  4015bc:	4a02      	ldr	r2, [pc, #8]	; (4015c8 <bpm_inc+0xc>)
  4015be:	8813      	ldrh	r3, [r2, #0]
  4015c0:	3301      	adds	r3, #1
  4015c2:	8013      	strh	r3, [r2, #0]
  4015c4:	4770      	bx	lr
  4015c6:	bf00      	nop
  4015c8:	2000072c 	.word	0x2000072c

004015cc <bpm_dec>:
 }

 void bpm_dec(){
	 bpm--;
  4015cc:	4a02      	ldr	r2, [pc, #8]	; (4015d8 <bpm_dec+0xc>)
  4015ce:	8813      	ldrh	r3, [r2, #0]
  4015d0:	3b01      	subs	r3, #1
  4015d2:	8013      	strh	r3, [r2, #0]
  4015d4:	4770      	bx	lr
  4015d6:	bf00      	nop
  4015d8:	2000072c 	.word	0x2000072c

004015dc <bpm_direction>:

 uint8_t A_seq;
 uint8_t B_seq;


 void bpm_direction(uint32_t A, uint32_t B){
  4015dc:	b570      	push	{r4, r5, r6, lr}

	//read Encoder input A
	bool A_in = REG_PIOA_PDSR & A;
  4015de:	4b18      	ldr	r3, [pc, #96]	; (401640 <bpm_direction+0x64>)
  4015e0:	681e      	ldr	r6, [r3, #0]
	//read Encoder input B
	bool B_in = REG_PIOA_PDSR & B;
  4015e2:	681b      	ldr	r3, [r3, #0]
	
	A_seq = A_seq << 1;
	A_seq |= A_in;
	
	B_seq = B_seq << 1;
  4015e4:	4c17      	ldr	r4, [pc, #92]	; (401644 <bpm_direction+0x68>)
	B_seq |= B_in;
  4015e6:	7822      	ldrb	r2, [r4, #0]
  4015e8:	420b      	tst	r3, r1
  4015ea:	bf14      	ite	ne
  4015ec:	2301      	movne	r3, #1
  4015ee:	2300      	moveq	r3, #0
  4015f0:	ea43 0242 	orr.w	r2, r3, r2, lsl #1
	//read Encoder input A
	bool A_in = REG_PIOA_PDSR & A;
	//read Encoder input B
	bool B_in = REG_PIOA_PDSR & B;
	
	A_seq = A_seq << 1;
  4015f4:	4914      	ldr	r1, [pc, #80]	; (401648 <bpm_direction+0x6c>)
	A_seq |= A_in;
	
	B_seq = B_seq << 1;
	B_seq |= B_in;
	
	A_seq &= 0b00001111;
  4015f6:	780d      	ldrb	r5, [r1, #0]
  4015f8:	4206      	tst	r6, r0
  4015fa:	bf14      	ite	ne
  4015fc:	2301      	movne	r3, #1
  4015fe:	2300      	moveq	r3, #0
  401600:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
  401604:	f003 030f 	and.w	r3, r3, #15
  401608:	700b      	strb	r3, [r1, #0]
	B_seq &= 0b00001111;
  40160a:	f002 020f 	and.w	r2, r2, #15
  40160e:	7022      	strb	r2, [r4, #0]


	//return true if turned right
	if ((A_seq == 0b00001001) && (B_seq == 0b00000011)){
  401610:	2b09      	cmp	r3, #9
  401612:	d109      	bne.n	401628 <bpm_direction+0x4c>
  401614:	2a03      	cmp	r2, #3
  401616:	d112      	bne.n	40163e <bpm_direction+0x62>
		REG_PIOB_SODR |= PIO_PER_P3; //set output high on PB3
  401618:	4a0c      	ldr	r2, [pc, #48]	; (40164c <bpm_direction+0x70>)
  40161a:	6813      	ldr	r3, [r2, #0]
  40161c:	f043 0308 	orr.w	r3, r3, #8
  401620:	6013      	str	r3, [r2, #0]
		bpm_inc();
  401622:	4b0b      	ldr	r3, [pc, #44]	; (401650 <bpm_direction+0x74>)
  401624:	4798      	blx	r3
  401626:	bd70      	pop	{r4, r5, r6, pc}

	}

	else if ((A_seq == 0b00000011) && (B_seq == 0b00001001)){
  401628:	2b03      	cmp	r3, #3
  40162a:	d108      	bne.n	40163e <bpm_direction+0x62>
  40162c:	2a09      	cmp	r2, #9
  40162e:	d106      	bne.n	40163e <bpm_direction+0x62>
		REG_PIOB_CODR |= PIO_PER_P3; //set output low on PB3
  401630:	4a08      	ldr	r2, [pc, #32]	; (401654 <bpm_direction+0x78>)
  401632:	6813      	ldr	r3, [r2, #0]
  401634:	f043 0308 	orr.w	r3, r3, #8
  401638:	6013      	str	r3, [r2, #0]
		bpm_dec();
  40163a:	4b07      	ldr	r3, [pc, #28]	; (401658 <bpm_direction+0x7c>)
  40163c:	4798      	blx	r3
  40163e:	bd70      	pop	{r4, r5, r6, pc}
  401640:	400e0e3c 	.word	0x400e0e3c
  401644:	20000729 	.word	0x20000729
  401648:	20000728 	.word	0x20000728
  40164c:	400e1030 	.word	0x400e1030
  401650:	004015bd 	.word	0x004015bd
  401654:	400e1034 	.word	0x400e1034
  401658:	004015cd 	.word	0x004015cd

0040165c <init_sequencer_controls>:
 void bpm_dec(){
	 bpm--;
 }


 void init_sequencer_controls(){
  40165c:	b470      	push	{r4, r5, r6}

	bpm = 120;
  40165e:	2278      	movs	r2, #120	; 0x78
  401660:	4b2b      	ldr	r3, [pc, #172]	; (401710 <init_sequencer_controls+0xb4>)
  401662:	801a      	strh	r2, [r3, #0]

	//enable clock for PIOA
	REG_PMC_PCER0 |= PMC_PCER0_PID11;
  401664:	4a2b      	ldr	r2, [pc, #172]	; (401714 <init_sequencer_controls+0xb8>)
  401666:	6813      	ldr	r3, [r2, #0]
  401668:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40166c:	6013      	str	r3, [r2, #0]

	/**************			CONFIGURE CONTROL ENCODERS			**************/

	//Set up PA0 as BPM INPUT A
	REG_PIOA_PER |= PIO_PER_P0; //enable PIO controller
  40166e:	4d2a      	ldr	r5, [pc, #168]	; (401718 <init_sequencer_controls+0xbc>)
  401670:	682b      	ldr	r3, [r5, #0]
  401672:	f043 0301 	orr.w	r3, r3, #1
  401676:	602b      	str	r3, [r5, #0]
	REG_PIOA_ODR |= PIO_ODR_P0; //disable output
  401678:	4c28      	ldr	r4, [pc, #160]	; (40171c <init_sequencer_controls+0xc0>)
  40167a:	6823      	ldr	r3, [r4, #0]
  40167c:	f043 0301 	orr.w	r3, r3, #1
  401680:	6023      	str	r3, [r4, #0]
	REG_PIOA_PPDDR |= PIO_PPDDR_P0; //disable pull-down resistor
  401682:	4827      	ldr	r0, [pc, #156]	; (401720 <init_sequencer_controls+0xc4>)
  401684:	6803      	ldr	r3, [r0, #0]
  401686:	f043 0301 	orr.w	r3, r3, #1
  40168a:	6003      	str	r3, [r0, #0]
	REG_PIOA_PUER |= PIO_PUER_P0;	//enable pull-up resistor
  40168c:	4925      	ldr	r1, [pc, #148]	; (401724 <init_sequencer_controls+0xc8>)
  40168e:	680b      	ldr	r3, [r1, #0]
  401690:	f043 0301 	orr.w	r3, r3, #1
  401694:	600b      	str	r3, [r1, #0]
	REG_PIOA_IFSCER |= PIO_IFSCER_P0; //turn on slow clock debounce
  401696:	f602 2274 	addw	r2, r2, #2676	; 0xa74
  40169a:	6813      	ldr	r3, [r2, #0]
  40169c:	f043 0301 	orr.w	r3, r3, #1
  4016a0:	6013      	str	r3, [r2, #0]
	REG_PIOA_IFER |= PIO_IFER_P0;	//start debounce filter
  4016a2:	4b21      	ldr	r3, [pc, #132]	; (401728 <init_sequencer_controls+0xcc>)
  4016a4:	681e      	ldr	r6, [r3, #0]
  4016a6:	f046 0601 	orr.w	r6, r6, #1
  4016aa:	601e      	str	r6, [r3, #0]

	//Set up PA1 as BPM INPUT B
	REG_PIOA_PER |= PIO_PER_P1; //enable PIO controller
  4016ac:	682e      	ldr	r6, [r5, #0]
  4016ae:	f046 0602 	orr.w	r6, r6, #2
  4016b2:	602e      	str	r6, [r5, #0]
	REG_PIOA_ODR |= PIO_ODR_P1; //disable output
  4016b4:	6825      	ldr	r5, [r4, #0]
  4016b6:	f045 0502 	orr.w	r5, r5, #2
  4016ba:	6025      	str	r5, [r4, #0]
	REG_PIOA_PPDDR |= PIO_PPDDR_P1; //disable pull-down resistor
  4016bc:	6804      	ldr	r4, [r0, #0]
  4016be:	f044 0402 	orr.w	r4, r4, #2
  4016c2:	6004      	str	r4, [r0, #0]
	REG_PIOA_PUER |= PIO_PUER_P1;	//enable pull-up resistor
  4016c4:	6808      	ldr	r0, [r1, #0]
  4016c6:	f040 0002 	orr.w	r0, r0, #2
  4016ca:	6008      	str	r0, [r1, #0]
	REG_PIOA_IFSCER |= PIO_IFSCER_P1; //turn on slow clock debounce
  4016cc:	6811      	ldr	r1, [r2, #0]
  4016ce:	f041 0102 	orr.w	r1, r1, #2
  4016d2:	6011      	str	r1, [r2, #0]
	REG_PIOA_IFER |= PIO_IFER_P1;	//start debounce filter
  4016d4:	681a      	ldr	r2, [r3, #0]
  4016d6:	f042 0202 	orr.w	r2, r2, #2
  4016da:	601a      	str	r2, [r3, #0]



	/**************			CONFIGURE ENCODER INTERRUPTS			**************/

	uint32_t flag_clear = REG_PIOA_ISR;	//clear left over interrupt flags
  4016dc:	332c      	adds	r3, #44	; 0x2c
  4016de:	681b      	ldr	r3, [r3, #0]

	//Enable interrupts for Encoder 1
	REG_PIOA_IER |= PIO_IER_P0;			//enable input rising edge interrupt
  4016e0:	4a12      	ldr	r2, [pc, #72]	; (40172c <init_sequencer_controls+0xd0>)
  4016e2:	6813      	ldr	r3, [r2, #0]
  4016e4:	f043 0301 	orr.w	r3, r3, #1
  4016e8:	6013      	str	r3, [r2, #0]
	REG_PIOA_REHLSR |= PIO_REHLSR_P0;
  4016ea:	4b11      	ldr	r3, [pc, #68]	; (401730 <init_sequencer_controls+0xd4>)
  4016ec:	6819      	ldr	r1, [r3, #0]
  4016ee:	f041 0101 	orr.w	r1, r1, #1
  4016f2:	6019      	str	r1, [r3, #0]
	REG_PIOA_IER |= PIO_IER_P1;			//enable input rising edge interrupt
  4016f4:	6811      	ldr	r1, [r2, #0]
  4016f6:	f041 0102 	orr.w	r1, r1, #2
  4016fa:	6011      	str	r1, [r2, #0]
	REG_PIOA_REHLSR |= PIO_REHLSR_P1;
  4016fc:	681a      	ldr	r2, [r3, #0]
  4016fe:	f042 0202 	orr.w	r2, r2, #2
  401702:	601a      	str	r2, [r3, #0]
  401704:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401708:	4b0a      	ldr	r3, [pc, #40]	; (401734 <init_sequencer_controls+0xd8>)
  40170a:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(PIOA_IRQn);			//enable PORT A interrupts


 }
  40170c:	bc70      	pop	{r4, r5, r6}
  40170e:	4770      	bx	lr
  401710:	2000072c 	.word	0x2000072c
  401714:	400e0410 	.word	0x400e0410
  401718:	400e0e00 	.word	0x400e0e00
  40171c:	400e0e14 	.word	0x400e0e14
  401720:	400e0e90 	.word	0x400e0e90
  401724:	400e0e64 	.word	0x400e0e64
  401728:	400e0e20 	.word	0x400e0e20
  40172c:	400e0e40 	.word	0x400e0e40
  401730:	400e0ed4 	.word	0x400e0ed4
  401734:	e000e100 	.word	0xe000e100

00401738 <PIOA_Handler>:

 void PIOA_Handler(){
  401738:	b508      	push	{r3, lr}

	uint32_t status = REG_PIOA_ISR;	//read PIOC interrupt status & clear interrupt flags
  40173a:	4b07      	ldr	r3, [pc, #28]	; (401758 <PIOA_Handler+0x20>)
  40173c:	681b      	ldr	r3, [r3, #0]

	//check if Encoder 1 was rotated
	if ( (status & PIO_ISR_P0) || (status & PIO_ISR_P1) ){
  40173e:	f013 0f03 	tst.w	r3, #3
  401742:	d007      	beq.n	401754 <PIOA_Handler+0x1c>
		bpm_direction(PIO_ODSR_P0, PIO_ODSR_P1);
  401744:	2102      	movs	r1, #2
  401746:	2001      	movs	r0, #1
  401748:	4b04      	ldr	r3, [pc, #16]	; (40175c <PIOA_Handler+0x24>)
  40174a:	4798      	blx	r3
		update_timers(bpm);
  40174c:	4b04      	ldr	r3, [pc, #16]	; (401760 <PIOA_Handler+0x28>)
  40174e:	8818      	ldrh	r0, [r3, #0]
  401750:	4b04      	ldr	r3, [pc, #16]	; (401764 <PIOA_Handler+0x2c>)
  401752:	4798      	blx	r3
  401754:	bd08      	pop	{r3, pc}
  401756:	bf00      	nop
  401758:	400e0e4c 	.word	0x400e0e4c
  40175c:	004015dd 	.word	0x004015dd
  401760:	2000072c 	.word	0x2000072c
  401764:	00401991 	.word	0x00401991

00401768 <SPI_modeSelect>:
    Mode0		0		1
    Mode1		0		0
    Mode2		1		1
    Mode3		1		0
    */
    if (mode == 0){
  401768:	b948      	cbnz	r0, 40177e <SPI_modeSelect+0x16>
        REG_SPI_CSR &= ~SPI_CSR_CPOL;
  40176a:	4b17      	ldr	r3, [pc, #92]	; (4017c8 <SPI_modeSelect+0x60>)
  40176c:	681a      	ldr	r2, [r3, #0]
  40176e:	f022 0201 	bic.w	r2, r2, #1
  401772:	601a      	str	r2, [r3, #0]
        REG_SPI_CSR |= SPI_CSR_NCPHA;
  401774:	681a      	ldr	r2, [r3, #0]
  401776:	f042 0202 	orr.w	r2, r2, #2
  40177a:	601a      	str	r2, [r3, #0]
  40177c:	4770      	bx	lr
    }
    else if (mode == 1){
  40177e:	2801      	cmp	r0, #1
  401780:	d109      	bne.n	401796 <SPI_modeSelect+0x2e>
        REG_SPI_CSR &= ~SPI_CSR_CPOL;
  401782:	4b11      	ldr	r3, [pc, #68]	; (4017c8 <SPI_modeSelect+0x60>)
  401784:	681a      	ldr	r2, [r3, #0]
  401786:	f022 0201 	bic.w	r2, r2, #1
  40178a:	601a      	str	r2, [r3, #0]
        REG_SPI_CSR &= ~SPI_CSR_NCPHA;
  40178c:	681a      	ldr	r2, [r3, #0]
  40178e:	f022 0202 	bic.w	r2, r2, #2
  401792:	601a      	str	r2, [r3, #0]
  401794:	4770      	bx	lr
    }
    else if (mode == 2){
  401796:	2802      	cmp	r0, #2
  401798:	d109      	bne.n	4017ae <SPI_modeSelect+0x46>
        REG_SPI_CSR |= SPI_CSR_CPOL;
  40179a:	4b0b      	ldr	r3, [pc, #44]	; (4017c8 <SPI_modeSelect+0x60>)
  40179c:	681a      	ldr	r2, [r3, #0]
  40179e:	f042 0201 	orr.w	r2, r2, #1
  4017a2:	601a      	str	r2, [r3, #0]
        REG_SPI_CSR |= SPI_CSR_NCPHA;
  4017a4:	681a      	ldr	r2, [r3, #0]
  4017a6:	f042 0202 	orr.w	r2, r2, #2
  4017aa:	601a      	str	r2, [r3, #0]
  4017ac:	4770      	bx	lr
    }
    else if (mode == 3){
  4017ae:	2803      	cmp	r0, #3
  4017b0:	d108      	bne.n	4017c4 <SPI_modeSelect+0x5c>
        REG_SPI_CSR |= SPI_CSR_CPOL;
  4017b2:	4b05      	ldr	r3, [pc, #20]	; (4017c8 <SPI_modeSelect+0x60>)
  4017b4:	681a      	ldr	r2, [r3, #0]
  4017b6:	f042 0201 	orr.w	r2, r2, #1
  4017ba:	601a      	str	r2, [r3, #0]
        REG_SPI_CSR &= ~SPI_CSR_NCPHA;
  4017bc:	681a      	ldr	r2, [r3, #0]
  4017be:	f022 0202 	bic.w	r2, r2, #2
  4017c2:	601a      	str	r2, [r3, #0]
  4017c4:	4770      	bx	lr
  4017c6:	bf00      	nop
  4017c8:	40008030 	.word	0x40008030

004017cc <SPI_led_init>:
    }
}

void SPI_led_init(){
  4017cc:	b508      	push	{r3, lr}

	//enable peripheral clock
	REG_PMC_PCER0 |= PMC_PCER0_PID21;
  4017ce:	4a14      	ldr	r2, [pc, #80]	; (401820 <SPI_led_init+0x54>)
  4017d0:	6813      	ldr	r3, [r2, #0]
  4017d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  4017d6:	6013      	str	r3, [r2, #0]

	//set spi master mode
	REG_SPI_MR |= SPI_MR_MSTR;
  4017d8:	4b12      	ldr	r3, [pc, #72]	; (401824 <SPI_led_init+0x58>)
  4017da:	681a      	ldr	r2, [r3, #0]
  4017dc:	f042 0201 	orr.w	r2, r2, #1
  4017e0:	601a      	str	r2, [r3, #0]

	//set fixed peripheral select(peripheral chosen in SP_MR.PCS instead of SPI_THR.PCS)
	REG_SPI_MR &= ~SPI_MR_PS;
  4017e2:	681a      	ldr	r2, [r3, #0]
  4017e4:	f022 0202 	bic.w	r2, r2, #2
  4017e8:	601a      	str	r2, [r3, #0]
	//REG_SPI_MR |= SPI_MR_PCS(0b1110);

	//set polarity and clock phase to rising edge sample, falling edge shift
	SPI_modeSelect(0);
  4017ea:	2000      	movs	r0, #0
  4017ec:	4b0e      	ldr	r3, [pc, #56]	; (401828 <SPI_led_init+0x5c>)
  4017ee:	4798      	blx	r3

	//set clock generator (1 = peripheral clock rate), otherwise a divisor
	//SCBR = fperipheral clock / SPCK Bit Rate
	REG_SPI_CSR |= SPI_CSR_SCBR(5);
  4017f0:	4a0e      	ldr	r2, [pc, #56]	; (40182c <SPI_led_init+0x60>)
  4017f2:	6813      	ldr	r3, [r2, #0]
  4017f4:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
  4017f8:	6013      	str	r3, [r2, #0]

	//chip select remains low after transfer
	//REG_SPI_CSR |= SPI_CSR_CSNAAT;

	//give peripheral control of pins 
	REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
  4017fa:	4b0d      	ldr	r3, [pc, #52]	; (401830 <SPI_led_init+0x64>)
  4017fc:	681a      	ldr	r2, [r3, #0]
  4017fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  401802:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P13; //MOSI
  401804:	681a      	ldr	r2, [r3, #0]
  401806:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40180a:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P14; //SSCK
  40180c:	681a      	ldr	r2, [r3, #0]
  40180e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401812:	601a      	str	r2, [r3, #0]

	//enable SPI
	REG_SPI_CR |= SPI_CR_SPIEN;
  401814:	4a07      	ldr	r2, [pc, #28]	; (401834 <SPI_led_init+0x68>)
  401816:	6813      	ldr	r3, [r2, #0]
  401818:	f043 0301 	orr.w	r3, r3, #1
  40181c:	6013      	str	r3, [r2, #0]
  40181e:	bd08      	pop	{r3, pc}
  401820:	400e0410 	.word	0x400e0410
  401824:	40008004 	.word	0x40008004
  401828:	00401769 	.word	0x00401769
  40182c:	40008030 	.word	0x40008030
  401830:	400e0e04 	.word	0x400e0e04
  401834:	40008000 	.word	0x40008000

00401838 <SPI_dac_init>:


}

void SPI_dac_init(){
  401838:	b508      	push	{r3, lr}

	REG_PIOB_PER |= PIO_PER_P13; //enable PIO controller on PB14
  40183a:	4a1c      	ldr	r2, [pc, #112]	; (4018ac <SPI_dac_init+0x74>)
  40183c:	6813      	ldr	r3, [r2, #0]
  40183e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401842:	6013      	str	r3, [r2, #0]
	REG_PIOB_OER |= PIO_PER_P13; //enable output on pin PB14
  401844:	3210      	adds	r2, #16
  401846:	6813      	ldr	r3, [r2, #0]
  401848:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40184c:	6013      	str	r3, [r2, #0]
	REG_PIOB_SODR |=  PIO_PER_P13;
  40184e:	3220      	adds	r2, #32
  401850:	6813      	ldr	r3, [r2, #0]
  401852:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401856:	6013      	str	r3, [r2, #0]

	//enable peripheral clock
	REG_PMC_PCER0 |= PMC_PCER0_PID21;
  401858:	f5a2 6242 	sub.w	r2, r2, #3104	; 0xc20
  40185c:	6813      	ldr	r3, [r2, #0]
  40185e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  401862:	6013      	str	r3, [r2, #0]

	//set spi master mode
	REG_SPI_MR |= SPI_MR_MSTR;
  401864:	4b12      	ldr	r3, [pc, #72]	; (4018b0 <SPI_dac_init+0x78>)
  401866:	681a      	ldr	r2, [r3, #0]
  401868:	f042 0201 	orr.w	r2, r2, #1
  40186c:	601a      	str	r2, [r3, #0]

	//set fixed peripheral select(peripheral chosen in SP_MR.PCS instead of SPI_THR.PCS)
	REG_SPI_MR &= ~SPI_MR_PS;
  40186e:	681a      	ldr	r2, [r3, #0]
  401870:	f022 0202 	bic.w	r2, r2, #2
  401874:	601a      	str	r2, [r3, #0]
	//REG_SPI_MR |= SPI_MR_PCS(0b1101);

	//set polarity and clock phase to rising edge sample, falling edge shift
	SPI_modeSelect(0);
  401876:	2000      	movs	r0, #0
  401878:	4b0e      	ldr	r3, [pc, #56]	; (4018b4 <SPI_dac_init+0x7c>)
  40187a:	4798      	blx	r3

	//set clock generator (1 = peripheral clock rate), otherwise a divisor
	//SCBR = fperipheral clock / SPCK Bit Rate
	REG_SPI_CSR |= SPI_CSR_SCBR(20);
  40187c:	4a0e      	ldr	r2, [pc, #56]	; (4018b8 <SPI_dac_init+0x80>)
  40187e:	6813      	ldr	r3, [r2, #0]
  401880:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
  401884:	6013      	str	r3, [r2, #0]

	//chip select remains low after transfer
	//REG_SPI_CSR |= SPI_CSR_CSNAAT;

	//give peripheral control of pins
	REG_PIOA_PDR |= PIO_PDR_P11; //NPCS1
  401886:	4b0d      	ldr	r3, [pc, #52]	; (4018bc <SPI_dac_init+0x84>)
  401888:	681a      	ldr	r2, [r3, #0]
  40188a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  40188e:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P13; //MOSI
  401890:	681a      	ldr	r2, [r3, #0]
  401892:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401896:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P14; //SSCK
  401898:	681a      	ldr	r2, [r3, #0]
  40189a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40189e:	601a      	str	r2, [r3, #0]

	//enable SPI
	REG_SPI_CR |= SPI_CR_SPIEN;
  4018a0:	4a07      	ldr	r2, [pc, #28]	; (4018c0 <SPI_dac_init+0x88>)
  4018a2:	6813      	ldr	r3, [r2, #0]
  4018a4:	f043 0301 	orr.w	r3, r3, #1
  4018a8:	6013      	str	r3, [r2, #0]
  4018aa:	bd08      	pop	{r3, pc}
  4018ac:	400e1000 	.word	0x400e1000
  4018b0:	40008004 	.word	0x40008004
  4018b4:	00401769 	.word	0x00401769
  4018b8:	40008030 	.word	0x40008030
  4018bc:	400e0e04 	.word	0x400e0e04
  4018c0:	40008000 	.word	0x40008000

004018c4 <SPI_byteSend>:

}

void SPI_byteSend(uint8_t data){
	//wait for transmit register to be empty
	while (!(REG_SPI_SR & SPI_SR_TDRE));
  4018c4:	4a04      	ldr	r2, [pc, #16]	; (4018d8 <SPI_byteSend+0x14>)
  4018c6:	6813      	ldr	r3, [r2, #0]
  4018c8:	f013 0f02 	tst.w	r3, #2
  4018cc:	d0fb      	beq.n	4018c6 <SPI_byteSend+0x2>
	//send data to transmit register
	REG_SPI_TDR |= (data);
  4018ce:	4a03      	ldr	r2, [pc, #12]	; (4018dc <SPI_byteSend+0x18>)
  4018d0:	6813      	ldr	r3, [r2, #0]
  4018d2:	4318      	orrs	r0, r3
  4018d4:	6010      	str	r0, [r2, #0]
  4018d6:	4770      	bx	lr
  4018d8:	40008010 	.word	0x40008010
  4018dc:	4000800c 	.word	0x4000800c

004018e0 <notes_get>:
						 48, 48, 48, 48, 48, 48, 48, 48};



 float notes_get(uint8_t curr_step){
	int lookup_index = notes_index[curr_step];
  4018e0:	4b03      	ldr	r3, [pc, #12]	; (4018f0 <notes_get+0x10>)
	return notes_lookup[lookup_index];
  4018e2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 }
  4018e6:	4b03      	ldr	r3, [pc, #12]	; (4018f4 <notes_get+0x14>)
  4018e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4018ec:	4770      	bx	lr
  4018ee:	bf00      	nop
  4018f0:	2000000c 	.word	0x2000000c
  4018f4:	2000004c 	.word	0x2000004c

004018f8 <notes_inc>:

  void notes_inc(uint8_t step){
	if (notes_index[step] < 120){
  4018f8:	4b04      	ldr	r3, [pc, #16]	; (40190c <notes_inc+0x14>)
  4018fa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  4018fe:	2b77      	cmp	r3, #119	; 0x77
  401900:	dc03      	bgt.n	40190a <notes_inc+0x12>
		notes_index[step]++;
  401902:	3301      	adds	r3, #1
  401904:	4a01      	ldr	r2, [pc, #4]	; (40190c <notes_inc+0x14>)
  401906:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  40190a:	4770      	bx	lr
  40190c:	2000000c 	.word	0x2000000c

00401910 <notes_dec>:
	}
 }

 void notes_dec(uint8_t step){
	if (notes_index[step] > 0){
  401910:	4b04      	ldr	r3, [pc, #16]	; (401924 <notes_dec+0x14>)
  401912:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  401916:	2b00      	cmp	r3, #0
  401918:	dd03      	ble.n	401922 <notes_dec+0x12>
		notes_index[step]--;
  40191a:	3b01      	subs	r3, #1
  40191c:	4a01      	ldr	r2, [pc, #4]	; (401924 <notes_dec+0x14>)
  40191e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  401922:	4770      	bx	lr
  401924:	2000000c 	.word	0x2000000c

00401928 <timers_init>:
 #include "sequencer.h"
 #include "adc.h"

 void timers_init(void) {

	overflow_count = 0;
  401928:	2200      	movs	r2, #0
  40192a:	4b13      	ldr	r3, [pc, #76]	; (401978 <timers_init+0x50>)
  40192c:	801a      	strh	r2, [r3, #0]
	curr_step = 15;
  40192e:	220f      	movs	r2, #15
  401930:	4b12      	ldr	r3, [pc, #72]	; (40197c <timers_init+0x54>)
  401932:	701a      	strb	r2, [r3, #0]
  401934:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401938:	4b11      	ldr	r3, [pc, #68]	; (401980 <timers_init+0x58>)
  40193a:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(TC0_IRQn);

	// Enable peripheral clock for TC0
	// Peripheral ID (PID) for TC0 is 23
	REG_PMC_PCER0 |= PMC_PCER0_PID23;
  40193c:	4a11      	ldr	r2, [pc, #68]	; (401984 <timers_init+0x5c>)
  40193e:	6813      	ldr	r3, [r2, #0]
  401940:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401944:	6013      	str	r3, [r2, #0]
	// TIMER_CLOCK1 = MCK/2
	// TIMER_CLOCK2 = MCK/8
	// TIMER_CLOCK3 = MCK/32
	// TIMER_CLOCK4 = MCK/128
	// TIMER_CLOCK5 = SCLK
	REG_TC0_CMR0 |= TC_CMR_TCCLKS_TIMER_CLOCK2 | TC_CMR_CPCTRG;
  401946:	f5a2 2250 	sub.w	r2, r2, #851968	; 0xd0000
  40194a:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
  40194e:	6813      	ldr	r3, [r2, #0]
  401950:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401954:	f043 0301 	orr.w	r3, r3, #1
  401958:	6013      	str	r3, [r2, #0]
	// Set interrupt on compare to RC value
	REG_TC0_IER0 |= TC_IER_CPCS;
  40195a:	3220      	adds	r2, #32
  40195c:	6813      	ldr	r3, [r2, #0]
  40195e:	f043 0310 	orr.w	r3, r3, #16
  401962:	6013      	str	r3, [r2, #0]
// 	// 60 BPM = 1 Hz. SCK = 32 KHz. 16,000 counts per half second, 2 interrupts per cycle
// 	REG_TC0_RC0 = 16000;

	// 60 BPM = 1 Hz. MCK/8 = 12.5 MHz. 6.25 mil counts per half second, 2 interrupts per cycle
	// Anticipating 5000 overflows (5000*1250 is 6.25 mil)
	REG_TC0_RC0 = 1250;
  401964:	f240 42e2 	movw	r2, #1250	; 0x4e2
  401968:	4b07      	ldr	r3, [pc, #28]	; (401988 <timers_init+0x60>)
  40196a:	601a      	str	r2, [r3, #0]
// 	REG_PIOA_PER |= PIO_PER_P20; //enable PIO controller on PA11
// 	REG_PIOA_OER |= PIO_PER_P20; //enable output on pin PA11
	/*REG_PMC_PCER0 |= PMC_PCER0_PID11; //Enable PMC control for PA11*/

	// TC0 control register enables timer and triggers it to start
	REG_TC0_CCR0 |= TC_CCR_CLKEN | TC_CCR_SWTRG;
  40196c:	4a07      	ldr	r2, [pc, #28]	; (40198c <timers_init+0x64>)
  40196e:	6813      	ldr	r3, [r2, #0]
  401970:	f043 0305 	orr.w	r3, r3, #5
  401974:	6013      	str	r3, [r2, #0]
  401976:	4770      	bx	lr
  401978:	20000722 	.word	0x20000722
  40197c:	20000724 	.word	0x20000724
  401980:	e000e100 	.word	0xe000e100
  401984:	400e0410 	.word	0x400e0410
  401988:	4001001c 	.word	0x4001001c
  40198c:	40010000 	.word	0x40010000

00401990 <update_timers>:

 void update_timers(int bpm) {
// 	// (SCK/2) / (bpm/60); SCK*60/2 = 960000
// 	// Offset is needed, possible not with the crystals working
// 	REG_TC0_RC0 = (uint16_t)(960000/bpm - 420);
	if(bpm > 1) {
  401990:	2801      	cmp	r0, #1
  401992:	dd05      	ble.n	4019a0 <update_timers+0x10>
		REG_TC0_RC0 = (uint16_t)(75000/bpm);
  401994:	4b03      	ldr	r3, [pc, #12]	; (4019a4 <update_timers+0x14>)
  401996:	fb93 f0f0 	sdiv	r0, r3, r0
  40199a:	b280      	uxth	r0, r0
  40199c:	4b02      	ldr	r3, [pc, #8]	; (4019a8 <update_timers+0x18>)
  40199e:	6018      	str	r0, [r3, #0]
  4019a0:	4770      	bx	lr
  4019a2:	bf00      	nop
  4019a4:	000124f8 	.word	0x000124f8
  4019a8:	4001001c 	.word	0x4001001c

004019ac <TC0_Handler>:
	}
 }

 void TC0_Handler() {
  4019ac:	b510      	push	{r4, lr}
	 // Handling timer = RC

	 // Test code, normally trigger next step, output clock
	 if((REG_TC0_SR0 & TC_SR_CPCS) >= 0) {
  4019ae:	4b1c      	ldr	r3, [pc, #112]	; (401a20 <TC0_Handler+0x74>)
  4019b0:	681b      	ldr	r3, [r3, #0]

		overflow_count += 1;
  4019b2:	4a1c      	ldr	r2, [pc, #112]	; (401a24 <TC0_Handler+0x78>)
  4019b4:	8813      	ldrh	r3, [r2, #0]
  4019b6:	3301      	adds	r3, #1
  4019b8:	b29b      	uxth	r3, r3
  4019ba:	8013      	strh	r3, [r2, #0]

		//base this off a ADC pot results
		if (overflow_count == note_length){
  4019bc:	4a1a      	ldr	r2, [pc, #104]	; (401a28 <TC0_Handler+0x7c>)
  4019be:	8812      	ldrh	r2, [r2, #0]
  4019c0:	429a      	cmp	r2, r3
  4019c2:	d101      	bne.n	4019c8 <TC0_Handler+0x1c>
			DAC_write_gate_off();
  4019c4:	4b19      	ldr	r3, [pc, #100]	; (401a2c <TC0_Handler+0x80>)
  4019c6:	4798      	blx	r3
		}
	 }

	 if(overflow_count >= 10000) {
  4019c8:	4b16      	ldr	r3, [pc, #88]	; (401a24 <TC0_Handler+0x78>)
  4019ca:	881a      	ldrh	r2, [r3, #0]
  4019cc:	f242 730f 	movw	r3, #9999	; 0x270f
  4019d0:	429a      	cmp	r2, r3
  4019d2:	d924      	bls.n	401a1e <TC0_Handler+0x72>

		if (curr_step == 15){
  4019d4:	4b16      	ldr	r3, [pc, #88]	; (401a30 <TC0_Handler+0x84>)
  4019d6:	781b      	ldrb	r3, [r3, #0]
  4019d8:	2b0f      	cmp	r3, #15
  4019da:	d103      	bne.n	4019e4 <TC0_Handler+0x38>
			curr_step = 0;
  4019dc:	2200      	movs	r2, #0
  4019de:	4b14      	ldr	r3, [pc, #80]	; (401a30 <TC0_Handler+0x84>)
  4019e0:	701a      	strb	r2, [r3, #0]
  4019e2:	e002      	b.n	4019ea <TC0_Handler+0x3e>
		}
		else{
			curr_step++;
  4019e4:	3301      	adds	r3, #1
  4019e6:	4a12      	ldr	r2, [pc, #72]	; (401a30 <TC0_Handler+0x84>)
  4019e8:	7013      	strb	r3, [r2, #0]
		}

		SPI_led_init();	
  4019ea:	4b12      	ldr	r3, [pc, #72]	; (401a34 <TC0_Handler+0x88>)
  4019ec:	4798      	blx	r3
		leds_update_cursor(curr_step);
  4019ee:	4c10      	ldr	r4, [pc, #64]	; (401a30 <TC0_Handler+0x84>)
  4019f0:	7820      	ldrb	r0, [r4, #0]
  4019f2:	4b11      	ldr	r3, [pc, #68]	; (401a38 <TC0_Handler+0x8c>)
  4019f4:	4798      	blx	r3

 		DAC_write_cv(notes_get(curr_step));
  4019f6:	7820      	ldrb	r0, [r4, #0]
  4019f8:	4b10      	ldr	r3, [pc, #64]	; (401a3c <TC0_Handler+0x90>)
  4019fa:	4798      	blx	r3
  4019fc:	4b10      	ldr	r3, [pc, #64]	; (401a40 <TC0_Handler+0x94>)
  4019fe:	4798      	blx	r3
		if (leds_status_get(curr_step) == 1){
  401a00:	7820      	ldrb	r0, [r4, #0]
  401a02:	4b10      	ldr	r3, [pc, #64]	; (401a44 <TC0_Handler+0x98>)
  401a04:	4798      	blx	r3
  401a06:	2801      	cmp	r0, #1
  401a08:	d101      	bne.n	401a0e <TC0_Handler+0x62>
			DAC_write_gate_on();
  401a0a:	4b0f      	ldr	r3, [pc, #60]	; (401a48 <TC0_Handler+0x9c>)
  401a0c:	4798      	blx	r3
		}

		REG_ADC_CR |= ADC_CR_START;
  401a0e:	4a0f      	ldr	r2, [pc, #60]	; (401a4c <TC0_Handler+0xa0>)
  401a10:	6813      	ldr	r3, [r2, #0]
  401a12:	f043 0302 	orr.w	r3, r3, #2
  401a16:	6013      	str	r3, [r2, #0]

		overflow_count = 0;
  401a18:	2200      	movs	r2, #0
  401a1a:	4b02      	ldr	r3, [pc, #8]	; (401a24 <TC0_Handler+0x78>)
  401a1c:	801a      	strh	r2, [r3, #0]
  401a1e:	bd10      	pop	{r4, pc}
  401a20:	40010020 	.word	0x40010020
  401a24:	20000722 	.word	0x20000722
  401a28:	20000726 	.word	0x20000726
  401a2c:	00400401 	.word	0x00400401
  401a30:	20000724 	.word	0x20000724
  401a34:	004017cd 	.word	0x004017cd
  401a38:	00401229 	.word	0x00401229
  401a3c:	004018e1 	.word	0x004018e1
  401a40:	00400329 	.word	0x00400329
  401a44:	00400fb5 	.word	0x00400fb5
  401a48:	004003a5 	.word	0x004003a5
  401a4c:	40038000 	.word	0x40038000

00401a50 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  401a50:	4770      	bx	lr
  401a52:	bf00      	nop

00401a54 <sysclk_init>:

	SystemCoreClockUpdate();
}

void sysclk_init(void)
{
  401a54:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401a56:	480e      	ldr	r0, [pc, #56]	; (401a90 <sysclk_init+0x3c>)
  401a58:	4b0e      	ldr	r3, [pc, #56]	; (401a94 <sysclk_init+0x40>)
  401a5a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
		break;

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401a5c:	2010      	movs	r0, #16
  401a5e:	4b0e      	ldr	r3, [pc, #56]	; (401a98 <sysclk_init+0x44>)
  401a60:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401a62:	4c0e      	ldr	r4, [pc, #56]	; (401a9c <sysclk_init+0x48>)
  401a64:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401a66:	2800      	cmp	r0, #0
  401a68:	d0fc      	beq.n	401a64 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401a6a:	4b0d      	ldr	r3, [pc, #52]	; (401aa0 <sysclk_init+0x4c>)
  401a6c:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401a6e:	4a0d      	ldr	r2, [pc, #52]	; (401aa4 <sysclk_init+0x50>)
  401a70:	4b0d      	ldr	r3, [pc, #52]	; (401aa8 <sysclk_init+0x54>)
  401a72:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  401a74:	4c0d      	ldr	r4, [pc, #52]	; (401aac <sysclk_init+0x58>)
  401a76:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401a78:	2800      	cmp	r0, #0
  401a7a:	d0fc      	beq.n	401a76 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401a7c:	2010      	movs	r0, #16
  401a7e:	4b0c      	ldr	r3, [pc, #48]	; (401ab0 <sysclk_init+0x5c>)
  401a80:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401a82:	4b0c      	ldr	r3, [pc, #48]	; (401ab4 <sysclk_init+0x60>)
  401a84:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401a86:	4802      	ldr	r0, [pc, #8]	; (401a90 <sysclk_init+0x3c>)
  401a88:	4b02      	ldr	r3, [pc, #8]	; (401a94 <sysclk_init+0x40>)
  401a8a:	4798      	blx	r3
  401a8c:	bd10      	pop	{r4, pc}
  401a8e:	bf00      	nop
  401a90:	05f5e100 	.word	0x05f5e100
  401a94:	00401d49 	.word	0x00401d49
  401a98:	00401b21 	.word	0x00401b21
  401a9c:	00401b6d 	.word	0x00401b6d
  401aa0:	00401b7d 	.word	0x00401b7d
  401aa4:	20183f01 	.word	0x20183f01
  401aa8:	400e0400 	.word	0x400e0400
  401aac:	00401b8d 	.word	0x00401b8d
  401ab0:	00401ab9 	.word	0x00401ab9
  401ab4:	00401c39 	.word	0x00401c39

00401ab8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401ab8:	4a18      	ldr	r2, [pc, #96]	; (401b1c <pmc_switch_mck_to_pllack+0x64>)
  401aba:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401abc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401ac0:	4318      	orrs	r0, r3
  401ac2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ac4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401ac6:	f013 0f08 	tst.w	r3, #8
  401aca:	d003      	beq.n	401ad4 <pmc_switch_mck_to_pllack+0x1c>
  401acc:	e009      	b.n	401ae2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ace:	3b01      	subs	r3, #1
  401ad0:	d103      	bne.n	401ada <pmc_switch_mck_to_pllack+0x22>
  401ad2:	e01e      	b.n	401b12 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ad4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401ad8:	4910      	ldr	r1, [pc, #64]	; (401b1c <pmc_switch_mck_to_pllack+0x64>)
  401ada:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401adc:	f012 0f08 	tst.w	r2, #8
  401ae0:	d0f5      	beq.n	401ace <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401ae2:	4a0e      	ldr	r2, [pc, #56]	; (401b1c <pmc_switch_mck_to_pllack+0x64>)
  401ae4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401ae6:	f023 0303 	bic.w	r3, r3, #3
  401aea:	f043 0302 	orr.w	r3, r3, #2
  401aee:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401af0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401af2:	f010 0008 	ands.w	r0, r0, #8
  401af6:	d004      	beq.n	401b02 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401af8:	2000      	movs	r0, #0
  401afa:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401afc:	3b01      	subs	r3, #1
  401afe:	d103      	bne.n	401b08 <pmc_switch_mck_to_pllack+0x50>
  401b00:	e009      	b.n	401b16 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401b02:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401b06:	4905      	ldr	r1, [pc, #20]	; (401b1c <pmc_switch_mck_to_pllack+0x64>)
  401b08:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401b0a:	f012 0f08 	tst.w	r2, #8
  401b0e:	d0f5      	beq.n	401afc <pmc_switch_mck_to_pllack+0x44>
  401b10:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401b12:	2001      	movs	r0, #1
  401b14:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401b16:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401b18:	4770      	bx	lr
  401b1a:	bf00      	nop
  401b1c:	400e0400 	.word	0x400e0400

00401b20 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401b20:	4b11      	ldr	r3, [pc, #68]	; (401b68 <pmc_switch_mainck_to_fastrc+0x48>)
  401b22:	6a1a      	ldr	r2, [r3, #32]
  401b24:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  401b28:	f042 0208 	orr.w	r2, r2, #8
  401b2c:	621a      	str	r2, [r3, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401b2e:	461a      	mov	r2, r3
  401b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401b32:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401b36:	d0fb      	beq.n	401b30 <pmc_switch_mainck_to_fastrc+0x10>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401b38:	4a0b      	ldr	r2, [pc, #44]	; (401b68 <pmc_switch_mainck_to_fastrc+0x48>)
  401b3a:	6a13      	ldr	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401b3c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401b44:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401b48:	4303      	orrs	r3, r0

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401b4a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401b4c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401b4e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401b52:	d0fb      	beq.n	401b4c <pmc_switch_mainck_to_fastrc+0x2c>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401b54:	4a04      	ldr	r2, [pc, #16]	; (401b68 <pmc_switch_mainck_to_fastrc+0x48>)
  401b56:	6a13      	ldr	r3, [r2, #32]
  401b58:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401b60:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401b64:	6213      	str	r3, [r2, #32]
  401b66:	4770      	bx	lr
  401b68:	400e0400 	.word	0x400e0400

00401b6c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401b6c:	4b02      	ldr	r3, [pc, #8]	; (401b78 <pmc_osc_is_ready_mainck+0xc>)
  401b6e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b70:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401b74:	4770      	bx	lr
  401b76:	bf00      	nop
  401b78:	400e0400 	.word	0x400e0400

00401b7c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401b7c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401b80:	4b01      	ldr	r3, [pc, #4]	; (401b88 <pmc_disable_pllack+0xc>)
  401b82:	629a      	str	r2, [r3, #40]	; 0x28
  401b84:	4770      	bx	lr
  401b86:	bf00      	nop
  401b88:	400e0400 	.word	0x400e0400

00401b8c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401b8c:	4b02      	ldr	r3, [pc, #8]	; (401b98 <pmc_is_locked_pllack+0xc>)
  401b8e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b90:	f000 0002 	and.w	r0, r0, #2
  401b94:	4770      	bx	lr
  401b96:	bf00      	nop
  401b98:	400e0400 	.word	0x400e0400

00401b9c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b9c:	e7fe      	b.n	401b9c <Dummy_Handler>
  401b9e:	bf00      	nop

00401ba0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401ba0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401ba2:	4b19      	ldr	r3, [pc, #100]	; (401c08 <Reset_Handler+0x68>)
  401ba4:	4a19      	ldr	r2, [pc, #100]	; (401c0c <Reset_Handler+0x6c>)
  401ba6:	429a      	cmp	r2, r3
  401ba8:	d003      	beq.n	401bb2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401baa:	4b19      	ldr	r3, [pc, #100]	; (401c10 <Reset_Handler+0x70>)
  401bac:	4a16      	ldr	r2, [pc, #88]	; (401c08 <Reset_Handler+0x68>)
  401bae:	429a      	cmp	r2, r3
  401bb0:	d304      	bcc.n	401bbc <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401bb2:	4b18      	ldr	r3, [pc, #96]	; (401c14 <Reset_Handler+0x74>)
  401bb4:	4a18      	ldr	r2, [pc, #96]	; (401c18 <Reset_Handler+0x78>)
  401bb6:	429a      	cmp	r2, r3
  401bb8:	d30f      	bcc.n	401bda <Reset_Handler+0x3a>
  401bba:	e01a      	b.n	401bf2 <Reset_Handler+0x52>
  401bbc:	4912      	ldr	r1, [pc, #72]	; (401c08 <Reset_Handler+0x68>)
  401bbe:	4b17      	ldr	r3, [pc, #92]	; (401c1c <Reset_Handler+0x7c>)
  401bc0:	1a5b      	subs	r3, r3, r1
  401bc2:	f023 0303 	bic.w	r3, r3, #3
  401bc6:	3304      	adds	r3, #4
  401bc8:	4a10      	ldr	r2, [pc, #64]	; (401c0c <Reset_Handler+0x6c>)
  401bca:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  401bcc:	f852 0b04 	ldr.w	r0, [r2], #4
  401bd0:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401bd4:	429a      	cmp	r2, r3
  401bd6:	d1f9      	bne.n	401bcc <Reset_Handler+0x2c>
  401bd8:	e7eb      	b.n	401bb2 <Reset_Handler+0x12>
  401bda:	4b11      	ldr	r3, [pc, #68]	; (401c20 <Reset_Handler+0x80>)
  401bdc:	4a11      	ldr	r2, [pc, #68]	; (401c24 <Reset_Handler+0x84>)
  401bde:	1ad2      	subs	r2, r2, r3
  401be0:	f022 0203 	bic.w	r2, r2, #3
  401be4:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401be6:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401be8:	2100      	movs	r1, #0
  401bea:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401bee:	4293      	cmp	r3, r2
  401bf0:	d1fb      	bne.n	401bea <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401bf2:	4a0d      	ldr	r2, [pc, #52]	; (401c28 <Reset_Handler+0x88>)
  401bf4:	4b0d      	ldr	r3, [pc, #52]	; (401c2c <Reset_Handler+0x8c>)
  401bf6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401bfa:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  401bfc:	4b0c      	ldr	r3, [pc, #48]	; (401c30 <Reset_Handler+0x90>)
  401bfe:	4798      	blx	r3

	/* Branch to main function */
	main();
  401c00:	4b0c      	ldr	r3, [pc, #48]	; (401c34 <Reset_Handler+0x94>)
  401c02:	4798      	blx	r3
  401c04:	e7fe      	b.n	401c04 <Reset_Handler+0x64>
  401c06:	bf00      	nop
  401c08:	20000000 	.word	0x20000000
  401c0c:	004026a4 	.word	0x004026a4
  401c10:	20000660 	.word	0x20000660
  401c14:	20000730 	.word	0x20000730
  401c18:	20000660 	.word	0x20000660
  401c1c:	2000065f 	.word	0x2000065f
  401c20:	20000664 	.word	0x20000664
  401c24:	20000733 	.word	0x20000733
  401c28:	e000ed00 	.word	0xe000ed00
  401c2c:	00400000 	.word	0x00400000
  401c30:	00402535 	.word	0x00402535
  401c34:	00401f29 	.word	0x00401f29

00401c38 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  401c38:	4b3c      	ldr	r3, [pc, #240]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c3c:	f003 0303 	and.w	r3, r3, #3
  401c40:	2b01      	cmp	r3, #1
  401c42:	d00f      	beq.n	401c64 <SystemCoreClockUpdate+0x2c>
  401c44:	b113      	cbz	r3, 401c4c <SystemCoreClockUpdate+0x14>
  401c46:	2b02      	cmp	r3, #2
  401c48:	d029      	beq.n	401c9e <SystemCoreClockUpdate+0x66>
  401c4a:	e057      	b.n	401cfc <SystemCoreClockUpdate+0xc4>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401c4c:	4b38      	ldr	r3, [pc, #224]	; (401d30 <SystemCoreClockUpdate+0xf8>)
  401c4e:	695b      	ldr	r3, [r3, #20]
  401c50:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401c54:	bf14      	ite	ne
  401c56:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401c5a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401c5e:	4b35      	ldr	r3, [pc, #212]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401c60:	601a      	str	r2, [r3, #0]
  401c62:	e04b      	b.n	401cfc <SystemCoreClockUpdate+0xc4>
		}
		break;

	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401c64:	4b31      	ldr	r3, [pc, #196]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401c66:	6a1b      	ldr	r3, [r3, #32]
  401c68:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c6c:	d003      	beq.n	401c76 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c6e:	4a32      	ldr	r2, [pc, #200]	; (401d38 <SystemCoreClockUpdate+0x100>)
  401c70:	4b30      	ldr	r3, [pc, #192]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401c72:	601a      	str	r2, [r3, #0]
  401c74:	e042      	b.n	401cfc <SystemCoreClockUpdate+0xc4>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c76:	4a31      	ldr	r2, [pc, #196]	; (401d3c <SystemCoreClockUpdate+0x104>)
  401c78:	4b2e      	ldr	r3, [pc, #184]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401c7a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401c7c:	4b2b      	ldr	r3, [pc, #172]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401c7e:	6a1b      	ldr	r3, [r3, #32]
  401c80:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c84:	2b10      	cmp	r3, #16
  401c86:	d002      	beq.n	401c8e <SystemCoreClockUpdate+0x56>
  401c88:	2b20      	cmp	r3, #32
  401c8a:	d004      	beq.n	401c96 <SystemCoreClockUpdate+0x5e>
  401c8c:	e036      	b.n	401cfc <SystemCoreClockUpdate+0xc4>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;

			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401c8e:	4a2c      	ldr	r2, [pc, #176]	; (401d40 <SystemCoreClockUpdate+0x108>)
  401c90:	4b28      	ldr	r3, [pc, #160]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401c92:	601a      	str	r2, [r3, #0]
				break;
  401c94:	e032      	b.n	401cfc <SystemCoreClockUpdate+0xc4>

			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401c96:	4a28      	ldr	r2, [pc, #160]	; (401d38 <SystemCoreClockUpdate+0x100>)
  401c98:	4b26      	ldr	r3, [pc, #152]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401c9a:	601a      	str	r2, [r3, #0]
				break;
  401c9c:	e02e      	b.n	401cfc <SystemCoreClockUpdate+0xc4>
			}
		}
		break;

	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401c9e:	4b23      	ldr	r3, [pc, #140]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401ca0:	6a1b      	ldr	r3, [r3, #32]
  401ca2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401ca6:	d003      	beq.n	401cb0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401ca8:	4a23      	ldr	r2, [pc, #140]	; (401d38 <SystemCoreClockUpdate+0x100>)
  401caa:	4b22      	ldr	r3, [pc, #136]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401cac:	601a      	str	r2, [r3, #0]
  401cae:	e012      	b.n	401cd6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401cb0:	4a22      	ldr	r2, [pc, #136]	; (401d3c <SystemCoreClockUpdate+0x104>)
  401cb2:	4b20      	ldr	r3, [pc, #128]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401cb4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401cb6:	4b1d      	ldr	r3, [pc, #116]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401cb8:	6a1b      	ldr	r3, [r3, #32]
  401cba:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401cbe:	2b10      	cmp	r3, #16
  401cc0:	d002      	beq.n	401cc8 <SystemCoreClockUpdate+0x90>
  401cc2:	2b20      	cmp	r3, #32
  401cc4:	d004      	beq.n	401cd0 <SystemCoreClockUpdate+0x98>
  401cc6:	e006      	b.n	401cd6 <SystemCoreClockUpdate+0x9e>
				/* So the 4MHz RC selection is forbidden */
				Assert(false);
				break;

			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401cc8:	4a1d      	ldr	r2, [pc, #116]	; (401d40 <SystemCoreClockUpdate+0x108>)
  401cca:	4b1a      	ldr	r3, [pc, #104]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401ccc:	601a      	str	r2, [r3, #0]
				break;
  401cce:	e002      	b.n	401cd6 <SystemCoreClockUpdate+0x9e>

			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401cd0:	4a19      	ldr	r2, [pc, #100]	; (401d38 <SystemCoreClockUpdate+0x100>)
  401cd2:	4b18      	ldr	r3, [pc, #96]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401cd4:	601a      	str	r2, [r3, #0]
			default:
				break;
			}
		}

		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401cd6:	4b15      	ldr	r3, [pc, #84]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cda:	f003 0303 	and.w	r3, r3, #3
  401cde:	2b02      	cmp	r3, #2
  401ce0:	d10c      	bne.n	401cfc <SystemCoreClockUpdate+0xc4>
				PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *=
					((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401ce2:	4a12      	ldr	r2, [pc, #72]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401ce4:	6a93      	ldr	r3, [r2, #40]	; 0x28
					>> CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401ce6:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401ce8:	4812      	ldr	r0, [pc, #72]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401cea:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401cee:	6803      	ldr	r3, [r0, #0]
  401cf0:	fb01 3303 	mla	r3, r1, r3, r3
  401cf4:	b2d2      	uxtb	r2, r2
  401cf6:	fbb3 f3f2 	udiv	r3, r3, r2
  401cfa:	6003      	str	r3, [r0, #0]

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401cfc:	4b0b      	ldr	r3, [pc, #44]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d00:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d04:	2b70      	cmp	r3, #112	; 0x70
  401d06:	d107      	bne.n	401d18 <SystemCoreClockUpdate+0xe0>
		SystemCoreClock /= 3U;
  401d08:	4a0a      	ldr	r2, [pc, #40]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401d0a:	6813      	ldr	r3, [r2, #0]
  401d0c:	490d      	ldr	r1, [pc, #52]	; (401d44 <SystemCoreClockUpdate+0x10c>)
  401d0e:	fba1 1303 	umull	r1, r3, r1, r3
  401d12:	085b      	lsrs	r3, r3, #1
  401d14:	6013      	str	r3, [r2, #0]
  401d16:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  401d18:	4b04      	ldr	r3, [pc, #16]	; (401d2c <SystemCoreClockUpdate+0xf4>)
  401d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d1c:	4905      	ldr	r1, [pc, #20]	; (401d34 <SystemCoreClockUpdate+0xfc>)
  401d1e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401d22:	680b      	ldr	r3, [r1, #0]
  401d24:	40d3      	lsrs	r3, r2
  401d26:	600b      	str	r3, [r1, #0]
  401d28:	4770      	bx	lr
  401d2a:	bf00      	nop
  401d2c:	400e0400 	.word	0x400e0400
  401d30:	400e1410 	.word	0x400e1410
  401d34:	20000234 	.word	0x20000234
  401d38:	00b71b00 	.word	0x00b71b00
  401d3c:	003d0900 	.word	0x003d0900
  401d40:	007a1200 	.word	0x007a1200
  401d44:	aaaaaaab 	.word	0xaaaaaaab

00401d48 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  401d48:	4b0f      	ldr	r3, [pc, #60]	; (401d88 <system_init_flash+0x40>)
  401d4a:	4298      	cmp	r0, r3
  401d4c:	d804      	bhi.n	401d58 <system_init_flash+0x10>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d4e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d52:	4b0e      	ldr	r3, [pc, #56]	; (401d8c <system_init_flash+0x44>)
  401d54:	601a      	str	r2, [r3, #0]
  401d56:	4770      	bx	lr
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  401d58:	4b0d      	ldr	r3, [pc, #52]	; (401d90 <system_init_flash+0x48>)
  401d5a:	4298      	cmp	r0, r3
  401d5c:	d803      	bhi.n	401d66 <system_init_flash+0x1e>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d5e:	4a0d      	ldr	r2, [pc, #52]	; (401d94 <system_init_flash+0x4c>)
  401d60:	4b0a      	ldr	r3, [pc, #40]	; (401d8c <system_init_flash+0x44>)
  401d62:	601a      	str	r2, [r3, #0]
  401d64:	4770      	bx	lr
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  401d66:	4b0c      	ldr	r3, [pc, #48]	; (401d98 <system_init_flash+0x50>)
  401d68:	4298      	cmp	r0, r3
  401d6a:	d803      	bhi.n	401d74 <system_init_flash+0x2c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d6c:	4a0b      	ldr	r2, [pc, #44]	; (401d9c <system_init_flash+0x54>)
  401d6e:	4b07      	ldr	r3, [pc, #28]	; (401d8c <system_init_flash+0x44>)
  401d70:	601a      	str	r2, [r3, #0]
  401d72:	4770      	bx	lr
			} else {
				if (ul_clk < CHIP_FREQ_FWS_3) {
  401d74:	4b0a      	ldr	r3, [pc, #40]	; (401da0 <system_init_flash+0x58>)
  401d76:	4298      	cmp	r0, r3
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d78:	bf94      	ite	ls
  401d7a:	4a0a      	ldrls	r2, [pc, #40]	; (401da4 <system_init_flash+0x5c>)
				} else {
					EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d7c:	f04f 2204 	movhi.w	r2, #67109888	; 0x4000400
  401d80:	4b02      	ldr	r3, [pc, #8]	; (401d8c <system_init_flash+0x44>)
  401d82:	601a      	str	r2, [r3, #0]
  401d84:	4770      	bx	lr
  401d86:	bf00      	nop
  401d88:	01312cff 	.word	0x01312cff
  401d8c:	400e0a00 	.word	0x400e0a00
  401d90:	026259ff 	.word	0x026259ff
  401d94:	04000100 	.word	0x04000100
  401d98:	039386ff 	.word	0x039386ff
  401d9c:	04000200 	.word	0x04000200
  401da0:	04c4b3ff 	.word	0x04c4b3ff
  401da4:	04000300 	.word	0x04000300

00401da8 <init_IO_int>:
 #define MAX7314_slaveAddress (uint8_t) 0b0100000 //7bit address when AD0 = GND

 void init_IO_int(){

	//enable clock for PIOB
	REG_PMC_PCER0 |= PMC_PCER0_PID12;
  401da8:	4a1a      	ldr	r2, [pc, #104]	; (401e14 <init_IO_int+0x6c>)
  401daa:	6813      	ldr	r3, [r2, #0]
  401dac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401db0:	6013      	str	r3, [r2, #0]

	//Set up PB10 as Button IO Expander Input
	REG_PIOB_PER |= PIO_PER_P10; //enable PIO controller
  401db2:	f502 623f 	add.w	r2, r2, #3056	; 0xbf0
  401db6:	6813      	ldr	r3, [r2, #0]
  401db8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401dbc:	6013      	str	r3, [r2, #0]
	REG_PIOB_ODR |= PIO_ODR_P10; //disable output
  401dbe:	3214      	adds	r2, #20
  401dc0:	6813      	ldr	r3, [r2, #0]
  401dc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401dc6:	6013      	str	r3, [r2, #0]
	REG_PIOB_PPDDR |= PIO_PPDDR_P10; //disable pull-down resistor
  401dc8:	327c      	adds	r2, #124	; 0x7c
  401dca:	6813      	ldr	r3, [r2, #0]
  401dcc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401dd0:	6013      	str	r3, [r2, #0]
	REG_PIOB_PUER |= PIO_PUER_P10;	//enable pull-up resistor
  401dd2:	3a2c      	subs	r2, #44	; 0x2c
  401dd4:	6813      	ldr	r3, [r2, #0]
  401dd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401dda:	6013      	str	r3, [r2, #0]
	REG_PIOB_IFSCER |= PIO_IFSCER_P10; //turn on slow clock debounce
  401ddc:	3220      	adds	r2, #32
  401dde:	6813      	ldr	r3, [r2, #0]
  401de0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401de4:	6013      	str	r3, [r2, #0]
	REG_PIOB_IFER |= PIO_IFER_P10;	//start debounce filter
  401de6:	3a64      	subs	r2, #100	; 0x64
  401de8:	6813      	ldr	r3, [r2, #0]
  401dea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401dee:	6013      	str	r3, [r2, #0]

	uint32_t flag_clear = REG_PIOB_ISR;	//clear left over interrupt flags
  401df0:	4b09      	ldr	r3, [pc, #36]	; (401e18 <init_IO_int+0x70>)
  401df2:	681b      	ldr	r3, [r3, #0]

	//Enable interrupts for PB10
	REG_PIOB_IER |= PIO_IER_P10;			//enable falling edge change interrupt
  401df4:	3220      	adds	r2, #32
  401df6:	6813      	ldr	r3, [r2, #0]
  401df8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401dfc:	6013      	str	r3, [r2, #0]
	REG_PIOB_FELLSR |= PIO_FELLSR_P10;
  401dfe:	3290      	adds	r2, #144	; 0x90
  401e00:	6813      	ldr	r3, [r2, #0]
  401e02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401e06:	6013      	str	r3, [r2, #0]
  401e08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401e0c:	4b03      	ldr	r3, [pc, #12]	; (401e1c <init_IO_int+0x74>)
  401e0e:	601a      	str	r2, [r3, #0]
  401e10:	4770      	bx	lr
  401e12:	bf00      	nop
  401e14:	400e0410 	.word	0x400e0410
  401e18:	400e104c 	.word	0x400e104c
  401e1c:	e000e100 	.word	0xe000e100

00401e20 <i2c_init>:

 }

 void i2c_init(){

	REG_TWI0_CR = TWI_CR_SWRST;
  401e20:	4b12      	ldr	r3, [pc, #72]	; (401e6c <i2c_init+0x4c>)
  401e22:	2280      	movs	r2, #128	; 0x80
  401e24:	601a      	str	r2, [r3, #0]

	//enable peripheral clock for i2c using TWI0
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  401e26:	4912      	ldr	r1, [pc, #72]	; (401e70 <i2c_init+0x50>)
  401e28:	680a      	ldr	r2, [r1, #0]
  401e2a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
  401e2e:	600a      	str	r2, [r1, #0]

	//disable GPIO control of i2c pins
	REG_PIOA_PDR |= PIO_PDR_P3;
  401e30:	4a10      	ldr	r2, [pc, #64]	; (401e74 <i2c_init+0x54>)
  401e32:	6811      	ldr	r1, [r2, #0]
  401e34:	f041 0108 	orr.w	r1, r1, #8
  401e38:	6011      	str	r1, [r2, #0]
	REG_PIOA_PDR |= PIO_PDR_P4;
  401e3a:	6811      	ldr	r1, [r2, #0]
  401e3c:	f041 0110 	orr.w	r1, r1, #16
  401e40:	6011      	str	r1, [r2, #0]

	// tlow = ((CLDIV * 2^CKDIV) + 4) * Tper
	// thigh = ((CHDIV * 2^CKDIV) + 4) * Tper
	// thigh = tlow => 400kHz (supposedly...)
	//set TWI0 clock to 400kHz (supported by IO expander)
	REG_TWI0_CWGR |= TWI_CWGR_CLDIV(121);
  401e42:	f5a2 2248 	sub.w	r2, r2, #819200	; 0xc8000
  401e46:	f6a2 52f4 	subw	r2, r2, #3572	; 0xdf4
  401e4a:	6811      	ldr	r1, [r2, #0]
  401e4c:	f041 0179 	orr.w	r1, r1, #121	; 0x79
  401e50:	6011      	str	r1, [r2, #0]
	REG_TWI0_CWGR |= TWI_CWGR_CHDIV(121);
  401e52:	6811      	ldr	r1, [r2, #0]
  401e54:	f441 41f2 	orr.w	r1, r1, #30976	; 0x7900
  401e58:	6011      	str	r1, [r2, #0]

	//disable slave mode & enable master mode
	REG_TWI0_CR |= TWI_CR_SVDIS;
  401e5a:	681a      	ldr	r2, [r3, #0]
  401e5c:	f042 0220 	orr.w	r2, r2, #32
  401e60:	601a      	str	r2, [r3, #0]
	REG_TWI0_CR |= TWI_CR_MSEN;
  401e62:	681a      	ldr	r2, [r3, #0]
  401e64:	f042 0204 	orr.w	r2, r2, #4
  401e68:	601a      	str	r2, [r3, #0]
  401e6a:	4770      	bx	lr
  401e6c:	40018000 	.word	0x40018000
  401e70:	400e0410 	.word	0x400e0410
  401e74:	400e0e04 	.word	0x400e0e04

00401e78 <config_MAX7314>:
		
	 }

 }

 void config_MAX7314(){
  401e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e7c:	b088      	sub	sp, #32
	twi_packet_t packet_tx;
	uint8_t config_data[] = {MAX7314_configRegister, 0x08};
  401e7e:	4c14      	ldr	r4, [pc, #80]	; (401ed0 <config_MAX7314+0x58>)
  401e80:	8823      	ldrh	r3, [r4, #0]
  401e82:	f8ad 3008 	strh.w	r3, [sp, #8]

	/* Configure the Chip Config Register */
	packet_tx.chip        = 0b0100000;
  401e86:	f04f 0820 	mov.w	r8, #32
  401e8a:	f88d 801c 	strb.w	r8, [sp, #28]
	packet_tx.addr_length = 0;
  401e8e:	2700      	movs	r7, #0
  401e90:	9704      	str	r7, [sp, #16]
	packet_tx.buffer      = (uint8_t *) config_data;
  401e92:	ab02      	add	r3, sp, #8
  401e94:	9305      	str	r3, [sp, #20]
	packet_tx.length      = 2;
  401e96:	2302      	movs	r3, #2
  401e98:	9306      	str	r3, [sp, #24]
	twi_master_write(BOARD_BASE_TWI, &packet_tx);
  401e9a:	4e0e      	ldr	r6, [pc, #56]	; (401ed4 <config_MAX7314+0x5c>)
  401e9c:	a903      	add	r1, sp, #12
  401e9e:	4630      	mov	r0, r6
  401ea0:	4d0d      	ldr	r5, [pc, #52]	; (401ed8 <config_MAX7314+0x60>)
  401ea2:	47a8      	blx	r5


	uint8_t port_data_write[] = {MAX7314_portConfigRegisterLow, 0xFF, 0xFF};
  401ea4:	aa01      	add	r2, sp, #4
  401ea6:	4623      	mov	r3, r4
  401ea8:	f833 1f04 	ldrh.w	r1, [r3, #4]!
  401eac:	789b      	ldrb	r3, [r3, #2]
  401eae:	f8ad 1004 	strh.w	r1, [sp, #4]
  401eb2:	f88d 3006 	strb.w	r3, [sp, #6]

	/* Configure the Chip Ports as Inputs */
	packet_tx.chip        = 0b0100000;
  401eb6:	f88d 801c 	strb.w	r8, [sp, #28]
	packet_tx.addr_length = 0;
  401eba:	9704      	str	r7, [sp, #16]
	packet_tx.buffer      = (uint8_t *) port_data_write;
  401ebc:	9205      	str	r2, [sp, #20]
	packet_tx.length      = 3;
  401ebe:	2303      	movs	r3, #3
  401ec0:	9306      	str	r3, [sp, #24]
	twi_master_write(BOARD_BASE_TWI, &packet_tx);
  401ec2:	a903      	add	r1, sp, #12
  401ec4:	4630      	mov	r0, r6
  401ec6:	47a8      	blx	r5
 }
  401ec8:	b008      	add	sp, #32
  401eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ece:	bf00      	nop
  401ed0:	00402670 	.word	0x00402670
  401ed4:	40018000 	.word	0x40018000
  401ed8:	004002c1 	.word	0x004002c1

00401edc <read_MAX7314>:

 void read_MAX7314(uint8_t *data){
  401edc:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ede:	b08d      	sub	sp, #52	; 0x34
  401ee0:	4607      	mov	r7, r0
	/* Data Packets for tx/rx */
	twi_packet_t packet_rx, packet_tx;
	uint8_t port_addr[] = {MAX7314_inputPortLow};
  401ee2:	2400      	movs	r4, #0
  401ee4:	f88d 4004 	strb.w	r4, [sp, #4]

	
	/* Write the command byte address to be the Low byte of the Input Port */
	packet_tx.chip        = 0b0100000;
  401ee8:	2620      	movs	r6, #32
  401eea:	f88d 6018 	strb.w	r6, [sp, #24]
	packet_tx.addr_length = 0;
  401eee:	9403      	str	r4, [sp, #12]
	packet_tx.buffer      = (uint8_t *) port_addr;
  401ef0:	ab01      	add	r3, sp, #4
  401ef2:	9304      	str	r3, [sp, #16]
	packet_tx.length      = 1;
  401ef4:	2301      	movs	r3, #1
  401ef6:	9305      	str	r3, [sp, #20]
	twi_master_write(BOARD_BASE_TWI, &packet_tx);
  401ef8:	4d08      	ldr	r5, [pc, #32]	; (401f1c <read_MAX7314+0x40>)
  401efa:	a902      	add	r1, sp, #8
  401efc:	4628      	mov	r0, r5
  401efe:	4b08      	ldr	r3, [pc, #32]	; (401f20 <read_MAX7314+0x44>)
  401f00:	4798      	blx	r3


	/* Read Data from the Low and High Input Ports */
	packet_rx.chip        = 0b0100000;
  401f02:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	packet_rx.addr_length = 0;
  401f06:	9408      	str	r4, [sp, #32]
	packet_rx.buffer      = data;
  401f08:	9709      	str	r7, [sp, #36]	; 0x24
	packet_rx.length      = 2;
  401f0a:	2302      	movs	r3, #2
  401f0c:	930a      	str	r3, [sp, #40]	; 0x28
	twi_master_read(BOARD_BASE_TWI, &packet_rx);
  401f0e:	a907      	add	r1, sp, #28
  401f10:	4628      	mov	r0, r5
  401f12:	4b04      	ldr	r3, [pc, #16]	; (401f24 <read_MAX7314+0x48>)
  401f14:	4798      	blx	r3


 }
  401f16:	b00d      	add	sp, #52	; 0x34
  401f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401f1a:	bf00      	nop
  401f1c:	40018000 	.word	0x40018000
  401f20:	004002c1 	.word	0x004002c1
  401f24:	004001e1 	.word	0x004001e1

00401f28 <main>:

void config_MAX7314(void);
void read_MAX7314(uint8_t *port_data);

int main (void)
{
  401f28:	b508      	push	{r3, lr}
	sysclk_init();				//initialize system clock
  401f2a:	4b19      	ldr	r3, [pc, #100]	; (401f90 <main+0x68>)
  401f2c:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS; //disable watchdog timer
  401f2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401f32:	4b18      	ldr	r3, [pc, #96]	; (401f94 <main+0x6c>)
  401f34:	605a      	str	r2, [r3, #4]

	board_init();				//board init (currently empty)
  401f36:	4b18      	ldr	r3, [pc, #96]	; (401f98 <main+0x70>)
  401f38:	4798      	blx	r3
	init_sequencer_controls();
  401f3a:	4b18      	ldr	r3, [pc, #96]	; (401f9c <main+0x74>)
  401f3c:	4798      	blx	r3

	SPI_led_init();
  401f3e:	4b18      	ldr	r3, [pc, #96]	; (401fa0 <main+0x78>)
  401f40:	4798      	blx	r3
	leds_update_display();
  401f42:	4b18      	ldr	r3, [pc, #96]	; (401fa4 <main+0x7c>)
  401f44:	4798      	blx	r3
	
	timers_init();				//initiate timer for Flashing LED on PA20
  401f46:	4b18      	ldr	r3, [pc, #96]	; (401fa8 <main+0x80>)
  401f48:	4798      	blx	r3
	update_timers(bpm);
  401f4a:	4b18      	ldr	r3, [pc, #96]	; (401fac <main+0x84>)
  401f4c:	8818      	ldrh	r0, [r3, #0]
  401f4e:	4b18      	ldr	r3, [pc, #96]	; (401fb0 <main+0x88>)
  401f50:	4798      	blx	r3
	
	ADC_init();
  401f52:	4b18      	ldr	r3, [pc, #96]	; (401fb4 <main+0x8c>)
  401f54:	4798      	blx	r3

	REG_PIOB_PER |= PIO_PER_P3; //enable PIO controller on PB3
  401f56:	4a18      	ldr	r2, [pc, #96]	; (401fb8 <main+0x90>)
  401f58:	6813      	ldr	r3, [r2, #0]
  401f5a:	f043 0308 	orr.w	r3, r3, #8
  401f5e:	6013      	str	r3, [r2, #0]
	REG_PIOB_OER |= PIO_PER_P3; //enable output on pin PB3
  401f60:	3210      	adds	r2, #16
  401f62:	6813      	ldr	r3, [r2, #0]
  401f64:	f043 0308 	orr.w	r3, r3, #8
  401f68:	6013      	str	r3, [r2, #0]
	REG_PIOB_SODR |= PIO_PER_P3; //set output high on PB3 as default
  401f6a:	3220      	adds	r2, #32
  401f6c:	6813      	ldr	r3, [r2, #0]
  401f6e:	f043 0308 	orr.w	r3, r3, #8
  401f72:	6013      	str	r3, [r2, #0]
	Encoder_init();				//initialize encoders
  401f74:	4b11      	ldr	r3, [pc, #68]	; (401fbc <main+0x94>)
  401f76:	4798      	blx	r3

	i2c_init();
  401f78:	4b11      	ldr	r3, [pc, #68]	; (401fc0 <main+0x98>)
  401f7a:	4798      	blx	r3
	display_init();
  401f7c:	4b11      	ldr	r3, [pc, #68]	; (401fc4 <main+0x9c>)
  401f7e:	4798      	blx	r3

	init_IO_int();
  401f80:	4b11      	ldr	r3, [pc, #68]	; (401fc8 <main+0xa0>)
  401f82:	4798      	blx	r3
	config_MAX7314();
  401f84:	4b11      	ldr	r3, [pc, #68]	; (401fcc <main+0xa4>)
  401f86:	4798      	blx	r3
	read_MAX7314(port_data);
  401f88:	4811      	ldr	r0, [pc, #68]	; (401fd0 <main+0xa8>)
  401f8a:	4b12      	ldr	r3, [pc, #72]	; (401fd4 <main+0xac>)
  401f8c:	4798      	blx	r3
  401f8e:	e7fe      	b.n	401f8e <main+0x66>
  401f90:	00401a55 	.word	0x00401a55
  401f94:	400e1450 	.word	0x400e1450
  401f98:	00401a51 	.word	0x00401a51
  401f9c:	0040165d 	.word	0x0040165d
  401fa0:	004017cd 	.word	0x004017cd
  401fa4:	00400fc1 	.word	0x00400fc1
  401fa8:	00401929 	.word	0x00401929
  401fac:	2000072c 	.word	0x2000072c
  401fb0:	00401991 	.word	0x00401991
  401fb4:	0040011d 	.word	0x0040011d
  401fb8:	400e1000 	.word	0x400e1000
  401fbc:	004005e5 	.word	0x004005e5
  401fc0:	00401e21 	.word	0x00401e21
  401fc4:	004004e5 	.word	0x004004e5
  401fc8:	00401da9 	.word	0x00401da9
  401fcc:	00401e79 	.word	0x00401e79
  401fd0:	20000720 	.word	0x20000720
  401fd4:	00401edd 	.word	0x00401edd

00401fd8 <PIOB_Handler>:
	}
}

 void PIOB_Handler(){

	 uint32_t status = REG_PIOB_ISR;	//read PIOB interrupt status & clear interrupt flags
  401fd8:	4b11      	ldr	r3, [pc, #68]	; (402020 <PIOB_Handler+0x48>)
  401fda:	681b      	ldr	r3, [r3, #0]
 
	 //check if Io expander interrupt was driven
	 if (status & PIO_ISR_P10){
  401fdc:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401fe0:	d01c      	beq.n	40201c <PIOB_Handler+0x44>
	while (1)
	{
	}
}

 void PIOB_Handler(){
  401fe2:	b510      	push	{r4, lr}

	 uint32_t status = REG_PIOB_ISR;	//read PIOB interrupt status & clear interrupt flags
 
	 //check if Io expander interrupt was driven
	 if (status & PIO_ISR_P10){
		read_MAX7314(temp_data);
  401fe4:	4c0f      	ldr	r4, [pc, #60]	; (402024 <PIOB_Handler+0x4c>)
  401fe6:	4620      	mov	r0, r4
  401fe8:	4b0f      	ldr	r3, [pc, #60]	; (402028 <PIOB_Handler+0x50>)
  401fea:	4798      	blx	r3

		if  ( !((temp_data[0] == 127) && (temp_data[1] == 255)) ){
  401fec:	7820      	ldrb	r0, [r4, #0]
  401fee:	287f      	cmp	r0, #127	; 0x7f
  401ff0:	d102      	bne.n	401ff8 <PIOB_Handler+0x20>
  401ff2:	7863      	ldrb	r3, [r4, #1]
  401ff4:	2bff      	cmp	r3, #255	; 0xff
  401ff6:	d010      	beq.n	40201a <PIOB_Handler+0x42>
			port_data[0] = temp_data[0];
  401ff8:	4b0c      	ldr	r3, [pc, #48]	; (40202c <PIOB_Handler+0x54>)
  401ffa:	7018      	strb	r0, [r3, #0]
			port_data[1] = temp_data[1];
  401ffc:	4a09      	ldr	r2, [pc, #36]	; (402024 <PIOB_Handler+0x4c>)
  401ffe:	7851      	ldrb	r1, [r2, #1]
  402000:	7059      	strb	r1, [r3, #1]

			count++;
  402002:	4a0b      	ldr	r2, [pc, #44]	; (402030 <PIOB_Handler+0x58>)
  402004:	7813      	ldrb	r3, [r2, #0]
  402006:	3301      	adds	r3, #1
  402008:	b2db      	uxtb	r3, r3
  40200a:	7013      	strb	r3, [r2, #0]
			if (count >= 2){
  40200c:	2b01      	cmp	r3, #1
  40200e:	d904      	bls.n	40201a <PIOB_Handler+0x42>
				led_toggle(port_data[0], port_data[1]);
  402010:	4b08      	ldr	r3, [pc, #32]	; (402034 <PIOB_Handler+0x5c>)
  402012:	4798      	blx	r3
				count = 0;
  402014:	2200      	movs	r2, #0
  402016:	4b06      	ldr	r3, [pc, #24]	; (402030 <PIOB_Handler+0x58>)
  402018:	701a      	strb	r2, [r3, #0]
  40201a:	bd10      	pop	{r4, pc}
  40201c:	4770      	bx	lr
  40201e:	bf00      	nop
  402020:	400e104c 	.word	0x400e104c
  402024:	2000071c 	.word	0x2000071c
  402028:	00401edd 	.word	0x00401edd
  40202c:	20000720 	.word	0x20000720
  402030:	2000071e 	.word	0x2000071e
  402034:	00401451 	.word	0x00401451

00402038 <__aeabi_frsub>:
  402038:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40203c:	e002      	b.n	402044 <__addsf3>
  40203e:	bf00      	nop

00402040 <__aeabi_fsub>:
  402040:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402044 <__addsf3>:
  402044:	0042      	lsls	r2, r0, #1
  402046:	bf1f      	itttt	ne
  402048:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40204c:	ea92 0f03 	teqne	r2, r3
  402050:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402054:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402058:	d06a      	beq.n	402130 <__addsf3+0xec>
  40205a:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40205e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402062:	bfc1      	itttt	gt
  402064:	18d2      	addgt	r2, r2, r3
  402066:	4041      	eorgt	r1, r0
  402068:	4048      	eorgt	r0, r1
  40206a:	4041      	eorgt	r1, r0
  40206c:	bfb8      	it	lt
  40206e:	425b      	neglt	r3, r3
  402070:	2b19      	cmp	r3, #25
  402072:	bf88      	it	hi
  402074:	4770      	bxhi	lr
  402076:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40207a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40207e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402082:	bf18      	it	ne
  402084:	4240      	negne	r0, r0
  402086:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40208a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40208e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402092:	bf18      	it	ne
  402094:	4249      	negne	r1, r1
  402096:	ea92 0f03 	teq	r2, r3
  40209a:	d03f      	beq.n	40211c <__addsf3+0xd8>
  40209c:	f1a2 0201 	sub.w	r2, r2, #1
  4020a0:	fa41 fc03 	asr.w	ip, r1, r3
  4020a4:	eb10 000c 	adds.w	r0, r0, ip
  4020a8:	f1c3 0320 	rsb	r3, r3, #32
  4020ac:	fa01 f103 	lsl.w	r1, r1, r3
  4020b0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4020b4:	d502      	bpl.n	4020bc <__addsf3+0x78>
  4020b6:	4249      	negs	r1, r1
  4020b8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4020bc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4020c0:	d313      	bcc.n	4020ea <__addsf3+0xa6>
  4020c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4020c6:	d306      	bcc.n	4020d6 <__addsf3+0x92>
  4020c8:	0840      	lsrs	r0, r0, #1
  4020ca:	ea4f 0131 	mov.w	r1, r1, rrx
  4020ce:	f102 0201 	add.w	r2, r2, #1
  4020d2:	2afe      	cmp	r2, #254	; 0xfe
  4020d4:	d251      	bcs.n	40217a <__addsf3+0x136>
  4020d6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4020da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4020de:	bf08      	it	eq
  4020e0:	f020 0001 	biceq.w	r0, r0, #1
  4020e4:	ea40 0003 	orr.w	r0, r0, r3
  4020e8:	4770      	bx	lr
  4020ea:	0049      	lsls	r1, r1, #1
  4020ec:	eb40 0000 	adc.w	r0, r0, r0
  4020f0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4020f4:	f1a2 0201 	sub.w	r2, r2, #1
  4020f8:	d1ed      	bne.n	4020d6 <__addsf3+0x92>
  4020fa:	fab0 fc80 	clz	ip, r0
  4020fe:	f1ac 0c08 	sub.w	ip, ip, #8
  402102:	ebb2 020c 	subs.w	r2, r2, ip
  402106:	fa00 f00c 	lsl.w	r0, r0, ip
  40210a:	bfaa      	itet	ge
  40210c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402110:	4252      	neglt	r2, r2
  402112:	4318      	orrge	r0, r3
  402114:	bfbc      	itt	lt
  402116:	40d0      	lsrlt	r0, r2
  402118:	4318      	orrlt	r0, r3
  40211a:	4770      	bx	lr
  40211c:	f092 0f00 	teq	r2, #0
  402120:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402124:	bf06      	itte	eq
  402126:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40212a:	3201      	addeq	r2, #1
  40212c:	3b01      	subne	r3, #1
  40212e:	e7b5      	b.n	40209c <__addsf3+0x58>
  402130:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402134:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402138:	bf18      	it	ne
  40213a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40213e:	d021      	beq.n	402184 <__addsf3+0x140>
  402140:	ea92 0f03 	teq	r2, r3
  402144:	d004      	beq.n	402150 <__addsf3+0x10c>
  402146:	f092 0f00 	teq	r2, #0
  40214a:	bf08      	it	eq
  40214c:	4608      	moveq	r0, r1
  40214e:	4770      	bx	lr
  402150:	ea90 0f01 	teq	r0, r1
  402154:	bf1c      	itt	ne
  402156:	2000      	movne	r0, #0
  402158:	4770      	bxne	lr
  40215a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40215e:	d104      	bne.n	40216a <__addsf3+0x126>
  402160:	0040      	lsls	r0, r0, #1
  402162:	bf28      	it	cs
  402164:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402168:	4770      	bx	lr
  40216a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40216e:	bf3c      	itt	cc
  402170:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402174:	4770      	bxcc	lr
  402176:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40217a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40217e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402182:	4770      	bx	lr
  402184:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402188:	bf16      	itet	ne
  40218a:	4608      	movne	r0, r1
  40218c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402190:	4601      	movne	r1, r0
  402192:	0242      	lsls	r2, r0, #9
  402194:	bf06      	itte	eq
  402196:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40219a:	ea90 0f01 	teqeq	r0, r1
  40219e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4021a2:	4770      	bx	lr

004021a4 <__aeabi_ui2f>:
  4021a4:	f04f 0300 	mov.w	r3, #0
  4021a8:	e004      	b.n	4021b4 <__aeabi_i2f+0x8>
  4021aa:	bf00      	nop

004021ac <__aeabi_i2f>:
  4021ac:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4021b0:	bf48      	it	mi
  4021b2:	4240      	negmi	r0, r0
  4021b4:	ea5f 0c00 	movs.w	ip, r0
  4021b8:	bf08      	it	eq
  4021ba:	4770      	bxeq	lr
  4021bc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4021c0:	4601      	mov	r1, r0
  4021c2:	f04f 0000 	mov.w	r0, #0
  4021c6:	e01c      	b.n	402202 <__aeabi_l2f+0x2a>

004021c8 <__aeabi_ul2f>:
  4021c8:	ea50 0201 	orrs.w	r2, r0, r1
  4021cc:	bf08      	it	eq
  4021ce:	4770      	bxeq	lr
  4021d0:	f04f 0300 	mov.w	r3, #0
  4021d4:	e00a      	b.n	4021ec <__aeabi_l2f+0x14>
  4021d6:	bf00      	nop

004021d8 <__aeabi_l2f>:
  4021d8:	ea50 0201 	orrs.w	r2, r0, r1
  4021dc:	bf08      	it	eq
  4021de:	4770      	bxeq	lr
  4021e0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4021e4:	d502      	bpl.n	4021ec <__aeabi_l2f+0x14>
  4021e6:	4240      	negs	r0, r0
  4021e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4021ec:	ea5f 0c01 	movs.w	ip, r1
  4021f0:	bf02      	ittt	eq
  4021f2:	4684      	moveq	ip, r0
  4021f4:	4601      	moveq	r1, r0
  4021f6:	2000      	moveq	r0, #0
  4021f8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4021fc:	bf08      	it	eq
  4021fe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402202:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402206:	fabc f28c 	clz	r2, ip
  40220a:	3a08      	subs	r2, #8
  40220c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402210:	db10      	blt.n	402234 <__aeabi_l2f+0x5c>
  402212:	fa01 fc02 	lsl.w	ip, r1, r2
  402216:	4463      	add	r3, ip
  402218:	fa00 fc02 	lsl.w	ip, r0, r2
  40221c:	f1c2 0220 	rsb	r2, r2, #32
  402220:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402224:	fa20 f202 	lsr.w	r2, r0, r2
  402228:	eb43 0002 	adc.w	r0, r3, r2
  40222c:	bf08      	it	eq
  40222e:	f020 0001 	biceq.w	r0, r0, #1
  402232:	4770      	bx	lr
  402234:	f102 0220 	add.w	r2, r2, #32
  402238:	fa01 fc02 	lsl.w	ip, r1, r2
  40223c:	f1c2 0220 	rsb	r2, r2, #32
  402240:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402244:	fa21 f202 	lsr.w	r2, r1, r2
  402248:	eb43 0002 	adc.w	r0, r3, r2
  40224c:	bf08      	it	eq
  40224e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402252:	4770      	bx	lr

00402254 <__aeabi_fmul>:
  402254:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402258:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40225c:	bf1e      	ittt	ne
  40225e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402262:	ea92 0f0c 	teqne	r2, ip
  402266:	ea93 0f0c 	teqne	r3, ip
  40226a:	d06f      	beq.n	40234c <__aeabi_fmul+0xf8>
  40226c:	441a      	add	r2, r3
  40226e:	ea80 0c01 	eor.w	ip, r0, r1
  402272:	0240      	lsls	r0, r0, #9
  402274:	bf18      	it	ne
  402276:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40227a:	d01e      	beq.n	4022ba <__aeabi_fmul+0x66>
  40227c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402280:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402284:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402288:	fba0 3101 	umull	r3, r1, r0, r1
  40228c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402290:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402294:	bf3e      	ittt	cc
  402296:	0049      	lslcc	r1, r1, #1
  402298:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40229c:	005b      	lslcc	r3, r3, #1
  40229e:	ea40 0001 	orr.w	r0, r0, r1
  4022a2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4022a6:	2afd      	cmp	r2, #253	; 0xfd
  4022a8:	d81d      	bhi.n	4022e6 <__aeabi_fmul+0x92>
  4022aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4022ae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4022b2:	bf08      	it	eq
  4022b4:	f020 0001 	biceq.w	r0, r0, #1
  4022b8:	4770      	bx	lr
  4022ba:	f090 0f00 	teq	r0, #0
  4022be:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4022c2:	bf08      	it	eq
  4022c4:	0249      	lsleq	r1, r1, #9
  4022c6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4022ca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  4022ce:	3a7f      	subs	r2, #127	; 0x7f
  4022d0:	bfc2      	ittt	gt
  4022d2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4022d6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4022da:	4770      	bxgt	lr
  4022dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4022e0:	f04f 0300 	mov.w	r3, #0
  4022e4:	3a01      	subs	r2, #1
  4022e6:	dc5d      	bgt.n	4023a4 <__aeabi_fmul+0x150>
  4022e8:	f112 0f19 	cmn.w	r2, #25
  4022ec:	bfdc      	itt	le
  4022ee:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4022f2:	4770      	bxle	lr
  4022f4:	f1c2 0200 	rsb	r2, r2, #0
  4022f8:	0041      	lsls	r1, r0, #1
  4022fa:	fa21 f102 	lsr.w	r1, r1, r2
  4022fe:	f1c2 0220 	rsb	r2, r2, #32
  402302:	fa00 fc02 	lsl.w	ip, r0, r2
  402306:	ea5f 0031 	movs.w	r0, r1, rrx
  40230a:	f140 0000 	adc.w	r0, r0, #0
  40230e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402312:	bf08      	it	eq
  402314:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402318:	4770      	bx	lr
  40231a:	f092 0f00 	teq	r2, #0
  40231e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402322:	bf02      	ittt	eq
  402324:	0040      	lsleq	r0, r0, #1
  402326:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40232a:	3a01      	subeq	r2, #1
  40232c:	d0f9      	beq.n	402322 <__aeabi_fmul+0xce>
  40232e:	ea40 000c 	orr.w	r0, r0, ip
  402332:	f093 0f00 	teq	r3, #0
  402336:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40233a:	bf02      	ittt	eq
  40233c:	0049      	lsleq	r1, r1, #1
  40233e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402342:	3b01      	subeq	r3, #1
  402344:	d0f9      	beq.n	40233a <__aeabi_fmul+0xe6>
  402346:	ea41 010c 	orr.w	r1, r1, ip
  40234a:	e78f      	b.n	40226c <__aeabi_fmul+0x18>
  40234c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402350:	ea92 0f0c 	teq	r2, ip
  402354:	bf18      	it	ne
  402356:	ea93 0f0c 	teqne	r3, ip
  40235a:	d00a      	beq.n	402372 <__aeabi_fmul+0x11e>
  40235c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402360:	bf18      	it	ne
  402362:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402366:	d1d8      	bne.n	40231a <__aeabi_fmul+0xc6>
  402368:	ea80 0001 	eor.w	r0, r0, r1
  40236c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402370:	4770      	bx	lr
  402372:	f090 0f00 	teq	r0, #0
  402376:	bf17      	itett	ne
  402378:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40237c:	4608      	moveq	r0, r1
  40237e:	f091 0f00 	teqne	r1, #0
  402382:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402386:	d014      	beq.n	4023b2 <__aeabi_fmul+0x15e>
  402388:	ea92 0f0c 	teq	r2, ip
  40238c:	d101      	bne.n	402392 <__aeabi_fmul+0x13e>
  40238e:	0242      	lsls	r2, r0, #9
  402390:	d10f      	bne.n	4023b2 <__aeabi_fmul+0x15e>
  402392:	ea93 0f0c 	teq	r3, ip
  402396:	d103      	bne.n	4023a0 <__aeabi_fmul+0x14c>
  402398:	024b      	lsls	r3, r1, #9
  40239a:	bf18      	it	ne
  40239c:	4608      	movne	r0, r1
  40239e:	d108      	bne.n	4023b2 <__aeabi_fmul+0x15e>
  4023a0:	ea80 0001 	eor.w	r0, r0, r1
  4023a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4023a8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4023ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4023b0:	4770      	bx	lr
  4023b2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4023b6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4023ba:	4770      	bx	lr

004023bc <__aeabi_fdiv>:
  4023bc:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4023c0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4023c4:	bf1e      	ittt	ne
  4023c6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4023ca:	ea92 0f0c 	teqne	r2, ip
  4023ce:	ea93 0f0c 	teqne	r3, ip
  4023d2:	d069      	beq.n	4024a8 <__aeabi_fdiv+0xec>
  4023d4:	eba2 0203 	sub.w	r2, r2, r3
  4023d8:	ea80 0c01 	eor.w	ip, r0, r1
  4023dc:	0249      	lsls	r1, r1, #9
  4023de:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4023e2:	d037      	beq.n	402454 <__aeabi_fdiv+0x98>
  4023e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4023e8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4023ec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4023f0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4023f4:	428b      	cmp	r3, r1
  4023f6:	bf38      	it	cc
  4023f8:	005b      	lslcc	r3, r3, #1
  4023fa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4023fe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402402:	428b      	cmp	r3, r1
  402404:	bf24      	itt	cs
  402406:	1a5b      	subcs	r3, r3, r1
  402408:	ea40 000c 	orrcs.w	r0, r0, ip
  40240c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402410:	bf24      	itt	cs
  402412:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402416:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40241a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40241e:	bf24      	itt	cs
  402420:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402424:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402428:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40242c:	bf24      	itt	cs
  40242e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402432:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402436:	011b      	lsls	r3, r3, #4
  402438:	bf18      	it	ne
  40243a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40243e:	d1e0      	bne.n	402402 <__aeabi_fdiv+0x46>
  402440:	2afd      	cmp	r2, #253	; 0xfd
  402442:	f63f af50 	bhi.w	4022e6 <__aeabi_fmul+0x92>
  402446:	428b      	cmp	r3, r1
  402448:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40244c:	bf08      	it	eq
  40244e:	f020 0001 	biceq.w	r0, r0, #1
  402452:	4770      	bx	lr
  402454:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402458:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40245c:	327f      	adds	r2, #127	; 0x7f
  40245e:	bfc2      	ittt	gt
  402460:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402464:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402468:	4770      	bxgt	lr
  40246a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40246e:	f04f 0300 	mov.w	r3, #0
  402472:	3a01      	subs	r2, #1
  402474:	e737      	b.n	4022e6 <__aeabi_fmul+0x92>
  402476:	f092 0f00 	teq	r2, #0
  40247a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40247e:	bf02      	ittt	eq
  402480:	0040      	lsleq	r0, r0, #1
  402482:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402486:	3a01      	subeq	r2, #1
  402488:	d0f9      	beq.n	40247e <__aeabi_fdiv+0xc2>
  40248a:	ea40 000c 	orr.w	r0, r0, ip
  40248e:	f093 0f00 	teq	r3, #0
  402492:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402496:	bf02      	ittt	eq
  402498:	0049      	lsleq	r1, r1, #1
  40249a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40249e:	3b01      	subeq	r3, #1
  4024a0:	d0f9      	beq.n	402496 <__aeabi_fdiv+0xda>
  4024a2:	ea41 010c 	orr.w	r1, r1, ip
  4024a6:	e795      	b.n	4023d4 <__aeabi_fdiv+0x18>
  4024a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4024ac:	ea92 0f0c 	teq	r2, ip
  4024b0:	d108      	bne.n	4024c4 <__aeabi_fdiv+0x108>
  4024b2:	0242      	lsls	r2, r0, #9
  4024b4:	f47f af7d 	bne.w	4023b2 <__aeabi_fmul+0x15e>
  4024b8:	ea93 0f0c 	teq	r3, ip
  4024bc:	f47f af70 	bne.w	4023a0 <__aeabi_fmul+0x14c>
  4024c0:	4608      	mov	r0, r1
  4024c2:	e776      	b.n	4023b2 <__aeabi_fmul+0x15e>
  4024c4:	ea93 0f0c 	teq	r3, ip
  4024c8:	d104      	bne.n	4024d4 <__aeabi_fdiv+0x118>
  4024ca:	024b      	lsls	r3, r1, #9
  4024cc:	f43f af4c 	beq.w	402368 <__aeabi_fmul+0x114>
  4024d0:	4608      	mov	r0, r1
  4024d2:	e76e      	b.n	4023b2 <__aeabi_fmul+0x15e>
  4024d4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4024d8:	bf18      	it	ne
  4024da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4024de:	d1ca      	bne.n	402476 <__aeabi_fdiv+0xba>
  4024e0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4024e4:	f47f af5c 	bne.w	4023a0 <__aeabi_fmul+0x14c>
  4024e8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4024ec:	f47f af3c 	bne.w	402368 <__aeabi_fmul+0x114>
  4024f0:	e75f      	b.n	4023b2 <__aeabi_fmul+0x15e>
  4024f2:	bf00      	nop

004024f4 <__aeabi_f2uiz>:
  4024f4:	0042      	lsls	r2, r0, #1
  4024f6:	d20e      	bcs.n	402516 <__aeabi_f2uiz+0x22>
  4024f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4024fc:	d30b      	bcc.n	402516 <__aeabi_f2uiz+0x22>
  4024fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
  402502:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  402506:	d409      	bmi.n	40251c <__aeabi_f2uiz+0x28>
  402508:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40250c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402510:	fa23 f002 	lsr.w	r0, r3, r2
  402514:	4770      	bx	lr
  402516:	f04f 0000 	mov.w	r0, #0
  40251a:	4770      	bx	lr
  40251c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  402520:	d101      	bne.n	402526 <__aeabi_f2uiz+0x32>
  402522:	0242      	lsls	r2, r0, #9
  402524:	d102      	bne.n	40252c <__aeabi_f2uiz+0x38>
  402526:	f04f 30ff 	mov.w	r0, #4294967295
  40252a:	4770      	bx	lr
  40252c:	f04f 0000 	mov.w	r0, #0
  402530:	4770      	bx	lr
  402532:	bf00      	nop

00402534 <__libc_init_array>:
  402534:	b570      	push	{r4, r5, r6, lr}
  402536:	4e0f      	ldr	r6, [pc, #60]	; (402574 <__libc_init_array+0x40>)
  402538:	4d0f      	ldr	r5, [pc, #60]	; (402578 <__libc_init_array+0x44>)
  40253a:	1b76      	subs	r6, r6, r5
  40253c:	10b6      	asrs	r6, r6, #2
  40253e:	bf18      	it	ne
  402540:	2400      	movne	r4, #0
  402542:	d005      	beq.n	402550 <__libc_init_array+0x1c>
  402544:	3401      	adds	r4, #1
  402546:	f855 3b04 	ldr.w	r3, [r5], #4
  40254a:	4798      	blx	r3
  40254c:	42a6      	cmp	r6, r4
  40254e:	d1f9      	bne.n	402544 <__libc_init_array+0x10>
  402550:	4e0a      	ldr	r6, [pc, #40]	; (40257c <__libc_init_array+0x48>)
  402552:	4d0b      	ldr	r5, [pc, #44]	; (402580 <__libc_init_array+0x4c>)
  402554:	1b76      	subs	r6, r6, r5
  402556:	f000 f893 	bl	402680 <_init>
  40255a:	10b6      	asrs	r6, r6, #2
  40255c:	bf18      	it	ne
  40255e:	2400      	movne	r4, #0
  402560:	d006      	beq.n	402570 <__libc_init_array+0x3c>
  402562:	3401      	adds	r4, #1
  402564:	f855 3b04 	ldr.w	r3, [r5], #4
  402568:	4798      	blx	r3
  40256a:	42a6      	cmp	r6, r4
  40256c:	d1f9      	bne.n	402562 <__libc_init_array+0x2e>
  40256e:	bd70      	pop	{r4, r5, r6, pc}
  402570:	bd70      	pop	{r4, r5, r6, pc}
  402572:	bf00      	nop
  402574:	0040268c 	.word	0x0040268c
  402578:	0040268c 	.word	0x0040268c
  40257c:	00402694 	.word	0x00402694
  402580:	0040268c 	.word	0x0040268c

00402584 <register_fini>:
  402584:	4b02      	ldr	r3, [pc, #8]	; (402590 <register_fini+0xc>)
  402586:	b113      	cbz	r3, 40258e <register_fini+0xa>
  402588:	4802      	ldr	r0, [pc, #8]	; (402594 <register_fini+0x10>)
  40258a:	f000 b805 	b.w	402598 <atexit>
  40258e:	4770      	bx	lr
  402590:	00000000 	.word	0x00000000
  402594:	004025a5 	.word	0x004025a5

00402598 <atexit>:
  402598:	2300      	movs	r3, #0
  40259a:	4601      	mov	r1, r0
  40259c:	461a      	mov	r2, r3
  40259e:	4618      	mov	r0, r3
  4025a0:	f000 b814 	b.w	4025cc <__register_exitproc>

004025a4 <__libc_fini_array>:
  4025a4:	b538      	push	{r3, r4, r5, lr}
  4025a6:	4d07      	ldr	r5, [pc, #28]	; (4025c4 <__libc_fini_array+0x20>)
  4025a8:	4c07      	ldr	r4, [pc, #28]	; (4025c8 <__libc_fini_array+0x24>)
  4025aa:	1b2c      	subs	r4, r5, r4
  4025ac:	10a4      	asrs	r4, r4, #2
  4025ae:	d005      	beq.n	4025bc <__libc_fini_array+0x18>
  4025b0:	3c01      	subs	r4, #1
  4025b2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4025b6:	4798      	blx	r3
  4025b8:	2c00      	cmp	r4, #0
  4025ba:	d1f9      	bne.n	4025b0 <__libc_fini_array+0xc>
  4025bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025c0:	f000 b868 	b.w	402694 <_fini>
  4025c4:	004026a4 	.word	0x004026a4
  4025c8:	004026a0 	.word	0x004026a0

004025cc <__register_exitproc>:
  4025cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4025d0:	4c25      	ldr	r4, [pc, #148]	; (402668 <__register_exitproc+0x9c>)
  4025d2:	6825      	ldr	r5, [r4, #0]
  4025d4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4025d8:	4606      	mov	r6, r0
  4025da:	4688      	mov	r8, r1
  4025dc:	4692      	mov	sl, r2
  4025de:	4699      	mov	r9, r3
  4025e0:	b3c4      	cbz	r4, 402654 <__register_exitproc+0x88>
  4025e2:	6860      	ldr	r0, [r4, #4]
  4025e4:	281f      	cmp	r0, #31
  4025e6:	dc17      	bgt.n	402618 <__register_exitproc+0x4c>
  4025e8:	1c43      	adds	r3, r0, #1
  4025ea:	b176      	cbz	r6, 40260a <__register_exitproc+0x3e>
  4025ec:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4025f0:	2201      	movs	r2, #1
  4025f2:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4025f6:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4025fa:	4082      	lsls	r2, r0
  4025fc:	4311      	orrs	r1, r2
  4025fe:	2e02      	cmp	r6, #2
  402600:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  402604:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  402608:	d01e      	beq.n	402648 <__register_exitproc+0x7c>
  40260a:	3002      	adds	r0, #2
  40260c:	6063      	str	r3, [r4, #4]
  40260e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  402612:	2000      	movs	r0, #0
  402614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402618:	4b14      	ldr	r3, [pc, #80]	; (40266c <__register_exitproc+0xa0>)
  40261a:	b303      	cbz	r3, 40265e <__register_exitproc+0x92>
  40261c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402620:	f3af 8000 	nop.w
  402624:	4604      	mov	r4, r0
  402626:	b1d0      	cbz	r0, 40265e <__register_exitproc+0x92>
  402628:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40262c:	2700      	movs	r7, #0
  40262e:	e880 0088 	stmia.w	r0, {r3, r7}
  402632:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402636:	4638      	mov	r0, r7
  402638:	2301      	movs	r3, #1
  40263a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40263e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402642:	2e00      	cmp	r6, #0
  402644:	d0e1      	beq.n	40260a <__register_exitproc+0x3e>
  402646:	e7d1      	b.n	4025ec <__register_exitproc+0x20>
  402648:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40264c:	430a      	orrs	r2, r1
  40264e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402652:	e7da      	b.n	40260a <__register_exitproc+0x3e>
  402654:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  402658:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40265c:	e7c1      	b.n	4025e2 <__register_exitproc+0x16>
  40265e:	f04f 30ff 	mov.w	r0, #4294967295
  402662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402666:	bf00      	nop
  402668:	0040267c 	.word	0x0040267c
  40266c:	00000000 	.word	0x00000000
  402670:	0000080f 	.word	0x0000080f
  402674:	00ffff06 	.word	0x00ffff06
  402678:	00000043 	.word	0x00000043

0040267c <_global_impure_ptr>:
  40267c:	20000238                                8.. 

00402680 <_init>:
  402680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402682:	bf00      	nop
  402684:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402686:	bc08      	pop	{r3}
  402688:	469e      	mov	lr, r3
  40268a:	4770      	bx	lr

0040268c <__init_array_start>:
  40268c:	00402585 	.word	0x00402585

00402690 <__frame_dummy_init_array_entry>:
  402690:	004000e5                                ..@.

00402694 <_fini>:
  402694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402696:	bf00      	nop
  402698:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40269a:	bc08      	pop	{r3}
  40269c:	469e      	mov	lr, r3
  40269e:	4770      	bx	lr

004026a0 <__fini_array_start>:
  4026a0:	004000c1 	.word	0x004000c1

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <notes_index>:
2000000c:	0030 0000 0030 0000 0030 0000 0030 0000     0...0...0...0...
2000001c:	0030 0000 0030 0000 0030 0000 0030 0000     0...0...0...0...
2000002c:	0030 0000 0030 0000 0030 0000 0030 0000     0...0...0...0...
2000003c:	0030 0000 0030 0000 0030 0000 0030 0000     0...0...0...0...

2000004c <notes_lookup>:
2000004c:	0000 0000 9931 3daa 9931 3e2a e5c9 3e7f     ....1..=1.*>...>
2000005c:	9931 3eaa 3f7d 3ed5 e5c9 3eff 460b 3f15     1..>}?.>...>.F.?
2000006c:	9931 3f2a ec57 3f3f 3f7d 3f55 92a3 3f6a     1.*?W.??}?U?..j?
2000007c:	0000 3f80 a993 3f8a 5326 3f95 fcb9 3f9f     ...?...?&S.?...?
2000008c:	a64c 3faa 4fdf 3fb5 f972 3fbf a305 3fca     L..?.O.?r..?...?
2000009c:	4c98 3fd5 f62b 3fdf 9fbe 3fea 4952 3ff5     .L.?+..?...?RI.?
200000ac:	0000 4000 54ca 4005 a993 400a fe5d 400f     ...@.T.@...@]..@
200000bc:	5326 4015 a7f0 401a fcb9 401f 5183 4025     &S.@...@...@.Q%@
200000cc:	a64c 402a fb16 402f 4fdf 4035 a4a9 403a     L.*@../@.O5@..:@
200000dc:	0000 4040 54ca 4045 a993 404a fe5d 404f     ..@@.TE@..J@].O@
200000ec:	5326 4055 a7f0 405a fcb9 405f 5183 4065     &SU@..Z@.._@.Qe@
200000fc:	a64c 406a fb16 406f 4fdf 4075 a4a9 407a     L.j@..o@.Ou@..z@
2000010c:	0000 4080 aa65 4082 54ca 4085 ff2e 4087     ...@e..@.T.@...@
2000011c:	a993 408a 53f8 408d fe5d 408f a8c1 4092     ...@.S.@]..@...@
2000012c:	5326 4095 fd8b 4097 a7f0 409a 5254 409d     &S.@...@...@TR.@
2000013c:	0000 40a0 aa65 40a2 54ca 40a5 ff2e 40a7     ...@e..@.T.@...@
2000014c:	a993 40aa 53f8 40ad fe5d 40af a8c1 40b2     ...@.S.@]..@...@
2000015c:	5326 40b5 fd8b 40b7 a7f0 40ba 5254 40bd     &S.@...@...@TR.@
2000016c:	0000 40c0 aa65 40c2 54ca 40c5 ff2e 40c7     ...@e..@.T.@...@
2000017c:	a993 40ca 53f8 40cd fe5d 40cf a8c1 40d2     ...@.S.@]..@...@
2000018c:	5326 40d5 fd8b 40d7 a7f0 40da 5254 40dd     &S.@...@...@TR.@
2000019c:	0000 40e0 aa65 40e2 54ca 40e5 ff2e 40e7     ...@e..@.T.@...@
200001ac:	a993 40ea 53f8 40ed fe5d 40ef a8c1 40f2     ...@.S.@]..@...@
200001bc:	5326 40f5 fd8b 40f7 a7f0 40fa 5254 40fd     &S.@...@...@TR.@
200001cc:	0000 4100 5532 4101 aa65 4102 ff97 4103     ...A2U.Ae..A...A
200001dc:	54ca 4105 a9fc 4106 ff2e 4107 5461 4109     .T.A...A...AaT.A
200001ec:	a993 410a fec5 410b 53f8 410d a92a 410e     ...A...A.S.A*..A
200001fc:	0000 4110 5532 4111 aa65 4112 ff97 4113     ...A2U.Ae..A...A
2000020c:	54ca 4115 a9fc 4116 ff2e 4117 5461 4119     .T.A...A...AaT.A
2000021c:	a993 411a fec5 411b 53f8 411d a92a 411e     ...A...A.S.A*..A
2000022c:	0000 4120                                   .. A

20000230 <g_interrupt_enabled>:
20000230:	0001 0000                                   ....

20000234 <SystemCoreClock>:
20000234:	0900 003d                                   ..=.

20000238 <impure_data>:
20000238:	0000 0000 0524 2000 058c 2000 05f4 2000     ....$.. ... ... 
	...
2000026c:	2678 0040 0000 0000 0000 0000 0000 0000     x&@.............
	...
200002e0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200002f0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
