{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 00:46:01 2018 " "Info: Processing started: Sat Jan 06 00:46:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GPR_group -c GPR_group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GPR_group -c GPR_group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg:B\|s\[2\] we clk 7.524 ns register " "Info: tsu for register \"reg:B\|s\[2\]\" (data pin = \"we\", clock pin = \"clk\") is 7.524 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.394 ns + Longest pin register " "Info: + Longest pin to register delay is 10.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns we 1 PIN PIN_182 3 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_182; Fanout = 3; PIN Node = 'we'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 392 328 496 408 "we" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.862 ns) + CELL(0.370 ns) 8.196 ns GPR:inst\|write_B 2 COMB LCCOMB_X12_Y11_N26 8 " "Info: 2: + IC(6.862 ns) + CELL(0.370 ns) = 8.196 ns; Loc. = LCCOMB_X12_Y11_N26; Fanout = 8; COMB Node = 'GPR:inst\|write_B'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { we GPR:inst|write_B } "NODE_NAME" } } { "GPR.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.855 ns) 10.394 ns reg:B\|s\[2\] 3 REG LCFF_X7_Y11_N1 3 " "Info: 3: + IC(1.343 ns) + CELL(0.855 ns) = 10.394 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 3; REG Node = 'reg:B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { GPR:inst|write_B reg:B|s[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.189 ns ( 21.06 % ) " "Info: Total cell delay = 2.189 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.205 ns ( 78.94 % ) " "Info: Total interconnect delay = 8.205 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.394 ns" { we GPR:inst|write_B reg:B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "10.394 ns" { we {} we~combout {} GPR:inst|write_B {} reg:B|s[2] {} } { 0.000ns 0.000ns 6.862ns 1.343ns } { 0.000ns 0.964ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.830 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 2.830 ns reg:B\|s\[2\] 3 REG LCFF_X7_Y11_N1 3 " "Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 3; REG Node = 'reg:B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl reg:B|s[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.82 % ) " "Info: Total cell delay = 1.806 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 36.18 % ) " "Info: Total interconnect delay = 1.024 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl reg:B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} reg:B|s[2] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.394 ns" { we GPR:inst|write_B reg:B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "10.394 ns" { we {} we~combout {} GPR:inst|write_B {} reg:B|s[2] {} } { 0.000ns 0.000ns 6.862ns 1.343ns } { 0.000ns 0.964ns 0.370ns 0.855ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl reg:B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} reg:B|s[2] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk port_b\[2\] reg:B\|s\[2\] 12.505 ns register " "Info: tco from clock \"clk\" to destination pin \"port_b\[2\]\" through register \"reg:B\|s\[2\]\" is 12.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.830 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 2.830 ns reg:B\|s\[2\] 3 REG LCFF_X7_Y11_N1 3 " "Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 3; REG Node = 'reg:B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl reg:B|s[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.82 % ) " "Info: Total cell delay = 1.806 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 36.18 % ) " "Info: Total interconnect delay = 1.024 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl reg:B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} reg:B|s[2] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.371 ns + Longest register pin " "Info: + Longest register to pin delay is 9.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:B\|s\[2\] 1 REG LCFF_X7_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 3; REG Node = 'reg:B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:B|s[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.370 ns) 1.863 ns mux4_3_1:inst4\|dout\[2\]~26 2 COMB LCCOMB_X12_Y11_N0 1 " "Info: 2: + IC(1.493 ns) + CELL(0.370 ns) = 1.863 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 1; COMB Node = 'mux4_3_1:inst4\|dout\[2\]~26'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { reg:B|s[2] mux4_3_1:inst4|dout[2]~26 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.319 ns) 3.586 ns mux4_3_1:inst4\|dout\[2\]~27 3 COMB LCCOMB_X7_Y11_N12 1 " "Info: 3: + IC(1.404 ns) + CELL(0.319 ns) = 3.586 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 1; COMB Node = 'mux4_3_1:inst4\|dout\[2\]~27'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { mux4_3_1:inst4|dout[2]~26 mux4_3_1:inst4|dout[2]~27 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(3.276 ns) 9.371 ns port_b\[2\] 4 PIN PIN_70 0 " "Info: 4: + IC(2.509 ns) + CELL(3.276 ns) = 9.371 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'port_b\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.785 ns" { mux4_3_1:inst4|dout[2]~27 port_b[2] } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 392 2072 2248 408 "port_b\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 42.31 % ) " "Info: Total cell delay = 3.965 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.406 ns ( 57.69 % ) " "Info: Total interconnect delay = 5.406 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.371 ns" { reg:B|s[2] mux4_3_1:inst4|dout[2]~26 mux4_3_1:inst4|dout[2]~27 port_b[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.371 ns" { reg:B|s[2] {} mux4_3_1:inst4|dout[2]~26 {} mux4_3_1:inst4|dout[2]~27 {} port_b[2] {} } { 0.000ns 1.493ns 1.404ns 2.509ns } { 0.000ns 0.370ns 0.319ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl reg:B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} reg:B|s[2] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.371 ns" { reg:B|s[2] mux4_3_1:inst4|dout[2]~26 mux4_3_1:inst4|dout[2]~27 port_b[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.371 ns" { reg:B|s[2] {} mux4_3_1:inst4|dout[2]~26 {} mux4_3_1:inst4|dout[2]~27 {} port_b[2] {} } { 0.000ns 1.493ns 1.404ns 2.509ns } { 0.000ns 0.370ns 0.319ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "R2\[1\] port_a\[0\] 16.190 ns Longest " "Info: Longest tpd from source pin \"R2\[1\]\" to destination pin \"port_a\[0\]\" is 16.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns R2\[1\] 1 PIN PIN_37 16 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 16; PIN Node = 'R2\[1\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 424 328 496 440 "R2\[1..0\]" "" } { 416 496 560 432 "R2\[1..0\]" "" } { 288 1824 1888 304 "R2\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.401 ns) + CELL(0.370 ns) 8.736 ns mux4_3_1:inst5\|dout\[0\]~30 2 COMB LCCOMB_X7_Y11_N16 1 " "Info: 2: + IC(7.401 ns) + CELL(0.370 ns) = 8.736 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 1; COMB Node = 'mux4_3_1:inst5\|dout\[0\]~30'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.771 ns" { R2[1] mux4_3_1:inst5|dout[0]~30 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 9.426 ns mux4_3_1:inst5\|dout\[0\]~31 3 COMB LCCOMB_X7_Y11_N26 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 9.426 ns; Loc. = LCCOMB_X7_Y11_N26; Fanout = 1; COMB Node = 'mux4_3_1:inst5\|dout\[0\]~31'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { mux4_3_1:inst5|dout[0]~30 mux4_3_1:inst5|dout[0]~31 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.668 ns) + CELL(3.096 ns) 16.190 ns port_a\[0\] 4 PIN PIN_142 0 " "Info: 4: + IC(3.668 ns) + CELL(3.096 ns) = 16.190 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'port_a\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.764 ns" { mux4_3_1:inst5|dout[0]~31 port_a[0] } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 248 2072 2248 264 "port_a\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.750 ns ( 29.34 % ) " "Info: Total cell delay = 4.750 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.440 ns ( 70.66 % ) " "Info: Total interconnect delay = 11.440 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "16.190 ns" { R2[1] mux4_3_1:inst5|dout[0]~30 mux4_3_1:inst5|dout[0]~31 port_a[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "16.190 ns" { R2[1] {} R2[1]~combout {} mux4_3_1:inst5|dout[0]~30 {} mux4_3_1:inst5|dout[0]~31 {} port_a[0] {} } { 0.000ns 0.000ns 7.401ns 0.371ns 3.668ns } { 0.000ns 0.965ns 0.370ns 0.319ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:C\|s\[6\] busin\[6\] clk 0.052 ns register " "Info: th for register \"reg:C\|s\[6\]\" (data pin = \"busin\[6\]\", clock pin = \"clk\") is 0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.833 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 360 328 496 376 "clk" "" } { 192 1171 1240 208 "clk" "" } { 192 1531 1600 208 "clk" "" } { 352 496 560 368 "CLK" "" } { 192 823 896 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 2.833 ns reg:C\|s\[6\] 3 REG LCFF_X10_Y11_N19 3 " "Info: 3: + IC(0.888 ns) + CELL(0.666 ns) = 2.833 ns; Loc. = LCFF_X10_Y11_N19; Fanout = 3; REG Node = 'reg:C\|s\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk~clkctrl reg:C|s[6] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.75 % ) " "Info: Total cell delay = 1.806 ns ( 63.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 36.25 % ) " "Info: Total interconnect delay = 1.027 ns ( 36.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl reg:C|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} reg:C|s[6] {} } { 0.000ns 0.000ns 0.139ns 0.888ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.087 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns busin\[6\] 1 PIN PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 3; PIN Node = 'busin\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { busin[6] } "NODE_NAME" } } { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/GPR_group.bdf" { { 440 328 496 456 "busin\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.460 ns) 3.087 ns reg:C\|s\[6\] 2 REG LCFF_X10_Y11_N19 3 " "Info: 2: + IC(1.497 ns) + CELL(0.460 ns) = 3.087 ns; Loc. = LCFF_X10_Y11_N19; Fanout = 3; REG Node = 'reg:C\|s\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { busin[6] reg:C|s[6] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 51.51 % ) " "Info: Total cell delay = 1.590 ns ( 51.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 48.49 % ) " "Info: Total interconnect delay = 1.497 ns ( 48.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.087 ns" { busin[6] reg:C|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.087 ns" { busin[6] {} busin[6]~combout {} reg:C|s[6] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.130ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clk clk~clkctrl reg:C|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clk {} clk~combout {} clk~clkctrl {} reg:C|s[6] {} } { 0.000ns 0.000ns 0.139ns 0.888ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.087 ns" { busin[6] reg:C|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.087 ns" { busin[6] {} busin[6]~combout {} reg:C|s[6] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.130ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 00:46:01 2018 " "Info: Processing ended: Sat Jan 06 00:46:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
