

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         22.4MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    8 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_IX91Mt
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Fm0nuM"
Running: cat _ptx_Fm0nuM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8M1Kb5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8M1Kb5 --output-file  /dev/null 2> _ptx_Fm0nuMinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Fm0nuM _ptx2_8M1Kb5 _ptx_Fm0nuMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=28135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 9 sec (969 sec)
gpgpu_simulation_rate = 28135 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 29266
gpu_sim_insn = 20971571
gpu_ipc =     716.5848
gpu_tot_sim_cycle = 1706529
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      28.2647
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2583
partiton_reqs_in_parallel = 643852
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.5039
partiton_reqs_in_parallel_util = 643852
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 29266
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7127
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     212.4786 GB/Sec
L2_BW_total  =      14.5703 GB/Sec
gpu_total_sim_rate=45719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4071, 4083, 4037, 4148, 4071, 4190, 4040, 4123, 4034, 4095, 4007, 4127, 3956, 4063, 3918, 4158, 3900, 4027, 3885, 4063, 3983, 4027, 3867, 3965, 3900, 4038, 3868, 4036, 3834, 4005, 3800, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367815	W0_Idle:59237954	W0_Scoreboard:1441073	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1608 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27088 	2475 	3705 	9251 	16072 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68734 	44488 	130901 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100642 	9135 	7623 	4853 	74643 	42239 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53531 	11617 	405 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	10 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 33.812500 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.081635 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7589 = 36.365925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1617      1626       896       913
dram[1]:       1776      1778       784       790      2431      2398      1989      1993       922       897      1821      1819      1603      1606       907       912
dram[2]:       1766      1779       775       778      2339      2350      2141      2145       894       897      1777      1788      1832      1843       906       904
dram[3]:       1769      1772       771       803      2319      2318      2146      2058       919       917      1793      1796      1825      1831       911       910
dram[4]:       1777      1771       795       782      2538      2526      2070      2068       922       903      1804      1781      1751      1496       945       929
dram[5]:       1769      1771       778       785      2534      2530      2062      2065       913       919      1629      1627      1499      1500       930       948
dram[6]:       1765      1762       779       782      2556      2545      2073      2062       908       907      1618      1627      1490      1491       936       925
dram[7]:       1812      1812       778       776      2561      2549      2265      2261       917       904      1638      1597      1490      1503       938       924
dram[8]:       1787      1631       834       834      2541      2535      2210      2221       894       891      1583      1573      1564      1564       862       860
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1569       916       907
dram[10]:       1640      1636       836       757      2439      2437      1914      1918       935       928      1774      1778      1565      1569       904       911
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057626 n_act=676 n_pre=660 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05579
n_activity=149762 dram_eff=0.7891
bk0: 1904a 2062682i bk1: 1900a 2061614i bk2: 1824a 2064605i bk3: 1824a 2064210i bk4: 1792a 2065090i bk5: 1792a 2065252i bk6: 1792a 2064204i bk7: 1792a 2063780i bk8: 1792a 2065238i bk9: 1792a 2064281i bk10: 1784a 2064327i bk11: 1784a 2064529i bk12: 1784a 2066664i bk13: 1784a 2066039i bk14: 1900a 2063116i bk15: 1900a 2063291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057717 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.05572
n_activity=149646 dram_eff=0.7886
bk0: 1896a 2062927i bk1: 1900a 2061616i bk2: 1824a 2064821i bk3: 1824a 2064169i bk4: 1792a 2065477i bk5: 1792a 2064691i bk6: 1792a 2063864i bk7: 1792a 2063503i bk8: 1792a 2066064i bk9: 1792a 2064811i bk10: 1784a 2065479i bk11: 1780a 2065008i bk12: 1784a 2066463i bk13: 1784a 2066329i bk14: 1900a 2063300i bk15: 1900a 2062243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057564 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.0558
n_activity=150096 dram_eff=0.7874
bk0: 1900a 2061410i bk1: 1900a 2060958i bk2: 1824a 2064221i bk3: 1824a 2064039i bk4: 1792a 2065091i bk5: 1792a 2064691i bk6: 1792a 2064036i bk7: 1792a 2063583i bk8: 1792a 2064528i bk9: 1792a 2064829i bk10: 1780a 2065578i bk11: 1780a 2064988i bk12: 1784a 2067099i bk13: 1784a 2066279i bk14: 1900a 2063262i bk15: 1900a 2062944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057674 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05573
n_activity=149887 dram_eff=0.7876
bk0: 1900a 2062113i bk1: 1900a 2061717i bk2: 1820a 2064827i bk3: 1820a 2064370i bk4: 1792a 2065338i bk5: 1792a 2065006i bk6: 1792a 2063819i bk7: 1792a 2063992i bk8: 1792a 2065892i bk9: 1792a 2065020i bk10: 1780a 2064488i bk11: 1780a 2064281i bk12: 1784a 2066873i bk13: 1784a 2066051i bk14: 1900a 2062944i bk15: 1900a 2062083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057638 n_act=674 n_pre=658 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05579
n_activity=149854 dram_eff=0.7885
bk0: 1900a 2062270i bk1: 1900a 2062359i bk2: 1820a 2064719i bk3: 1820a 2064058i bk4: 1792a 2066268i bk5: 1792a 2064510i bk6: 1792a 2064109i bk7: 1792a 2062910i bk8: 1792a 2065629i bk9: 1792a 2064865i bk10: 1780a 2064542i bk11: 1780a 2064918i bk12: 1784a 2066971i bk13: 1784a 2066071i bk14: 1912a 2063081i bk15: 1908a 2062298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057568 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05579
n_activity=150274 dram_eff=0.7863
bk0: 1900a 2061630i bk1: 1900a 2061013i bk2: 1824a 2064661i bk3: 1820a 2064024i bk4: 1792a 2065224i bk5: 1792a 2064521i bk6: 1792a 2063774i bk7: 1792a 2063202i bk8: 1792a 2065293i bk9: 1792a 2064363i bk10: 1784a 2065502i bk11: 1780a 2064471i bk12: 1784a 2066018i bk13: 1784a 2065506i bk14: 1908a 2062771i bk15: 1908a 2062279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057637 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05575
n_activity=149568 dram_eff=0.7894
bk0: 1896a 2062129i bk1: 1896a 2060964i bk2: 1820a 2063785i bk3: 1820a 2064388i bk4: 1796a 2065399i bk5: 1792a 2064522i bk6: 1792a 2063998i bk7: 1792a 2063195i bk8: 1792a 2064872i bk9: 1792a 2064317i bk10: 1780a 2064874i bk11: 1780a 2065114i bk12: 1784a 2066309i bk13: 1784a 2065382i bk14: 1908a 2062698i bk15: 1908a 2062494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057579 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05581
n_activity=149903 dram_eff=0.7885
bk0: 1900a 2061661i bk1: 1900a 2061244i bk2: 1820a 2064654i bk3: 1820a 2063334i bk4: 1792a 2065137i bk5: 1792a 2064897i bk6: 1792a 2062620i bk7: 1792a 2063582i bk8: 1792a 2064749i bk9: 1792a 2064171i bk10: 1780a 2064908i bk11: 1780a 2064282i bk12: 1784a 2066149i bk13: 1784a 2065271i bk14: 1904a 2062962i bk15: 1904a 2062151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057652 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05574
n_activity=149234 dram_eff=0.7911
bk0: 1900a 2061336i bk1: 1896a 2061187i bk2: 1820a 2064919i bk3: 1820a 2063859i bk4: 1792a 2064808i bk5: 1792a 2064258i bk6: 1792a 2063947i bk7: 1792a 2063255i bk8: 1792a 2065158i bk9: 1792a 2064454i bk10: 1780a 2064052i bk11: 1780a 2064168i bk12: 1792a 2065521i bk13: 1792a 2065686i bk14: 1904a 2063411i bk15: 1904a 2062198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79692
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057571 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05581
n_activity=149663 dram_eff=0.7898
bk0: 1896a 2061469i bk1: 1896a 2060945i bk2: 1820a 2063856i bk3: 1820a 2063885i bk4: 1792a 2065584i bk5: 1792a 2064875i bk6: 1792a 2063117i bk7: 1792a 2063112i bk8: 1792a 2064771i bk9: 1792a 2064051i bk10: 1780a 2064780i bk11: 1780a 2064522i bk12: 1792a 2065727i bk13: 1792a 2065439i bk14: 1904a 2063196i bk15: 1904a 2062589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057606 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05579
n_activity=149243 dram_eff=0.7917
bk0: 1896a 2061696i bk1: 1896a 2062081i bk2: 1820a 2064770i bk3: 1820a 2064224i bk4: 1792a 2065751i bk5: 1792a 2065128i bk6: 1792a 2062847i bk7: 1792a 2061991i bk8: 1792a 2064700i bk9: 1792a 2064082i bk10: 1780a 2064440i bk11: 1780a 2063494i bk12: 1792a 2065847i bk13: 1792a 2065149i bk14: 1904a 2063184i bk15: 1904a 2062293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7568, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7523, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7524, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7543, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7533, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7503, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7528, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7520, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7545, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7539, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7495, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7534, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7516, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7514, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7507, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7506, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7548, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7512, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165635
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46463
	minimum = 6
	maximum = 67
Network latency average = 8.32115
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.33871
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Accepted packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Injected flit rate average = 0.0673128
	minimum = 0.0399453 (at node 0)
	maximum = 0.104083 (at node 39)
Accepted flit rate average= 0.0673128
	minimum = 0.0508457 (at node 31)
	maximum = 0.0805057 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3142 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Accepted packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Injected flit rate average = 0.0369024 (2 samples)
	minimum = 0.0219818 (2 samples)
	maximum = 0.0563219 (2 samples)
Accepted flit rate average = 0.0369024 (2 samples)
	minimum = 0.0269851 (2 samples)
	maximum = 0.0456222 (2 samples)
Injected packet size average = 1.52565 (2 samples)
Accepted packet size average = 1.52565 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 35 sec (1055 sec)
gpgpu_simulation_rate = 45719 (inst/sec)
gpgpu_simulation_rate = 1617 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41374
gpu_sim_insn = 23068682
gpu_ipc =     557.5647
gpu_tot_sim_cycle = 1970053
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      36.1936
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16515
partiton_reqs_in_parallel = 910227
partiton_reqs_in_parallel_total    = 24751385
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0258
partiton_reqs_in_parallel_util = 910227
partiton_reqs_in_parallel_util_total    = 24751385
gpu_sim_cycle_parition_util = 41374
gpu_tot_sim_cycle_parition_util    = 1139949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7228
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     450.5482 GB/Sec
L2_BW_total  =      22.0835 GB/Sec
gpu_total_sim_rate=56724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6270, 6042, 6054, 6008, 6146, 6015, 6188, 5984, 6121, 6005, 6093, 5978, 6125, 5927, 6034, 5862, 6156, 5871, 5971, 5883, 6034, 5954, 5998, 5838, 5909, 5844, 6009, 5839, 6034, 5778, 5976, 5744, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421233	W0_Idle:59300561	W0_Scoreboard:2395558	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1018 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1970052 
mrq_lat_table:62230 	4238 	6484 	13992 	24020 	41271 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	188106 	121706 	130923 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	262713 	29696 	9440 	4953 	86752 	42242 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136533 	56465 	3624 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 18.573914 17.225807 16.967480 18.156521 17.773912 19.074766 18.123894 18.590910 17.406780 19.046297 19.485714 19.485714 17.172413 17.456141 17.700001 18.469564 
dram[1]: 17.595041 18.745613 16.838709 18.810810 18.432432 19.320755 18.378378 18.258928 17.125000 18.690908 19.046728 19.757282 18.952381 19.509804 17.848740 17.409836 
dram[2]: 17.941177 16.511627 16.704000 16.975609 18.590910 18.214285 17.791304 18.241072 17.895653 18.026316 18.333334 19.037384 18.256880 18.425926 17.088709 18.631578 
dram[3]: 18.573914 17.775000 16.934959 17.206612 18.088495 18.743120 18.250000 18.761467 17.869566 18.672728 19.169811 18.688074 17.767857 18.256880 18.000000 18.145300 
dram[4]: 19.062500 19.180180 17.777779 17.495798 18.770641 18.953703 16.762295 17.347458 17.886957 18.203539 19.323809 20.360001 17.610619 19.320389 17.459017 17.595041 
dram[5]: 17.063999 18.547827 15.877863 17.948277 18.432432 18.572727 17.041666 17.956141 18.663637 18.540541 19.028038 19.207546 17.304348 17.155172 17.308943 17.300814 
dram[6]: 17.865545 18.247864 16.401575 17.635593 18.405405 18.590910 17.568966 19.311321 18.700001 17.406780 18.026548 18.518183 17.456141 18.256880 16.896826 17.890757 
dram[7]: 18.591305 18.573914 18.113043 17.922413 18.706423 19.466667 17.452991 18.070797 17.869566 18.853210 18.151785 18.187500 19.134615 18.598131 17.308943 17.426229 
dram[8]: 17.957983 17.516394 18.113043 17.948277 17.594828 19.682692 16.062992 17.747826 17.512821 18.681818 18.623854 18.796297 16.966103 17.391304 17.733334 17.300814 
dram[9]: 17.112000 17.483606 16.531746 18.113043 18.423424 19.682692 18.590910 18.369370 17.449152 18.889908 19.188679 18.842592 17.857143 18.018019 18.344828 17.426229 
dram[10]: 16.143940 19.089285 17.803419 18.095652 18.733946 18.925926 17.313559 17.773912 16.580645 16.723577 19.390476 19.216982 17.699116 18.691589 17.300814 17.882353 
average row locality = 363359/20125 = 18.055105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1436      1443       712       727      1972      1983      1629      1652       816       834      1459      1459      1341      1349       807       821
dram[1]:       1474      1479       719       729      1982      1957      1643      1645       825       808      1505      1503      1333      1335       815       819
dram[2]:       1469      1476       714       719      1912      1919      1759      1763       805       809      1471      1479      1505      1513       814       814
dram[3]:       1471      1474       712       737      1895      1894      1764      1698       822       823      1480      1486      1498      1502       816       818
dram[4]:       1476      1472       730       722      2065      2055      1702      1704       824       812      1489      1471      1441      1254       842       833
dram[5]:       1469      1472       717       725      2060      2060      1699      1701       819       822      1358      1357      1253      1252       833       848
dram[6]:       1466      1468       717       720      2076      2069      1704      1702       815       816      1348      1355      1244      1247       836       831
dram[7]:       1504      1506       717       718      2082      2073      1854      1852       821       814      1364      1334      1246      1259       837       829
dram[8]:       1484      1362       759       761      2064      2060      1809      1817       802       802      1317      1312      1305      1304       781       781
dram[9]:       1371      1376       758       774      2067      2074      1709      1598       842       844      1325      1321      1314      1309       822       818
dram[10]:       1369      1371       761       702      1986      1986      1585      1588       835       831      1467      1470      1304      1309       812       821
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100349 n_act=1824 n_pre=1808 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08282
n_activity=222498 dram_eff=0.817
bk0: 3440a 2125452i bk1: 3436a 2123587i bk2: 3328a 2128237i bk3: 3328a 2126777i bk4: 3264a 2128706i bk5: 3264a 2128519i bk6: 3264a 2128064i bk7: 3264a 2127297i bk8: 3264a 2129164i bk9: 3264a 2127816i bk10: 3256a 2127543i bk11: 3256a 2126581i bk12: 3260a 2130028i bk13: 3256a 2128947i bk14: 3416a 2125876i bk15: 3416a 2125298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100513 n_act=1798 n_pre=1782 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08272
n_activity=222373 dram_eff=0.8165
bk0: 3432a 2125766i bk1: 3436a 2123463i bk2: 3328a 2127568i bk3: 3328a 2126613i bk4: 3264a 2129484i bk5: 3264a 2128151i bk6: 3264a 2127847i bk7: 3264a 2126654i bk8: 3264a 2129982i bk9: 3264a 2128479i bk10: 3256a 2128329i bk11: 3252a 2126658i bk12: 3256a 2130016i bk13: 3256a 2129126i bk14: 3416a 2125902i bk15: 3416a 2123514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100366 n_act=1847 n_pre=1831 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.08277
n_activity=222754 dram_eff=0.8155
bk0: 3436a 2124279i bk1: 3436a 2123126i bk2: 3328a 2127922i bk3: 3328a 2126569i bk4: 3264a 2129345i bk5: 3264a 2128036i bk6: 3264a 2128814i bk7: 3264a 2127242i bk8: 3264a 2128237i bk9: 3264a 2128045i bk10: 3252a 2128791i bk11: 3252a 2127953i bk12: 3256a 2131305i bk13: 3256a 2129023i bk14: 3416a 2126450i bk15: 3416a 2125339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100466 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08273
n_activity=222673 dram_eff=0.8154
bk0: 3436a 2125287i bk1: 3436a 2123858i bk2: 3320a 2128570i bk3: 3320a 2127114i bk4: 3264a 2129291i bk5: 3264a 2128321i bk6: 3264a 2127800i bk7: 3264a 2127557i bk8: 3264a 2129602i bk9: 3264a 2128262i bk10: 3252a 2127631i bk11: 3252a 2126292i bk12: 3256a 2130167i bk13: 3256a 2128571i bk14: 3416a 2126089i bk15: 3416a 2124158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100450 n_act=1808 n_pre=1792 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08276
n_activity=222539 dram_eff=0.8163
bk0: 3436a 2124895i bk1: 3436a 2124237i bk2: 3320a 2128182i bk3: 3320a 2127015i bk4: 3264a 2130544i bk5: 3264a 2128294i bk6: 3264a 2127722i bk7: 3264a 2126238i bk8: 3264a 2129554i bk9: 3264a 2128145i bk10: 3252a 2128439i bk11: 3252a 2127829i bk12: 3256a 2130056i bk13: 3256a 2129233i bk14: 3428a 2126780i bk15: 3428a 2124680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100346 n_act=1853 n_pre=1837 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.08277
n_activity=222986 dram_eff=0.8147
bk0: 3436a 2124460i bk1: 3436a 2123180i bk2: 3324a 2127905i bk3: 3320a 2126935i bk4: 3264a 2128945i bk5: 3264a 2127632i bk6: 3264a 2128009i bk7: 3264a 2126618i bk8: 3264a 2129378i bk9: 3264a 2127439i bk10: 3256a 2128743i bk11: 3252a 2127214i bk12: 3256a 2129314i bk13: 3256a 2127716i bk14: 3428a 2125987i bk15: 3428a 2125150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9129
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100347 n_act=1843 n_pre=1827 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08279
n_activity=222341 dram_eff=0.8173
bk0: 3432a 2124405i bk1: 3432a 2122661i bk2: 3320a 2127240i bk3: 3320a 2127222i bk4: 3268a 2129264i bk5: 3264a 2127970i bk6: 3264a 2128144i bk7: 3264a 2127002i bk8: 3264a 2128149i bk9: 3264a 2126269i bk10: 3252a 2128115i bk11: 3252a 2127148i bk12: 3256a 2129079i bk13: 3256a 2127842i bk14: 3428a 2125741i bk15: 3428a 2125059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100441 n_act=1809 n_pre=1793 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.08277
n_activity=222522 dram_eff=0.8164
bk0: 3436a 2124531i bk1: 3436a 2123196i bk2: 3320a 2128569i bk3: 3320a 2126646i bk4: 3264a 2129333i bk5: 3264a 2128309i bk6: 3264a 2126781i bk7: 3264a 2127311i bk8: 3264a 2128304i bk9: 3264a 2127114i bk10: 3252a 2128177i bk11: 3252a 2126984i bk12: 3256a 2129600i bk13: 3256a 2128001i bk14: 3428a 2126645i bk15: 3428a 2124802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100286 n_act=1854 n_pre=1838 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08283
n_activity=222118 dram_eff=0.8184
bk0: 3436a 2124085i bk1: 3432a 2123154i bk2: 3320a 2128735i bk3: 3320a 2126769i bk4: 3264a 2128356i bk5: 3264a 2127107i bk6: 3264a 2128028i bk7: 3264a 2126346i bk8: 3264a 2129122i bk9: 3264a 2127575i bk10: 3252a 2127569i bk11: 3252a 2126622i bk12: 3264a 2128794i bk13: 3264a 2128960i bk14: 3424a 2126236i bk15: 3424a 2124071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100384 n_act=1826 n_pre=1810 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08279
n_activity=222226 dram_eff=0.8177
bk0: 3436a 2123936i bk1: 3432a 2122858i bk2: 3320a 2126973i bk3: 3320a 2126195i bk4: 3264a 2129669i bk5: 3264a 2128318i bk6: 3264a 2127623i bk7: 3264a 2126547i bk8: 3264a 2128797i bk9: 3264a 2127803i bk10: 3252a 2127785i bk11: 3252a 2126466i bk12: 3264a 2129045i bk13: 3264a 2128343i bk14: 3424a 2126202i bk15: 3424a 2124682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100370 n_act=1846 n_pre=1830 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08276
n_activity=221827 dram_eff=0.8189
bk0: 3432a 2124104i bk1: 3432a 2123792i bk2: 3320a 2128773i bk3: 3320a 2127480i bk4: 3264a 2130392i bk5: 3264a 2129048i bk6: 3264a 2127024i bk7: 3264a 2125802i bk8: 3264a 2128020i bk9: 3264a 2126584i bk10: 3252a 2128065i bk11: 3252a 2125846i bk12: 3264a 2129162i bk13: 3264a 2127960i bk14: 3424a 2126669i bk15: 3424a 2124596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10514, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10457, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10484, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10469, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10451, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10470, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10502, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10427, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10476, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10445, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10449, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10483, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10462, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10463, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230416
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8396
	minimum = 6
	maximum = 82
Network latency average = 10.0273
	minimum = 6
	maximum = 69
Slowest packet = 524673
Flit latency average = 9.10732
	minimum = 6
	maximum = 67
Slowest flit = 1251397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Accepted packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Injected flit rate average = 0.190168
	minimum = 0.140937 (at node 10)
	maximum = 0.253692 (at node 42)
Accepted flit rate average= 0.190168
	minimum = 0.179948 (at node 34)
	maximum = 0.198922 (at node 17)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8552 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331 (3 samples)
Network latency average = 12.8852 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.667 (3 samples)
Flit latency average = 13.8561 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314.333 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Accepted packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Injected flit rate average = 0.0879908 (3 samples)
	minimum = 0.0616337 (3 samples)
	maximum = 0.122112 (3 samples)
Accepted flit rate average = 0.0879908 (3 samples)
	minimum = 0.0779728 (3 samples)
	maximum = 0.0967221 (3 samples)
Injected packet size average = 1.84021 (3 samples)
Accepted packet size average = 1.84021 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 57 sec (1257 sec)
gpgpu_simulation_rate = 56724 (inst/sec)
gpgpu_simulation_rate = 1567 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29602
gpu_sim_insn = 20971622
gpu_ipc =     708.4529
gpu_tot_sim_cycle = 2221805
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      41.5315
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16614
partiton_reqs_in_parallel = 651244
partiton_reqs_in_parallel_total    = 25661612
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8430
partiton_reqs_in_parallel_util = 651244
partiton_reqs_in_parallel_util_total    = 25661612
gpu_sim_cycle_parition_util = 29602
gpu_tot_sim_cycle_parition_util    = 1181323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7296
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =     209.9324 GB/Sec
L2_BW_total  =      22.3782 GB/Sec
gpu_total_sim_rate=68861

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7972, 7721, 7756, 7687, 7848, 7694, 7890, 7663, 7823, 7684, 7795, 7657, 7827, 7606, 7736, 7518, 7858, 7527, 7673, 7539, 7736, 7610, 7700, 7494, 7611, 7500, 7711, 7472, 7713, 7411, 7655, 7377, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565948	W0_Idle:59304543	W0_Scoreboard:2658633	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 918 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2215105 
mrq_lat_table:72376 	4381 	6537 	14092 	26004 	41278 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247671 	127697 	130929 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	327876 	30083 	9442 	4953 	86752 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187206 	71334 	3642 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 16.793894 15.714286 14.111111 14.896552 13.875817 14.331081 18.033897 18.478260 13.254659 14.152318 15.007092 15.007092 15.398497 15.730769 14.207792 14.684564 
dram[1]: 16.007299 16.930769 14.025974 15.211267 14.173333 14.881119 18.275862 18.162394 13.098160 14.145696 14.734265 15.136691 16.900826 17.330509 14.300653 14.025641 
dram[2]: 16.288889 15.131035 13.757962 14.117647 14.072847 13.856209 17.716667 18.145300 13.705129 13.598726 14.312925 14.727273 16.360001 16.491936 13.816456 14.783784 
dram[3]: 16.793894 16.154411 13.732484 14.084968 14.160000 14.344595 17.848740 18.640350 13.512658 13.947712 15.217391 14.929078 15.976562 16.360001 14.394737 14.214286 
dram[4]: 17.179688 17.267717 14.449664 14.084968 14.364865 14.275167 16.732283 17.292683 13.525316 13.698718 15.306569 15.939394 15.852714 17.184874 13.898734 14.148387 
dram[5]: 15.581560 16.770992 13.048485 14.366667 14.173333 14.248322 17.000000 17.873949 13.941176 13.883117 15.136691 15.246377 15.610687 15.492424 13.805032 13.961783 
dram[6]: 16.222221 16.065693 13.391304 14.360000 13.967105 14.072847 17.504131 19.162163 13.967320 13.421384 14.431507 15.028571 15.730769 16.360001 13.466258 14.161290 
dram[7]: 16.809160 16.793894 14.469799 14.739726 14.513699 14.750000 17.393442 17.983051 13.512658 14.046053 14.590278 14.618055 16.909090 16.626017 13.968153 14.038462 
dram[8]: 16.303703 15.949275 14.469799 14.463087 13.862745 15.085107 16.060606 17.674999 13.306250 13.954248 14.879433 14.985714 15.132353 15.458647 14.233767 13.961783 
dram[9]: 15.617022 16.154411 13.308642 14.666667 14.358109 15.302158 18.478260 18.267241 13.122700 13.711538 15.231884 15.021428 15.815385 15.937984 14.613334 14.038462 
dram[10]: 14.744967 17.476191 14.469799 14.653061 14.534246 14.853147 17.268293 17.700001 12.491228 12.570588 15.357664 15.253623 15.694656 16.448000 13.879746 14.326797 
average row locality = 375792/24957 = 15.057579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       865       864       864       864       858       858       856       856       904       904 
total reads: 153859
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1261      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1259      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221933
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1434      1440       730       745      1941      1951      1609      1631       827       845      1452      1451      1341      1348       824       838
dram[1]:       1470      1476       737       746      1949      1926      1623      1624       837       820      1496      1494      1333      1335       832       836
dram[2]:       1465      1473       731       737      1882      1889      1734      1738       818       821      1463      1471      1501      1508       831       831
dram[3]:       1467      1471       729       754      1865      1865      1739      1675       833       835      1473      1478      1493      1498       833       835
dram[4]:       1473      1469       747       740      2029      2020      1679      1682       836       824      1480      1464      1438      1256       858       850
dram[5]:       1466      1469       734       742      2026      2024      1676      1678       831       833      1354      1354      1255      1254       849       864
dram[6]:       1464      1464       734       738      2040      2034      1681      1679       827       828      1343      1352      1246      1249       852       848
dram[7]:       1500      1502       734       735      2045      2037      1825      1823       833       826      1360      1331      1248      1261       854       846
dram[8]:       1481      1363       775       777      2028      2025      1782      1790       815       814      1315      1310      1306      1305       799       798
dram[9]:       1371      1375       774       789      2031      2038      1686      1579       852       854      1322      1318      1315      1310       838       835
dram[10]:       1368      1370       777       721      1953      1954      1566      1570       846       842      1460      1462      1305      1310       829       837
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149914 n_act=2264 n_pre=2248 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.08482
n_activity=243891 dram_eff=0.7824
bk0: 3632a 2179294i bk1: 3628a 2177447i bk2: 3520a 2181684i bk3: 3520a 2180032i bk4: 3456a 2181806i bk5: 3456a 2181479i bk6: 3456a 2181610i bk7: 3456a 2180776i bk8: 3456a 2182177i bk9: 3456a 2180656i bk10: 3440a 2180816i bk11: 3440a 2179863i bk12: 3420a 2183817i bk13: 3412a 2182894i bk14: 3608a 2179385i bk15: 3608a 2178762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150096 n_act=2233 n_pre=2217 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.08471
n_activity=243592 dram_eff=0.7824
bk0: 3624a 2179542i bk1: 3628a 2177235i bk2: 3520a 2181010i bk3: 3520a 2179892i bk4: 3456a 2182440i bk5: 3456a 2180970i bk6: 3456a 2181375i bk7: 3456a 2180051i bk8: 3456a 2183058i bk9: 3456a 2181458i bk10: 3436a 2181558i bk11: 3432a 2179932i bk12: 3412a 2183945i bk13: 3412a 2183082i bk14: 3608a 2179431i bk15: 3608a 2177047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149935 n_act=2289 n_pre=2273 n_req=34151 n_rd=55936 n_write=39406 bw_util=0.08475
n_activity=244304 dram_eff=0.7805
bk0: 3628a 2178076i bk1: 3628a 2176838i bk2: 3520a 2181253i bk3: 3520a 2179875i bk4: 3456a 2182322i bk5: 3456a 2180924i bk6: 3456a 2182457i bk7: 3456a 2180721i bk8: 3456a 2181333i bk9: 3456a 2180971i bk10: 3432a 2182084i bk11: 3432a 2181297i bk12: 3412a 2185225i bk13: 3412a 2182909i bk14: 3608a 2179903i bk15: 3608a 2178794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150033 n_act=2257 n_pre=2241 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.08472
n_activity=244404 dram_eff=0.7799
bk0: 3628a 2179084i bk1: 3628a 2177607i bk2: 3512a 2181968i bk3: 3512a 2180474i bk4: 3456a 2182384i bk5: 3456a 2181263i bk6: 3456a 2181354i bk7: 3456a 2181102i bk8: 3456a 2182567i bk9: 3456a 2181235i bk10: 3432a 2180988i bk11: 3432a 2179612i bk12: 3412a 2184042i bk13: 3412a 2182473i bk14: 3608a 2179646i bk15: 3612a 2177537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150015 n_act=2248 n_pre=2232 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.08476
n_activity=244086 dram_eff=0.7812
bk0: 3628a 2178760i bk1: 3628a 2178052i bk2: 3512a 2181585i bk3: 3512a 2180252i bk4: 3456a 2183517i bk5: 3456a 2181171i bk6: 3456a 2181314i bk7: 3456a 2179754i bk8: 3456a 2182485i bk9: 3456a 2181049i bk10: 3432a 2181821i bk11: 3432a 2181163i bk12: 3412a 2183959i bk13: 3412a 2183149i bk14: 3624a 2180176i bk15: 3620a 2178121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149911 n_act=2293 n_pre=2277 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.08477
n_activity=244664 dram_eff=0.7795
bk0: 3628a 2178286i bk1: 3628a 2176986i bk2: 3516a 2181236i bk3: 3512a 2180258i bk4: 3456a 2181894i bk5: 3456a 2180529i bk6: 3456a 2181522i bk7: 3456a 2180056i bk8: 3456a 2182383i bk9: 3456a 2180337i bk10: 3436a 2182120i bk11: 3432a 2180554i bk12: 3412a 2183234i bk13: 3412a 2181595i bk14: 3624a 2179399i bk15: 3620a 2178565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149880 n_act=2289 n_pre=2273 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.0848
n_activity=244160 dram_eff=0.7814
bk0: 3624a 2178203i bk1: 3628a 2176429i bk2: 3512a 2180541i bk3: 3512a 2180478i bk4: 3460a 2182213i bk5: 3456a 2180880i bk6: 3456a 2181770i bk7: 3456a 2180546i bk8: 3456a 2181169i bk9: 3456a 2179142i bk10: 3436a 2181399i bk11: 3432a 2180481i bk12: 3412a 2182981i bk13: 3412a 2181713i bk14: 3624a 2179130i bk15: 3624a 2178424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150024 n_act=2242 n_pre=2226 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.08476
n_activity=243832 dram_eff=0.7821
bk0: 3628a 2178304i bk1: 3628a 2177014i bk2: 3512a 2181939i bk3: 3512a 2180024i bk4: 3456a 2182445i bk5: 3456a 2181275i bk6: 3456a 2180375i bk7: 3456a 2180849i bk8: 3456a 2181294i bk9: 3456a 2180005i bk10: 3432a 2181549i bk11: 3432a 2180250i bk12: 3416a 2183478i bk13: 3412a 2181870i bk14: 3620a 2180090i bk15: 3620a 2178163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149857 n_act=2291 n_pre=2275 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.08482
n_activity=243168 dram_eff=0.7848
bk0: 3628a 2177914i bk1: 3624a 2176906i bk2: 3512a 2182033i bk3: 3512a 2180085i bk4: 3456a 2181415i bk5: 3456a 2180125i bk6: 3456a 2181582i bk7: 3456a 2179794i bk8: 3456a 2182137i bk9: 3456a 2180475i bk10: 3432a 2180891i bk11: 3432a 2179915i bk12: 3424a 2182565i bk13: 3424a 2182802i bk14: 3616a 2179793i bk15: 3616a 2177504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149953 n_act=2266 n_pre=2250 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.08478
n_activity=243686 dram_eff=0.7827
bk0: 3624a 2177724i bk1: 3624a 2176720i bk2: 3512a 2180273i bk3: 3512a 2179458i bk4: 3456a 2182734i bk5: 3456a 2181304i bk6: 3456a 2181147i bk7: 3456a 2180064i bk8: 3456a 2181768i bk9: 3456a 2180637i bk10: 3432a 2181136i bk11: 3432a 2179869i bk12: 3424a 2182912i bk13: 3424a 2182194i bk14: 3616a 2179751i bk15: 3616a 2178100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149919 n_act=2286 n_pre=2270 n_req=34182 n_rd=55960 n_write=39404 bw_util=0.08477
n_activity=243388 dram_eff=0.7836
bk0: 3628a 2177852i bk1: 3624a 2177586i bk2: 3512a 2182139i bk3: 3512a 2180715i bk4: 3456a 2183423i bk5: 3456a 2182070i bk6: 3460a 2180687i bk7: 3456a 2179261i bk8: 3456a 2180891i bk9: 3456a 2179469i bk10: 3432a 2181455i bk11: 3432a 2179204i bk12: 3424a 2182942i bk13: 3424a 2181799i bk14: 3616a 2180050i bk15: 3616a 2178040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13049, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13059, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13050, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13062, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13019, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13064, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153859
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287563
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74677
	minimum = 6
	maximum = 44
Network latency average = 8.66229
	minimum = 6
	maximum = 44
Slowest packet = 918137
Flit latency average = 8.78735
	minimum = 6
	maximum = 44
Slowest flit = 1705435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Accepted packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Injected flit rate average = 0.0664511
	minimum = 0.0394919 (at node 0)
	maximum = 0.100943 (at node 48)
Accepted flit rate average= 0.0664511
	minimum = 0.0502686 (at node 30)
	maximum = 0.0794906 (at node 3)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0781 (4 samples)
	minimum = 6 (4 samples)
	maximum = 259.25 (4 samples)
Network latency average = 11.8295 (4 samples)
	minimum = 6 (4 samples)
	maximum = 247.75 (4 samples)
Flit latency average = 12.5889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 246.75 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Accepted packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Injected flit rate average = 0.0826059 (4 samples)
	minimum = 0.0560982 (4 samples)
	maximum = 0.11682 (4 samples)
Accepted flit rate average = 0.0826059 (4 samples)
	minimum = 0.0710468 (4 samples)
	maximum = 0.0924142 (4 samples)
Injected packet size average = 1.75996 (4 samples)
Accepted packet size average = 1.75996 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 20 sec (1340 sec)
gpgpu_simulation_rate = 68861 (inst/sec)
gpgpu_simulation_rate = 1658 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068692
gpu_ipc =     549.7520
gpu_tot_sim_cycle = 2485917
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      46.3988
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29785
partiton_reqs_in_parallel = 923128
partiton_reqs_in_parallel_total    = 26312856
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.9561
partiton_reqs_in_parallel_util = 923128
partiton_reqs_in_parallel_util_total    = 26312856
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1210925
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7386
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     444.1173 GB/Sec
L2_BW_total  =      27.4973 GB/Sec
gpu_total_sim_rate=74511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9943, 9692, 9727, 9658, 9846, 9638, 9888, 9661, 9821, 9682, 9820, 9655, 9798, 9577, 9707, 9435, 9829, 9498, 9617, 9510, 9734, 9608, 9698, 9438, 9582, 9525, 9682, 9416, 9630, 9382, 9653, 9348, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616169	W0_Idle:59313103	W0_Scoreboard:3703150	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2485916 
mrq_lat_table:100403 	6140 	9475 	19433 	35607 	57020 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353865 	217553 	131495 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	499715 	53083 	10458 	4954 	87510 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	269717 	116628 	6909 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.000000 11.670996 11.659292 12.361503 12.815534 13.119403 11.206751 11.977477 11.237288 11.480519 12.116822 12.753695 10.756863 11.150407 
dram[1]: 12.745370 13.157143 11.094650 12.089686 11.990909 12.511848 12.714976 12.863415 11.210971 11.709251 11.151898 11.379311 13.276923 13.771276 10.976000 11.105263 
dram[2]: 12.655963 12.294642 10.963414 11.280334 12.208333 12.185185 12.682693 12.729468 11.718061 11.552174 11.139240 11.437229 12.880597 13.209184 10.490421 11.150407 
dram[3]: 12.897196 12.883178 11.020492 11.487180 11.767858 12.142858 12.317757 12.990148 11.354701 11.857142 11.465218 11.587719 12.567961 13.010050 10.590734 10.841897 
dram[4]: 13.075830 13.495098 11.333333 11.536481 12.100918 12.389671 11.932127 12.507109 11.662281 11.713656 11.552631 12.059361 12.753695 13.484375 10.658915 11.040160 
dram[5]: 12.308036 13.383495 10.291187 11.341772 11.990909 12.199074 11.878378 12.748793 11.747787 11.769912 11.334764 11.843049 12.328571 12.629269 10.416667 10.861660 
dram[6]: 12.614679 12.782408 10.799197 11.482906 11.869370 11.932127 12.644231 13.064357 11.662281 11.497835 11.294871 11.486957 12.567961 13.075758 10.416667 10.826772 
dram[7]: 12.967136 13.205742 11.157677 11.337553 12.013699 12.492891 12.251163 12.786407 11.452586 11.914798 11.177966 10.962656 12.700980 13.276923 10.452472 10.643411 
dram[8]: 12.901869 13.023585 11.345991 11.586206 11.702222 12.626794 11.855856 12.843903 11.329060 11.808888 11.406926 11.711111 12.102325 12.380953 10.569231 10.692607 
dram[9]: 12.445946 12.948357 10.342308 11.640693 12.265117 13.064357 12.863415 13.155000 11.232067 11.675439 11.375000 11.629956 12.149532 12.745098 11.170732 11.072580 
dram[10]: 12.034934 13.741294 11.204166 11.482906 11.869370 12.433962 12.208333 12.858537 10.765182 10.991735 11.685841 12.009091 12.500000 13.065327 10.569231 10.948207 
average row locality = 469878/39564 = 11.876403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1233      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219397
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1468      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1471      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1404      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250481
bank skew: 1473/1368 = 1.08
chip skew: 22795/22756 = 1.00
average mf latency per bank:
dram[0]:       1242      1251       684       697      1662      1670      1394      1414       763       781      1259      1260      1163      1170       758       768
dram[1]:       1270      1279       689       698      1669      1653      1404      1408       769       758      1293      1293      1155      1158       763       770
dram[2]:       1269      1278       684       691      1615      1621      1495      1500       755       758      1268      1276      1287      1294       763       765
dram[3]:       1270      1274       684       704      1600      1603      1498      1449       767       770      1273      1280      1281      1287       763       767
dram[4]:       1274      1275       697       694      1733      1729      1452      1456       770       765      1281      1270      1238      1097       788       780
dram[5]:       1269      1271       687       695      1730      1731      1447      1452       765       769      1181      1180      1094      1094       776       790
dram[6]:       1266      1272       687       693      1741      1737      1451      1451       762       766      1172      1179      1085      1090       781       778
dram[7]:       1297      1300       688       691      1745      1742      1567      1567       766       762      1185      1164      1088      1100       784       776
dram[8]:       1280      1188       721       724      1732      1732      1533      1541       751       753      1149      1147      1135      1135       739       738
dram[9]:       1192      1199       719       733      1735      1741      1456      1371       781       786      1154      1153      1142      1141       768       769
dram[10]:       1189      1195       721       678      1671      1674      1359      1364       777       776      1265      1268      1134      1140       762       768
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190923 n_act=3605 n_pre=3589 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1114
n_activity=319638 dram_eff=0.8112
bk0: 5172a 2239576i bk1: 5164a 2237613i bk2: 5024a 2242361i bk3: 5024a 2240600i bk4: 4928a 2243687i bk5: 4928a 2242360i bk6: 4928a 2244193i bk7: 4928a 2242577i bk8: 4928a 2244365i bk9: 4928a 2242530i bk10: 4912a 2241260i bk11: 4912a 2239983i bk12: 4892a 2243735i bk13: 4884a 2241938i bk14: 5124a 2239458i bk15: 5124a 2238790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191157 n_act=3548 n_pre=3532 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1113
n_activity=319359 dram_eff=0.8111
bk0: 5160a 2240014i bk1: 5168a 2236837i bk2: 5024a 2241945i bk3: 5024a 2240358i bk4: 4928a 2243486i bk5: 4928a 2240957i bk6: 4928a 2244080i bk7: 4928a 2241067i bk8: 4928a 2246344i bk9: 4928a 2243761i bk10: 4908a 2241204i bk11: 4904a 2239676i bk12: 4884a 2244401i bk13: 4884a 2242685i bk14: 5124a 2240070i bk15: 5124a 2237033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191003 n_act=3603 n_pre=3587 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1113
n_activity=319967 dram_eff=0.8098
bk0: 5164a 2238416i bk1: 5164a 2236514i bk2: 5024a 2242835i bk3: 5024a 2240494i bk4: 4928a 2244786i bk5: 4928a 2242113i bk6: 4928a 2245297i bk7: 4928a 2242391i bk8: 4928a 2244154i bk9: 4928a 2243035i bk10: 4904a 2242112i bk11: 4904a 2241083i bk12: 4884a 2246050i bk13: 4884a 2242628i bk14: 5124a 2240781i bk15: 5124a 2239035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191073 n_act=3597 n_pre=3581 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1113
n_activity=320102 dram_eff=0.8091
bk0: 5164a 2239999i bk1: 5164a 2238306i bk2: 5012a 2242591i bk3: 5012a 2240355i bk4: 4928a 2243652i bk5: 4928a 2241898i bk6: 4928a 2243898i bk7: 4928a 2243011i bk8: 4928a 2244712i bk9: 4928a 2242926i bk10: 4904a 2241191i bk11: 4904a 2239676i bk12: 4884a 2245068i bk13: 4884a 2242635i bk14: 5124a 2239514i bk15: 5128a 2238209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191123 n_act=3552 n_pre=3536 n_req=42709 n_rd=79776 n_write=49768 bw_util=0.1113
n_activity=319956 dram_eff=0.8098
bk0: 5164a 2239060i bk1: 5164a 2237994i bk2: 5012a 2242475i bk3: 5012a 2240266i bk4: 4928a 2245030i bk5: 4928a 2241994i bk6: 4928a 2243031i bk7: 4928a 2241345i bk8: 4928a 2245335i bk9: 4928a 2243115i bk10: 4904a 2241937i bk11: 4904a 2241044i bk12: 4884a 2244510i bk13: 4884a 2242260i bk14: 5140a 2240574i bk15: 5140a 2238457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190943 n_act=3633 n_pre=3617 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1113
n_activity=320466 dram_eff=0.8086
bk0: 5164a 2238608i bk1: 5164a 2237674i bk2: 5016a 2241613i bk3: 5012a 2240186i bk4: 4928a 2243366i bk5: 4928a 2240462i bk6: 4928a 2242972i bk7: 4928a 2241762i bk8: 4928a 2245580i bk9: 4928a 2242613i bk10: 4908a 2241167i bk11: 4904a 2240025i bk12: 4884a 2244486i bk13: 4884a 2241742i bk14: 5144a 2238901i bk15: 5140a 2238508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190944 n_act=3615 n_pre=3599 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1113
n_activity=319995 dram_eff=0.81
bk0: 5160a 2238822i bk1: 5164a 2236409i bk2: 5012a 2240901i bk3: 5012a 2239315i bk4: 4932a 2244259i bk5: 4928a 2241433i bk6: 4928a 2244401i bk7: 4928a 2242449i bk8: 4928a 2243310i bk9: 4928a 2240287i bk10: 4908a 2241451i bk11: 4904a 2238980i bk12: 4884a 2244307i bk13: 4884a 2241636i bk14: 5144a 2239233i bk15: 5144a 2238506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191001 n_act=3603 n_pre=3587 n_req=42702 n_rd=79784 n_write=49780 bw_util=0.1113
n_activity=319641 dram_eff=0.8107
bk0: 5164a 2239754i bk1: 5164a 2237422i bk2: 5012a 2242636i bk3: 5016a 2239913i bk4: 4928a 2244320i bk5: 4928a 2241708i bk6: 4928a 2242626i bk7: 4928a 2242789i bk8: 4928a 2244447i bk9: 4928a 2242316i bk10: 4904a 2241312i bk11: 4904a 2239377i bk12: 4888a 2244228i bk13: 4884a 2242156i bk14: 5140a 2240351i bk15: 5140a 2238192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190921 n_act=3613 n_pre=3597 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1114
n_activity=318885 dram_eff=0.813
bk0: 5164a 2238468i bk1: 5160a 2237286i bk2: 5012a 2243103i bk3: 5012a 2240270i bk4: 4928a 2243379i bk5: 4928a 2241198i bk6: 4928a 2244143i bk7: 4928a 2242081i bk8: 4928a 2245080i bk9: 4928a 2242866i bk10: 4904a 2240633i bk11: 4904a 2238926i bk12: 4896a 2243506i bk13: 4896a 2242825i bk14: 5136a 2240005i bk15: 5136a 2237564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00252
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191009 n_act=3584 n_pre=3568 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1113
n_activity=319505 dram_eff=0.8112
bk0: 5160a 2238357i bk1: 5160a 2236675i bk2: 5012a 2240860i bk3: 5012a 2239315i bk4: 4928a 2244433i bk5: 4928a 2242562i bk6: 4928a 2243749i bk7: 4928a 2241805i bk8: 4928a 2244685i bk9: 4928a 2243097i bk10: 4904a 2240638i bk11: 4904a 2239157i bk12: 4896a 2243607i bk13: 4896a 2241763i bk14: 5136a 2240066i bk15: 5136a 2237335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190967 n_act=3612 n_pre=3596 n_req=42736 n_rd=79792 n_write=49788 bw_util=0.1113
n_activity=319299 dram_eff=0.8117
bk0: 5164a 2239112i bk1: 5160a 2237955i bk2: 5012a 2243376i bk3: 5012a 2240806i bk4: 4928a 2245672i bk5: 4928a 2243463i bk6: 4932a 2241706i bk7: 4928a 2240575i bk8: 4928a 2243562i bk9: 4928a 2241743i bk10: 4904a 2240907i bk11: 4904a 2238821i bk12: 4896a 2243594i bk13: 4896a 2241646i bk14: 5136a 2241320i bk15: 5136a 2238180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16047, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16025, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16035, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16028, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16067, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 15996, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16049, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16026, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16023, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219397
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353034
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7333
	minimum = 6
	maximum = 62
Network latency average = 9.97597
	minimum = 6
	maximum = 62
Slowest packet = 1435000
Flit latency average = 9.11616
	minimum = 6
	maximum = 60
Slowest flit = 2673072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Accepted packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Injected flit rate average = 0.187425
	minimum = 0.138998 (at node 4)
	maximum = 0.248516 (at node 31)
Accepted flit rate average= 0.187425
	minimum = 0.177427 (at node 34)
	maximum = 0.195872 (at node 24)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.8 (5 samples)
Network latency average = 11.4588 (5 samples)
	minimum = 6 (5 samples)
	maximum = 210.6 (5 samples)
Flit latency average = 11.8944 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.4 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Accepted packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Injected flit rate average = 0.10357 (5 samples)
	minimum = 0.0726782 (5 samples)
	maximum = 0.143159 (5 samples)
Accepted flit rate average = 0.10357 (5 samples)
	minimum = 0.0923227 (5 samples)
	maximum = 0.113106 (5 samples)
Injected packet size average = 1.83987 (5 samples)
Accepted packet size average = 1.83987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 48 sec (1548 sec)
gpgpu_simulation_rate = 74511 (inst/sec)
gpgpu_simulation_rate = 1605 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41476
gpu_sim_insn = 20971724
gpu_ipc =     505.6352
gpu_tot_sim_cycle = 2749543
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      49.5774
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29902
partiton_reqs_in_parallel = 912472
partiton_reqs_in_parallel_total    = 27235984
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2375
partiton_reqs_in_parallel_util = 912472
partiton_reqs_in_parallel_util_total    = 27235984
gpu_sim_cycle_parition_util = 41476
gpu_tot_sim_cycle_parition_util    = 1252887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7470
partiton_replys_in_parallel = 65591
partiton_replys_in_parallel_total    = 721177
L2_BW  =     149.8934 GB/Sec
L2_BW_total  =      27.1220 GB/Sec
gpu_total_sim_rate=83017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11691, 11394, 11475, 11360, 11594, 11340, 11613, 11363, 11546, 11384, 11522, 11334, 11500, 11279, 11409, 11091, 11531, 11131, 11319, 11166, 11436, 11241, 11400, 11071, 11284, 11135, 11361, 11026, 11309, 10992, 11332, 10958, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:763842	W0_Idle:59927108	W0_Scoreboard:4017954	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2731991 
mrq_lat_table:110551 	6276 	9522 	19522 	37630 	57029 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	413313 	223679 	131506 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	564310 	54057 	10461 	4954 	87510 	42242 	16134 	489 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320460 	131398 	6980 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	334 	24 	138 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377 10.025362 10.524714 10.168539 10.681103 12.890995 13.189321  9.841726 10.335849 10.007353 10.194757 11.513043 11.972851  9.712803 10.025000 
dram[1]: 12.142241 12.344978  9.960432 10.897637 10.413794 10.793651 12.792453 12.938095  9.775000 10.220149  9.970589 10.108209 12.530806 12.960784  9.887324  9.989324 
dram[2]: 12.064102 11.741667 10.036232 10.289963 10.490348 10.552529 12.760564 12.806603 10.148149 10.025641 10.000000 10.153558 12.027273 12.471698  9.498305 10.025000 
dram[3]: 12.229437 12.265218  9.867857 10.302238 10.249057 10.523255 12.401827 13.062500  9.952727 10.247191 10.250000 10.423077 11.909910 12.297674  9.580205  9.780488 
dram[4]: 12.436123 12.804545 10.106227 10.225926 10.494208 10.704724 12.022124 12.587963 10.107011 10.144444 10.392307 10.792829 12.073059 12.711538  9.636987  9.939929 
dram[5]: 11.754167 12.707208  9.227425 10.080292 10.299242 10.564202 11.969163 12.705607 10.167286 10.185874 10.222642 10.544747 11.707965 11.963800  9.442953  9.770833 
dram[6]: 12.025641 12.176724  9.623693 10.147058 10.323194 10.370229 12.604651 12.952381 10.107011  9.985401 10.191730 10.343512 11.909910 12.355140  9.386666  9.774305 
dram[7]: 12.340611 12.551111  9.867857 10.113553 10.426923 10.777778 12.336364 12.806603  9.952727 10.289474 10.172933  9.787004 12.027273 12.530806  9.471380  9.593857 
dram[8]: 12.282609 12.390351 10.117216 10.229630 10.354961 11.052846 11.947137 12.919047  9.859206 10.212687 10.277567 10.440154 11.407725 11.649123  9.564626  9.663230 
dram[9]: 11.978813 12.431718  9.268456 10.344569 10.781746 11.376569 12.938095 13.224390  9.654929  9.970909 10.253788 10.455599 11.448276 11.822222 10.042857  9.964539 
dram[10]: 11.604939 13.144186 10.080292 10.298508 10.366412 10.907631 12.183857 12.933333  9.316326  9.480968 10.500000 10.753968 11.756638 12.239632  9.506757  9.866667 
average row locality = 482330/44509 = 10.836685
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1281      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227608
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1436      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254722
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1246      1254       699       710      1646      1654      1386      1404       774       792      1258      1260      1166      1173       773       782
dram[1]:       1273      1281       703       712      1652      1638      1395      1399       780       772      1291      1292      1159      1162       778       785
dram[2]:       1271      1281       698       705      1600      1606      1483      1488       766       769      1267      1274      1287      1295       778       780
dram[3]:       1271      1276       698       718      1586      1588      1486      1439       777       781      1272      1279      1282      1288       778       782
dram[4]:       1276      1277       711       708      1715      1711      1441      1446       781       776      1280      1269      1240      1102       802       794
dram[5]:       1271      1274       701       708      1711      1713      1436      1441       776       780      1182      1182      1097      1099       791       804
dram[6]:       1268      1274       701       707      1722      1719      1441      1441       773       776      1174      1181      1090      1095       795       792
dram[7]:       1299      1302       702       705      1727      1723      1553      1555       777       772      1186      1166      1093      1105       798       790
dram[8]:       1282      1192       734       738      1714      1714      1520      1528       763       764      1151      1149      1139      1139       754       753
dram[9]:       1197      1203       732       745      1717      1723      1445      1363       792       797      1157      1156      1146      1146       782       784
dram[10]:       1193      1199       734       693      1654      1658      1352      1356       787       787      1264      1268      1138      1144       777       783
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262518 n_act=4052 n_pre=4036 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.1116
n_activity=341513 dram_eff=0.7857
bk0: 5360a 2315386i bk1: 5356a 2313449i bk2: 5216a 2317783i bk3: 5216a 2316009i bk4: 5120a 2318726i bk5: 5120a 2317374i bk6: 5120a 2319749i bk7: 5120a 2318120i bk8: 5120a 2319402i bk9: 5120a 2317547i bk10: 5096a 2316645i bk11: 5096a 2315281i bk12: 5048a 2319680i bk13: 5044a 2317823i bk14: 5316a 2315084i bk15: 5316a 2314342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262754 n_act=3996 n_pre=3980 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.1115
n_activity=341108 dram_eff=0.7859
bk0: 5352a 2315880i bk1: 5356a 2312604i bk2: 5220a 2317319i bk3: 5216a 2315711i bk4: 5120a 2318444i bk5: 5120a 2315971i bk6: 5120a 2319673i bk7: 5120a 2316713i bk8: 5120a 2321369i bk9: 5124a 2318798i bk10: 5088a 2316632i bk11: 5084a 2315059i bk12: 5040a 2320406i bk13: 5040a 2318570i bk14: 5316a 2315593i bk15: 5316a 2312481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262598 n_act=4048 n_pre=4032 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.1115
n_activity=341565 dram_eff=0.7852
bk0: 5356a 2314321i bk1: 5356a 2312395i bk2: 5220a 2318291i bk3: 5216a 2315946i bk4: 5120a 2319722i bk5: 5120a 2317019i bk6: 5120a 2320879i bk7: 5120a 2317846i bk8: 5120a 2319158i bk9: 5120a 2317902i bk10: 5088a 2317551i bk11: 5084a 2316323i bk12: 5044a 2321960i bk13: 5040a 2318562i bk14: 5316a 2316394i bk15: 5316a 2314563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262672 n_act=4042 n_pre=4026 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.1115
n_activity=342018 dram_eff=0.7837
bk0: 5360a 2315784i bk1: 5356a 2314189i bk2: 5208a 2317914i bk3: 5204a 2315636i bk4: 5120a 2318641i bk5: 5120a 2316828i bk6: 5120a 2319500i bk7: 5120a 2318459i bk8: 5120a 2319799i bk9: 5120a 2317879i bk10: 5084a 2316562i bk11: 5084a 2315114i bk12: 5040a 2321005i bk13: 5040a 2318576i bk14: 5316a 2315069i bk15: 5320a 2313706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262730 n_act=3999 n_pre=3983 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.1115
n_activity=341581 dram_eff=0.7849
bk0: 5356a 2314858i bk1: 5356a 2313816i bk2: 5204a 2317753i bk3: 5204a 2315508i bk4: 5120a 2319990i bk5: 5120a 2316974i bk6: 5120a 2318611i bk7: 5120a 2316862i bk8: 5120a 2320395i bk9: 5120a 2318142i bk10: 5084a 2317332i bk11: 5084a 2316507i bk12: 5040a 2320474i bk13: 5040a 2318144i bk14: 5332a 2316133i bk15: 5332a 2313951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90633
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262502 n_act=4090 n_pre=4074 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.1115
n_activity=342308 dram_eff=0.7835
bk0: 5356a 2314457i bk1: 5356a 2313507i bk2: 5208a 2316830i bk3: 5208a 2315419i bk4: 5124a 2318306i bk5: 5120a 2315403i bk6: 5120a 2318534i bk7: 5120a 2317288i bk8: 5120a 2320632i bk9: 5120a 2317570i bk10: 5088a 2316583i bk11: 5084a 2315378i bk12: 5040a 2320431i bk13: 5040a 2317690i bk14: 5336a 2314462i bk15: 5336a 2313991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89106
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262515 n_act=4072 n_pre=4056 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.1115
n_activity=341905 dram_eff=0.7846
bk0: 5352a 2314665i bk1: 5356a 2312250i bk2: 5204a 2316208i bk3: 5204a 2314526i bk4: 5124a 2319267i bk5: 5120a 2316395i bk6: 5120a 2319934i bk7: 5124a 2318027i bk8: 5120a 2318288i bk9: 5120a 2315200i bk10: 5088a 2316899i bk11: 5084a 2314372i bk12: 5040a 2320264i bk13: 5040a 2317608i bk14: 5340a 2314774i bk15: 5336a 2313938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89505
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262576 n_act=4056 n_pre=4040 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.1115
n_activity=341436 dram_eff=0.7855
bk0: 5356a 2315614i bk1: 5356a 2313191i bk2: 5208a 2317945i bk3: 5212a 2315145i bk4: 5120a 2319337i bk5: 5120a 2316664i bk6: 5120a 2318167i bk7: 5124a 2318216i bk8: 5120a 2319478i bk9: 5120a 2317286i bk10: 5084a 2316755i bk11: 5084a 2314728i bk12: 5044a 2320176i bk13: 5040a 2318058i bk14: 5332a 2315931i bk15: 5332a 2313678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89563
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262514 n_act=4059 n_pre=4043 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.1116
n_activity=340571 dram_eff=0.7878
bk0: 5356a 2314352i bk1: 5352a 2313139i bk2: 5204a 2318328i bk3: 5208a 2315482i bk4: 5120a 2318407i bk5: 5120a 2316101i bk6: 5120a 2319710i bk7: 5120a 2317683i bk8: 5120a 2320108i bk9: 5120a 2317729i bk10: 5084a 2316121i bk11: 5084a 2314285i bk12: 5056a 2319481i bk13: 5056a 2318828i bk14: 5328a 2315524i bk15: 5328a 2313089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262584 n_act=4035 n_pre=4019 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.1116
n_activity=341286 dram_eff=0.786
bk0: 5352a 2314276i bk1: 5352a 2312483i bk2: 5204a 2316137i bk3: 5204a 2314508i bk4: 5120a 2319490i bk5: 5120a 2317611i bk6: 5120a 2319351i bk7: 5120a 2317229i bk8: 5120a 2319659i bk9: 5120a 2317974i bk10: 5084a 2316082i bk11: 5084a 2314622i bk12: 5056a 2319506i bk13: 5064a 2317585i bk14: 5328a 2315614i bk15: 5328a 2312900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8937
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262546 n_act=4061 n_pre=4045 n_req=43870 n_rd=82784 n_write=51332 bw_util=0.1115
n_activity=340999 dram_eff=0.7866
bk0: 5356a 2315019i bk1: 5352a 2313859i bk2: 5204a 2318749i bk3: 5204a 2316209i bk4: 5124a 2320723i bk5: 5120a 2318456i bk6: 5124a 2317217i bk7: 5120a 2316154i bk8: 5120a 2318538i bk9: 5120a 2316647i bk10: 5084a 2316363i bk11: 5084a 2314136i bk12: 5056a 2319468i bk13: 5056a 2317545i bk14: 5332a 2316844i bk15: 5328a 2313684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18674, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18608, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18628, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18648, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18637, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18655, Reservation_fails = 173
L2_cache_bank[12]: Access = 35744, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18579, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18619, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18611, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18633, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10350, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18667, Reservation_fails = 137
L2_total_cache_accesses = 786768
L2_total_cache_misses = 227608
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 409967
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1508612
icnt_total_pkts_simt_to_mem=1376628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82549
	minimum = 6
	maximum = 42
Network latency average = 8.73373
	minimum = 6
	maximum = 34
Slowest packet = 1442501
Flit latency average = 8.83285
	minimum = 6
	maximum = 34
Slowest flit = 2688597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0316292
	minimum = 0.0281615 (at node 2)
	maximum = 0.0360217 (at node 47)
Accepted packet rate average = 0.0316292
	minimum = 0.0281615 (at node 2)
	maximum = 0.0360217 (at node 47)
Injected flit rate average = 0.0474479
	minimum = 0.0281615 (at node 2)
	maximum = 0.0720434 (at node 47)
Accepted flit rate average= 0.0474479
	minimum = 0.035877 (at node 33)
	maximum = 0.0568294 (at node 25)
Injected packet length average = 1.50013
Accepted packet length average = 1.50013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6452 (6 samples)
	minimum = 6 (6 samples)
	maximum = 190.167 (6 samples)
Network latency average = 11.0046 (6 samples)
	minimum = 6 (6 samples)
	maximum = 181.167 (6 samples)
Flit latency average = 11.3841 (6 samples)
	minimum = 6 (6 samples)
	maximum = 180.167 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0521813 (6 samples)
	minimum = 0.046448 (6 samples)
	maximum = 0.0594519 (6 samples)
Accepted packet rate average = 0.0521813 (6 samples)
	minimum = 0.046448 (6 samples)
	maximum = 0.0594519 (6 samples)
Injected flit rate average = 0.0942161 (6 samples)
	minimum = 0.0652588 (6 samples)
	maximum = 0.131306 (6 samples)
Accepted flit rate average = 0.0942161 (6 samples)
	minimum = 0.0829151 (6 samples)
	maximum = 0.103726 (6 samples)
Injected packet size average = 1.80555 (6 samples)
Accepted packet size average = 1.80555 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 22 sec (1642 sec)
gpgpu_simulation_rate = 83017 (inst/sec)
gpgpu_simulation_rate = 1674 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41924
gpu_sim_insn = 23068712
gpu_ipc =     550.2507
gpu_tot_sim_cycle = 3013617
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      52.8879
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343426
gpu_stall_icnt2sh    = 43520
partiton_reqs_in_parallel = 922250
partiton_reqs_in_parallel_total    = 28148456
partiton_level_parallism =      21.9981
partiton_level_parallism_total  =       9.6465
partiton_reqs_in_parallel_util = 922250
partiton_reqs_in_parallel_util_total    = 28148456
gpu_sim_cycle_parition_util = 41924
gpu_tot_sim_cycle_parition_util    = 1294363
partiton_level_parallism_util =      21.9981
partiton_level_parallism_util_total  =      21.7548
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786768
L2_BW  =     444.5380 GB/Sec
L2_BW_total  =      30.9296 GB/Sec
gpu_total_sim_rate=86200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13689, 13365, 13446, 13304, 13592, 13338, 13584, 13388, 13544, 13355, 13439, 13305, 13444, 13277, 13434, 13035, 13529, 13075, 13263, 13137, 13434, 13185, 13371, 13042, 13282, 13106, 13332, 12970, 13307, 12963, 13330, 12902, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 435076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813972	W0_Idle:59935453	W0_Scoreboard:5061231	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3013616 
mrq_lat_table:138649 	7994 	12513 	24940 	47029 	72941 	105879 	88744 	69699 	7948 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	520028 	313088 	132006 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	737215 	76759 	11395 	4959 	87588 	42242 	16134 	489 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	403914 	175828 	10168 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	405 	37 	138 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.482972 10.916129  9.149585  9.632653  9.435673  9.746223 10.918919 11.250871  9.075209  9.565983  9.002763  9.308572 10.363636 10.665552  8.755208  9.111111 
dram[1]: 10.686708 10.858974  9.206128 10.012121  9.622024 10.100000 10.570492 11.096220  9.206215  9.507289  9.123595  9.324713 10.917809 11.345196  8.652956  8.944149 
dram[2]: 10.671925 10.523364  9.107438  9.494253  9.581602  9.799392 10.660066 10.449839  9.455072  9.364943  8.966851  9.250712 10.524753 10.917809  8.652061  8.989305 
dram[3]: 10.647799 10.906451  8.983651  9.438396  9.550296  9.838414 10.653465 10.945763  9.103352  9.498542  9.184136  9.521995 10.384365 10.806780  8.709845  8.670103 
dram[4]: 10.739682 11.408784  9.068871  9.334277  9.699699  9.911043 10.416129 10.878788  9.137255  9.479651  9.155367  9.747747 10.626667 11.225352  8.641026  8.984000 
dram[5]: 10.371165 11.195364  8.595301  9.278873  9.500000  9.868502 10.283440 10.806020  9.440579  9.482558  9.274285  9.603550 10.221154 10.697987  8.531646  8.798956 
dram[6]: 10.610063 10.919354  8.929540  9.408571  9.604167  9.667665 10.633663 10.955933  9.370689  9.362069  9.047354  9.277143 10.521452 11.108014  8.512627  8.753246 
dram[7]: 10.783440 11.095082  8.932249  9.255618  9.620895 10.024845 10.474026 10.792643  9.311429  9.613569  8.983379  9.069833 10.562914 11.108014  8.572519  8.652956 
dram[8]: 10.712026 11.026058  9.127424  9.441260  9.485294 10.065420 10.267516 11.044520  9.112045  9.473837  9.204545  9.529411 10.132912 10.526316  8.548223  8.702843 
dram[9]: 10.650944 11.088525  8.603133  9.307910  9.935385 10.289809 10.730897 11.190972  8.899182  9.275568  9.138028  9.277143 10.094637 10.433225  8.957447  9.048388 
dram[10]: 10.304878 11.477966  9.178273  9.517341  9.575667 10.024845 10.349359 11.017065  8.816216  8.988980  9.247863  9.635015 10.355987 10.847458  8.529114  8.981334 
average row locality = 576421/59126 = 9.749027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1649      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293147
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1580      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283274
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1129       667       678      1464      1473      1246      1263       729       746      1133      1136      1050      1057       726       737
dram[1]:       1143      1154       670       679      1468      1459      1253      1259       735       730      1161      1162      1044      1048       731       739
dram[2]:       1143      1154       666       673      1425      1432      1326      1333       723       728      1140      1148      1151      1159       731       734
dram[3]:       1143      1147       667       684      1414      1418      1330      1292       731       737      1145      1152      1146      1154       731       737
dram[4]:       1146      1148       677       674      1523      1521      1292      1297       735       732      1150      1144      1111       998       750       747
dram[5]:       1142      1147       668       676      1520      1522      1288      1293       731       736      1069      1071       994       995       743       754
dram[6]:       1138      1146       668       674      1529      1528      1292      1292       729       732      1062      1070       987       992       746       747
dram[7]:       1165      1169       669       672      1532      1531      1386      1388       732       729      1073      1058       989      1000       748       743
dram[8]:       1150      1078       696       701      1521      1523      1359      1367       720       722      1043      1044      1028      1028       712       711
dram[9]:       1080      1087       694       708      1525      1531      1296      1228       744       749      1048      1048      1034      1036       733       738
dram[10]:       1077      1083       697       664      1470      1476      1217      1222       740       740      1137      1142      1027      1034       730       737
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303507 n_act=5366 n_pre=5350 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.1357
n_activity=417463 dram_eff=0.8067
bk0: 6896a 2375286i bk1: 6892a 2373721i bk2: 6720a 2378020i bk3: 6720a 2376149i bk4: 6592a 2380065i bk5: 6592a 2377580i bk6: 6592a 2381694i bk7: 6592a 2379821i bk8: 6592a 2381307i bk9: 6592a 2379297i bk10: 6568a 2376380i bk11: 6568a 2374894i bk12: 6520a 2380278i bk13: 6516a 2377330i bk14: 6832a 2375806i bk15: 6832a 2374145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303733 n_act=5308 n_pre=5292 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.1356
n_activity=417003 dram_eff=0.8071
bk0: 6888a 2376144i bk1: 6892a 2371764i bk2: 6724a 2378277i bk3: 6720a 2375694i bk4: 6596a 2379653i bk5: 6592a 2377119i bk6: 6592a 2381676i bk7: 6592a 2378863i bk8: 6592a 2383582i bk9: 6596a 2380221i bk10: 6560a 2377172i bk11: 6556a 2375324i bk12: 6512a 2380428i bk13: 6512a 2378044i bk14: 6836a 2375383i bk15: 6832a 2371486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09786
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303542 n_act=5390 n_pre=5374 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.1356
n_activity=417453 dram_eff=0.8064
bk0: 6892a 2374614i bk1: 6892a 2372189i bk2: 6724a 2378025i bk3: 6720a 2375908i bk4: 6592a 2381130i bk5: 6592a 2377697i bk6: 6592a 2383370i bk7: 6596a 2378378i bk8: 6592a 2381538i bk9: 6592a 2379298i bk10: 6560a 2377352i bk11: 6556a 2376189i bk12: 6516a 2382420i bk13: 6512a 2378403i bk14: 6832a 2376864i bk15: 6832a 2374451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07921
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303634 n_act=5379 n_pre=5363 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1355
n_activity=417862 dram_eff=0.8052
bk0: 6896a 2375639i bk1: 6892a 2373817i bk2: 6708a 2378216i bk3: 6704a 2375414i bk4: 6592a 2379971i bk5: 6592a 2377013i bk6: 6592a 2382283i bk7: 6592a 2379900i bk8: 6592a 2382875i bk9: 6592a 2379655i bk10: 6556a 2376878i bk11: 6556a 2375107i bk12: 6512a 2381632i bk13: 6512a 2378341i bk14: 6832a 2375750i bk15: 6840a 2372359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07294
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303692 n_act=5330 n_pre=5314 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.1356
n_activity=417455 dram_eff=0.8062
bk0: 6892a 2375173i bk1: 6892a 2373961i bk2: 6704a 2378363i bk3: 6704a 2375653i bk4: 6592a 2380829i bk5: 6592a 2376707i bk6: 6592a 2381280i bk7: 6592a 2378759i bk8: 6592a 2382991i bk9: 6592a 2379920i bk10: 6560a 2376512i bk11: 6556a 2375596i bk12: 6512a 2380506i bk13: 6512a 2376999i bk14: 6852a 2377118i bk15: 6852a 2374062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303513 n_act=5411 n_pre=5395 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.1356
n_activity=418245 dram_eff=0.8048
bk0: 6892a 2375135i bk1: 6892a 2373855i bk2: 6708a 2377304i bk3: 6704a 2374910i bk4: 6592a 2380032i bk5: 6592a 2376394i bk6: 6592a 2381491i bk7: 6592a 2378824i bk8: 6592a 2383344i bk9: 6592a 2379193i bk10: 6560a 2376841i bk11: 6556a 2375347i bk12: 6512a 2380593i bk13: 6512a 2377568i bk14: 6856a 2374689i bk15: 6856a 2373756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303522 n_act=5391 n_pre=5375 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.1356
n_activity=417849 dram_eff=0.8057
bk0: 6888a 2375781i bk1: 6892a 2372995i bk2: 6704a 2377160i bk3: 6704a 2374953i bk4: 6596a 2380870i bk5: 6592a 2376677i bk6: 6592a 2382621i bk7: 6596a 2379979i bk8: 6592a 2380780i bk9: 6592a 2377263i bk10: 6560a 2376856i bk11: 6556a 2374297i bk12: 6512a 2379910i bk13: 6512a 2377011i bk14: 6860a 2375888i bk15: 6856a 2373363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07474
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303555 n_act=5387 n_pre=5371 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.1356
n_activity=417349 dram_eff=0.8065
bk0: 6892a 2375836i bk1: 6892a 2373615i bk2: 6708a 2378057i bk3: 6712a 2375337i bk4: 6592a 2381697i bk5: 6592a 2377716i bk6: 6592a 2380670i bk7: 6596a 2379505i bk8: 6592a 2382278i bk9: 6592a 2379392i bk10: 6556a 2375756i bk11: 6556a 2373833i bk12: 6516a 2380594i bk13: 6512a 2377148i bk14: 6852a 2376596i bk15: 6852a 2372946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303485 n_act=5394 n_pre=5378 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.1356
n_activity=416464 dram_eff=0.8085
bk0: 6892a 2374615i bk1: 6888a 2373590i bk2: 6704a 2379010i bk3: 6708a 2375454i bk4: 6592a 2380634i bk5: 6592a 2377309i bk6: 6592a 2381981i bk7: 6592a 2379079i bk8: 6592a 2382524i bk9: 6592a 2379352i bk10: 6556a 2375716i bk11: 6556a 2373507i bk12: 6528a 2380214i bk13: 6528a 2378904i bk14: 6848a 2376150i bk15: 6848a 2372716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0611
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303506 n_act=5384 n_pre=5368 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.1356
n_activity=417224 dram_eff=0.807
bk0: 6888a 2375466i bk1: 6888a 2373194i bk2: 6704a 2377413i bk3: 6704a 2374856i bk4: 6592a 2381278i bk5: 6592a 2378275i bk6: 6592a 2381196i bk7: 6592a 2378626i bk8: 6592a 2382375i bk9: 6592a 2380361i bk10: 6556a 2375923i bk11: 6560a 2373459i bk12: 6528a 2379392i bk13: 6536a 2376893i bk14: 6848a 2376739i bk15: 6848a 2373347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303535 n_act=5387 n_pre=5371 n_req=52421 n_rd=106612 n_write=61708 bw_util=0.1356
n_activity=416891 dram_eff=0.8075
bk0: 6892a 2375906i bk1: 6888a 2374155i bk2: 6704a 2379683i bk3: 6704a 2376149i bk4: 6592a 2382440i bk5: 6592a 2378896i bk6: 6596a 2379137i bk7: 6592a 2377729i bk8: 6592a 2381605i bk9: 6592a 2379391i bk10: 6556a 2376455i bk11: 6556a 2373683i bk12: 6528a 2379947i bk13: 6528a 2377412i bk14: 6852a 2377178i bk15: 6848a 2374114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06291

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21653, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21587, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21603, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21587, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21606, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21616, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 173
L2_cache_bank[12]: Access = 44680, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21558, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21598, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21590, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21624, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21611, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21601, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21645, Reservation_fails = 137
L2_total_cache_accesses = 983392
L2_total_cache_misses = 293147
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 475494
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=1967380
icnt_total_pkts_simt_to_mem=1704340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6926
	minimum = 6
	maximum = 64
Network latency average = 9.94401
	minimum = 6
	maximum = 62
Slowest packet = 1579324
Flit latency average = 9.07031
	minimum = 6
	maximum = 60
Slowest flit = 3033749
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0938024
	minimum = 0.0834387 (at node 2)
	maximum = 0.106636 (at node 29)
Accepted packet rate average = 0.0938024
	minimum = 0.0834387 (at node 2)
	maximum = 0.106636 (at node 29)
Injected flit rate average = 0.187601
	minimum = 0.139064 (at node 2)
	maximum = 0.248754 (at node 29)
Accepted flit rate average= 0.187601
	minimum = 0.177587 (at node 34)
	maximum = 0.19605 (at node 18)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3663 (7 samples)
	minimum = 6 (7 samples)
	maximum = 172.143 (7 samples)
Network latency average = 10.8531 (7 samples)
	minimum = 6 (7 samples)
	maximum = 164.143 (7 samples)
Flit latency average = 11.0536 (7 samples)
	minimum = 6 (7 samples)
	maximum = 163 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.0581272 (7 samples)
	minimum = 0.0517324 (7 samples)
	maximum = 0.0661925 (7 samples)
Accepted packet rate average = 0.0581272 (7 samples)
	minimum = 0.0517324 (7 samples)
	maximum = 0.0661925 (7 samples)
Injected flit rate average = 0.107557 (7 samples)
	minimum = 0.0758024 (7 samples)
	maximum = 0.148085 (7 samples)
Accepted flit rate average = 0.107557 (7 samples)
	minimum = 0.0964397 (7 samples)
	maximum = 0.116916 (7 samples)
Injected packet size average = 1.85037 (7 samples)
Accepted packet size average = 1.85037 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 49 sec (1849 sec)
gpgpu_simulation_rate = 86200 (inst/sec)
gpgpu_simulation_rate = 1629 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 34947
gpu_sim_insn = 20971928
gpu_ipc =     600.1067
gpu_tot_sim_cycle = 3270714
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      55.1427
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343426
gpu_stall_icnt2sh    = 43880
partiton_reqs_in_parallel = 768834
partiton_reqs_in_parallel_total    = 29070706
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1233
partiton_reqs_in_parallel_util = 768834
partiton_reqs_in_parallel_util_total    = 29070706
gpu_sim_cycle_parition_util = 34947
gpu_tot_sim_cycle_parition_util    = 1336287
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7611
partiton_replys_in_parallel = 65645
partiton_replys_in_parallel_total    = 983392
L2_BW  =     178.0438 GB/Sec
L2_BW_total  =      30.4007 GB/Sec
gpu_total_sim_rate=92966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6282
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6282
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15460, 15113, 15217, 15052, 15340, 15086, 15332, 15136, 15292, 15080, 15164, 15007, 15169, 14979, 15159, 14714, 15254, 14731, 14988, 14747, 15090, 14818, 15004, 14652, 14938, 14693, 14965, 14557, 14917, 14550, 14940, 14489, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 435076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971666	W0_Idle:60002957	W0_Scoreboard:5464903	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1656 {8:207,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28152 {136:207,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 578 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3267713 
mrq_lat_table:148723 	8180 	12631 	25100 	48952 	72958 	105879 	88744 	69699 	7948 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578200 	320529 	132033 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	801165 	78417 	11397 	4959 	87588 	42242 	16165 	490 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	453415 	191833 	10294 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	40 	139 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.298508 10.708075  8.631714  9.002666  8.634465  8.913747 11.003323 11.332191  8.386934  8.820580  8.348371  8.712042 10.021605 10.298412  8.196173  8.501241 
dram[1]: 10.490853 10.624616  8.636828  9.325967  8.805851  9.174515 10.658065 11.179054  8.496183  8.792106  8.548969  8.721052 10.495146 10.919192  8.094339  8.358537 
dram[2]: 10.413898 10.274627  8.551899  8.910290  8.753968  8.929729 10.746754 10.538217  8.680519  8.605670  8.371212  8.593265 10.169279 10.529221  8.106635  8.397058 
dram[3]: 10.454545 10.698758  8.320988  8.700258  8.728232  8.962060 10.740260 10.996677  8.389447  8.784210  8.687664  8.935310 10.040248 10.427652  8.157143  8.106383 
dram[4]: 10.477203 11.172078  8.391521  8.594388  8.897849  9.021798 10.438486 10.963576  8.439394  8.723238  8.659686  9.182825 10.169279 10.810000  8.065727  8.393643 
dram[5]: 10.078947 10.901898  7.992874  8.611253  8.687664  8.986413 10.373041 10.788274  8.690104  8.725848  8.723684  9.005435  9.836364 10.328026  8.004662  8.183333 
dram[6]: 10.355422 10.645061  8.339108  8.720207  8.751323  8.876676 10.651613 10.966887  8.588689  8.580976  8.568476  8.816489 10.109035 10.702971  7.974478  8.166271 
dram[7]: 10.648149 10.815047  8.318519  8.591837  8.784575  9.112947 10.562301 10.775245  8.558974  8.786842  8.468031  8.588083 10.204403 10.702971  8.039813  8.091981 
dram[8]: 10.454545 10.781250  8.441103  8.727980  8.766579  9.174515 10.357367 11.127946  8.355889  8.763780  8.659686  8.940540  9.754491 10.114907  8.018692  8.118203 
dram[9]: 10.394578 10.802507  8.021428  8.635898  9.140884  9.433048 10.615385 11.196610  8.183374  8.446970  8.647519  8.769841  9.719403 10.000000  8.360097  8.432432 
dram[10]: 10.102639 11.237785  8.526583  8.811519  8.842246  9.214484 10.343750 11.100671  8.053012  8.193627  8.723684  9.082191  9.957187 10.402555  7.972158  8.391198 
average row locality = 588899/63887 = 9.217822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1698      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301380
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1642      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1612      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287519
bank skew: 1681/1576 = 1.07
chip skew: 26166/26120 = 1.00
average mf latency per bank:
dram[0]:       1125      1134       679       690      1456      1465      1243      1260       739       754      1135      1138      1054      1061       738       749
dram[1]:       1147      1158       682       691      1461      1451      1250      1255       744       740      1162      1164      1048      1052       743       751
dram[2]:       1148      1158       678       685      1418      1425      1321      1328       733       737      1141      1149      1154      1161       744       747
dram[3]:       1148      1151       678       695      1407      1411      1325      1288       740       746      1147      1153      1148      1156       743       749
dram[4]:       1150      1153       688       686      1513      1512      1287      1293       744       742      1152      1146      1114      1003       762       760
dram[5]:       1146      1151       680       688      1510      1513      1284      1289       740       745      1072      1073       998      1000       755       766
dram[6]:       1142      1150       680       686      1519      1518      1287      1288       738       741      1065      1073       992       997       758       759
dram[7]:       1168      1172       680       684      1522      1522      1379      1381       742       738      1076      1061       993      1005       761       755
dram[8]:       1154      1083       708       712      1511      1513      1353      1361       729       732      1047      1048      1032      1032       724       724
dram[9]:       1085      1092       705       719      1515      1522      1291      1225       753       758      1052      1052      1039      1041       745       750
dram[10]:       1082      1089       708       676      1462      1467      1214      1219       749       749      1139      1144      1032      1039       741       749
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363015 n_act=5789 n_pre=5773 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1358
n_activity=439026 dram_eff=0.7878
bk0: 7088a 2439107i bk1: 7084a 2437451i bk2: 6912a 2441362i bk3: 6912a 2439443i bk4: 6784a 2443082i bk5: 6788a 2440398i bk6: 6784a 2445126i bk7: 6784a 2443142i bk8: 6784a 2444288i bk9: 6788a 2442271i bk10: 6756a 2439532i bk11: 6752a 2438142i bk12: 6676a 2443977i bk13: 6672a 2441161i bk14: 7024a 2439235i bk15: 7024a 2437531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363263 n_act=5730 n_pre=5714 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1357
n_activity=438198 dram_eff=0.7887
bk0: 7080a 2439979i bk1: 7088a 2435366i bk2: 6916a 2441604i bk3: 6912a 2438981i bk4: 6784a 2442615i bk5: 6784a 2439940i bk6: 6784a 2445047i bk7: 6784a 2442331i bk8: 6784a 2446598i bk9: 6788a 2443203i bk10: 6740a 2440484i bk11: 6736a 2438539i bk12: 6668a 2444221i bk13: 6668a 2441816i bk14: 7032a 2438839i bk15: 7024a 2434896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363048 n_act=5822 n_pre=5806 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1357
n_activity=438960 dram_eff=0.7874
bk0: 7084a 2438396i bk1: 7084a 2435939i bk2: 6916a 2441339i bk3: 6916a 2439206i bk4: 6784a 2444071i bk5: 6784a 2440512i bk6: 6784a 2446871i bk7: 6788a 2441775i bk8: 6784a 2444540i bk9: 6784a 2442157i bk10: 6740a 2440532i bk11: 6740a 2439378i bk12: 6672a 2446242i bk13: 6668a 2442247i bk14: 7024a 2440278i bk15: 7024a 2437825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363146 n_act=5808 n_pre=5792 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1356
n_activity=439381 dram_eff=0.7864
bk0: 7088a 2439459i bk1: 7084a 2437549i bk2: 6900a 2441398i bk3: 6896a 2438499i bk4: 6784a 2442854i bk5: 6784a 2439920i bk6: 6784a 2445778i bk7: 6788a 2443384i bk8: 6784a 2445846i bk9: 6784a 2442652i bk10: 6736a 2440277i bk11: 6736a 2438451i bk12: 6668a 2445479i bk13: 6668a 2442151i bk14: 7024a 2439159i bk15: 7032a 2435712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363186 n_act=5764 n_pre=5748 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1357
n_activity=439372 dram_eff=0.7866
bk0: 7084a 2438944i bk1: 7084a 2437745i bk2: 6896a 2441548i bk3: 6900a 2438755i bk4: 6784a 2443730i bk5: 6784a 2439552i bk6: 6784a 2444691i bk7: 6784a 2442198i bk8: 6784a 2446027i bk9: 6784a 2442821i bk10: 6736a 2439940i bk11: 6740a 2438892i bk12: 6672a 2444309i bk13: 6668a 2440746i bk14: 7048a 2440515i bk15: 7044a 2437408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99041
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362971 n_act=5853 n_pre=5837 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1357
n_activity=440018 dram_eff=0.7856
bk0: 7088a 2438884i bk1: 7084a 2437602i bk2: 6900a 2440482i bk3: 6896a 2438062i bk4: 6784a 2442911i bk5: 6784a 2439302i bk6: 6784a 2444865i bk7: 6788a 2442214i bk8: 6784a 2446313i bk9: 6784a 2442081i bk10: 6744a 2440164i bk11: 6736a 2438635i bk12: 6672a 2444346i bk13: 6668a 2441291i bk14: 7048a 2438142i bk15: 7052a 2436973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362982 n_act=5826 n_pre=5810 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1357
n_activity=439857 dram_eff=0.7861
bk0: 7080a 2439485i bk1: 7084a 2436741i bk2: 6900a 2440376i bk3: 6896a 2438146i bk4: 6792a 2443835i bk5: 6792a 2439521i bk6: 6784a 2446072i bk7: 6788a 2443350i bk8: 6784a 2443728i bk9: 6784a 2440155i bk10: 6740a 2440221i bk11: 6736a 2437542i bk12: 6672a 2443598i bk13: 6668a 2440800i bk14: 7056a 2439212i bk15: 7056a 2436643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97318
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363059 n_act=5818 n_pre=5802 n_req=53517 n_rd=109588 n_write=63236 bw_util=0.1357
n_activity=438910 dram_eff=0.7875
bk0: 7084a 2439674i bk1: 7088a 2437323i bk2: 6900a 2441285i bk3: 6904a 2438555i bk4: 6784a 2444594i bk5: 6784a 2440507i bk6: 6784a 2444097i bk7: 6792a 2442715i bk8: 6784a 2445256i bk9: 6784a 2442252i bk10: 6736a 2439045i bk11: 6736a 2437123i bk12: 6672a 2444470i bk13: 6668a 2440952i bk14: 7044a 2440051i bk15: 7044a 2436323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97062
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362955 n_act=5828 n_pre=5812 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1357
n_activity=437840 dram_eff=0.7898
bk0: 7084a 2438356i bk1: 7084a 2437385i bk2: 6896a 2442164i bk3: 6904a 2438582i bk4: 6784a 2443586i bk5: 6788a 2440167i bk6: 6784a 2445376i bk7: 6784a 2442445i bk8: 6788a 2445448i bk9: 6784a 2442206i bk10: 6736a 2439084i bk11: 6736a 2436748i bk12: 6688a 2443966i bk13: 6688a 2442673i bk14: 7040a 2439635i bk15: 7044a 2436023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96007
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362948 n_act=5826 n_pre=5810 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1358
n_activity=439536 dram_eff=0.7868
bk0: 7080a 2439193i bk1: 7080a 2436878i bk2: 6900a 2440616i bk3: 6896a 2438030i bk4: 6784a 2444216i bk5: 6784a 2441218i bk6: 6792a 2444523i bk7: 6784a 2441983i bk8: 6788a 2445258i bk9: 6784a 2443246i bk10: 6736a 2439276i bk11: 6740a 2436708i bk12: 6688a 2443200i bk13: 6700a 2440577i bk14: 7044a 2440121i bk15: 7044a 2436631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97904
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363007 n_act=5824 n_pre=5808 n_req=53557 n_rd=109612 n_write=63252 bw_util=0.1357
n_activity=438989 dram_eff=0.7876
bk0: 7088a 2439680i bk1: 7080a 2437871i bk2: 6896a 2442865i bk3: 6896a 2439331i bk4: 6784a 2445419i bk5: 6784a 2441800i bk6: 6792a 2442540i bk7: 6784a 2441310i bk8: 6784a 2444552i bk9: 6784a 2442274i bk10: 6740a 2439781i bk11: 6736a 2437056i bk12: 6688a 2443671i bk13: 6688a 2441157i bk14: 7048a 2440590i bk15: 7040a 2437344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24239, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24212, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24156, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24211, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24191, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24171, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24190, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24213, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24185, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24215, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24213, Reservation_fails = 173
L2_cache_bank[12]: Access = 47667, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24135, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24187, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24206, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24188, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24168, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24222, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13705, Miss_rate = 0.287, Pending_hits = 24194, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24230, Reservation_fails = 137
L2_total_cache_accesses = 1049037
L2_total_cache_misses = 301380
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 532333
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 411021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2098677
icnt_total_pkts_simt_to_mem=1770009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02552
	minimum = 6
	maximum = 40
Network latency average = 8.88006
	minimum = 6
	maximum = 40
Slowest packet = 1966978
Flit latency average = 8.97199
	minimum = 6
	maximum = 39
Slowest flit = 3806598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0375694
	minimum = 0.0334516 (at node 15)
	maximum = 0.0428375 (at node 46)
Accepted packet rate average = 0.0375694
	minimum = 0.0334516 (at node 15)
	maximum = 0.0428375 (at node 46)
Injected flit rate average = 0.056363
	minimum = 0.0334516 (at node 15)
	maximum = 0.0856893 (at node 40)
Accepted flit rate average= 0.056363
	minimum = 0.04258 (at node 32)
	maximum = 0.0675757 (at node 16)
Injected packet length average = 1.50024
Accepted packet length average = 1.50024
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9487 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.625 (8 samples)
Network latency average = 10.6065 (8 samples)
	minimum = 6 (8 samples)
	maximum = 148.625 (8 samples)
Flit latency average = 10.7934 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.5 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0555575 (8 samples)
	minimum = 0.0494473 (8 samples)
	maximum = 0.0632731 (8 samples)
Accepted packet rate average = 0.0555575 (8 samples)
	minimum = 0.0494473 (8 samples)
	maximum = 0.0632731 (8 samples)
Injected flit rate average = 0.101158 (8 samples)
	minimum = 0.0705086 (8 samples)
	maximum = 0.140285 (8 samples)
Accepted flit rate average = 0.101158 (8 samples)
	minimum = 0.0897073 (8 samples)
	maximum = 0.110748 (8 samples)
Injected packet size average = 1.82077 (8 samples)
Accepted packet size average = 1.82077 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 20 sec (1940 sec)
gpgpu_simulation_rate = 92966 (inst/sec)
gpgpu_simulation_rate = 1685 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41957
gpu_sim_insn = 23068752
gpu_ipc =     549.8189
gpu_tot_sim_cycle = 3534821
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      57.5488
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343490
gpu_stall_icnt2sh    = 57891
partiton_reqs_in_parallel = 922990
partiton_reqs_in_parallel_total    = 29839540
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.7027
partiton_reqs_in_parallel_util = 922990
partiton_reqs_in_parallel_util_total    = 29839540
gpu_sim_cycle_parition_util = 41957
gpu_tot_sim_cycle_parition_util    = 1371234
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.7681
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049037
L2_BW  =     444.2245 GB/Sec
L2_BW_total  =      33.4020 GB/Sec
gpu_total_sim_rate=94396

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6282
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6282
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17431, 17084, 17215, 17023, 17311, 17084, 17330, 17134, 17263, 17051, 17135, 16978, 17113, 16923, 17157, 16712, 17225, 16708, 16986, 16745, 17088, 16789, 16975, 16623, 16909, 16691, 16936, 16528, 16888, 16521, 16911, 16460, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 435095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1022017	W0_Idle:60011568	W0_Scoreboard:6508902	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1656 {8:207,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28152 {136:207,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 525 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3534820 
mrq_lat_table:176522 	9972 	15686 	30428 	58540 	88764 	129022 	95584 	70440 	7959 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684114 	410802 	132486 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	973888 	101294 	12427 	4961 	87594 	42242 	16165 	490 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	535315 	237619 	13678 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	543 	52 	139 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.479905  9.920792  8.184100  8.492408  8.363238  8.721461  9.730280  9.802564  8.126316  8.529801  7.871690  8.151898  9.430348  9.712820  7.790606  7.981964 
dram[1]:  9.758536  9.957816  8.290255  8.852942  8.554810  8.833718  9.563910 10.081794  8.285408  8.490109  7.960744  8.056485  9.785530 10.071809  7.684008  8.046465 
dram[2]:  9.586124  9.643373  8.154166  8.522876  8.510022  8.672728  9.725191  9.507463  8.455142  8.393478  7.907598  8.147991  9.565657  9.762887  7.705426  7.977956 
dram[3]:  9.709443  9.937965  7.965306  8.351178  8.526786  8.840278  9.622167  9.950521  8.180085  8.558759  8.116034  8.410480  9.443891  9.887729  7.655769  7.691120 
dram[4]:  9.655421 10.258974  7.987705  8.165272  8.608109  8.710706  9.388206  9.802564  8.171247  8.603563  7.946281  8.465934  9.401985 10.045093  7.601905  8.010040 
dram[5]:  9.251732  9.990025  7.658153  8.280254  8.290672  8.679545  9.388206  9.560000  8.334773  8.455142  8.126582  8.445175  9.241464  9.785530  7.629063  7.747573 
dram[6]:  9.587530  9.778049  7.979550  8.403017  8.432672  8.608109  9.535000  9.906735  8.361472  8.321120  8.077568  8.301724  9.330050  9.836364  7.618320  7.829412 
dram[7]:  9.756691  9.898766  8.028807  8.199580  8.384615  8.863109  9.158274  9.547500  8.321120  8.542035  7.966874  8.109473  9.448877  9.965790  7.487805  7.739806 
dram[8]:  9.637019 10.027500  7.977505  8.409483  8.482223  8.811060  9.375921 10.018373  8.050104  8.432315  7.948347  8.450549  9.139423  9.523809  7.610687  7.760700 
dram[9]:  9.459906  9.821078  7.636008  8.249472  8.865429  9.124105  9.449383  9.909091  7.853955  8.216560  7.919753  8.111579  9.268292  9.444169  7.806262  7.974000 
dram[10]:  9.490521 10.442708  8.078675  8.457701  8.562780  8.863109  9.207229 10.000000  7.887755  8.054167  8.143764  8.465934  9.359606  9.743589  7.528302  8.008032 
average row locality = 683002/78609 = 8.688598
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2056      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2065      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1756      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316086
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1037      1047       654       665      1327      1337      1143      1159       706       722      1047      1051       972       980       704       715
dram[1]:       1056      1068       657       667      1332      1326      1149      1154       711       707      1069      1072       967       974       708       717
dram[2]:       1056      1066       652       661      1295      1302      1211      1218       701       707      1052      1059      1058      1065       708       714
dram[3]:       1056      1061       653       670      1285      1291      1214      1183       707       714      1056      1063      1052      1062       708       715
dram[4]:       1058      1061       663       662      1378      1378      1181      1187       711       712      1060      1056      1025       931       726       723
dram[5]:       1054      1061       655       662      1375      1378      1179      1185       708       713       992       994       925       927       719       729
dram[6]:       1050      1059       656       663      1383      1384      1181      1183       706       710       986       993       920       927       721       723
dram[7]:       1073      1077       656       660      1385      1386      1261      1265       708       707       995       984       921       932       725       719
dram[8]:       1061      1002       679       684      1376      1379      1238      1245       698       703       970       973       954       957       693       692
dram[9]:       1003      1009       677       690      1380      1387      1184      1129       719       724       974       976       961       964       710       716
dram[10]:       1001      1007       679       653      1333      1339      1118      1123       716       717      1050      1055       954       961       708       715
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403977 n_act=7140 n_pre=7124 n_req=62130 n_rd=133448 n_write=73721 bw_util=0.1578
n_activity=514711 dram_eff=0.805
bk0: 8624a 2499239i bk1: 8620a 2496960i bk2: 8416a 2502259i bk3: 8420a 2498964i bk4: 8260a 2503801i bk5: 8260a 2500793i bk6: 8256a 2508095i bk7: 8256a 2504220i bk8: 8256a 2506598i bk9: 8256a 2503776i bk10: 8224a 2500395i bk11: 8224a 2498128i bk12: 8148a 2503619i bk13: 8144a 2500112i bk14: 8540a 2499854i bk15: 8544a 2496210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404300 n_act=7045 n_pre=7029 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1577
n_activity=514047 dram_eff=0.8055
bk0: 8616a 2500639i bk1: 8624a 2495623i bk2: 8420a 2502072i bk3: 8416a 2498355i bk4: 8256a 2503107i bk5: 8256a 2499528i bk6: 8256a 2508399i bk7: 8256a 2504525i bk8: 8256a 2508974i bk9: 8260a 2505192i bk10: 8212a 2501089i bk11: 8208a 2498452i bk12: 8140a 2504789i bk13: 8140a 2500541i bk14: 8548a 2499269i bk15: 8540a 2494543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404111 n_act=7132 n_pre=7116 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1577
n_activity=514612 dram_eff=0.8047
bk0: 8620a 2498762i bk1: 8620a 2496180i bk2: 8420a 2502321i bk3: 8416a 2499164i bk4: 8256a 2505684i bk5: 8256a 2500978i bk6: 8256a 2510209i bk7: 8260a 2503804i bk8: 8256a 2507505i bk9: 8256a 2504350i bk10: 8212a 2500576i bk11: 8212a 2498876i bk12: 8144a 2506671i bk13: 8140a 2501391i bk14: 8540a 2501037i bk15: 8540a 2497239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404251 n_act=7111 n_pre=7095 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1577
n_activity=514948 dram_eff=0.8038
bk0: 8624a 2500073i bk1: 8620a 2497670i bk2: 8400a 2502433i bk3: 8396a 2498847i bk4: 8256a 2504034i bk5: 8256a 2500197i bk6: 8256a 2508565i bk7: 8256a 2505682i bk8: 8256a 2508700i bk9: 8256a 2504498i bk10: 8208a 2500240i bk11: 8208a 2497421i bk12: 8140a 2505507i bk13: 8140a 2501861i bk14: 8540a 2499658i bk15: 8548a 2495328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404167 n_act=7115 n_pre=7099 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1577
n_activity=515106 dram_eff=0.8038
bk0: 8620a 2499437i bk1: 8620a 2498040i bk2: 8396a 2502244i bk3: 8400a 2497737i bk4: 8256a 2505594i bk5: 8256a 2499976i bk6: 8256a 2506818i bk7: 8256a 2504278i bk8: 8256a 2508096i bk9: 8256a 2504812i bk10: 8208a 2499775i bk11: 8212a 2498754i bk12: 8144a 2504098i bk13: 8140a 2499547i bk14: 8568a 2500338i bk15: 8564a 2497667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403978 n_act=7207 n_pre=7191 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1577
n_activity=515745 dram_eff=0.8029
bk0: 8624a 2499096i bk1: 8620a 2497757i bk2: 8400a 2501350i bk3: 8396a 2498855i bk4: 8256a 2504275i bk5: 8256a 2500083i bk6: 8256a 2507796i bk7: 8260a 2503769i bk8: 8256a 2508672i bk9: 8256a 2503790i bk10: 8216a 2499675i bk11: 8208a 2498497i bk12: 8140a 2504515i bk13: 8140a 2501086i bk14: 8568a 2498696i bk15: 8568a 2496857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13731
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404035 n_act=7155 n_pre=7139 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1578
n_activity=515523 dram_eff=0.8034
bk0: 8616a 2500247i bk1: 8620a 2497129i bk2: 8400a 2501205i bk3: 8396a 2498445i bk4: 8264a 2504710i bk5: 8260a 2499600i bk6: 8256a 2509034i bk7: 8260a 2505572i bk8: 8256a 2506561i bk9: 8256a 2501436i bk10: 8212a 2500572i bk11: 8208a 2497207i bk12: 8144a 2502996i bk13: 8140a 2499433i bk14: 8576a 2499880i bk15: 8576a 2495990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14501
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404020 n_act=7184 n_pre=7168 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1577
n_activity=514589 dram_eff=0.8047
bk0: 8620a 2500516i bk1: 8624a 2496975i bk2: 8400a 2501732i bk3: 8408a 2497902i bk4: 8256a 2505799i bk5: 8256a 2501070i bk6: 8256a 2506468i bk7: 8260a 2504515i bk8: 8256a 2507656i bk9: 8256a 2503741i bk10: 8208a 2499827i bk11: 8208a 2497565i bk12: 8144a 2504528i bk13: 8140a 2500166i bk14: 8568a 2498756i bk15: 8564a 2495383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14122
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403969 n_act=7170 n_pre=7154 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.1578
n_activity=513594 dram_eff=0.8065
bk0: 8620a 2498955i bk1: 8620a 2497373i bk2: 8396a 2503329i bk3: 8404a 2499602i bk4: 8256a 2505075i bk5: 8260a 2500385i bk6: 8256a 2508440i bk7: 8256a 2504732i bk8: 8260a 2507671i bk9: 8256a 2503668i bk10: 8212a 2498389i bk11: 8208a 2496308i bk12: 8160a 2503774i bk13: 8160a 2501727i bk14: 8560a 2499869i bk15: 8564a 2495949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12754
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403858 n_act=7205 n_pre=7189 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.1578
n_activity=515429 dram_eff=0.8038
bk0: 8616a 2499457i bk1: 8616a 2496595i bk2: 8400a 2501431i bk3: 8396a 2498062i bk4: 8256a 2505173i bk5: 8256a 2501194i bk6: 8268a 2507061i bk7: 8256a 2503598i bk8: 8264a 2506908i bk9: 8260a 2504715i bk10: 8208a 2498879i bk11: 8212a 2496069i bk12: 8160a 2502773i bk13: 8172a 2499003i bk14: 8564a 2500311i bk15: 8564a 2496073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404062 n_act=7146 n_pre=7130 n_req=62109 n_rd=133440 n_write=73632 bw_util=0.1577
n_activity=514815 dram_eff=0.8045
bk0: 8624a 2500548i bk1: 8616a 2498469i bk2: 8396a 2503113i bk3: 8396a 2499278i bk4: 8256a 2507086i bk5: 8256a 2502398i bk6: 8260a 2504399i bk7: 8256a 2503453i bk8: 8256a 2507022i bk9: 8256a 2504019i bk10: 8212a 2499593i bk11: 8208a 2496321i bk12: 8160a 2505057i bk13: 8160a 2501099i bk14: 8568a 2501045i bk15: 8560a 2497516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27217, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27190, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27134, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27190, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27170, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27149, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27168, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27190, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27164, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27194, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27181, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27191, Reservation_fails = 173
L2_cache_bank[12]: Access = 56603, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27114, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27165, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27182, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27184, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27167, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27147, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27201, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27180, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27172, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27209, Reservation_fails = 137
L2_total_cache_accesses = 1245677
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 597859
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=2557461
icnt_total_pkts_simt_to_mem=2097753
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7742
	minimum = 6
	maximum = 68
Network latency average = 10.0019
	minimum = 6
	maximum = 58
Slowest packet = 2103955
Flit latency average = 9.136
	minimum = 6
	maximum = 58
Slowest flit = 4208775
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937363
	minimum = 0.0832658 (at node 20)
	maximum = 0.106564 (at node 29)
Accepted packet rate average = 0.0937363
	minimum = 0.0832658 (at node 20)
	maximum = 0.106564 (at node 29)
Injected flit rate average = 0.187465
	minimum = 0.138776 (at node 20)
	maximum = 0.24857 (at node 29)
Accepted flit rate average= 0.187465
	minimum = 0.177448 (at node 34)
	maximum = 0.196206 (at node 15)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8182 (9 samples)
	minimum = 6 (9 samples)
	maximum = 145.889 (9 samples)
Network latency average = 10.5393 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.556 (9 samples)
Flit latency average = 10.6092 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.556 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.0597996 (9 samples)
	minimum = 0.0532049 (9 samples)
	maximum = 0.0680832 (9 samples)
Accepted packet rate average = 0.0597996 (9 samples)
	minimum = 0.0532049 (9 samples)
	maximum = 0.0680832 (9 samples)
Injected flit rate average = 0.110747 (9 samples)
	minimum = 0.0780939 (9 samples)
	maximum = 0.152317 (9 samples)
Accepted flit rate average = 0.110747 (9 samples)
	minimum = 0.0994562 (9 samples)
	maximum = 0.120243 (9 samples)
Injected packet size average = 1.85198 (9 samples)
Accepted packet size average = 1.85198 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 55 sec (2155 sec)
gpgpu_simulation_rate = 94396 (inst/sec)
gpgpu_simulation_rate = 1640 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 107629
gpu_sim_insn = 20972336
gpu_ipc =     194.8577
gpu_tot_sim_cycle = 3864600
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      58.0647
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343490
gpu_stall_icnt2sh    = 58139
partiton_reqs_in_parallel = 2367838
partiton_reqs_in_parallel_total    = 30762530
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5728
partiton_reqs_in_parallel_util = 2367838
partiton_reqs_in_parallel_util_total    = 30762530
gpu_sim_cycle_parition_util = 107629
gpu_tot_sim_cycle_parition_util    = 1413191
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7845
partiton_replys_in_parallel = 65751
partiton_replys_in_parallel_total    = 1245677
L2_BW  =      57.9039 GB/Sec
L2_BW_total  =      32.1644 GB/Sec
gpu_total_sim_rate=97436

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19271, 18855, 19009, 18817, 19105, 18855, 19124, 18882, 19057, 18753, 18906, 18703, 18884, 18602, 18882, 18391, 18904, 18341, 18665, 18355, 18744, 18399, 18631, 18233, 18519, 18255, 18546, 18115, 18475, 18108, 18498, 18001, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 435095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1185546	W0_Idle:64011101	W0_Scoreboard:7126501	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 510 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3850610 
mrq_lat_table:186571 	10265 	15839 	30680 	60300 	88797 	129022 	95584 	70440 	7959 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	741359 	419243 	132518 	11479 	780 	5 	1765 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	1037649 	103216 	12431 	4961 	87598 	42242 	16199 	490 	0 	780 	9 	1761 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	584391 	254199 	13750 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196694 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	619 	57 	139 	1 	21 	4 	18 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.322655  9.654029  7.891089  8.118126  7.959184  8.247357  9.809045  9.806533  7.665370  8.046939  7.426415  7.728880  9.157143  9.398533  7.449356  7.609023 
dram[1]:  9.587264  9.668246  7.906746  8.358491  8.133333  8.400000  9.643564 10.106217  7.742632  8.046939  7.571429  7.673190  9.533499  9.729114  7.353902  7.672348 
dram[2]:  9.337156  9.477856  7.773879  8.180698  8.026749  8.221519  9.804020  9.475728  7.921687  7.897796  7.486641  7.754941  9.327670  9.362531  7.362477  7.621469 
dram[3]:  9.540983  9.720764  7.660886  7.948000  8.041237  8.333333  9.701492 10.005128  7.682261  8.008130  7.737154  8.000000  9.174224  9.629073  7.327899  7.348457 
dram[4]:  9.406466 10.061881  7.666023  7.782779  8.180293  8.273305  9.468447  9.809045  7.705078  8.046939  7.585271  8.034836  9.174224  9.704545  7.254025  7.599251 
dram[5]:  9.105145  9.718377  7.340111  7.916335  7.804000  8.243129  9.402410  9.571078  7.784585  7.903808  7.747036  8.000000  9.007026  9.533499  7.296762  7.416819 
dram[6]:  9.299771  9.561033  7.629559  7.948000  7.991803  8.078675  9.567568  9.984654  7.901803  7.868263  7.703340  7.967480  9.106635  9.581047  7.285458  7.457721 
dram[7]:  9.565727  9.674584  7.688588  7.855731  7.904665  8.335470  9.195755  9.605911  7.805941  7.993915  7.605825  7.747036  9.154762  9.610000  7.158730  7.392336 
dram[8]:  9.454757  9.753589  7.657033  7.969940  8.087137  8.434125  9.435835 10.095855  7.569231  7.981781  7.587209  8.020492  8.889400  9.202864  7.276481  7.436697 
dram[9]:  9.329519  9.672209  7.320442  7.871287  8.443723  8.580220  9.432367  9.863291  7.318519  7.684825  7.561776  7.733728  9.009346  9.113208  7.481550  7.667297 
dram[10]:  9.418982 10.264483  7.675676  8.156057  8.106030  8.353319  9.288095 10.077519  7.401501  7.575816  7.777778  8.049281  9.094339  9.453431  7.191489  7.620301 
average row locality = 695542/83276 = 8.352250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2102      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2113      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1785      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1828      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1788      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320350
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1042      1051       665       676      1324      1333      1142      1157       715       730      1050      1054       977       984       715       726
dram[1]:       1061      1074       668       677      1328      1322      1147      1152       719       716      1072      1074       972       980       719       729
dram[2]:       1061      1071       663       672      1292      1298      1208      1215       710       716      1055      1062      1061      1068       721       725
dram[3]:       1061      1067       663       681      1282      1287      1211      1181       716       723      1059      1066      1056      1065       719       726
dram[4]:       1064      1066       673       672      1373      1373      1179      1185       720       720      1064      1060      1028       937       737       734
dram[5]:       1059      1068       665       673      1369      1373      1177      1184       716       722       997       999       930       933       730       741
dram[6]:       1055      1064       666       673      1378      1378      1179      1181       715       725       991       998       926       932       731       734
dram[7]:       1077      1082       666       671      1378      1380      1257      1262       717       716       999       988       927       937       736       730
dram[8]:       1067      1012       689       694      1370      1373      1234      1242       707       711       975       977       959       962       704       704
dram[9]:       1008      1016       687       701      1375      1382      1182      1131       728       733       979       981       966       969       721       728
dram[10]:       1007      1012       689       663      1329      1334      1117      1122       724       725      1054      1058       959       966       718       726
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598451 n_act=7562 n_pre=7546 n_req=63263 n_rd=136448 n_write=75253 bw_util=0.1499
n_activity=536288 dram_eff=0.7895
bk0: 8816a 2698019i bk1: 8816a 2695648i bk2: 8612a 2700612i bk3: 8608a 2697256i bk4: 8448a 2701857i bk5: 8464a 2698619i bk6: 8448a 2706539i bk7: 8452a 2702624i bk8: 8448a 2704568i bk9: 8448a 2701586i bk10: 8408a 2698464i bk11: 8408a 2696226i bk12: 8304a 2702317i bk13: 8300a 2698827i bk14: 8732a 2698332i bk15: 8736a 2694516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87811
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598746 n_act=7467 n_pre=7451 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.1498
n_activity=535741 dram_eff=0.7899
bk0: 8808a 2699339i bk1: 8828a 2694146i bk2: 8612a 2700282i bk3: 8616a 2696510i bk4: 8448a 2701142i bk5: 8452a 2697346i bk6: 8448a 2706877i bk7: 8448a 2702850i bk8: 8448a 2706831i bk9: 8452a 2703158i bk10: 8392a 2699220i bk11: 8392a 2696638i bk12: 8296a 2703592i bk13: 8300a 2699287i bk14: 8740a 2697704i bk15: 8740a 2692763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598507 n_act=7565 n_pre=7549 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.1498
n_activity=536830 dram_eff=0.7885
bk0: 8812a 2697367i bk1: 8812a 2694806i bk2: 8616a 2700487i bk3: 8608a 2697433i bk4: 8448a 2703528i bk5: 8452a 2698807i bk6: 8448a 2708652i bk7: 8460a 2702165i bk8: 8452a 2705459i bk9: 8448a 2702262i bk10: 8400a 2698712i bk11: 8396a 2697033i bk12: 8300a 2705439i bk13: 8308a 2700039i bk14: 8736a 2699458i bk15: 8732a 2695481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598707 n_act=7532 n_pre=7516 n_req=63195 n_rd=136360 n_write=75145 bw_util=0.1497
n_activity=536469 dram_eff=0.7885
bk0: 8816a 2698734i bk1: 8820a 2696261i bk2: 8592a 2700697i bk3: 8592a 2696997i bk4: 8448a 2701962i bk5: 8452a 2698042i bk6: 8448a 2706978i bk7: 8452a 2703992i bk8: 8448a 2706655i bk9: 8448a 2702284i bk10: 8388a 2698480i bk11: 8388a 2695747i bk12: 8300a 2704165i bk13: 8296a 2700693i bk14: 8732a 2698063i bk15: 8740a 2693655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598609 n_act=7539 n_pre=7523 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.1498
n_activity=536782 dram_eff=0.7884
bk0: 8820a 2698072i bk1: 8812a 2696767i bk2: 8588a 2700557i bk3: 8596a 2695857i bk4: 8448a 2703616i bk5: 8452a 2697785i bk6: 8448a 2705200i bk7: 8452a 2702575i bk8: 8448a 2705954i bk9: 8448a 2702575i bk10: 8388a 2697997i bk11: 8396a 2696880i bk12: 8300a 2702955i bk13: 8300a 2698362i bk14: 8760a 2698726i bk15: 8764a 2695894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598396 n_act=7639 n_pre=7623 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.1498
n_activity=537452 dram_eff=0.7874
bk0: 8816a 2697805i bk1: 8816a 2696351i bk2: 8592a 2699582i bk3: 8592a 2696965i bk4: 8448a 2702131i bk5: 8448a 2697856i bk6: 8452a 2706206i bk7: 8456a 2702132i bk8: 8448a 2706562i bk9: 8448a 2701600i bk10: 8396a 2697911i bk11: 8388a 2696771i bk12: 8300a 2703333i bk13: 8296a 2699907i bk14: 8764a 2697009i bk15: 8764a 2695176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84688
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598499 n_act=7578 n_pre=7562 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.1498
n_activity=537601 dram_eff=0.7873
bk0: 8816a 2698915i bk1: 8812a 2695825i bk2: 8592a 2699470i bk3: 8596a 2696519i bk4: 8456a 2702603i bk5: 8452a 2697333i bk6: 8448a 2707408i bk7: 8452a 2703845i bk8: 8448a 2704454i bk9: 8452a 2699313i bk10: 8392a 2698789i bk11: 8388a 2695531i bk12: 8300a 2701818i bk13: 8296a 2698167i bk14: 8772a 2698247i bk15: 8768a 2694372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8539
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598440 n_act=7615 n_pre=7599 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.1498
n_activity=536537 dram_eff=0.7888
bk0: 8812a 2699243i bk1: 8816a 2695609i bk2: 8592a 2700057i bk3: 8596a 2696150i bk4: 8452a 2703704i bk5: 8452a 2698860i bk6: 8448a 2704794i bk7: 8456a 2702924i bk8: 8452a 2705521i bk9: 8448a 2701621i bk10: 8392a 2698056i bk11: 8388a 2695759i bk12: 8304a 2703273i bk13: 8300a 2698783i bk14: 8768a 2697116i bk15: 8756a 2693719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598423 n_act=7584 n_pre=7568 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.1499
n_activity=535175 dram_eff=0.7911
bk0: 8816a 2697638i bk1: 8820a 2696011i bk2: 8588a 2701642i bk3: 8604a 2697630i bk4: 8452a 2703143i bk5: 8456a 2698351i bk6: 8452a 2706863i bk7: 8448a 2703130i bk8: 8452a 2705609i bk9: 8452a 2701548i bk10: 8392a 2696595i bk11: 8388a 2694544i bk12: 8320a 2702481i bk13: 8320a 2700337i bk14: 8752a 2698215i bk15: 8756a 2694234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598282 n_act=7634 n_pre=7618 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.1499
n_activity=537323 dram_eff=0.7881
bk0: 8812a 2698159i bk1: 8812a 2695316i bk2: 8592a 2699559i bk3: 8588a 2696146i bk4: 8448a 2703149i bk5: 8452a 2699024i bk6: 8456a 2705516i bk7: 8452a 2701935i bk8: 8456a 2704768i bk9: 8452a 2702470i bk10: 8388a 2697197i bk11: 8392a 2694293i bk12: 8320a 2701560i bk13: 8336a 2697633i bk14: 8760a 2698722i bk15: 8764a 2694339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85875
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598524 n_act=7562 n_pre=7546 n_req=63248 n_rd=136448 n_write=75180 bw_util=0.1498
n_activity=536128 dram_eff=0.7895
bk0: 8816a 2699329i bk1: 8812a 2697219i bk2: 8592a 2701346i bk3: 8588a 2697549i bk4: 8448a 2704978i bk5: 8452a 2700157i bk6: 8452a 2702845i bk7: 8448a 2701839i bk8: 8448a 2704946i bk9: 8452a 2701860i bk10: 8392a 2697834i bk11: 8388a 2694601i bk12: 8320a 2703788i bk13: 8320a 2699874i bk14: 8764a 2699417i bk15: 8756a 2695766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29799, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29774, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29714, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29771, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29754, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29741, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29756, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29778, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29746, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29776, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29764, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29774, Reservation_fails = 173
L2_cache_bank[12]: Access = 59590, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29702, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29747, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29769, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29753, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29747, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29744, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29776, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29773, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29761, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29798, Reservation_fails = 137
L2_total_cache_accesses = 1311428
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 654717
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 533405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=2688968
icnt_total_pkts_simt_to_mem=2163552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.12567
	minimum = 6
	maximum = 41
Network latency average = 8.9685
	minimum = 6
	maximum = 34
Slowest packet = 2491383
Flit latency average = 9.03857
	minimum = 6
	maximum = 34
Slowest flit = 4780718
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0122181
	minimum = 0.0108568 (at node 19)
	maximum = 0.0139508 (at node 29)
Accepted packet rate average = 0.0122181
	minimum = 0.0108568 (at node 19)
	maximum = 0.0139508 (at node 29)
Injected flit rate average = 0.0183321
	minimum = 0.0108568 (at node 19)
	maximum = 0.0278876 (at node 29)
Accepted flit rate average= 0.0183321
	minimum = 0.0138253 (at node 30)
	maximum = 0.0220481 (at node 24)
Injected packet length average = 1.5004
Accepted packet length average = 1.5004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5489 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.4 (10 samples)
Network latency average = 10.3822 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128.1 (10 samples)
Flit latency average = 10.4522 (10 samples)
	minimum = 6 (10 samples)
	maximum = 127.2 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0550414 (10 samples)
	minimum = 0.0489701 (10 samples)
	maximum = 0.06267 (10 samples)
Accepted packet rate average = 0.0550414 (10 samples)
	minimum = 0.0489701 (10 samples)
	maximum = 0.06267 (10 samples)
Injected flit rate average = 0.101506 (10 samples)
	minimum = 0.0713702 (10 samples)
	maximum = 0.139874 (10 samples)
Accepted flit rate average = 0.101506 (10 samples)
	minimum = 0.0908931 (10 samples)
	maximum = 0.110424 (10 samples)
Injected packet size average = 1.84417 (10 samples)
Accepted packet size average = 1.84417 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 23 sec (2303 sec)
gpgpu_simulation_rate = 97436 (inst/sec)
gpgpu_simulation_rate = 1678 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068832
gpu_ipc =     549.7553
gpu_tot_sim_cycle = 4128712
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      59.9378
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343554
gpu_stall_icnt2sh    = 71978
partiton_reqs_in_parallel = 923100
partiton_reqs_in_parallel_total    = 33130368
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.2480
partiton_reqs_in_parallel_util = 923100
partiton_reqs_in_parallel_util_total    = 33130368
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1520820
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.7903
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311428
L2_BW  =     444.2438 GB/Sec
L2_BW_total  =      34.6219 GB/Sec
gpu_total_sim_rate=98200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21248, 20826, 21034, 20788, 21103, 20799, 21122, 20853, 21028, 20724, 20904, 20701, 20882, 20573, 20853, 20335, 20875, 20312, 20636, 20326, 20721, 20370, 20602, 20210, 20517, 20226, 20544, 20086, 20473, 20052, 20469, 19945, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 435105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1235822	W0_Idle:64019473	W0_Scoreboard:8171484	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 475 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4128711 
mrq_lat_table:214115 	11996 	18791 	36284 	70028 	104730 	152197 	102166 	71333 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846639 	509964 	133189 	11479 	780 	5 	1765 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1211513 	125208 	13243 	4963 	87598 	42242 	16199 	490 	0 	780 	9 	1761 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	667534 	298935 	16941 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	691 	69 	139 	1 	21 	4 	18 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.843512  9.000000  7.558528  7.866087  7.826241  8.000000  9.123967  9.036810  7.524452  7.715026  7.108108  7.437604  8.868687  8.862626  7.153966  7.283228 
dram[1]:  8.967054  9.280000  7.550918  8.051601  8.029091  8.304511  9.014315  9.369427  7.551608  7.918440  7.225284  7.440734  9.175733  9.235789  7.120556  7.321145 
dram[2]:  8.822857  9.035156  7.405892  7.902098  7.922801  8.076923  9.082305  8.800797  7.686747  7.750000  7.155698  7.522766  8.880567  8.902637  7.027523  7.281646 
dram[3]:  8.936417  9.102161  7.452893  7.691126  7.878572  8.127071  8.969512  9.275210  7.402985  7.761739  7.469799  7.711072  8.760479  9.103734  7.022901  7.214734 
dram[4]:  8.928709  9.575569  7.359477  7.605396  7.969314  8.047359  8.845692  9.202084  7.558376  7.944840  7.324013  7.780105  8.776000  9.197065  7.007599  7.342357 
dram[5]:  8.719398  9.176238  7.018692  7.664966  7.649913  8.153419  8.845692  9.069816  7.678141  7.715026  7.285948  7.687931  8.555555  9.175733  6.953243  7.193448 
dram[6]:  8.892307  9.229084  7.309562  7.742268  7.781305  7.828014  9.028688  9.355932  7.765217  7.751736  7.335526  7.764808  8.704365  9.061983  7.010638  7.219092 
dram[7]:  9.122047  9.284569  7.414474  7.568792  7.762324  8.082417  8.519305  8.790836  7.643836  7.857394  7.315271  7.516020  8.622789  9.026749  6.847181  7.056662 
dram[8]:  8.813688  9.313253  7.412829  7.644068  7.889088  8.210037  8.816000  9.441113  7.332237  7.805944  7.336079  7.740870  8.547573  8.784431  6.889387  7.167963 
dram[9]:  8.866157  9.301205  7.145800  7.668367  8.115808  8.192950  8.664706  9.126294  7.161600  7.570220  7.325658  7.555932  8.494208  8.495183  7.118827  7.294304 
dram[10]:  9.058708  9.799154  7.355628  7.848432  7.810619  8.025455  8.570874  9.308017  7.372937  7.537943  7.541455  7.716263  8.576998  8.823647  6.954751  7.352472 
average row locality = 789687/98484 = 8.018430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2470      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2481      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1986      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1933      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348949
bank skew: 2050/1926 = 1.06
chip skew: 31759/31699 = 1.00
average mf latency per bank:
dram[0]:        975       987       645       656      1227      1237      1067      1081       689       704       984       988       917       924       687       700
dram[1]:        991      1006       647       657      1232      1228      1072      1078       693       692      1004      1006       912       921       691       703
dram[2]:        992      1002       643       652      1200      1206      1126      1133       685       691       988       994       990       998       694       700
dram[3]:        993       998       644       660      1192      1197      1129      1102       690       697       991       998       985       995       693       700
dram[4]:        996       997       652       652      1271      1273      1101      1107       694       696       996       994       961       883       707       707
dram[5]:        990       999       646       653      1269      1274      1098      1106       691       698       937       939       875       879       703       713
dram[6]:        989       998       647       653      1276      1278      1100      1104       690       700       931       938       871       878       703       707
dram[7]:       1007      1011       646       652      1277      1281      1168      1176       691       691       939       931       872       883       707       702
dram[8]:        998       951       667       672      1269      1274      1148      1157       683       687       917       921       901       903       679       679
dram[9]:        946       955       664       678      1273      1281      1102      1059       700       706       921       924       906       910       694       703
dram[10]:        945       951       666       645      1233      1238      1046      1051       698       701       987       991       900       907       691       699
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639303 n_act=8969 n_pre=8953 n_req=71827 n_rd=160280 n_write=85671 bw_util=0.1694
n_activity=612259 dram_eff=0.8034
bk0: 10352a 2758751i bk1: 10356a 2754404i bk2: 10112a 2761283i bk3: 10112a 2757069i bk4: 9920a 2763677i bk5: 9932a 2758616i bk6: 9920a 2769456i bk7: 9928a 2763937i bk8: 9920a 2767718i bk9: 9920a 2762888i bk10: 9880a 2758870i bk11: 9880a 2756292i bk12: 9776a 2762096i bk13: 9772a 2757060i bk14: 10248a 2758907i bk15: 10252a 2754345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639724 n_act=8819 n_pre=8803 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1694
n_activity=611663 dram_eff=0.8038
bk0: 10348a 2758806i bk1: 10364a 2753339i bk2: 10120a 2760596i bk3: 10120a 2755811i bk4: 9920a 2761896i bk5: 9924a 2757395i bk6: 9920a 2768927i bk7: 9920a 2764341i bk8: 9920a 2769072i bk9: 9924a 2764357i bk10: 9864a 2759053i bk11: 9864a 2755870i bk12: 9768a 2764074i bk13: 9772a 2758072i bk14: 10256a 2758294i bk15: 10252a 2751376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639422 n_act=8957 n_pre=8941 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1694
n_activity=612688 dram_eff=0.8025
bk0: 10348a 2757516i bk1: 10348a 2754849i bk2: 10120a 2760081i bk3: 10112a 2756721i bk4: 9920a 2765433i bk5: 9924a 2759685i bk6: 9920a 2770625i bk7: 9932a 2762602i bk8: 9920a 2768322i bk9: 9920a 2764197i bk10: 9872a 2758702i bk11: 9868a 2756404i bk12: 9772a 2765968i bk13: 9776a 2759218i bk14: 10252a 2759052i bk15: 10252a 2753779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639619 n_act=8918 n_pre=8902 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1693
n_activity=612326 dram_eff=0.8026
bk0: 10360a 2758588i bk1: 10360a 2755386i bk2: 10092a 2761497i bk3: 10092a 2756484i bk4: 9920a 2762621i bk5: 9924a 2757977i bk6: 9920a 2768782i bk7: 9924a 2765006i bk8: 9920a 2768508i bk9: 9920a 2763669i bk10: 9860a 2759265i bk11: 9860a 2755135i bk12: 9772a 2764572i bk13: 9772a 2759418i bk14: 10248a 2757892i bk15: 10256a 2753248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639613 n_act=8886 n_pre=8870 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1693
n_activity=612853 dram_eff=0.8022
bk0: 10356a 2758521i bk1: 10348a 2756787i bk2: 10088a 2761799i bk3: 10096a 2755294i bk4: 9920a 2765084i bk5: 9920a 2758279i bk6: 9920a 2767121i bk7: 9924a 2762996i bk8: 9920a 2768247i bk9: 9920a 2764553i bk10: 9864a 2757737i bk11: 9868a 2755496i bk12: 9772a 2763008i bk13: 9772a 2757590i bk14: 10280a 2759885i bk15: 10284a 2755866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639348 n_act=9017 n_pre=9001 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1693
n_activity=613321 dram_eff=0.8016
bk0: 10352a 2758675i bk1: 10356a 2756101i bk2: 10096a 2759309i bk3: 10088a 2757040i bk4: 9920a 2763200i bk5: 9920a 2758208i bk6: 9924a 2768692i bk7: 9928a 2763619i bk8: 9920a 2769378i bk9: 9920a 2762832i bk10: 9872a 2757453i bk11: 9864a 2756391i bk12: 9768a 2763119i bk13: 9768a 2759373i bk14: 10280a 2756861i bk15: 10284a 2755483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639493 n_act=8930 n_pre=8914 n_req=71768 n_rd=160276 n_write=85563 bw_util=0.1694
n_activity=613486 dram_eff=0.8014
bk0: 10352a 2758598i bk1: 10348a 2755136i bk2: 10096a 2759139i bk3: 10092a 2755909i bk4: 9928a 2763957i bk5: 9924a 2757482i bk6: 9920a 2769784i bk7: 9924a 2765249i bk8: 9920a 2766773i bk9: 9924a 2761197i bk10: 9868a 2758072i bk11: 9860a 2755201i bk12: 9772a 2762553i bk13: 9768a 2757400i bk14: 10292a 2758806i bk15: 10288a 2753979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639315 n_act=9021 n_pre=9005 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1694
n_activity=612510 dram_eff=0.8027
bk0: 10348a 2760310i bk1: 10352a 2756336i bk2: 10092a 2760327i bk3: 10096a 2755038i bk4: 9924a 2764815i bk5: 9920a 2758808i bk6: 9920a 2765856i bk7: 9928a 2763474i bk8: 9924a 2768498i bk9: 9920a 2764098i bk10: 9864a 2757366i bk11: 9860a 2754531i bk12: 9776a 2763264i bk13: 9772a 2758055i bk14: 10288a 2756868i bk15: 10280a 2753119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00766
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639338 n_act=8976 n_pre=8960 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1694
n_activity=611154 dram_eff=0.8047
bk0: 10356a 2757168i bk1: 10356a 2755692i bk2: 10088a 2763168i bk3: 10100a 2757676i bk4: 9924a 2764871i bk5: 9928a 2758579i bk6: 9920a 2769718i bk7: 9920a 2765069i bk8: 9924a 2767893i bk9: 9924a 2763769i bk10: 9864a 2755998i bk11: 9860a 2754481i bk12: 9792a 2763014i bk13: 9792a 2759898i bk14: 10272a 2758336i bk15: 10276a 2754193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639129 n_act=9047 n_pre=9031 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1694
n_activity=613250 dram_eff=0.8022
bk0: 10348a 2757829i bk1: 10348a 2755049i bk2: 10092a 2760254i bk3: 10088a 2755733i bk4: 9924a 2764059i bk5: 9924a 2758987i bk6: 9928a 2766771i bk7: 9924a 2762699i bk8: 9928a 2767179i bk9: 9924a 2764173i bk10: 9860a 2757836i bk11: 9864a 2754405i bk12: 9792a 2761714i bk13: 9808a 2756345i bk14: 10284a 2758384i bk15: 10284a 2753264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01336
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639435 n_act=8945 n_pre=8929 n_req=71810 n_rd=160292 n_write=85575 bw_util=0.1694
n_activity=612054 dram_eff=0.8034
bk0: 10352a 2759724i bk1: 10348a 2757144i bk2: 10092a 2762541i bk3: 10088a 2757643i bk4: 9924a 2765475i bk5: 9924a 2760040i bk6: 9924a 2764706i bk7: 9920a 2763571i bk8: 9920a 2767707i bk9: 9924a 2763649i bk10: 9864a 2758166i bk11: 9864a 2754594i bk12: 9792a 2763423i bk13: 9796a 2758083i bk14: 10284a 2759818i bk15: 10276a 2755881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99424

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32777, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32752, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32693, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32749, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32732, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32719, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32734, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32756, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32725, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32753, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32741, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32752, Reservation_fails = 173
L2_cache_bank[12]: Access = 68528, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32681, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32725, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32748, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32731, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32725, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32722, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32755, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32751, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32740, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32777, Reservation_fails = 137
L2_total_cache_accesses = 1508100
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 720238
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=3147784
icnt_total_pkts_simt_to_mem=2491360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.687
	minimum = 6
	maximum = 64
Network latency average = 9.92492
	minimum = 6
	maximum = 56
Slowest packet = 2717791
Flit latency average = 9.06213
	minimum = 6
	maximum = 54
Slowest flit = 4862258
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937404
	minimum = 0.0833989 (at node 18)
	maximum = 0.106551 (at node 29)
Accepted packet rate average = 0.0937404
	minimum = 0.0833989 (at node 18)
	maximum = 0.106551 (at node 29)
Injected flit rate average = 0.187466
	minimum = 0.139022 (at node 18)
	maximum = 0.24854 (at node 29)
Accepted flit rate average= 0.187466
	minimum = 0.177474 (at node 42)
	maximum = 0.196039 (at node 20)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4706 (11 samples)
	minimum = 6 (11 samples)
	maximum = 128.909 (11 samples)
Network latency average = 10.3406 (11 samples)
	minimum = 6 (11 samples)
	maximum = 121.545 (11 samples)
Flit latency average = 10.3258 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.545 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0585595 (11 samples)
	minimum = 0.0521 (11 samples)
	maximum = 0.0666592 (11 samples)
Accepted packet rate average = 0.0585595 (11 samples)
	minimum = 0.0521 (11 samples)
	maximum = 0.0666592 (11 samples)
Injected flit rate average = 0.10932 (11 samples)
	minimum = 0.0775203 (11 samples)
	maximum = 0.149753 (11 samples)
Accepted flit rate average = 0.10932 (11 samples)
	minimum = 0.0987641 (11 samples)
	maximum = 0.118207 (11 samples)
Injected packet size average = 1.86682 (11 samples)
Accepted packet size average = 1.86682 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 0 sec (2520 sec)
gpgpu_simulation_rate = 98200 (inst/sec)
gpgpu_simulation_rate = 1638 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 289734
gpu_sim_insn = 20973152
gpu_ipc =      72.3876
gpu_tot_sim_cycle = 4762157
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      56.3692
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343554
gpu_stall_icnt2sh    = 72416
partiton_reqs_in_parallel = 6374148
partiton_reqs_in_parallel_total    = 34053468
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4893
partiton_reqs_in_parallel_util = 6374148
partiton_reqs_in_parallel_util_total    = 34053468
gpu_sim_cycle_parition_util = 289734
gpu_tot_sim_cycle_parition_util    = 1562782
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8231
partiton_replys_in_parallel = 65957
partiton_replys_in_parallel_total    = 1508100
L2_BW  =      21.5773 GB/Sec
L2_BW_total  =      31.3294 GB/Sec
gpu_total_sim_rate=95597

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23157, 22597, 22897, 22582, 22897, 22570, 22916, 22601, 22799, 22449, 22698, 22380, 22653, 22229, 22601, 22014, 22623, 21922, 22361, 21936, 22377, 21934, 22235, 21774, 22104, 21790, 22131, 21627, 22060, 21593, 22056, 21440, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 435105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1408116	W0_Idle:77675409	W0_Scoreboard:9188683	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 465 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4759306 
mrq_lat_table:224225 	12369 	18975 	36553 	71745 	104752 	152197 	102166 	71333 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	903835 	518623 	133265 	11481 	781 	13 	1767 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1274049 	128503 	13247 	4963 	87622 	42242 	16264 	503 	1 	783 	15 	1763 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	715531 	316694 	17105 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	32 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	775 	85 	140 	1 	21 	10 	19 	6 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.667896  8.816135  7.288889  7.595041  7.480865  7.711835  9.177551  9.016032  7.189873  7.407166  6.849170  7.127159  8.672515  8.730844  6.880531  7.021053 
dram[1]:  8.770094  9.053846  7.285262  7.752108  7.647959  7.961062  9.085020  9.382046  7.282051  7.553156  6.902439  7.127559  9.028456  9.083844  6.859031  7.046757 
dram[2]:  8.594150  8.804878  7.160436  7.643927  7.529313  7.756477  9.152749  8.869823  7.333871  7.403909  6.893455  7.239616  8.744095  8.730844  6.773256  7.019549 
dram[3]:  8.770522  8.882798  7.193093  7.366560  7.477538  7.786829  8.970060  9.219262  7.098437  7.376623  7.166402  7.400327  8.541266  8.911823  6.770682  6.953869 
dram[4]:  8.734200  9.311508  7.075734  7.246446  7.609137  7.745267  8.833006  9.255144  7.263578  7.625839  7.054602  7.447369  8.662768  8.945674  6.778261  7.052790 
dram[5]:  8.581353  9.019194  6.793768  7.387097  7.332789  7.721650  8.815686  9.034137  7.347897  7.369530  7.020155  7.331715  8.400756  8.911823  6.714491  6.939169 
dram[6]:  8.703154  9.052023  6.975647  7.375201  7.426446  7.468439  9.062626  9.407949  7.415987  7.402280  7.079688  7.459638  8.560694  8.923695  6.751804  6.962798 
dram[7]:  8.916509  9.071428  7.092879  7.220472  7.433775  7.721650  8.497165  8.809804  7.340872  7.489292  7.078247  7.251603  8.482824  8.884000  6.649148  6.821898 
dram[8]:  8.537205  9.120155  7.156250  7.344551  7.573356  7.839721  8.852071  9.452632  7.041861  7.405538  7.075118  7.446458  8.429111  8.515267  6.659544  6.906942 
dram[9]:  8.707407  9.122330  6.882883  7.390323  7.765112  7.730240  8.651923  9.159184  6.925532  7.263158  7.015504  7.254807  8.344569  8.310409  6.872247  7.021021 
dram[10]:  8.845574  9.537525  7.049231  7.529605  7.502504  7.734940  8.594646  9.246914  7.096724  7.222222  7.266453  7.424590  8.395480  8.580770  6.728057  7.095599 
average row locality = 802362/103288 = 7.768201
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2516      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2530      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2026      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1965      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353264
bank skew: 2068/1958 = 1.06
chip skew: 32152/32093 = 1.00
average mf latency per bank:
dram[0]:        981       993       655       666      1224      1234      1067      1082       696       711       988       992       921       929       696       709
dram[1]:        997      1011       657       666      1241      1226      1072      1078       702       700      1007      1009       916       925       701       712
dram[2]:       1010      1009       653       661      1197      1204      1125      1133       693       699       996       997       994      1002       703       709
dram[3]:        998      1003       653       669      1190      1195      1128      1102       698       705       995      1001       988      1000       703       709
dram[4]:       1001      1041       662       661      1267      1269      1100      1107       701       704      1000       997       966       888       716       716
dram[5]:        995      1004       655       663      1265      1270      1098      1106       698       706       941       944       880       883       712       721
dram[6]:        994      1004       656       662      1273      1275      1100      1103       697       707       935       943       876       883       711       716
dram[7]:       1012      1015       655       661      1274      1277      1167      1174       698       701       943       935       877       889       716       712
dram[8]:       1038       957       676       681      1280      1270      1147      1155       690       695       922       926       906       908       689       688
dram[9]:        953       960       673       686      1269      1279      1102      1059       707       714       925       928       911       914       704       712
dram[10]:        951       957       675       654      1230      1236      1046      1052       705       708       990       995       906       912       701       708
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171863 n_act=9395 n_pre=9379 n_req=72972 n_rd=163304 n_write=87227 bw_util=0.1456
n_activity=633927 dram_eff=0.7904
bk0: 10544a 3295595i bk1: 10548a 3291078i bk2: 10304a 3297679i bk3: 10304a 3293504i bk4: 10120a 3299753i bk5: 10124a 3294722i bk6: 10116a 3306097i bk7: 10124a 3300397i bk8: 10120a 3303817i bk9: 10116a 3298882i bk10: 10064a 3295220i bk11: 10064a 3292526i bk12: 9940a 3298897i bk13: 9932a 3293965i bk14: 10440a 3295392i bk15: 10444a 3290699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3172284 n_act=9247 n_pre=9231 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.1455
n_activity=633301 dram_eff=0.7908
bk0: 10544a 3295554i bk1: 10564a 3289944i bk2: 10320a 3296868i bk3: 10312a 3292144i bk4: 10116a 3297909i bk5: 10116a 3293426i bk6: 10112a 3305628i bk7: 10116a 3300888i bk8: 10116a 3305227i bk9: 10120a 3300339i bk10: 10044a 3295223i bk11: 10044a 3292187i bk12: 9924a 3301098i bk13: 9928a 3295012i bk14: 10448a 3294777i bk15: 10448a 3287677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40886
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171964 n_act=9384 n_pre=9368 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.1456
n_activity=634940 dram_eff=0.7889
bk0: 10552a 3294120i bk1: 10548a 3291494i bk2: 10312a 3296560i bk3: 10312a 3293120i bk4: 10116a 3301372i bk5: 10120a 3295813i bk6: 10112a 3307184i bk7: 10124a 3299211i bk8: 10116a 3304309i bk9: 10120a 3300099i bk10: 10060a 3295025i bk11: 10056a 3292758i bk12: 9928a 3302919i bk13: 9932a 3296124i bk14: 10444a 3295578i bk15: 10448a 3290230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3172061 n_act=9371 n_pre=9355 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.1455
n_activity=635041 dram_eff=0.7886
bk0: 10548a 3295354i bk1: 10556a 3292084i bk2: 10284a 3297871i bk3: 10292a 3292818i bk4: 10120a 3298622i bk5: 10120a 3293934i bk6: 10116a 3305279i bk7: 10132a 3301284i bk8: 10112a 3304590i bk9: 10116a 3299580i bk10: 10044a 3295560i bk11: 10048a 3291389i bk12: 9940a 3301320i bk13: 9936a 3296316i bk14: 10440a 3294431i bk15: 10452a 3289548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3172107 n_act=9323 n_pre=9307 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.1455
n_activity=635285 dram_eff=0.7884
bk0: 10552a 3295349i bk1: 10552a 3293499i bk2: 10284a 3298112i bk3: 10300a 3291404i bk4: 10120a 3301088i bk5: 10120a 3294261i bk6: 10120a 3303707i bk7: 10120a 3299504i bk8: 10112a 3304289i bk9: 10112a 3300612i bk10: 10044a 3294156i bk11: 10052a 3291725i bk12: 9928a 3299990i bk13: 9936a 3294299i bk14: 10472a 3296317i bk15: 10476a 3292268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171826 n_act=9462 n_pre=9446 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.1456
n_activity=635926 dram_eff=0.7876
bk0: 10544a 3295435i bk1: 10552a 3292854i bk2: 10288a 3295742i bk3: 10280a 3293369i bk4: 10116a 3299268i bk5: 10124a 3294028i bk6: 10124a 3305203i bk7: 10128a 3300014i bk8: 10112a 3305531i bk9: 10116a 3298751i bk10: 10056a 3293825i bk11: 10056a 3292628i bk12: 9924a 3300063i bk13: 9932a 3296068i bk14: 10480a 3293243i bk15: 10476a 3291906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171997 n_act=9372 n_pre=9356 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.1456
n_activity=635792 dram_eff=0.7878
bk0: 10552a 3295342i bk1: 10544a 3291910i bk2: 10288a 3295370i bk3: 10284a 3292050i bk4: 10124a 3299884i bk5: 10120a 3293383i bk6: 10112a 3306347i bk7: 10120a 3301752i bk8: 10116a 3302835i bk9: 10116a 3297132i bk10: 10056a 3294410i bk11: 10048a 3291465i bk12: 9928a 3299533i bk13: 9928a 3294242i bk14: 10488a 3295271i bk15: 10480a 3290355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171867 n_act=9453 n_pre=9437 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.1455
n_activity=634684 dram_eff=0.7891
bk0: 10544a 3297109i bk1: 10548a 3293077i bk2: 10288a 3296555i bk3: 10292a 3291185i bk4: 10120a 3300866i bk5: 10116a 3294781i bk6: 10120a 3302314i bk7: 10124a 3299952i bk8: 10116a 3304641i bk9: 10120a 3300052i bk10: 10044a 3293793i bk11: 10040a 3291014i bk12: 9932a 3300223i bk13: 9928a 3294969i bk14: 10480a 3293400i bk15: 10472a 3289635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38282
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171804 n_act=9417 n_pre=9401 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.1456
n_activity=633703 dram_eff=0.7907
bk0: 10556a 3293856i bk1: 10552a 3292320i bk2: 10280a 3299585i bk3: 10292a 3294037i bk4: 10120a 3301034i bk5: 10132a 3294503i bk6: 10112a 3306283i bk7: 10116a 3301540i bk8: 10128a 3304093i bk9: 10124a 3299707i bk10: 10044a 3292367i bk11: 10044a 3290818i bk12: 9952a 3299910i bk13: 9960a 3296462i bk14: 10468a 3294790i bk15: 10472a 3290588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37146
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171625 n_act=9485 n_pre=9469 n_req=72994 n_rd=163368 n_write=87221 bw_util=0.1456
n_activity=635589 dram_eff=0.7885
bk0: 10544a 3294514i bk1: 10544a 3291789i bk2: 10292a 3296582i bk3: 10280a 3292092i bk4: 10120a 3300155i bk5: 10128a 3294786i bk6: 10124a 3303392i bk7: 10116a 3299319i bk8: 10124a 3303401i bk9: 10116a 3300195i bk10: 10044a 3293986i bk11: 10048a 3290698i bk12: 9952a 3298618i bk13: 9976a 3292976i bk14: 10480a 3294819i bk15: 10480a 3289647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38777
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171945 n_act=9380 n_pre=9364 n_req=72963 n_rd=163344 n_write=87135 bw_util=0.1456
n_activity=634325 dram_eff=0.7897
bk0: 10556a 3296473i bk1: 10552a 3293945i bk2: 10284a 3298852i bk3: 10280a 3293874i bk4: 10120a 3301580i bk5: 10116a 3296137i bk6: 10120a 3301216i bk7: 10120a 3299927i bk8: 10116a 3303842i bk9: 10116a 3299599i bk10: 10052a 3294546i bk11: 10048a 3290989i bk12: 9956a 3300277i bk13: 9964a 3294776i bk14: 10476a 3296322i bk15: 10468a 3292393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35360, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35334, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35270, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35333, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35302, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35282, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35303, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35328, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35307, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35334, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35311, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35328, Reservation_fails = 173
L2_cache_bank[12]: Access = 71527, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35263, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35297, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35320, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35308, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35320, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35299, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35330, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35330, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35317, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35374, Reservation_fails = 137
L2_total_cache_accesses = 1574057
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 776950
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=3279681
icnt_total_pkts_simt_to_mem=2557413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.37576
	minimum = 6
	maximum = 41
Network latency average = 9.16797
	minimum = 6
	maximum = 38
Slowest packet = 3025530
Flit latency average = 9.20979
	minimum = 6
	maximum = 38
Slowest flit = 5653068
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00455295
	minimum = 0.00402957 (at node 3)
	maximum = 0.00519789 (at node 45)
Accepted packet rate average = 0.00455295
	minimum = 0.00402957 (at node 3)
	maximum = 0.00519789 (at node 45)
Injected flit rate average = 0.00683215
	minimum = 0.00402957 (at node 3)
	maximum = 0.0103958 (at node 45)
Accepted flit rate average= 0.00683215
	minimum = 0.0051582 (at node 42)
	maximum = 0.00824207 (at node 8)
Injected packet length average = 1.5006
Accepted packet length average = 1.5006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.296 (12 samples)
	minimum = 6 (12 samples)
	maximum = 121.583 (12 samples)
Network latency average = 10.2429 (12 samples)
	minimum = 6 (12 samples)
	maximum = 114.583 (12 samples)
Flit latency average = 10.2328 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.667 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.054059 (12 samples)
	minimum = 0.0480941 (12 samples)
	maximum = 0.0615374 (12 samples)
Accepted packet rate average = 0.054059 (12 samples)
	minimum = 0.0480941 (12 samples)
	maximum = 0.0615374 (12 samples)
Injected flit rate average = 0.10078 (12 samples)
	minimum = 0.0713961 (12 samples)
	maximum = 0.13814 (12 samples)
Accepted flit rate average = 0.10078 (12 samples)
	minimum = 0.0909637 (12 samples)
	maximum = 0.109043 (12 samples)
Injected packet size average = 1.86425 (12 samples)
Accepted packet size average = 1.86425 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 48 sec (2808 sec)
gpgpu_simulation_rate = 95597 (inst/sec)
gpgpu_simulation_rate = 1695 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 42012
gpu_sim_insn = 23068992
gpu_ipc =     549.1048
gpu_tot_sim_cycle = 5026319
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      57.9963
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343681
gpu_stall_icnt2sh    = 86165
partiton_reqs_in_parallel = 924137
partiton_reqs_in_parallel_total    = 40427616
partiton_level_parallism =      21.9970
partiton_level_parallism_total  =       8.2270
partiton_reqs_in_parallel_util = 924137
partiton_reqs_in_parallel_util_total    = 40427616
gpu_sim_cycle_parition_util = 42012
gpu_tot_sim_cycle_parition_util    = 1852516
partiton_level_parallism_util =      21.9970
partiton_level_parallism_util_total  =      21.8269
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574057
L2_BW  =     443.8595 GB/Sec
L2_BW_total  =      33.3928 GB/Sec
gpu_total_sim_rate=96493

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25128, 24568, 24868, 24580, 24895, 24514, 24914, 24545, 24770, 24420, 24669, 24378, 24651, 24200, 24599, 23985, 24594, 23893, 24332, 23880, 24381, 23851, 24206, 23772, 24075, 23761, 24102, 23544, 24031, 23537, 24000, 23411, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 435120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1458467	W0_Idle:77683806	W0_Scoreboard:10236037	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 440 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5026318 
mrq_lat_table:251614 	14200 	21993 	42046 	81658 	121140 	175140 	108594 	72128 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1008735 	609769 	133955 	11481 	781 	13 	1767 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1446893 	151464 	14178 	4963 	87622 	42242 	16264 	503 	1 	783 	15 	1763 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	797021 	363022 	20358 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65696 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	852 	93 	140 	1 	21 	10 	19 	6 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.466989  8.556098  7.112344  7.384172  7.185079  7.635671  8.666090  8.639655  7.078212  7.266476  6.689065  6.954794  8.105519  8.438240  6.665390  6.871053 
dram[1]:  8.513777  8.850420  7.063274  7.526393  7.439169  7.819033  8.355593  8.891652  7.185816  7.485968  6.786863  7.079720  8.550600  8.733800  6.525593  6.814863 
dram[2]:  8.234742  8.639803  6.993188  7.487591  7.411242  7.649847  8.721254  8.339435  7.161017  7.323699  6.753334  7.088112  8.393939  8.439932  6.618021  6.760673 
dram[3]:  8.461414  8.607202  6.987705  7.155245  7.265602  7.599393  8.363940  8.609965  7.054317  7.361918  7.016644  7.194602  8.001602  8.429054  6.500623  6.650127 
dram[4]:  8.375796  9.056896  6.860403  6.948440  7.327486  7.627093  8.358932  8.827465  7.112202  7.551416  6.901773  7.196023  8.097403  8.570447  6.557644  6.837908 
dram[5]:  8.238244  8.781302  6.670144  7.171108  7.113636  7.576399  8.184641  8.567521  7.191761  7.317461  6.810484  7.089510  7.971246  8.542809  6.509950  6.846859 
dram[6]:  8.401600  8.665568  6.719160  7.008219  7.317252  7.333821  8.572899  8.869026  7.263610  7.262177  6.839406  7.145275  8.214168  8.510239  6.545000  6.789883 
dram[7]:  8.499192  8.638752  6.902834  6.941734  7.379056  7.561934  8.090468  8.402684  7.158192  7.328035  6.931507  6.991713  8.137031  8.439932  6.447044  6.618988 
dram[8]:  8.013699  8.815745  6.836898  7.145251  7.467164  7.643293  8.326123  8.923351  6.749667  7.288793  6.837838  7.236052  8.095469  8.134959  6.471535  6.740979 
dram[9]:  8.355556  8.866779  6.732895  7.155245  7.612462  7.600911  8.243421  8.695652  6.800536  7.152112  6.847091  6.943836  8.025682  8.020800  6.627848  6.837908 
dram[10]:  8.438202  9.133680  6.930894  7.387283  7.321638  7.498503  8.092084  8.813380  7.005525  7.139241  7.083916  7.219373  8.032103  8.113452  6.490075  6.872536 
average row locality = 896560/119233 = 7.519395
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2884      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2898      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2899      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514656
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2110      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381904
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        931       941       638       650      1150      1159      1009      1023       676       690       935       941       874       882       674       686
dram[1]:        945       958       640       650      1165      1154      1014      1021       681       680       954       956       870       879       679       690
dram[2]:        957       956       637       646      1125      1133      1061      1069       673       679       944       946       939       948       681       686
dram[3]:        944       950       637       652      1119      1125      1063      1043       677       684       942       949       934       945       680       687
dram[4]:        947       984       644       645      1188      1191      1039      1045       680       684       947       946       914       846       693       694
dram[5]:        942       952       639       647      1187      1191      1038      1045       677       686       894       898       837       841       690       698
dram[6]:        941       950       639       647      1193      1196      1039      1042       677       687       889       896       834       842       688       694
dram[7]:        957       961       639       645      1194      1199      1099      1106       677       681       896       890       834       846       692       689
dram[8]:        981       908       657       663      1201      1193      1080      1088       671       675       877       881       860       864       669       668
dram[9]:        904       912       655       667      1190      1201      1040      1002       685       692       880       882       865       868       681       690
dram[10]:        903       911       657       640      1156      1162       991       996       684       688       938       943       860       868       679       687
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212794 n_act=10817 n_pre=10801 n_req=81532 n_rd=187132 n_write=97633 bw_util=0.1618
n_activity=709969 dram_eff=0.8022
bk0: 12080a 3356130i bk1: 12084a 3350960i bk2: 11808a 3358635i bk3: 11808a 3353052i bk4: 11588a 3360919i bk5: 11596a 3356219i bk6: 11588a 3369234i bk7: 11592a 3362223i bk8: 11592a 3366371i bk9: 11588a 3360906i bk10: 11536a 3355263i bk11: 11536a 3352046i bk12: 11416a 3357243i bk13: 11404a 3352832i bk14: 11956a 3355826i bk15: 11960a 3350522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3213212 n_act=10663 n_pre=10647 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.1618
n_activity=709460 dram_eff=0.8025
bk0: 12080a 3354972i bk1: 12100a 3349344i bk2: 11824a 3356971i bk3: 11816a 3351816i bk4: 11596a 3357729i bk5: 11592a 3353166i bk6: 11592a 3365930i bk7: 11588a 3362539i bk8: 11588a 3367495i bk9: 11588a 3362207i bk10: 11516a 3355257i bk11: 11516a 3351948i bk12: 11396a 3360431i bk13: 11400a 3354264i bk14: 11964a 3354432i bk15: 11964a 3346532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212930 n_act=10782 n_pre=10766 n_req=81494 n_rd=187132 n_write=97567 bw_util=0.1618
n_activity=711036 dram_eff=0.8008
bk0: 12092a 3353202i bk1: 12084a 3351487i bk2: 11816a 3355211i bk3: 11812a 3351867i bk4: 11592a 3362593i bk5: 11588a 3356197i bk6: 11584a 3370203i bk7: 11596a 3359587i bk8: 11588a 3365738i bk9: 11592a 3361993i bk10: 11528a 3354658i bk11: 11528a 3352061i bk12: 11400a 3363297i bk13: 11404a 3355177i bk14: 11960a 3355897i bk15: 11968a 3348551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212911 n_act=10845 n_pre=10829 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.1617
n_activity=711198 dram_eff=0.8003
bk0: 12084a 3356552i bk1: 12092a 3352173i bk2: 11784a 3359054i bk3: 11792a 3352128i bk4: 11588a 3360317i bk5: 11596a 3354126i bk6: 11592a 3366958i bk7: 11604a 3361434i bk8: 11584a 3367392i bk9: 11584a 3361526i bk10: 11516a 3356182i bk11: 11520a 3351093i bk12: 11412a 3360628i bk13: 11404a 3355505i bk14: 11956a 3353918i bk15: 11972a 3348153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212975 n_act=10780 n_pre=10764 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.1618
n_activity=711343 dram_eff=0.8003
bk0: 12088a 3355644i bk1: 12088a 3353355i bk2: 11784a 3358635i bk3: 11800a 3349631i bk4: 11596a 3361685i bk5: 11588a 3355074i bk6: 11588a 3365723i bk7: 11596a 3361014i bk8: 11584a 3365893i bk9: 11584a 3361632i bk10: 11516a 3354307i bk11: 11524a 3350235i bk12: 11400a 3359283i bk13: 11408a 3353291i bk14: 11992a 3355883i bk15: 11996a 3350905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5446
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212691 n_act=10913 n_pre=10897 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.1618
n_activity=712058 dram_eff=0.7996
bk0: 12084a 3356010i bk1: 12088a 3352982i bk2: 11792a 3356010i bk3: 11780a 3352807i bk4: 11588a 3360782i bk5: 11596a 3354675i bk6: 11596a 3365469i bk7: 11600a 3361130i bk8: 11584a 3368044i bk9: 11592a 3360202i bk10: 11528a 3353082i bk11: 11528a 3351184i bk12: 11400a 3359717i bk13: 11404a 3354866i bk14: 12004a 3352110i bk15: 11996a 3351496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51977
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212798 n_act=10849 n_pre=10833 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.1618
n_activity=711939 dram_eff=0.7998
bk0: 12088a 3355600i bk1: 12084a 3351672i bk2: 11792a 3354518i bk3: 11792a 3349623i bk4: 11596a 3361492i bk5: 11592a 3353318i bk6: 11584a 3368160i bk7: 11592a 3363277i bk8: 11588a 3363873i bk9: 11592a 3357327i bk10: 11528a 3353209i bk11: 11520a 3349450i bk12: 11400a 3358886i bk13: 11400a 3352924i bk14: 12012a 3354687i bk15: 12000a 3349588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53002
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212679 n_act=10922 n_pre=10906 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.1618
n_activity=710808 dram_eff=0.801
bk0: 12084a 3357635i bk1: 12088a 3352449i bk2: 11788a 3357383i bk3: 11800a 3349093i bk4: 11592a 3362680i bk5: 11584a 3354774i bk6: 11592a 3365083i bk7: 11600a 3361111i bk8: 11588a 3365989i bk9: 11596a 3361114i bk10: 11516a 3354448i bk11: 11512a 3350348i bk12: 11404a 3360489i bk13: 11404a 3353759i bk14: 12000a 3354025i bk15: 11992a 3349431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51645
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212576 n_act=10909 n_pre=10893 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.1619
n_activity=709996 dram_eff=0.8023
bk0: 12092a 3352734i bk1: 12088a 3352811i bk2: 11780a 3359552i bk3: 11792a 3353726i bk4: 11592a 3363009i bk5: 11604a 3355123i bk6: 11588a 3368229i bk7: 11592a 3362677i bk8: 11608a 3363335i bk9: 11596a 3361048i bk10: 11520a 3352146i bk11: 11516a 3350387i bk12: 11424a 3360403i bk13: 11432a 3355842i bk14: 11984a 3355058i bk15: 11992a 3349939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212524 n_act=10927 n_pre=10911 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.1619
n_activity=711734 dram_eff=0.8003
bk0: 12080a 3355354i bk1: 12080a 3351893i bk2: 11788a 3357399i bk3: 11780a 3352148i bk4: 11592a 3362392i bk5: 11592a 3355262i bk6: 11596a 3365410i bk7: 11588a 3361178i bk8: 11592a 3366138i bk9: 11588a 3362274i bk10: 11512a 3354497i bk11: 11528a 3349778i bk12: 11424a 3358926i bk13: 11448a 3352454i bk14: 12000a 3353721i bk15: 12000a 3349551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212811 n_act=10827 n_pre=10811 n_req=81529 n_rd=187180 n_write=97548 bw_util=0.1618
n_activity=710373 dram_eff=0.8016
bk0: 12092a 3355779i bk1: 12084a 3353590i bk2: 11784a 3358254i bk3: 11780a 3353422i bk4: 11592a 3362758i bk5: 11592a 3355539i bk6: 11596a 3362997i bk7: 11588a 3361015i bk8: 11588a 3365682i bk9: 11592a 3360597i bk10: 11524a 3353502i bk11: 11520a 3349702i bk12: 11432a 3359620i bk13: 11432a 3353455i bk14: 11996a 3356588i bk15: 11988a 3351765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23391, Miss_rate = 0.290, Pending_hits = 38338, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38311, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38249, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38311, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38280, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38259, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38280, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38304, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38285, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38311, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38289, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38307, Reservation_fails = 173
L2_cache_bank[12]: Access = 80467, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38242, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38276, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38299, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38286, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38298, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38278, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38306, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38307, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38295, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38350, Reservation_fails = 137
L2_total_cache_accesses = 1770793
L2_total_cache_misses = 514656
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 842461
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=3738561
icnt_total_pkts_simt_to_mem=2885349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7809
	minimum = 6
	maximum = 62
Network latency average = 9.99973
	minimum = 6
	maximum = 57
Slowest packet = 3153762
Flit latency average = 9.13709
	minimum = 6
	maximum = 55
Slowest flit = 6522962
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936593
	minimum = 0.0833829 (at node 15)
	maximum = 0.106472 (at node 33)
Accepted packet rate average = 0.0936593
	minimum = 0.0833829 (at node 15)
	maximum = 0.106472 (at node 33)
Injected flit rate average = 0.187288
	minimum = 0.138987 (at node 15)
	maximum = 0.248292 (at node 33)
Accepted flit rate average= 0.187288
	minimum = 0.177311 (at node 42)
	maximum = 0.195972 (at node 22)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2564 (13 samples)
	minimum = 6 (13 samples)
	maximum = 117 (13 samples)
Network latency average = 10.2242 (13 samples)
	minimum = 6 (13 samples)
	maximum = 110.154 (13 samples)
Flit latency average = 10.1485 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.154 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0571051 (13 samples)
	minimum = 0.0508086 (13 samples)
	maximum = 0.0649939 (13 samples)
Accepted packet rate average = 0.0571051 (13 samples)
	minimum = 0.0508086 (13 samples)
	maximum = 0.0649939 (13 samples)
Injected flit rate average = 0.107434 (13 samples)
	minimum = 0.0765954 (13 samples)
	maximum = 0.146613 (13 samples)
Accepted flit rate average = 0.107434 (13 samples)
	minimum = 0.0976057 (13 samples)
	maximum = 0.11573 (13 samples)
Injected packet size average = 1.88134 (13 samples)
Accepted packet size average = 1.88134 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 21 sec (3021 sec)
gpgpu_simulation_rate = 96493 (inst/sec)
gpgpu_simulation_rate = 1663 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 247447
gpu_sim_insn = 20974784
gpu_ipc =      84.7648
gpu_tot_sim_cycle = 5495916
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      56.8573
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343681
gpu_stall_icnt2sh    = 86497
partiton_reqs_in_parallel = 5443834
partiton_reqs_in_parallel_total    = 41351753
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5146
partiton_reqs_in_parallel_util = 5443834
partiton_reqs_in_parallel_util_total    = 41351753
gpu_sim_cycle_parition_util = 247447
gpu_tot_sim_cycle_parition_util    = 1894528
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8469
partiton_replys_in_parallel = 66372
partiton_replys_in_parallel_total    = 1770793
L2_BW  =      25.4236 GB/Sec
L2_BW_total  =      31.6842 GB/Sec
gpu_total_sim_rate=95037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27037, 26385, 26754, 26397, 26781, 26331, 26754, 26339, 26564, 26214, 26486, 26057, 26445, 25902, 26370, 25641, 26319, 25503, 26057, 25467, 26083, 25415, 25862, 25313, 25616, 25279, 25643, 25016, 25549, 24986, 25518, 24860, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 435120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640379	W0_Idle:88938819	W0_Scoreboard:11375376	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 433 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5492898 
mrq_lat_table:261731 	14684 	22263 	42461 	83227 	121174 	175140 	108594 	72128 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1064668 	620018 	134067 	11491 	791 	39 	1791 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1507462 	157010 	14183 	4963 	87688 	42242 	16352 	532 	6 	795 	42 	1784 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	844910 	381331 	20464 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65760 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	965 	119 	144 	5 	24 	26 	25 	7 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.295950  8.458730  6.936000  7.180690  6.941337  7.364689  8.715754  8.537688  6.812169  6.963513  6.461731  6.720991  7.985782  8.321782  6.517879  6.701266 
dram[1]:  8.427893  8.698206  6.862978  7.335211  7.205092  7.536982  8.312092  8.877836  6.955405  7.233146  6.633075  6.855808  8.375415  8.539763  6.374248  6.644918 
dram[2]:  8.134351  8.500000  6.866755  7.294530  7.158931  7.400291  8.768966  8.271104  6.923387  7.093664  6.536896  6.887400  8.277504  8.308072  6.452991  6.597758 
dram[3]:  8.364207  8.440571  6.791885  6.921333  7.009642  7.293696  8.357964  8.585160  6.850865  7.117566  6.830892  7.006821  7.884555  8.177994  6.346939  6.520936 
dram[4]:  8.166922  8.829187  6.682990  6.687259  7.073611  7.338617  8.278049  8.842014  6.963513  7.294618  6.729659  7.008185  7.960568  8.448912  6.380265  6.619226 
dram[5]:  8.159510  8.661789  6.535264  6.966443  6.871795  7.295129  8.132587  8.505843  6.997279  7.057534  6.543257  6.848202  7.815790  8.355960  6.341697  6.673803 
dram[6]:  8.249613  8.497607  6.542821  6.808399  7.052705  7.082058  8.398347  8.867596  7.039618  6.998641  6.638243  6.931174  8.132258  8.302631  6.381752  6.630000 
dram[7]:  8.313573  8.523200  6.711514  6.714470  7.140450  7.258203  8.116427  8.368421  6.912752  7.014987  6.748684  6.841333  7.948031  8.323432  6.271868  6.459756 
dram[8]:  7.832599  8.657468  6.659820  6.901596  7.189533  7.393323  8.281759  8.862370  6.563057  7.004076  6.620645  7.024658  7.948195  8.020602  6.344910  6.568773 
dram[9]:  8.263566  8.754934  6.556818  6.950469  7.407569  7.367583  8.256078  8.758620  6.606914  6.881333  6.606178  6.752957  7.864697  7.901869  6.481663  6.662893 
dram[10]:  8.294393  9.049236  6.772846  7.202778  7.096234  7.259629  8.080953  8.772414  6.703511  6.852590  6.920485  7.004087  7.861801  8.000000  6.366587  6.686003 
average row locality = 909449/123931 = 7.338349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2931      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2948      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2949      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523156
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2142      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386293
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        936       945       651       658      1149      1158      1010      1025       683       698       938       943       879       886       682       697
dram[1]:        949       963       648       658      1164      1153      1015      1022       687       686       957       959       874       883       687       698
dram[2]:        961       962       645       654      1125      1132      1061      1069       680       686       947       949       943       952       688       694
dram[3]:        949       954       647       660      1119      1126      1064      1044       684       693       945       952       937       950       688       695
dram[4]:        952       987       653       653      1189      1191      1040      1046       689       693       950       949       918       851       700       702
dram[5]:        947       956       648       655      1187      1191      1038      1045       684       693       897       902       843       846       699       705
dram[6]:        948       954       648       655      1191      1194      1042      1043       684       694       893       900       839       846       699       704
dram[7]:        967       966       647       655      1192      1198      1098      1106       685       688       902       895       841       851       699       698
dram[8]:        987       913       665       671      1199      1191      1081      1088       678       684       881       885       865       871       677       676
dram[9]:        909       917       664       684      1189      1201      1045      1004       692       699       884       886       872       874       689       700
dram[10]:        908       923       665       648      1154      1161       992       998       692       697       941       946       865       873       686       698
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666669 n_act=11253 n_pre=11237 n_req=82713 n_rd=190252 n_write=99237 bw_util=0.1455
n_activity=733108 dram_eff=0.7898
bk0: 12284a 3814211i bk1: 12280a 3809121i bk2: 12008a 3816568i bk3: 12008a 3810931i bk4: 11784a 3818472i bk5: 11788a 3813617i bk6: 11784a 3827247i bk7: 11808a 3819821i bk8: 11792a 3823898i bk9: 11788a 3818307i bk10: 11724a 3812944i bk11: 11740a 3809724i bk12: 11592a 3815488i bk13: 11564a 3811260i bk14: 12152a 3813894i bk15: 12156a 3808367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3667179 n_act=11077 n_pre=11061 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.1454
n_activity=731680 dram_eff=0.7909
bk0: 12272a 3813208i bk1: 12296a 3807482i bk2: 12024a 3814910i bk3: 12016a 3809701i bk4: 11792a 3815380i bk5: 11796a 3810563i bk6: 11792a 3823892i bk7: 11784a 3820455i bk8: 11784a 3825225i bk9: 11788a 3819793i bk10: 11704a 3813137i bk11: 11704a 3809567i bk12: 11560a 3818830i bk13: 11568a 3812472i bk14: 12164a 3812448i bk15: 12164a 3804393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14444
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666953 n_act=11186 n_pre=11170 n_req=82654 n_rd=190192 n_write=99147 bw_util=0.1454
n_activity=732747 dram_eff=0.7897
bk0: 12288a 3811507i bk1: 12284a 3809656i bk2: 12008a 3813303i bk3: 12004a 3809816i bk4: 11788a 3820123i bk5: 11784a 3813647i bk6: 11780a 3828357i bk7: 11804a 3817353i bk8: 11784a 3823391i bk9: 11792a 3819453i bk10: 11720a 3812411i bk11: 11712a 3809861i bk12: 11556a 3821779i bk13: 11560a 3813586i bk14: 12160a 3813806i bk15: 12168a 3806355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666852 n_act=11270 n_pre=11254 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.1454
n_activity=733772 dram_eff=0.7885
bk0: 12280a 3814850i bk1: 12292a 3810214i bk2: 11980a 3816840i bk3: 11988a 3809839i bk4: 11792a 3817817i bk5: 11804a 3811458i bk6: 11788a 3824908i bk7: 11796a 3819202i bk8: 11776a 3825112i bk9: 11780a 3818977i bk10: 11704a 3814061i bk11: 11712a 3809025i bk12: 11580a 3818920i bk13: 11580a 3813601i bk14: 12152a 3811932i bk15: 12172a 3806156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11235
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666850 n_act=11218 n_pre=11202 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.1455
n_activity=734141 dram_eff=0.7883
bk0: 12304a 3813559i bk1: 12296a 3811453i bk2: 11984a 3816524i bk3: 11996a 3807279i bk4: 11792a 3819236i bk5: 11792a 3812437i bk6: 11796a 3823535i bk7: 11788a 3819051i bk8: 11784a 3823670i bk9: 11788a 3819029i bk10: 11696a 3812321i bk11: 11712a 3808122i bk12: 11564a 3817577i bk13: 11564a 3811716i bk14: 12188a 3813700i bk15: 12200a 3808601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666546 n_act=11353 n_pre=11337 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.1455
n_activity=735517 dram_eff=0.787
bk0: 12276a 3814362i bk1: 12284a 3811108i bk2: 11988a 3814016i bk3: 11984a 3810525i bk4: 11792a 3818246i bk5: 11804a 3811987i bk6: 11796a 3823344i bk7: 11804a 3818849i bk8: 11776a 3825767i bk9: 11788a 3817742i bk10: 11724a 3810624i bk11: 11720a 3808916i bk12: 11568a 3818114i bk13: 11564a 3813143i bk14: 12212a 3809998i bk15: 12192a 3809541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666661 n_act=11291 n_pre=11275 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.1455
n_activity=735138 dram_eff=0.7874
bk0: 12292a 3813778i bk1: 12284a 3809727i bk2: 11996a 3812341i bk3: 11980a 3807493i bk4: 11788a 3818996i bk5: 11796a 3810778i bk6: 11788a 3825909i bk7: 11784a 3821153i bk8: 11792a 3821541i bk9: 11792a 3814857i bk10: 11712a 3811089i bk11: 11708a 3807312i bk12: 11560a 3817335i bk13: 11572a 3811092i bk14: 12228a 3812326i bk15: 12200a 3807456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666652 n_act=11357 n_pre=11341 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.1454
n_activity=733478 dram_eff=0.7888
bk0: 12284a 3815816i bk1: 12284a 3810651i bk2: 11980a 3815256i bk3: 11996a 3806756i bk4: 11788a 3820281i bk5: 11788a 3812163i bk6: 11788a 3823158i bk7: 11796a 3818856i bk8: 11792a 3823531i bk9: 11784a 3818533i bk10: 11700a 3812391i bk11: 11692a 3808250i bk12: 11572a 3818717i bk13: 11560a 3812109i bk14: 12204a 3811837i bk15: 12188a 3807331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11174
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666481 n_act=11348 n_pre=11332 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.1455
n_activity=732914 dram_eff=0.79
bk0: 12296a 3810849i bk1: 12288a 3810847i bk2: 11976a 3817487i bk3: 11988a 3811418i bk4: 11784a 3820528i bk5: 11796a 3812632i bk6: 11788a 3826236i bk7: 11792a 3820548i bk8: 11812a 3820884i bk9: 11796a 3818417i bk10: 11704a 3809906i bk11: 11700a 3808270i bk12: 11592a 3818580i bk13: 11596a 3814187i bk14: 12180a 3813169i bk15: 12192a 3807783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09963
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666533 n_act=11334 n_pre=11318 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.1455
n_activity=733848 dram_eff=0.7889
bk0: 12280a 3813691i bk1: 12272a 3810180i bk2: 11992a 3815198i bk3: 11988a 3809882i bk4: 11784a 3820172i bk5: 11792a 3812698i bk6: 11796a 3823384i bk7: 11780a 3819177i bk8: 11784a 3823741i bk9: 11792a 3819583i bk10: 11700a 3812207i bk11: 11708a 3807578i bk12: 11592a 3817247i bk13: 11616a 3810655i bk14: 12192a 3811820i bk15: 12196a 3807499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11089
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666754 n_act=11245 n_pre=11229 n_req=82702 n_rd=190268 n_write=99152 bw_util=0.1455
n_activity=732489 dram_eff=0.7902
bk0: 12292a 3813900i bk1: 12284a 3811667i bk2: 11976a 3816196i bk3: 11976a 3811190i bk4: 11784a 3820349i bk5: 11784a 3813055i bk6: 11796a 3820915i bk7: 11788a 3818884i bk8: 11792a 3823069i bk9: 11800a 3817905i bk10: 11708a 3811395i bk11: 11712a 3807459i bk12: 11600a 3817855i bk13: 11596a 3811797i bk14: 12188a 3814766i bk15: 12192a 3809623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40911, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40875, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40800, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40855, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40843, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40828, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40836, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40879, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40856, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40864, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40846, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40871, Reservation_fails = 173
L2_cache_bank[12]: Access = 83495, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40806, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40841, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40862, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40838, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40866, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 40845, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40893, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 40890, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40872, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40925, Reservation_fails = 137
L2_total_cache_accesses = 1837165
L2_total_cache_misses = 523156
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 898902
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 777590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=3871253
icnt_total_pkts_simt_to_mem=2951913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.64215
	minimum = 6
	maximum = 38
Network latency average = 9.40754
	minimum = 6
	maximum = 38
Slowest packet = 3541614
Flit latency average = 9.35937
	minimum = 6
	maximum = 38
Slowest flit = 6808052
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536456
	minimum = 0.00473033 (at node 3)
	maximum = 0.00612255 (at node 29)
Accepted packet rate average = 0.00536456
	minimum = 0.00473033 (at node 3)
	maximum = 0.00612255 (at node 29)
Injected flit rate average = 0.0080525
	minimum = 0.00473033 (at node 3)
	maximum = 0.0122552 (at node 40)
Accepted flit rate average= 0.0080525
	minimum = 0.00608214 (at node 32)
	maximum = 0.00974758 (at node 12)
Injected packet length average = 1.50105
Accepted packet length average = 1.50105
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1411 (14 samples)
	minimum = 6 (14 samples)
	maximum = 111.357 (14 samples)
Network latency average = 10.1659 (14 samples)
	minimum = 6 (14 samples)
	maximum = 105 (14 samples)
Flit latency average = 10.0921 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.071 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0534094 (14 samples)
	minimum = 0.0475173 (14 samples)
	maximum = 0.0607888 (14 samples)
Accepted packet rate average = 0.0534094 (14 samples)
	minimum = 0.0475173 (14 samples)
	maximum = 0.0607888 (14 samples)
Injected flit rate average = 0.100335 (14 samples)
	minimum = 0.0714622 (14 samples)
	maximum = 0.137016 (14 samples)
Accepted flit rate average = 0.100335 (14 samples)
	minimum = 0.0910683 (14 samples)
	maximum = 0.10816 (14 samples)
Injected packet size average = 1.87861 (14 samples)
Accepted packet size average = 1.87861 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 48 sec (3288 sec)
gpgpu_simulation_rate = 95037 (inst/sec)
gpgpu_simulation_rate = 1671 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41852
gpu_sim_insn = 23069312
gpu_ipc =     551.2117
gpu_tot_sim_cycle = 5759918
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      58.2564
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343744
gpu_stall_icnt2sh    = 100300
partiton_reqs_in_parallel = 920681
partiton_reqs_in_parallel_total    = 46795587
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.2842
partiton_reqs_in_parallel_util = 920681
partiton_reqs_in_parallel_util_total    = 46795587
gpu_sim_cycle_parition_util = 41852
gpu_tot_sim_cycle_parition_util    = 2141975
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.8498
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837165
L2_BW  =     445.8463 GB/Sec
L2_BW_total  =      33.4716 GB/Sec
gpu_total_sim_rate=95626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
29035, 28383, 28779, 28368, 28725, 28308, 28752, 28310, 28535, 28185, 28484, 27974, 28443, 27873, 28341, 27639, 28290, 27474, 28001, 27438, 28054, 27332, 27812, 27230, 27587, 27229, 27614, 26987, 27520, 26957, 27489, 26831, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 435139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198161
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1690865	W0_Idle:88947242	W0_Scoreboard:12412274	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 414 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5759917 
mrq_lat_table:288387 	16529 	25399 	48097 	93541 	138481 	198669 	113973 	72646 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1168673 	712419 	134525 	11491 	791 	39 	1791 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1681004 	179433 	15078 	4965 	87688 	42242 	16352 	532 	6 	795 	42 	1784 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	927561 	426634 	23581 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131552 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1042 	126 	144 	5 	24 	26 	25 	7 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.016349  8.067123  6.730363  6.995128  6.703349  7.239018  8.276218  8.070503  6.683156  6.803593  6.315556  6.551208  7.514094  7.948791  6.454144  6.524554 
dram[1]:  8.020464  8.357447  6.646243  7.164588  7.008739  7.353866  7.944681  8.305185  6.787081  7.155107  6.562500  6.740785  7.994277  8.113208  6.242262  6.449835 
dram[2]:  7.683181  8.223776  6.683353  7.076449  7.103929  7.331152  8.224669  7.795833  6.723934  7.004938  6.396843  6.734282  7.991416  8.063492  6.284176  6.476191 
dram[3]:  8.200557  8.348936  6.595622  6.732941  6.606596  7.078283  7.763158  7.950355  6.779904  7.102757  6.672556  6.805756  7.302477  7.795265  6.170011  6.307112 
dram[4]:  8.016327  8.575802  6.536000  6.506243  6.704898  7.205656  7.837762  8.263623  6.888350  7.229300  6.573086  6.826715  7.332896  7.995708  6.216560  6.430296 
dram[5]:  7.893960  8.350354  6.317881  6.790036  6.832927  7.141401  7.708391  8.060345  6.916972  6.944921  6.338170  6.701299  7.530282  7.938920  6.157563  6.509455 
dram[6]:  7.883378  8.167823  6.263101  6.613164  6.962687  6.873775  7.937589  8.463746  6.876513  6.917174  6.420815  6.730723  7.753121  7.789693  6.262540  6.525612 
dram[7]:  7.877006  8.246499  6.478507  6.531891  7.032663  7.189987  7.753804  8.083694  6.731910  6.917073  6.574246  6.723606  7.689134  8.076590  6.185850  6.428571 
dram[8]:  7.601290  8.414286  6.526796  6.757969  7.016291  7.225225  7.768377  8.397302  6.461888  6.972973  6.450512  6.813702  7.648022  7.784722  6.213376  6.432967 
dram[9]:  8.025886  8.395150  6.400000  6.787915  7.274026  7.294271  7.886076  8.155976  6.578704  6.808383  6.410170  6.533947  7.523490  7.681259  6.321467  6.394105 
dram[10]:  7.987788  8.646109  6.499433  6.993887  7.003750  7.183333  7.708391  8.286983  6.649883  6.763377  6.641686  6.839759  7.606513  7.787500  6.298170  6.621041 
average row locality = 1003769/140988 = 7.119535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3298      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3316      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3314      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3295      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3295      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3316      3314      3316      3320      3295      3296      3266      3267      3427      3428 
total reads: 588743
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2288      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415026
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        894       903       636       643      1090      1099       963       978       666       679       897       902       841       849       663       679
dram[1]:        906       919       634       644      1103      1094       968       975       669       669       913       916       837       845       669       680
dram[2]:        915       918       632       640      1068      1075      1009      1017       663       669       904       906       898       907       669       676
dram[3]:        906       912       633       647      1062      1070      1012       995       667       676       903       909       894       907       669       677
dram[4]:        909       943       639       640      1125      1129       991       997       672       676       907       907       876       815       681       683
dram[5]:        903       913       634       642      1125      1129       989       996       667       675       860       865       808       812       681       686
dram[6]:        905       911       633       641      1128      1131       992       994       666       676       856       863       804       813       679       685
dram[7]:        922       921       632       639      1129      1135      1042      1051       667       671       863       857       806       816       680       679
dram[8]:        941       874       649       656      1136      1128      1027      1035       661       667       844       848       829       835       661       660
dram[9]:        870       877       648       667      1126      1138       995       959       674       681       847       850       835       837       670       682
dram[10]:        869       884       649       635      1094      1101       947       953       673       679       899       904       828       836       668       680
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706993 n_act=12823 n_pre=12807 n_req=91281 n_rd=214092 n_write=109645 bw_util=0.1596
n_activity=809274 dram_eff=0.8001
bk0: 13816a 3874343i bk1: 13816a 3868060i bk2: 13516a 3876448i bk3: 13512a 3869767i bk4: 13260a 3878457i bk5: 13264a 3872963i bk6: 13256a 3889480i bk7: 13276a 3880502i bk8: 13264a 3885573i bk9: 13264a 3878291i bk10: 13192a 3872533i bk11: 13216a 3868302i bk12: 13060a 3874473i bk13: 13036a 3869030i bk14: 13668a 3873980i bk15: 13676a 3866469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707503 n_act=12615 n_pre=12599 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.1596
n_activity=807797 dram_eff=0.8013
bk0: 13812a 3872986i bk1: 13832a 3866794i bk2: 13528a 3873450i bk3: 13524a 3868788i bk4: 13268a 3875525i bk5: 13268a 3870368i bk6: 13264a 3884875i bk7: 13264a 3879496i bk8: 13256a 3886209i bk9: 13260a 3880237i bk10: 13176a 3871831i bk11: 13172a 3868314i bk12: 13032a 3878213i bk13: 13040a 3871170i bk14: 13680a 3871883i bk15: 13680a 3862023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707323 n_act=12714 n_pre=12698 n_req=91233 n_rd=214052 n_write=109573 bw_util=0.1596
n_activity=808847 dram_eff=0.8002
bk0: 13832a 3871115i bk1: 13820a 3869400i bk2: 13512a 3872476i bk3: 13512a 3868175i bk4: 13260a 3880919i bk5: 13260a 3873114i bk6: 13256a 3889291i bk7: 13280a 3877583i bk8: 13260a 3884294i bk9: 13264a 3880702i bk10: 13192a 3871126i bk11: 13188a 3868759i bk12: 13028a 3880870i bk13: 13032a 3872167i bk14: 13676a 3873924i bk15: 13680a 3865274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707058 n_act=12886 n_pre=12870 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.1595
n_activity=809852 dram_eff=0.799
bk0: 13816a 3875224i bk1: 13828a 3869632i bk2: 13484a 3875288i bk3: 13484a 3868171i bk4: 13264a 3875375i bk5: 13276a 3870360i bk6: 13260a 3884198i bk7: 13268a 3879573i bk8: 13248a 3886576i bk9: 13252a 3880307i bk10: 13172a 3873414i bk11: 13188a 3866772i bk12: 13060a 3877256i bk13: 13056a 3872393i bk14: 13672a 3870508i bk15: 13696a 3864176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707125 n_act=12803 n_pre=12787 n_req=91247 n_rd=214100 n_write=109545 bw_util=0.1596
n_activity=810264 dram_eff=0.7989
bk0: 13836a 3872346i bk1: 13832a 3870360i bk2: 13484a 3876885i bk3: 13496a 3865514i bk4: 13268a 3878800i bk5: 13260a 3871868i bk6: 13268a 3884919i bk7: 13264a 3878192i bk8: 13256a 3883819i bk9: 13264a 3879507i bk10: 13172a 3871659i bk11: 13180a 3867512i bk12: 13048a 3875432i bk13: 13040a 3869896i bk14: 13708a 3872530i bk15: 13724a 3866749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706967 n_act=12904 n_pre=12888 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.1596
n_activity=811599 dram_eff=0.7974
bk0: 13812a 3875343i bk1: 13824a 3871419i bk2: 13484a 3872668i bk3: 13484a 3869427i bk4: 13260a 3879183i bk5: 13276a 3871891i bk6: 13264a 3884254i bk7: 13276a 3879210i bk8: 13248a 3887935i bk9: 13256a 3879362i bk10: 13200a 3869433i bk11: 13188a 3868167i bk12: 13040a 3877850i bk13: 13032a 3871497i bk14: 13736a 3868381i bk15: 13712a 3868167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706861 n_act=12884 n_pre=12868 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.1596
n_activity=811338 dram_eff=0.7981
bk0: 13832a 3873056i bk1: 13820a 3868241i bk2: 13500a 3869907i bk3: 13484a 3865125i bk4: 13260a 3880058i bk5: 13272a 3869001i bk6: 13260a 3886213i bk7: 13256a 3882146i bk8: 13268a 3883086i bk9: 13268a 3874996i bk10: 13188a 3870297i bk11: 13180a 3865657i bk12: 13036a 3875997i bk13: 13044a 3869019i bk14: 13752a 3870767i bk15: 13720a 3865923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707081 n_act=12859 n_pre=12843 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.1595
n_activity=809554 dram_eff=0.7994
bk0: 13828a 3874381i bk1: 13820a 3870551i bk2: 13488a 3875217i bk3: 13496a 3865795i bk4: 13260a 3880748i bk5: 13260a 3872222i bk6: 13264a 3883705i bk7: 13268a 3880053i bk8: 13268a 3884509i bk9: 13256a 3879356i bk10: 13172a 3872184i bk11: 13164a 3867955i bk12: 13044a 3878044i bk13: 13032a 3870448i bk14: 13724a 3872221i bk15: 13708a 3867023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706887 n_act=12871 n_pre=12855 n_req=91257 n_rd=214136 n_write=109611 bw_util=0.1596
n_activity=808940 dram_eff=0.8004
bk0: 13824a 3869979i bk1: 13824a 3870781i bk2: 13476a 3878314i bk3: 13488a 3870823i bk4: 13260a 3880293i bk5: 13280a 3871385i bk6: 13260a 3885429i bk7: 13260a 3879933i bk8: 13292a 3881167i bk9: 13264a 3879755i bk10: 13180a 3869658i bk11: 13180a 3867011i bk12: 13064a 3877522i bk13: 13068a 3872927i bk14: 13704a 3871097i bk15: 13712a 3866122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7ff2287fe860 :  mf: uid=20283805, sid03:w09, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (5759917), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706858 n_act=12881 n_pre=12865 n_req=91295 n_rd=214120 n_write=109636 bw_util=0.1596
n_activity=810090 dram_eff=0.7993
bk0: 13816a 3873812i bk1: 13812a 3869484i bk2: 13492a 3874676i bk3: 13488a 3867877i bk4: 13256a 3881720i bk5: 13260a 3873704i bk6: 13268a 3884570i bk7: 13252a 3879368i bk8: 13256a 3885004i bk9: 13264a 3880252i bk10: 13180a 3870599i bk11: 13180a 3865275i bk12: 13068a 3876257i bk13: 13088a 3869296i bk14: 13716a 3871802i bk15: 13724a 3865765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23545
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707213 n_act=12749 n_pre=12733 n_req=91267 n_rd=214104 n_write=109561 bw_util=0.1596
n_activity=808577 dram_eff=0.8006
bk0: 13832a 3873674i bk1: 13820a 3870683i bk2: 13484a 3875088i bk3: 13476a 3869916i bk4: 13256a 3881502i bk5: 13256a 3873278i bk6: 13264a 3882559i bk7: 13256a 3879290i bk8: 13264a 3884679i bk9: 13280a 3878768i bk10: 13180a 3871008i bk11: 13184a 3866668i bk12: 13064a 3877727i bk13: 13068a 3870873i bk14: 13708a 3875017i bk15: 13712a 3868802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43886, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43852, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43777, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43832, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43821, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43805, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43811, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43856, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43833, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43840, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43822, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43845, Reservation_fails = 173
L2_cache_bank[12]: Access = 92446, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43784, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43816, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43841, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43816, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43841, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26769, Miss_rate = 0.289, Pending_hits = 43822, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43872, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43867, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43848, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43903, Reservation_fails = 137
L2_total_cache_accesses = 2034029
L2_total_cache_misses = 588743
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 964390
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 843078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=4330261
icnt_total_pkts_simt_to_mem=3280105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7208
	minimum = 6
	maximum = 68
Network latency average = 9.95443
	minimum = 6
	maximum = 61
Slowest packet = 3908288
Flit latency average = 9.08245
	minimum = 6
	maximum = 59
Slowest flit = 7290202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940785
	minimum = 0.0837256 (at node 0)
	maximum = 0.106963 (at node 29)
Accepted packet rate average = 0.0940785
	minimum = 0.0837256 (at node 0)
	maximum = 0.106963 (at node 29)
Injected flit rate average = 0.188096
	minimum = 0.139567 (at node 0)
	maximum = 0.249325 (at node 29)
Accepted flit rate average= 0.188096
	minimum = 0.178084 (at node 35)
	maximum = 0.196435 (at node 27)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.113 (15 samples)
	minimum = 6 (15 samples)
	maximum = 108.467 (15 samples)
Network latency average = 10.1518 (15 samples)
	minimum = 6 (15 samples)
	maximum = 102.067 (15 samples)
Flit latency average = 10.0248 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.067 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0561207 (15 samples)
	minimum = 0.0499312 (15 samples)
	maximum = 0.0638671 (15 samples)
Accepted packet rate average = 0.0561207 (15 samples)
	minimum = 0.0499312 (15 samples)
	maximum = 0.0638671 (15 samples)
Injected flit rate average = 0.106186 (15 samples)
	minimum = 0.0760025 (15 samples)
	maximum = 0.144503 (15 samples)
Accepted flit rate average = 0.106186 (15 samples)
	minimum = 0.0968694 (15 samples)
	maximum = 0.114045 (15 samples)
Injected packet size average = 1.8921 (15 samples)
Accepted packet size average = 1.8921 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 29 sec (3509 sec)
gpgpu_simulation_rate = 95626 (inst/sec)
gpgpu_simulation_rate = 1641 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 643598
gpu_sim_insn = 20978048
gpu_ipc =      32.5950
gpu_tot_sim_cycle = 6625666
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      53.8105
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343744
gpu_stall_icnt2sh    = 100707
partiton_reqs_in_parallel = 14159156
partiton_reqs_in_parallel_total    = 47716268
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3387
partiton_reqs_in_parallel_util = 14159156
partiton_reqs_in_parallel_util_total    = 47716268
gpu_sim_cycle_parition_util = 643598
gpu_tot_sim_cycle_parition_util    = 2183827
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8840
partiton_replys_in_parallel = 67201
partiton_replys_in_parallel_total    = 2034029
L2_BW  =       9.8968 GB/Sec
L2_BW_total  =      30.0593 GB/Sec
gpu_total_sim_rate=86789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31013, 30292, 30734, 30254, 30703, 30171, 30661, 30127, 30421, 29887, 30324, 29699, 30260, 29552, 30135, 29249, 30015, 29038, 29726, 28887, 29710, 28804, 29399, 28748, 29148, 28701, 29132, 28413, 29015, 28383, 28984, 28257, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 435139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198161
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1864534	W0_Idle:120506605	W0_Scoreboard:15317782	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 409 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6622471 
mrq_lat_table:299141 	17104 	25647 	48373 	95012 	138499 	198669 	113973 	72646 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1225505 	722541 	134656 	11530 	803 	59 	1807 	1816 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1743684 	183444 	15081 	4965 	87949 	42242 	16421 	614 	25 	808 	62 	1800 	1815 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	976841 	444298 	23709 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1196 	177 	153 	9 	35 	36 	37 	12 	12 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    267332    280247    301084    258579    251029    310987    249288    261895    249254    269564    250971    256049    321209    251110 
dram[1]:    292291    271101    299045    298868    301031    251243    310978    251095    249274    292294    257739    257723    298711    294502    258348    258354 
dram[2]:    268600    293482    280252    250972    251091    300999    250990    251002    266794    266810    257795    249320    256059    256032    299450    251162 
dram[3]:    250997    292599    250891    250980    251061    251131    311056    311007    292281    266849    257750    249319    250396    295059    251119    321221 
dram[4]:    273936    295122    299051    272378    250896    250937    250950    250984    292284    269347    257729    255466    273209    256056    256237    258364 
dram[5]:    258379    323268    250970    250958    250948    250945    250996    310954    249242    269353    257719    264419    256064    296007    294097    295193 
dram[6]:    264447    274525    250941    299095    251135    258542    250879    311022    249273    292314    263599    256320    256248    256248    251012    258387 
dram[7]:    293632    271092    251038    299094    250841    251178    310979    250915    249205    292299    269544    257761    256260    293834    293293    251163 
dram[8]:    275201    303657    272637    287418    273942    251152    251055    250941    292307    292289    269533    249416    249358    250853    290192    258399 
dram[9]:    272535    260038    250992    250729    301039    300379    310941    311033    249200    261664    254380    271512    272859    249699    251119    258352 
dram[10]:    292639    321306    299093    299107    250935    287235    250980    250943    249260    266817    249311    293439    250841    249677    272218    294241 
average row accesses per activate:
dram[0]:  7.888741  7.925532  6.578054  6.765116  6.537931  6.952323  8.299270  8.092461  6.456278  6.598398  6.113588  6.367550  7.354546  7.836339  6.281615  6.373922 
dram[1]:  7.924101  8.203576  6.470000  7.001204  6.772890  7.090909  7.906815  8.252540  6.503386  6.931325  6.412291  6.532423  7.837725  7.991513  6.063459  6.287381 
dram[2]:  7.556400  8.048715  6.528620  6.817116  6.934146  7.021014  8.179856  7.673854  6.520951  6.819905  6.188375  6.522676  7.798343  7.987270  6.118012  6.354077 
dram[3]:  8.070460  8.202479  6.389868  6.562217  6.398876  6.821343  7.737415  7.931660  6.532955  6.844048  6.490950  6.591065  7.177440  7.648649  6.035714  6.131334 
dram[4]:  7.853755  8.429178  6.342451  6.309446  6.507429  7.014797  7.741497  8.167862  6.757042  7.010962  6.420582  6.635104  7.223499  7.817427  6.078894  6.297240 
dram[5]:  7.791885  8.212414  6.152704  6.561086  6.621653  6.894546  7.704607  8.060906  6.677120  6.758216  6.189451  6.514156  7.337224  7.806630  6.005061  6.342612 
dram[6]:  7.807086  7.915007  6.097484  6.422566  6.712766  6.677230  7.938461  8.472429  6.604811  6.759390  6.206041  6.531818  7.606998  7.604839  6.102669  6.387931 
dram[7]:  7.754226  8.036388  6.265659  6.369517  6.764566  6.856627  7.746594  7.976157  6.476940  6.763807  6.390434  6.527273  7.531291  7.918767  6.032553  6.225604 
dram[8]:  7.419154  8.289290  6.318083  6.593857  6.796651  6.964548  7.712348  8.300730  6.290393  6.750293  6.316832  6.600000  7.464474  7.618279  6.136787  6.261879 
dram[9]:  7.946667  8.226520  6.181915  6.626712  7.086035  7.019753  7.844138  8.110000  6.398446  6.605957  6.266085  6.332233  7.380208  7.559254  6.187696  6.266385 
dram[10]:  7.882275  8.465909  6.252155  6.772196  6.762188  6.995080  7.617135  8.221098  6.399556  6.548241  6.502263  6.633218  7.487451  7.640162  6.155763  6.459106 
average row locality = 1017111/146376 = 6.948618
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3348      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3366      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3363      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3364      3365      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3492      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3343      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3343      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3370      3368      3372      3370      3345      3345      3310      3310      3480      3477 
total reads: 597549
bank skew: 3511/3298 = 1.06
chip skew: 54335/54303 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2386      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2391      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2452      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2320      2321      2394      2399      2403      2406      2358      2359      2448      2446 
total reads: 419562
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        899       908       646       651      1093      1102       965       984       675       685       900       905       860       853       671       687
dram[1]:        910       925       643       652      1103      1094       969       978       731       678       917       919       841       849       678       687
dram[2]:        920       922       639       647      1068      1076      1011      1019       670       679       907       940       902       910       677       687
dram[3]:        911       917       640       658      1063      1070      1013       997       673       682       909       916       897       909       690       685
dram[4]:        915       947       646       649      1125      1128       994       999       678       682       910       910       887       820       687       723
dram[5]:        907       918       642       649      1124      1128       990       997       696       681       863       872       812       816       688       695
dram[6]:        910       916       640       649      1129      1131       994       995       674       682       859       867       809       816       686       692
dram[7]:        926       926       640       647      1131      1135      1043      1051       673       677       866       861       810       820       687       686
dram[8]:        945       879       657       665      1136      1128      1029      1036       667       674       848       852       833       839       669       667
dram[9]:        876       882       660       675      1126      1137       997       961       684       689       851       853       847       841       679       690
dram[10]:        877       888       656       642      1098      1102       949       956       707       689       933       907       832       842       712       687
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    180151     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    180138    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     40471     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    133862     22141    180113    124031    127133    127116    179712     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896261 n_act=13302 n_pre=13286 n_req=92491 n_rd=217292 n_write=111285 bw_util=0.1251
n_activity=834271 dram_eff=0.7877
bk0: 14020a 5067947i bk1: 14024a 5061589i bk2: 13712a 5069931i bk3: 13712a 5063090i bk4: 13468a 5071610i bk5: 13472a 5065815i bk6: 13456a 5083104i bk7: 13472a 5074049i bk8: 13476a 5078591i bk9: 13480a 5071332i bk10: 13392a 5065808i bk11: 13416a 5061572i bk12: 13240a 5068150i bk13: 13204a 5062820i bk14: 13872a 5067370i bk15: 13876a 5059853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896781 n_act=13099 n_pre=13083 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.1251
n_activity=833033 dram_eff=0.7886
bk0: 14012a 5066629i bk1: 14044a 5060453i bk2: 13732a 5066882i bk3: 13720a 5062302i bk4: 13472a 5068480i bk5: 13472a 5063369i bk6: 13468a 5078433i bk7: 13468a 5073132i bk8: 13484a 5079080i bk9: 13452a 5073210i bk10: 13356a 5065380i bk11: 13364a 5061564i bk12: 13200a 5071903i bk13: 13204a 5065034i bk14: 13896a 5065121i bk15: 13892a 5055088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896627 n_act=13205 n_pre=13189 n_req=92428 n_rd=217212 n_write=111193 bw_util=0.1251
n_activity=834353 dram_eff=0.7872
bk0: 14032a 5064912i bk1: 14024a 5063053i bk2: 13716a 5065862i bk3: 13712a 5061334i bk4: 13460a 5074264i bk5: 13456a 5066070i bk6: 13464a 5082821i bk7: 13480a 5070954i bk8: 13464a 5077335i bk9: 13464a 5073764i bk10: 13388a 5064316i bk11: 13392a 5062005i bk12: 13200a 5074667i bk13: 13192a 5066074i bk14: 13880a 5067328i bk15: 13888a 5058658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896282 n_act=13385 n_pre=13369 n_req=92429 n_rd=217212 n_write=111178 bw_util=0.1251
n_activity=835041 dram_eff=0.7865
bk0: 14016a 5068976i bk1: 14028a 5063227i bk2: 13692a 5068630i bk3: 13696a 5061457i bk4: 13484a 5068430i bk5: 13484a 5063414i bk6: 13460a 5077712i bk7: 13472a 5072942i bk8: 13444a 5079658i bk9: 13452a 5073263i bk10: 13364a 5066756i bk11: 13388a 5059908i bk12: 13224a 5071008i bk13: 13224a 5065950i bk14: 13876a 5063958i bk15: 13908a 5057459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50488
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896403 n_act=13275 n_pre=13259 n_req=92458 n_rd=217296 n_write=111193 bw_util=0.1251
n_activity=835119 dram_eff=0.7867
bk0: 14044a 5066037i bk1: 14032a 5064040i bk2: 13688a 5070105i bk3: 13704a 5058679i bk4: 13476a 5071907i bk5: 13468a 5064958i bk6: 13484a 5078226i bk7: 13468a 5071484i bk8: 13456a 5077186i bk9: 13460a 5072527i bk10: 13368a 5065130i bk11: 13372a 5060933i bk12: 13212a 5069232i bk13: 13216a 5063553i bk14: 13916a 5065816i bk15: 13932a 5060110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896245 n_act=13386 n_pre=13370 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.1251
n_activity=836985 dram_eff=0.7848
bk0: 14020a 5069031i bk1: 14020a 5065163i bk2: 13696a 5065939i bk3: 13688a 5062601i bk4: 13472a 5072219i bk5: 13476a 5064858i bk6: 13464a 5077787i bk7: 13472a 5072772i bk8: 13456a 5081063i bk9: 13464a 5072535i bk10: 13384a 5062810i bk11: 13388a 5061467i bk12: 13212a 5071487i bk13: 13204a 5065173i bk14: 13940a 5061815i bk15: 13920a 5061551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896103 n_act=13378 n_pre=13362 n_req=92469 n_rd=217336 n_write=111247 bw_util=0.1251
n_activity=837124 dram_eff=0.785
bk0: 14024a 5066865i bk1: 14028a 5061773i bk2: 13720a 5063180i bk3: 13696a 5058372i bk4: 13460a 5073005i bk5: 13468a 5062122i bk6: 13456a 5079975i bk7: 13456a 5075714i bk8: 13488a 5076064i bk9: 13460a 5068285i bk10: 13388a 5063531i bk11: 13376a 5058799i bk12: 13208a 5069737i bk13: 13224a 5062638i bk14: 13968a 5064027i bk15: 13916a 5059393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896099 n_act=13387 n_pre=13371 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.1251
n_activity=836564 dram_eff=0.7855
bk0: 14028a 5068079i bk1: 14040a 5064043i bk2: 13696a 5068452i bk3: 13692a 5059259i bk4: 13496a 5073580i bk5: 13488a 5064830i bk6: 13460a 5077358i bk7: 13472a 5073482i bk8: 13472a 5077462i bk9: 13464a 5072438i bk10: 13372a 5065488i bk11: 13368a 5061149i bk12: 13216a 5071781i bk13: 13208a 5064263i bk14: 13932a 5065602i bk15: 13932a 5059959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48977
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896135 n_act=13360 n_pre=13344 n_req=92467 n_rd=217332 n_write=111255 bw_util=0.1251
n_activity=833973 dram_eff=0.788
bk0: 14040a 5063410i bk1: 14028a 5064390i bk2: 13680a 5071658i bk3: 13684a 5064290i bk4: 13464a 5073407i bk5: 13488a 5064309i bk6: 13472a 5078995i bk7: 13472a 5073233i bk8: 13492a 5074378i bk9: 13464a 5072852i bk10: 13368a 5063176i bk11: 13372a 5060256i bk12: 13244a 5071165i bk13: 13240a 5066532i bk14: 13900a 5064819i bk15: 13924a 5059365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896136 n_act=13351 n_pre=13335 n_req=92506 n_rd=217328 n_write=111276 bw_util=0.1251
n_activity=834893 dram_eff=0.7872
bk0: 14020a 5067633i bk1: 14020a 5063226i bk2: 13720a 5067760i bk3: 13696a 5061259i bk4: 13456a 5074969i bk5: 13464a 5066522i bk6: 13468a 5078141i bk7: 13456a 5072737i bk8: 13456a 5078213i bk9: 13464a 5073344i bk10: 13372a 5064020i bk11: 13380a 5058448i bk12: 13244a 5070065i bk13: 13260a 5063130i bk14: 13928a 5065258i bk15: 13924a 5059148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50016
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896375 n_act=13249 n_pre=13233 n_req=92493 n_rd=217340 n_write=111229 bw_util=0.1251
n_activity=834050 dram_eff=0.7879
bk0: 14032a 5067346i bk1: 14028a 5064275i bk2: 13688a 5068275i bk3: 13676a 5063172i bk4: 13464a 5074581i bk5: 13464a 5066312i bk6: 13480a 5075944i bk7: 13472a 5072616i bk8: 13488a 5077650i bk9: 13480a 5071803i bk10: 13380a 5064285i bk11: 13380a 5060008i bk12: 13240a 5071514i bk13: 13240a 5064639i bk14: 13920a 5068330i bk15: 13908a 5062176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27159, Miss_rate = 0.284, Pending_hits = 46464, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46441, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46358, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46406, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46402, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27152, Miss_rate = 0.284, Pending_hits = 46372, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46403, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27163, Miss_rate = 0.285, Pending_hits = 46452, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46417, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27163, Miss_rate = 0.284, Pending_hits = 46414, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46415, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46421, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27178, Miss_rate = 0.285, Pending_hits = 46351, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46376, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46380, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46414, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46429, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46420, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46465, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46460, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27173, Miss_rate = 0.284, Pending_hits = 46440, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27162, Miss_rate = 0.284, Pending_hits = 46500, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597549
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1021200
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 899888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.41346
	minimum = 6
	maximum = 39
Network latency average = 9.21628
	minimum = 6
	maximum = 33
Slowest packet = 4068197
Flit latency average = 9.20692
	minimum = 6
	maximum = 32
Slowest flit = 7792403
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00208829
	minimum = 0.00182801 (at node 0)
	maximum = 0.00239047 (at node 43)
Accepted packet rate average = 0.00208829
	minimum = 0.00182801 (at node 0)
	maximum = 0.00239047 (at node 43)
Injected flit rate average = 0.00313647
	minimum = 0.00182801 (at node 19)
	maximum = 0.00478017 (at node 43)
Accepted flit rate average= 0.00313647
	minimum = 0.00236872 (at node 34)
	maximum = 0.00385179 (at node 10)
Injected packet length average = 1.50193
Accepted packet length average = 1.50193
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0068 (16 samples)
	minimum = 6 (16 samples)
	maximum = 104.125 (16 samples)
Network latency average = 10.0933 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.75 (16 samples)
Flit latency average = 9.9737 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.75 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.0527436 (16 samples)
	minimum = 0.0469248 (16 samples)
	maximum = 0.0600248 (16 samples)
Accepted packet rate average = 0.0527436 (16 samples)
	minimum = 0.0469248 (16 samples)
	maximum = 0.0600248 (16 samples)
Injected flit rate average = 0.0997455 (16 samples)
	minimum = 0.0713666 (16 samples)
	maximum = 0.13577 (16 samples)
Accepted flit rate average = 0.0997455 (16 samples)
	minimum = 0.0909631 (16 samples)
	maximum = 0.107158 (16 samples)
Injected packet size average = 1.89114 (16 samples)
Accepted packet size average = 1.89114 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 28 sec (4108 sec)
gpgpu_simulation_rate = 86789 (inst/sec)
gpgpu_simulation_rate = 1612 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41913
gpu_sim_insn = 23069952
gpu_ipc =     550.4247
gpu_tot_sim_cycle = 6889729
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      55.0965
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343833
gpu_stall_icnt2sh    = 114703
partiton_reqs_in_parallel = 921997
partiton_reqs_in_parallel_total    = 61875424
partiton_level_parallism =      21.9979
partiton_level_parallism_total  =       9.1146
partiton_reqs_in_parallel_util = 921997
partiton_reqs_in_parallel_util_total    = 61875424
gpu_sim_cycle_parition_util = 41913
gpu_tot_sim_cycle_parition_util    = 2827425
partiton_level_parallism_util =      21.9979
partiton_level_parallism_util_total  =      21.8857
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     445.7763 GB/Sec
L2_BW_total  =      31.6191 GB/Sec
gpu_total_sim_rate=87748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32984, 32263, 32732, 32225, 32701, 32196, 32659, 32125, 32392, 31831, 32301, 31697, 32237, 31529, 32106, 31247, 31992, 31009, 31697, 30858, 31708, 30754, 31349, 30692, 31092, 30651, 31109, 30357, 31013, 30327, 30955, 30255, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 435185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1915583	W0_Idle:120515221	W0_Scoreboard:16355073	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 395 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6889728 
mrq_lat_table:324726 	19031 	28882 	54265 	105751 	157012 	221913 	118894 	73170 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1327332 	817315 	135175 	11530 	803 	59 	1807 	1816 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1918022 	205409 	15874 	4983 	87949 	42242 	16421 	614 	25 	808 	62 	1800 	1815 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1059710 	489701 	26509 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197728 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1274 	183 	153 	9 	35 	36 	37 	12 	12 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    267332    280247    301084    258579    251029    310987    249288    261895    249254    269564    250971    256049    321209    251110 
dram[1]:    292291    271101    299045    298868    301031    251243    310978    251095    249274    292294    257739    257723    298711    294502    258348    258354 
dram[2]:    268600    293482    280252    250972    251091    300999    250990    251002    266794    266810    257795    249320    256059    256032    299450    251162 
dram[3]:    250997    292599    250891    250980    251061    251131    311056    311007    292281    266849    257750    249319    250396    295059    251119    321221 
dram[4]:    273936    295122    299051    272378    250896    250937    250950    250984    292284    269347    257729    255466    273209    256056    256237    258364 
dram[5]:    258379    323268    250970    250958    250948    250945    250996    310954    249242    269353    257719    264419    256064    296007    294097    295193 
dram[6]:    264447    274525    250941    299095    251135    258542    250879    311022    249273    292314    263599    256320    256248    256248    251012    258387 
dram[7]:    293632    271092    251038    299094    250841    251178    310979    250915    249205    292299    269544    257761    256260    293834    293293    251163 
dram[8]:    275201    303657    272637    287418    273942    251152    251055    250941    292307    292289    269533    249416    249358    250853    290192    258399 
dram[9]:    272535    260038    250992    250729    301039    300379    310941    311033    249200    261664    254380    271512    272859    249699    251119    258352 
dram[10]:    292639    321306    299093    299107    250935    287235    250980    250943    249260    266817    249311    293439    250841    249677    272218    294241 
average row accesses per activate:
dram[0]:  7.609813  7.645956  6.442191  6.582816  6.443406  6.839030  7.865653  7.785445  6.317588  6.504653  5.996191  6.179236  7.123995  7.522479  6.147338  6.276431 
dram[1]:  7.582072  7.887545  6.339642  6.834587  6.552742  6.807229  7.413876  7.705956  6.403259  6.780777  6.293881  6.421268  7.460241  7.510303  5.876700  6.154943 
dram[2]:  7.256952  7.762813  6.238469  6.648536  6.792990  6.804610  7.590465  7.337662  6.367781  6.728832  5.882243  6.328974  7.492736  7.580172  5.856884  6.253140 
dram[3]:  7.888620  7.962103  6.214706  6.409504  6.207792  6.573545  7.368171  7.686493  6.507261  6.676596  6.328629  6.450256  6.879158  7.277843  5.903196  6.017642 
dram[4]:  7.501150  8.148936  6.192760  6.056244  6.298885  6.826183  7.540705  7.590965  6.548958  6.897914  6.207715  6.306921  6.802631  7.292941  5.994455  6.071095 
dram[5]:  7.563299  7.823529  5.924299  6.372864  6.488494  6.882353  7.419857  7.761250  6.532778  6.550000  5.934906  6.339718  7.054607  7.581395  5.839029  6.294461 
dram[6]:  7.450801  7.598370  5.936449  6.180312  6.626738  6.465625  7.606880  8.148489  6.416922  6.601891  6.022966  6.207305  7.392601  7.184241  6.010176  6.256757 
dram[7]:  7.463387  7.691038  6.057307  6.144240  6.603191  6.668099  7.446579  7.670792  6.332661  6.641649  6.184055  6.286286  7.165318  7.526124  5.926874  6.117925 
dram[8]:  7.158991  7.915049  6.081496  6.505652  6.586610  6.821076  7.385714  7.920817  6.121595  6.607781  6.116845  6.507772  7.120275  7.392857  5.985213  6.165556 
dram[9]:  7.674118  7.895884  6.140368  6.415571  6.795181  6.905345  7.563415  7.709838  6.322613  6.518633  6.174853  6.162426  7.028281  7.302817  6.100658  6.071161 
dram[10]:  7.605601  8.139825  6.089337  6.572614  6.549578  6.850993  7.321934  7.851899  6.285429  6.486097  6.291000  6.455852  7.121420  7.411695  6.026046  6.270087 
average row locality = 1111691/165072 = 6.734582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3715      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3733      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3732      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3734      3734      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3872      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3710      3711      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3711      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3740      3736      3741      3739      3715      3712      3679      3678      3860      3858 
total reads: 663171
bank skew: 3897/3666 = 1.06
chip skew: 60304/60263 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2550      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2544      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2466      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2469      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448520
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        864       873       633       639      1044      1053       926       944       659       670       865       871       828       822       656       671
dram[1]:        874       889       630       639      1053      1045       931       938       711       664       881       883       810       818       662       672
dram[2]:        883       886       627       635      1022      1029       968       977       655       665       871       903       865       873       662       672
dram[3]:        875       882       629       646      1016      1024       971       956       659       668       874       882       862       873       674       670
dram[4]:        879       909       633       637      1073      1077       952       958       662       667       875       875       853       791       671       704
dram[5]:        873       882       630       637      1073      1078       949       956       679       666       832       840       784       789       672       678
dram[6]:        874       880       628       636      1076      1079       953       955       658       667       827       836       780       788       670       677
dram[7]:        889       890       627       634      1079      1083       998      1006       658       662       834       830       782       792       670       670
dram[8]:        906       846       643       652      1083      1076       984       992       653       659       818       823       803       809       654       653
dram[9]:        843       849       647       661      1074      1086       956       924       669       674       821       824       816       811       663       674
dram[10]:        846       855       643       632      1047      1052       911       919       689       673       895       873       802       812       694       672
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    180151     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    180138    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     40471     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    133862     22141    180113    124031    127133    127116    179712     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936513 n_act=14928 n_pre=14912 n_req=101081 n_rd=241128 n_write=121770 bw_util=0.1362
n_activity=910640 dram_eff=0.797
bk0: 15560a 5126865i bk1: 15560a 5119197i bk2: 15216a 5129566i bk3: 15220a 5120242i bk4: 14940a 5131975i bk5: 14944a 5125386i bk6: 14936a 5142519i bk7: 14948a 5134325i bk8: 14948a 5138896i bk9: 14940a 5130492i bk10: 14860a 5125296i bk11: 14888a 5119464i bk12: 14712a 5127829i bk13: 14672a 5121400i bk14: 15392a 5125949i bk15: 15392a 5118590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7ff22034bcc0 :  mf: uid=22945267, sid06:w21, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (6889728), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936831 n_act=14817 n_pre=14801 n_req=101067 n_rd=241100 n_write=121702 bw_util=0.1362
n_activity=909349 dram_eff=0.7979
bk0: 15552a 5124419i bk1: 15576a 5117121i bk2: 15236a 5126035i bk3: 15232a 5119863i bk4: 14944a 5128330i bk5: 14952a 5121278i bk6: 14940a 5137861i bk7: 14940a 5130836i bk8: 14956a 5138984i bk9: 14928a 5132260i bk10: 14828a 5124920i bk11: 14836a 5120819i bk12: 14672a 5132102i bk13: 14684a 5122956i bk14: 15420a 5123067i bk15: 15404a 5113375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936523 n_act=14968 n_pre=14952 n_req=101043 n_rd=241080 n_write=121728 bw_util=0.1362
n_activity=910717 dram_eff=0.7968
bk0: 15568a 5122644i bk1: 15564a 5121261i bk2: 15224a 5124355i bk3: 15224a 5118222i bk4: 14928a 5134057i bk5: 14928a 5124230i bk6: 14944a 5139976i bk7: 14956a 5129658i bk8: 14936a 5137362i bk9: 14932a 5133687i bk10: 14876a 5121384i bk11: 14864a 5119535i bk12: 14664a 5134428i bk13: 14672a 5123477i bk14: 15400a 5123489i bk15: 15400a 5116779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936490 n_act=15046 n_pre=15030 n_req=101014 n_rd=241052 n_write=121633 bw_util=0.1361
n_activity=911351 dram_eff=0.7959
bk0: 15552a 5129026i bk1: 15564a 5121942i bk2: 15188a 5127684i bk3: 15196a 5118774i bk4: 14956a 5127572i bk5: 14960a 5120850i bk6: 14932a 5138116i bk7: 14944a 5133303i bk8: 14916a 5140964i bk9: 14928a 5133254i bk10: 14844a 5125778i bk11: 14860a 5117531i bk12: 14696a 5129288i bk13: 14708a 5123884i bk14: 15384a 5122979i bk15: 15424a 5115596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936239 n_act=15070 n_pre=15054 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.1362
n_activity=911496 dram_eff=0.7962
bk0: 15588a 5123747i bk1: 15568a 5122522i bk2: 15184a 5129628i bk3: 15220a 5114411i bk4: 14952a 5129667i bk5: 14940a 5124456i bk6: 14956a 5138919i bk7: 14948a 5129662i bk8: 14936a 5136486i bk9: 14936a 5132022i bk10: 14836a 5122319i bk11: 14852a 5117659i bk12: 14692a 5126124i bk13: 14688a 5120296i bk14: 15436a 5123753i bk15: 15464a 5116866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936376 n_act=15062 n_pre=15046 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.1361
n_activity=913354 dram_eff=0.7944
bk0: 15556a 5127111i bk1: 15556a 5122677i bk2: 15196a 5123034i bk3: 15196a 5118742i bk4: 14940a 5131747i bk5: 14944a 5124785i bk6: 14940a 5138519i bk7: 14944a 5132986i bk8: 14932a 5140875i bk9: 14948a 5131155i bk10: 14864a 5119698i bk11: 14860a 5119236i bk12: 14684a 5131163i bk13: 14672a 5123640i bk14: 15464a 5119957i bk15: 15440a 5120301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936139 n_act=15108 n_pre=15092 n_req=101064 n_rd=241196 n_write=121716 bw_util=0.1362
n_activity=913558 dram_eff=0.7945
bk0: 15568a 5124197i bk1: 15568a 5118109i bk2: 15216a 5121988i bk3: 15196a 5115541i bk4: 14936a 5133641i bk5: 14944a 5120544i bk6: 14928a 5140230i bk7: 14928a 5135824i bk8: 14964a 5135502i bk9: 14936a 5127330i bk10: 14868a 5121897i bk11: 14852a 5115684i bk12: 14680a 5129149i bk13: 14692a 5120004i bk14: 15488a 5123023i bk15: 15432a 5117559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59295
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936239 n_act=15109 n_pre=15093 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.1362
n_activity=912922 dram_eff=0.7948
bk0: 15568a 5127174i bk1: 15572a 5121489i bk2: 15192a 5126677i bk3: 15200a 5115620i bk4: 14972a 5133169i bk5: 14964a 5124541i bk6: 14932a 5137802i bk7: 14940a 5133302i bk8: 14940a 5138566i bk9: 14944a 5132386i bk10: 14852a 5124267i bk11: 14836a 5117891i bk12: 14692a 5130290i bk13: 14676a 5122727i bk14: 15448a 5124205i bk15: 15456a 5117912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936256 n_act=15044 n_pre=15028 n_req=101063 n_rd=241196 n_write=121727 bw_util=0.1362
n_activity=910308 dram_eff=0.7974
bk0: 15588a 5120746i bk1: 15564a 5122136i bk2: 15188a 5128767i bk3: 15184a 5122440i bk4: 14936a 5132710i bk5: 14956a 5123795i bk6: 14956a 5138452i bk7: 14944a 5132919i bk8: 14972a 5134015i bk9: 14940a 5133349i bk10: 14840a 5121010i bk11: 14844a 5119126i bk12: 14716a 5129163i bk13: 14708a 5125397i bk14: 15420a 5123466i bk15: 15440a 5118000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58634
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936313 n_act=15000 n_pre=14984 n_req=101107 n_rd=241196 n_write=121758 bw_util=0.1362
n_activity=911244 dram_eff=0.7966
bk0: 15560a 5125598i bk1: 15560a 5121237i bk2: 15216a 5126895i bk3: 15204a 5117529i bk4: 14936a 5134211i bk5: 14940a 5125659i bk6: 14940a 5137960i bk7: 14920a 5132210i bk8: 14928a 5138613i bk9: 14944a 5133379i bk10: 14844a 5122460i bk11: 14860a 5115193i bk12: 14716a 5129061i bk13: 14736a 5121113i bk14: 15444a 5124674i bk15: 15448a 5116045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936489 n_act=14921 n_pre=14905 n_req=101099 n_rd=241216 n_write=121720 bw_util=0.1362
n_activity=910407 dram_eff=0.7973
bk0: 15572a 5125983i bk1: 15564a 5121644i bk2: 15184a 5125250i bk3: 15180a 5120064i bk4: 14940a 5133652i bk5: 14944a 5125433i bk6: 14960a 5135476i bk7: 14944a 5132178i bk8: 14964a 5136941i bk9: 14956a 5131436i bk10: 14860a 5121300i bk11: 14848a 5118119i bk12: 14716a 5129062i bk13: 14712a 5122992i bk14: 15440a 5127306i bk15: 15432a 5119441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49438, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49413, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49332, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49382, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49374, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49348, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49374, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30146, Miss_rate = 0.289, Pending_hits = 49426, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49390, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49389, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49389, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49394, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30162, Miss_rate = 0.289, Pending_hits = 49326, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49349, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49353, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49386, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49405, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49394, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30146, Miss_rate = 0.288, Pending_hits = 49441, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49437, Reservation_fails = 150
L2_cache_bank[20]: Access = 104534, Miss = 30159, Miss_rate = 0.289, Pending_hits = 49415, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49475, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663171
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1086630
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 965315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6702
	minimum = 6
	maximum = 100
Network latency average = 9.90524
	minimum = 6
	maximum = 68
Slowest packet = 4207869
Flit latency average = 9.03791
	minimum = 6
	maximum = 66
Slowest flit = 7822085
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940638
	minimum = 0.0836395 (at node 13)
	maximum = 0.10707 (at node 48)
Accepted packet rate average = 0.0940638
	minimum = 0.0836395 (at node 13)
	maximum = 0.10707 (at node 48)
Injected flit rate average = 0.188005
	minimum = 0.139447 (at node 13)
	maximum = 0.249225 (at node 48)
Accepted flit rate average= 0.188005
	minimum = 0.177992 (at node 43)
	maximum = 0.196221 (at node 2)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.987 (17 samples)
	minimum = 6 (17 samples)
	maximum = 103.882 (17 samples)
Network latency average = 10.0823 (17 samples)
	minimum = 6 (17 samples)
	maximum = 96 (17 samples)
Flit latency average = 9.91866 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.9412 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0551742 (17 samples)
	minimum = 0.0490844 (17 samples)
	maximum = 0.0627921 (17 samples)
Accepted packet rate average = 0.0551742 (17 samples)
	minimum = 0.0490844 (17 samples)
	maximum = 0.0627921 (17 samples)
Injected flit rate average = 0.104937 (17 samples)
	minimum = 0.0753713 (17 samples)
	maximum = 0.142444 (17 samples)
Accepted flit rate average = 0.104937 (17 samples)
	minimum = 0.0960824 (17 samples)
	maximum = 0.112397 (17 samples)
Injected packet size average = 1.90193 (17 samples)
Accepted packet size average = 1.90193 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 6 sec (4326 sec)
gpgpu_simulation_rate = 87748 (inst/sec)
gpgpu_simulation_rate = 1592 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 1098999
gpu_sim_insn = 20984576
gpu_ipc =      19.0943
gpu_tot_sim_cycle = 8210878
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      48.7871
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343833
gpu_stall_icnt2sh    = 115286
partiton_reqs_in_parallel = 24177978
partiton_reqs_in_parallel_total    = 62797421
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5927
partiton_reqs_in_parallel_util = 24177978
partiton_reqs_in_parallel_util_total    = 62797421
gpu_sim_cycle_parition_util = 1098999
gpu_tot_sim_cycle_parition_util    = 2869338
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9173
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =       5.9392 GB/Sec
L2_BW_total  =      27.3264 GB/Sec
gpu_total_sim_rate=75539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34985, 34126, 34687, 34088, 34627, 34036, 34568, 33919, 34232, 33620, 34118, 33508, 33982, 33225, 33854, 32880, 33694, 32642, 33399, 32445, 33341, 32318, 32959, 32256, 32653, 32192, 32673, 31898, 32551, 31911, 32493, 31727, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 435185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2087844	W0_Idle:174171466	W0_Scoreboard:22656037	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 392 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8207469 
mrq_lat_table:336308 	19807 	29104 	54531 	107218 	157034 	221913 	118894 	73170 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1384946 	828207 	135274 	11644 	841 	77 	1834 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1982112 	209159 	15882 	4983 	88607 	42242 	16473 	690 	123 	835 	79 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1110288 	507587 	26653 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1439 	248 	184 	17 	46 	43 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  7.544101  7.456497  6.278320  6.374876  6.193898  6.611988  7.639563  7.635922  6.123077  6.344931  5.883657  6.008459  7.003348  7.403550  5.984475  6.109142 
dram[1]:  7.439052  7.769412  6.212151  6.659091  6.366026  6.603774  7.300813  7.561825  6.233626  6.516889  6.124397  6.191821  7.320468  7.365882  5.720140  5.989954 
dram[2]:  7.080386  7.588032  6.055503  6.449900  6.548387  6.621053  7.435655  7.143828  6.148505  6.514842  5.725966  6.151545  7.234411  7.365882  5.677643  6.057249 
dram[3]:  7.657375  7.825416  6.041392  6.217812  6.098837  6.394924  7.248848  7.580723  6.287549  6.457868  6.153921  6.243137  6.699786  7.124858  5.743860  5.854594 
dram[4]:  7.270925  8.002430  6.004677  5.900000  6.135478  6.609244  7.386150  7.479810  6.439838  6.710221  6.049524  6.170708  6.738709  7.095130  5.845333  5.964578 
dram[5]:  7.392817  7.624278  5.731490  6.138623  6.339718  6.623158  7.308139  7.663825  6.327038  6.329692  5.811131  6.200584  6.915105  7.397875  5.703640  6.142456 
dram[6]:  7.362416  7.417509  5.782374  6.015933  6.398167  6.253227  7.443654  7.940732  6.241683  6.411469  5.866483  6.064762  7.184633  7.015677  5.869759  6.132710 
dram[7]:  7.203926  7.417977  5.900000  5.988816  6.400814  6.489691  7.288528  7.597340  6.085878  6.483707  5.968135  6.124278  7.019037  7.300699  5.779243  5.969973 
dram[8]:  6.968388  7.696970  5.885531  6.349851  6.358948  6.600000  7.304297  7.670732  5.958879  6.365634  5.963449  6.324378  6.932745  7.215844  5.861236  6.056325 
dram[9]:  7.482446  7.691142  5.977674  6.263415  6.607143  6.646935  7.475624  7.565060  6.186227  6.340954  5.981221  5.962617  6.811484  7.148864  5.924256  5.936709 
dram[10]:  7.401345  7.929087  5.946247  6.330375  6.308308  6.628029  7.186073  7.742611  6.067426  6.328048  6.121998  6.264503  6.834962  7.242215  5.858036  6.153991 
average row locality = 1126026/171669 = 6.559286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3765      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3789      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3793      3788      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3785      3762      3764      3721      3724      3903      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3786      3787      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3930      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3761      3761      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3768      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3794      3789      3799      3793      3769      3766      3729      3724      3916      3911 
total reads: 672645
bank skew: 3955/3713 = 1.07
chip skew: 61176/61123 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2497      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2583      2577      2603      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2576      2595      2604      2550      2553      2645      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2596      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2501      2498      2590      2592      2604      2605      2566      2555      2645      2643 
total reads: 453381
bank skew: 2659/2491 = 1.07
chip skew: 41252/41185 = 1.00
average mf latency per bank:
dram[0]:        869       880       640       645      1069      1053       930       947       665       678       871       889       835       826       663       677
dram[1]:        878       893       636       666      1054      1048       935       941       715       671       883       889       843       822       668       678
dram[2]:        890       890       634       644      1024      1030       990       979       673       691       874       907       872       876       692       711
dram[3]:        881       886       660       657      1020      1049       973       957       666       674       906       890       877       877       688       676
dram[4]:        884       913       639       643      1074      1076      1003       960       671       681       883       878       856       799       677       734
dram[5]:        876       886       660       643      1075      1080       951       958       684       673       837       844       788       794       678       684
dram[6]:        878       887       634       643      1077      1080       965       959       664       672       852       849       809       793       676       684
dram[7]:        916       897       656       641      1079      1083      1023      1011       664       667       838       834       787       797       676       677
dram[8]:        909       860       695       658      1083      1077       985       996       658       665       821       827       832       812       661       660
dram[9]:        847       856       652       667      1077      1086       958       925       674       679       824       827       839       821       693       704
dram[10]:        852       868       653       638      1047      1053       913       921       715       678       901       876       825       817       700       702
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970848 n_act=15510 n_pre=15494 n_req=102376 n_rd=244552 n_write=123526 bw_util=0.09989
n_activity=939881 dram_eff=0.7832
bk0: 15764a 7166285i bk1: 15780a 7158247i bk2: 15424a 7168419i bk3: 15460a 7158873i bk4: 15164a 7170380i bk5: 15152a 7163912i bk6: 15164a 7181196i bk7: 15164a 7173058i bk8: 15152a 7177541i bk9: 15180a 7168832i bk10: 15060a 7164317i bk11: 15104a 7158198i bk12: 14900a 7167055i bk13: 14852a 7160690i bk14: 15624a 7164529i bk15: 15608a 7157405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6971198 n_act=15389 n_pre=15373 n_req=102358 n_rd=244508 n_write=123462 bw_util=0.09986
n_activity=937745 dram_eff=0.7848
bk0: 15772a 7163601i bk1: 15796a 7156146i bk2: 15448a 7165047i bk3: 15468a 7158603i bk4: 15152a 7166911i bk5: 15168a 7159769i bk6: 15156a 7176705i bk7: 15164a 7169684i bk8: 15184a 7177505i bk9: 15156a 7170597i bk10: 15024a 7163712i bk11: 15036a 7159459i bk12: 14856a 7171393i bk13: 14856a 7162214i bk14: 15644a 7161797i bk15: 15628a 7151871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970518 n_act=15620 n_pre=15604 n_req=102388 n_rd=244628 n_write=123560 bw_util=0.09992
n_activity=941173 dram_eff=0.7824
bk0: 15796a 7161667i bk1: 15792a 7160330i bk2: 15440a 7163064i bk3: 15440a 7156897i bk4: 15164a 7172552i bk5: 15164a 7162746i bk6: 15172a 7178898i bk7: 15192a 7168148i bk8: 15172a 7175757i bk9: 15152a 7172179i bk10: 15080a 7160131i bk11: 15080a 7158178i bk12: 14860a 7173233i bk13: 14852a 7162550i bk14: 15632a 7161912i bk15: 15640a 7155297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970785 n_act=15642 n_pre=15626 n_req=102312 n_rd=244492 n_write=123385 bw_util=0.09983
n_activity=940511 dram_eff=0.7823
bk0: 15772a 7168085i bk1: 15788a 7161104i bk2: 15416a 7166451i bk3: 15428a 7157460i bk4: 15152a 7166593i bk5: 15188a 7159538i bk6: 15152a 7177040i bk7: 15160a 7172159i bk8: 15148a 7179440i bk9: 15140a 7171839i bk10: 15048a 7164411i bk11: 15056a 7156160i bk12: 14884a 7168315i bk13: 14896a 7162989i bk14: 15612a 7161524i bk15: 15652a 7154255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970762 n_act=15620 n_pre=15604 n_req=102342 n_rd=244544 n_write=123400 bw_util=0.09985
n_activity=939312 dram_eff=0.7834
bk0: 15808a 7162609i bk1: 15788a 7161678i bk2: 15436a 7168199i bk3: 15432a 7153101i bk4: 15148a 7168448i bk5: 15160a 7162886i bk6: 15176a 7177666i bk7: 15156a 7168500i bk8: 15144a 7175536i bk9: 15148a 7170599i bk10: 15032a 7161141i bk11: 15044a 7156646i bk12: 14860a 7165546i bk13: 14868a 7159337i bk14: 15668a 7162410i bk15: 15676a 7155855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970665 n_act=15657 n_pre=15641 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.09986
n_activity=942528 dram_eff=0.7808
bk0: 15768a 7166377i bk1: 15780a 7161737i bk2: 15420a 7161344i bk3: 15404a 7157289i bk4: 15156a 7170381i bk5: 15172a 7163038i bk6: 15144a 7177564i bk7: 15152a 7171899i bk8: 15156a 7179418i bk9: 15164a 7169703i bk10: 15076a 7158671i bk11: 15072a 7158191i bk12: 14876a 7170451i bk13: 14864a 7162725i bk14: 15704a 7158540i bk15: 15652a 7159195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970476 n_act=15697 n_pre=15681 n_req=102355 n_rd=244600 n_write=123476 bw_util=0.09989
n_activity=941798 dram_eff=0.7816
bk0: 15768a 7163525i bk1: 15800a 7157042i bk2: 15428a 7160886i bk3: 15404a 7154350i bk4: 15156a 7172155i bk5: 15176a 7158985i bk6: 15136a 7179047i bk7: 15164a 7174229i bk8: 15176a 7174220i bk9: 15160a 7165888i bk10: 15068a 7160742i bk11: 15060a 7154398i bk12: 14868a 7168133i bk13: 14864a 7159067i bk14: 15720a 7161716i bk15: 15652a 7156490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970386 n_act=15735 n_pre=15719 n_req=102359 n_rd=244696 n_write=123394 bw_util=0.09989
n_activity=942867 dram_eff=0.7808
bk0: 15800a 7165868i bk1: 15808a 7160256i bk2: 15428a 7165323i bk3: 15412a 7154475i bk4: 15188a 7171772i bk5: 15176a 7163075i bk6: 15152a 7176543i bk7: 15152a 7172238i bk8: 15188a 7176812i bk9: 15152a 7171128i bk10: 15080a 7162792i bk11: 15044a 7156719i bk12: 14888a 7169415i bk13: 14876a 7161744i bk14: 15684a 7162816i bk15: 15668a 7156733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86566
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970495 n_act=15654 n_pre=15638 n_req=102368 n_rd=244636 n_write=123507 bw_util=0.0999
n_activity=939770 dram_eff=0.7835
bk0: 15820a 7159598i bk1: 15796a 7161100i bk2: 15416a 7167310i bk3: 15392a 7161244i bk4: 15168a 7171015i bk5: 15184a 7162266i bk6: 15164a 7177431i bk7: 15172a 7171489i bk8: 15184a 7172778i bk9: 15160a 7171742i bk10: 15044a 7159669i bk11: 15044a 7157818i bk12: 14912a 7168207i bk13: 14904a 7164369i bk14: 15624a 7162627i bk15: 15652a 7156958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970552 n_act=15600 n_pre=15584 n_req=102417 n_rd=244660 n_write=123534 bw_util=0.09992
n_activity=940655 dram_eff=0.7828
bk0: 15800a 7164494i bk1: 15780a 7160207i bk2: 15436a 7165545i bk3: 15404a 7156481i bk4: 15156a 7172953i bk5: 15164a 7164195i bk6: 15152a 7176987i bk7: 15140a 7170918i bk8: 15144a 7177342i bk9: 15152a 7172042i bk10: 15072a 7161151i bk11: 15076a 7153915i bk12: 14916a 7167907i bk13: 14920a 7160154i bk14: 15680a 7163381i bk15: 15668a 7154671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88264
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970654 n_act=15546 n_pre=15530 n_req=102415 n_rd=244704 n_write=123496 bw_util=0.09992
n_activity=940559 dram_eff=0.7829
bk0: 15816a 7164819i bk1: 15792a 7160672i bk2: 15392a 7164182i bk3: 15408a 7158487i bk4: 15180a 7171956i bk5: 15156a 7164095i bk6: 15176a 7174387i bk7: 15156a 7170992i bk8: 15196a 7175353i bk9: 15172a 7170140i bk10: 15076a 7159982i bk11: 15064a 7156855i bk12: 14916a 7167676i bk13: 14896a 7162043i bk14: 15664a 7165875i bk15: 15644a 7158360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30563, Miss_rate = 0.284, Pending_hits = 52012, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52000, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30559, Miss_rate = 0.284, Pending_hits = 51907, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51940, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30579, Miss_rate = 0.284, Pending_hits = 51959, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30578, Miss_rate = 0.284, Pending_hits = 51925, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30546, Miss_rate = 0.284, Pending_hits = 51942, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30577, Miss_rate = 0.284, Pending_hits = 52012, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51965, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51964, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 51971, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 51959, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30580, Miss_rate = 0.284, Pending_hits = 51904, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 51942, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 51941, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 51969, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30583, Miss_rate = 0.284, Pending_hits = 51980, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30576, Miss_rate = 0.284, Pending_hits = 51983, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30589, Miss_rate = 0.284, Pending_hits = 52031, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52001, Reservation_fails = 150
L2_cache_bank[20]: Access = 107700, Miss = 30604, Miss_rate = 0.284, Pending_hits = 51997, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52068, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672645
L2_total_cache_miss_rate = 0.2842
L2_total_cache_pending_hits = 1143372
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1022057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.33679
	minimum = 6
	maximum = 38
Network latency average = 9.12639
	minimum = 6
	maximum = 34
Slowest packet = 4596868
Flit latency average = 9.10923
	minimum = 6
	maximum = 34
Slowest flit = 8798409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00125321
	minimum = 0.00108417 (at node 10)
	maximum = 0.00144723 (at node 42)
Accepted packet rate average = 0.00125321
	minimum = 0.00108417 (at node 10)
	maximum = 0.00144723 (at node 42)
Injected flit rate average = 0.00188448
	minimum = 0.00108826 (at node 10)
	maximum = 0.00289036 (at node 42)
Accepted flit rate average= 0.00188448
	minimum = 0.00142038 (at node 40)
	maximum = 0.00229436 (at node 20)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8953 (18 samples)
	minimum = 6 (18 samples)
	maximum = 100.222 (18 samples)
Network latency average = 10.0291 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92.5556 (18 samples)
Flit latency average = 9.87369 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.5556 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0521786 (18 samples)
	minimum = 0.0464178 (18 samples)
	maximum = 0.0593841 (18 samples)
Accepted packet rate average = 0.0521786 (18 samples)
	minimum = 0.0464178 (18 samples)
	maximum = 0.0593841 (18 samples)
Injected flit rate average = 0.0992121 (18 samples)
	minimum = 0.0712445 (18 samples)
	maximum = 0.134691 (18 samples)
Accepted flit rate average = 0.0992121 (18 samples)
	minimum = 0.0908234 (18 samples)
	maximum = 0.10628 (18 samples)
Injected packet size average = 1.90139 (18 samples)
Accepted packet size average = 1.90139 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 23 sec (5303 sec)
gpgpu_simulation_rate = 75539 (inst/sec)
gpgpu_simulation_rate = 1548 (cycle/sec)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42188
gpu_sim_insn = 23071232
gpu_ipc =     546.8672
gpu_tot_sim_cycle = 8475216
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      49.9876
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 344058
gpu_stall_icnt2sh    = 131089
partiton_reqs_in_parallel = 927911
partiton_reqs_in_parallel_total    = 86975399
partiton_level_parallism =      21.9947
partiton_level_parallism_total  =      10.3718
partiton_reqs_in_parallel_util = 927911
partiton_reqs_in_parallel_util_total    = 86975399
gpu_sim_cycle_parition_util = 42188
gpu_tot_sim_cycle_parition_util    = 3968337
partiton_level_parallism_util =      21.9947
partiton_level_parallism_util_total  =      21.9182
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.0208 GB/Sec
L2_BW_total  =      28.6844 GB/Sec
gpu_total_sim_rate=76735

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36962, 36097, 36658, 36059, 36625, 36007, 36572, 35848, 36230, 35645, 36095, 35512, 35953, 35175, 35831, 34851, 35692, 34646, 35397, 34395, 35312, 34316, 34930, 34254, 34636, 34190, 34644, 33869, 34549, 33861, 34437, 33698, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 435399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2138208	W0_Idle:174180277	W0_Scoreboard:23704266	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 381 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8475215 
mrq_lat_table:360055 	21830 	32523 	60574 	118729 	176616 	245096 	123988 	73719 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1483332 	926672 	136055 	11644 	841 	77 	1834 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	2157981 	230295 	16482 	5008 	88607 	42242 	16473 	690 	123 	835 	79 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1193207 	552740 	29650 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	66560 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1518 	254 	184 	17 	46 	43 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  7.320697  7.143569  6.117544  6.198582  6.043478  6.399061  7.239107  7.246809  6.065963  6.173214  5.765638  5.831650  6.614937  6.982564  5.831830  5.891467 
dram[1]:  6.988281  7.395661  5.944728  6.432781  6.199272  6.440982  6.887765  7.249734  6.045534  6.315645  5.928633  6.056140  6.921669  7.033058  5.515480  5.854441 
dram[2]:  6.645042  7.197990  5.863980  6.274932  6.343256  6.335502  6.975485  6.913968  5.890119  6.335478  5.545673  5.979257  6.892604  6.900609  5.471132  5.903655 
dram[3]:  7.209677  7.478034  5.852818  6.033795  6.016785  6.157942  6.890799  7.306867  6.056190  6.244565  5.868197  6.077465  6.469639  6.670577  5.608215  5.731079 
dram[4]:  6.871647  7.796943  5.807178  5.752883  5.915872  6.382380  7.066321  7.073575  6.176208  6.617083  5.876491  6.015679  6.390815  6.766634  5.672235  5.810767 
dram[5]:  7.139860  7.163000  5.621971  6.024242  6.124101  6.410160  7.143908  7.292291  6.234389  6.138667  5.608273  6.056091  6.546590  7.073804  5.630623  5.978974 
dram[6]:  6.969756  7.082922  5.637834  5.874261  6.195811  6.088393  7.082292  7.412405  6.027027  6.266788  5.638142  5.960276  6.804196  6.767395  5.682868  5.921031 
dram[7]:  6.897979  7.156843  5.771334  5.746909  6.118386  6.312326  6.987679  7.262821  5.904274  6.261343  5.783264  5.835165  6.592844  6.881818  5.647899  5.786353 
dram[8]:  6.690299  7.294297  5.726974  6.172291  6.158371  6.403377  6.945973  7.456736  5.754371  6.195691  5.789606  6.155357  6.572115  6.926904  5.689352  6.020322 
dram[9]:  7.066995  7.390093  5.916667  6.118629  6.363212  6.474786  7.012346  7.127748  6.021777  6.208446  5.865988  5.841350  6.579961  6.888105  5.732904  5.755250 
dram[10]:  6.948594  7.465625  5.834032  6.036395  6.106631  6.458768  6.812375  7.449672  5.824370  6.119469  5.950904  5.959483  6.523355  6.991803  5.664280  6.026271 
average row locality = 1221178/192986 = 6.327806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4332      4233      4243      4158      4159      4157      4159      4157      4163      4135      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4161      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4165      4169      4163      4157      4142      4141      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4154      4131      4133      4090      4092      4284      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4156      4155      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4330      4231      4225      4159      4163      4153      4154      4155      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4309      4296 
dram[7]:      4336      4337      4232      4232      4167      4162      4155      4156      4167      4158      4140      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4226      4224      4160      4165      4162      4161      4166      4160      4133      4129      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4138      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4165      4159      4171      4162      4136      4136      4102      4095      4300      4292 
total reads: 738397
bank skew: 4338/4080 = 1.06
chip skew: 67168/67095 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2744      2657      2661      2651      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2664      2662      2752      2736      2779      2777      2721      2724      2819      2821 
dram[3]:      2825      2818      2730      2730      2655      2655      2657      2652      2740      2740      2770      2771      2729      2732      2816      2825 
dram[4]:      2838      2815      2725      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2734      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2827      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2738      2726      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2656      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2661      2650      2760      2753      2773      2777      2741      2729      2820      2819 
total reads: 482781
bank skew: 2838/2642 = 1.07
chip skew: 43929/43845 = 1.00
average mf latency per bank:
dram[0]:        840       853       629       635      1026      1012       897       915       652       665       842       860       808       800       650       663
dram[1]:        848       863       625       654      1013      1008       902       907       698       658       854       858       815       796       655       663
dram[2]:        860       860       623       633       984       990       953       944       660       678       844       875       842       847       677       695
dram[3]:        852       856       647       645       981      1008       937       923       653       661       874       860       845       846       673       662
dram[4]:        853       882       628       632      1030      1033       964       925       657       667       852       848       827       774       663       716
dram[5]:        847       856       647       632      1031      1036       916       923       670       659       810       816       765       771       663       670
dram[6]:        849       857       624       632      1033      1037       929       926       651       659       823       823       784       770       663       670
dram[7]:        884       867       643       630      1034      1040       983       973       651       654       810       807       763       773       662       663
dram[8]:        877       832       679       646      1040      1033       947       958       646       652       795       802       805       788       648       647
dram[9]:        820       830       641       654      1033      1042       922       893       660       665       798       802       811       795       677       688
dram[10]:        825       840       641       628      1007      1012       881       889       699       666       870       847       799       792       685       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010921 n_act=17397 n_pre=17381 n_req=111026 n_rd=268452 n_write=134115 bw_util=0.1081
n_activity=1016538 dram_eff=0.792
bk0: 17300a 7225010i bk1: 17328a 7212113i bk2: 16932a 7227075i bk3: 16972a 7215299i bk4: 16632a 7229573i bk5: 16636a 7221250i bk6: 16628a 7238504i bk7: 16636a 7230269i bk8: 16628a 7237713i bk9: 16652a 7225950i bk10: 16540a 7223007i bk11: 16572a 7215886i bk12: 16376a 7224420i bk13: 16336a 7216240i bk14: 17144a 7220171i bk15: 17140a 7211838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7ff224aca8a0 :  mf: uid=25614024, sid12:w29, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (8475215), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7011098 n_act=17339 n_pre=17323 n_req=111023 n_rd=268436 n_write=134070 bw_util=0.1081
n_activity=1014563 dram_eff=0.7935
bk0: 17312a 7220216i bk1: 17332a 7212561i bk2: 16956a 7220705i bk3: 16968a 7215491i bk4: 16624a 7226397i bk5: 16640a 7217832i bk6: 16644a 7233931i bk7: 16640a 7227863i bk8: 16656a 7236292i bk9: 16632a 7227163i bk10: 16508a 7219549i bk11: 16520a 7217409i bk12: 16332a 7229490i bk13: 16336a 7219388i bk14: 17172a 7217945i bk15: 17164a 7207151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97338
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010258 n_act=17639 n_pre=17623 n_req=111065 n_rd=268584 n_write=134162 bw_util=0.1081
n_activity=1017968 dram_eff=0.7913
bk0: 17344a 7217140i bk1: 17336a 7216132i bk2: 16956a 7219197i bk3: 16952a 7213074i bk4: 16644a 7230974i bk5: 16656a 7218700i bk6: 16660a 7235134i bk7: 16676a 7225220i bk8: 16652a 7230999i bk9: 16628a 7229780i bk10: 16568a 7215558i bk11: 16564a 7214994i bk12: 16328a 7231435i bk13: 16320a 7218345i bk14: 17152a 7217490i bk15: 17148a 7211308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010808 n_act=17592 n_pre=17576 n_req=110940 n_rd=268380 n_write=133910 bw_util=0.108
n_activity=1017309 dram_eff=0.7909
bk0: 17308a 7225515i bk1: 17324a 7219229i bk2: 16916a 7224201i bk3: 16932a 7214831i bk4: 16624a 7226562i bk5: 16672a 7217071i bk6: 16632a 7234826i bk7: 16632a 7232097i bk8: 16632a 7237589i bk9: 16616a 7230187i bk10: 16524a 7221256i bk11: 16532a 7214710i bk12: 16360a 7226591i bk13: 16368a 7219689i bk14: 17136a 7219873i bk15: 17172a 7212404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010595 n_act=17561 n_pre=17545 n_req=111025 n_rd=268456 n_write=134109 bw_util=0.1081
n_activity=1016099 dram_eff=0.7924
bk0: 17344a 7216414i bk1: 17308a 7218684i bk2: 16928a 7225114i bk3: 16948a 7209381i bk4: 16624a 7226205i bk5: 16628a 7220710i bk6: 16652a 7235527i bk7: 16640a 7224766i bk8: 16624a 7233300i bk9: 16620a 7230897i bk10: 16528a 7218317i bk11: 16524a 7214750i bk12: 16344a 7221447i bk13: 16344a 7216769i bk14: 17196a 7218465i bk15: 17204a 7211962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010904 n_act=17518 n_pre=17502 n_req=110947 n_rd=268396 n_write=133946 bw_util=0.108
n_activity=1019257 dram_eff=0.7895
bk0: 17308a 7224244i bk1: 17320a 7216142i bk2: 16924a 7220595i bk3: 16900a 7215422i bk4: 16636a 7229374i bk5: 16652a 7221077i bk6: 16612a 7238667i bk7: 16616a 7230773i bk8: 16620a 7238816i bk9: 16644a 7227316i bk10: 16548a 7217034i bk11: 16548a 7216398i bk12: 16344a 7228881i bk13: 16328a 7219894i bk14: 17220a 7216973i bk15: 17176a 7216114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010422 n_act=17656 n_pre=17640 n_req=111000 n_rd=268508 n_write=134040 bw_util=0.1081
n_activity=1018605 dram_eff=0.7904
bk0: 17304a 7220175i bk1: 17348a 7212268i bk2: 16936a 7218071i bk3: 16904a 7211417i bk4: 16624a 7231392i bk5: 16656a 7217055i bk6: 16620a 7237892i bk7: 16632a 7232707i bk8: 16660a 7232484i bk9: 16640a 7224443i bk10: 16552a 7217381i bk11: 16532a 7213128i bk12: 16344a 7226502i bk13: 16336a 7217378i bk14: 17236a 7218806i bk15: 17184a 7212513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010274 n_act=17730 n_pre=17714 n_req=111002 n_rd=268612 n_write=133936 bw_util=0.1081
n_activity=1019679 dram_eff=0.7896
bk0: 17344a 7221343i bk1: 17348a 7217874i bk2: 16928a 7223700i bk3: 16928a 7210119i bk4: 16668a 7228799i bk5: 16648a 7221940i bk6: 16620a 7235353i bk7: 16624a 7231197i bk8: 16668a 7234159i bk9: 16632a 7229903i bk10: 16560a 7221010i bk11: 16524a 7213444i bk12: 16368a 7226702i bk13: 16348a 7219366i bk14: 17200a 7221154i bk15: 17204a 7213209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010644 n_act=17544 n_pre=17528 n_req=110990 n_rd=268512 n_write=134038 bw_util=0.1081
n_activity=1016637 dram_eff=0.7919
bk0: 17352a 7217141i bk1: 17328a 7218219i bk2: 16904a 7225810i bk3: 16896a 7218613i bk4: 16640a 7229892i bk5: 16660a 7221638i bk6: 16648a 7236856i bk7: 16644a 7231036i bk8: 16664a 7230818i bk9: 16640a 7230665i bk10: 16532a 7218382i bk11: 16516a 7216433i bk12: 16388a 7225485i bk13: 16380a 7223652i bk14: 17144a 7221111i bk15: 17176a 7215359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010606 n_act=17483 n_pre=17467 n_req=111073 n_rd=268576 n_write=134134 bw_util=0.1081
n_activity=1017531 dram_eff=0.7915
bk0: 17340a 7219816i bk1: 17320a 7216154i bk2: 16928a 7224000i bk3: 16916a 7212019i bk4: 16636a 7231770i bk5: 16632a 7223625i bk6: 16636a 7234176i bk7: 16624a 7228594i bk8: 16628a 7234561i bk9: 16624a 7229786i bk10: 16552a 7219510i bk11: 16548a 7211243i bk12: 16392a 7226632i bk13: 16392a 7218573i bk14: 17208a 7219781i bk15: 17200a 7210539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95981
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010494 n_act=17528 n_pre=17512 n_req=111087 n_rd=268672 n_write=134060 bw_util=0.1081
n_activity=1017396 dram_eff=0.7917
bk0: 17352a 7219492i bk1: 17348a 7215163i bk2: 16904a 7220120i bk3: 16920a 7214193i bk4: 16636a 7230374i bk5: 16640a 7221802i bk6: 16660a 7231598i bk7: 16636a 7229342i bk8: 16684a 7230777i bk9: 16648a 7227163i bk10: 16544a 7217098i bk11: 16544a 7212946i bk12: 16408a 7223608i bk13: 16380a 7219166i bk14: 17200a 7221867i bk15: 17168a 7215148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33545, Miss_rate = 0.288, Pending_hits = 54981, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54971, Reservation_fails = 214
L2_cache_bank[2]: Access = 116516, Miss = 33551, Miss_rate = 0.288, Pending_hits = 54883, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 54913, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33576, Miss_rate = 0.288, Pending_hits = 54930, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33570, Miss_rate = 0.288, Pending_hits = 54895, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33533, Miss_rate = 0.288, Pending_hits = 54913, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33562, Miss_rate = 0.288, Pending_hits = 54984, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54936, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54934, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33553, Miss_rate = 0.288, Pending_hits = 54942, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33546, Miss_rate = 0.288, Pending_hits = 54924, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54876, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 54915, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33589, Miss_rate = 0.288, Pending_hits = 54909, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54942, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54950, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54955, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33580, Miss_rate = 0.288, Pending_hits = 55002, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54973, Reservation_fails = 150
L2_cache_bank[20]: Access = 116696, Miss = 33597, Miss_rate = 0.288, Pending_hits = 54964, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55043, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738397
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1208735
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1087410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6236
	minimum = 6
	maximum = 106
Network latency average = 9.85249
	minimum = 6
	maximum = 71
Slowest packet = 4739440
Flit latency average = 8.99711
	minimum = 6
	maximum = 69
Slowest flit = 8816433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936933
	minimum = 0.0832365 (at node 27)
	maximum = 0.106703 (at node 32)
Accepted packet rate average = 0.0936933
	minimum = 0.0832365 (at node 27)
	maximum = 0.106703 (at node 32)
Injected flit rate average = 0.187144
	minimum = 0.138822 (at node 27)
	maximum = 0.247932 (at node 32)
Accepted flit rate average= 0.187144
	minimum = 0.177211 (at node 38)
	maximum = 0.195285 (at node 13)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.881 (19 samples)
	minimum = 6 (19 samples)
	maximum = 100.526 (19 samples)
Network latency average = 10.0199 (19 samples)
	minimum = 6 (19 samples)
	maximum = 91.4211 (19 samples)
Flit latency average = 9.82755 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.3684 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0543636 (19 samples)
	minimum = 0.0483556 (19 samples)
	maximum = 0.0618746 (19 samples)
Accepted packet rate average = 0.0543636 (19 samples)
	minimum = 0.0483556 (19 samples)
	maximum = 0.0618746 (19 samples)
Injected flit rate average = 0.10384 (19 samples)
	minimum = 0.0748012 (19 samples)
	maximum = 0.140651 (19 samples)
Accepted flit rate average = 0.10384 (19 samples)
	minimum = 0.0953702 (19 samples)
	maximum = 0.110965 (19 samples)
Injected packet size average = 1.9101 (19 samples)
Accepted packet size average = 1.9101 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 1 sec (5521 sec)
gpgpu_simulation_rate = 76735 (inst/sec)
gpgpu_simulation_rate = 1535 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 137086
gpu_sim_insn = 20997632
gpu_ipc =     153.1712
gpu_tot_sim_cycle = 8834452
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      50.3318
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 344058
gpu_stall_icnt2sh    = 131539
partiton_reqs_in_parallel = 3015892
partiton_reqs_in_parallel_total    = 87903310
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2914
partiton_reqs_in_parallel_util = 3015892
partiton_reqs_in_parallel_util_total    = 87903310
gpu_sim_cycle_parition_util = 137086
gpu_tot_sim_cycle_parition_util    = 4010525
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9209
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =      49.9150 GB/Sec
L2_BW_total  =      28.2925 GB/Sec
gpu_total_sim_rate=77995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
38986, 38026, 38587, 38060, 38666, 37979, 38550, 37665, 38116, 37416, 38004, 37303, 37767, 36831, 37777, 36504, 37342, 36159, 37139, 35982, 36968, 35880, 36540, 35818, 36171, 35750, 36231, 35335, 36067, 35398, 35975, 35216, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 435399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2306424	W0_Idle:178446247	W0_Scoreboard:25602244	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 377 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8829482 
mrq_lat_table:373172 	22738 	32832 	60894 	120367 	176652 	245096 	123988 	73719 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1543382 	938277 	136144 	11823 	1090 	97 	1834 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	2226197 	232230 	16485 	5008 	90102 	42242 	16523 	777 	303 	1049 	85 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1245938 	571553 	29786 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	67072 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1602 	355 	247 	44 	46 	43 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  7.096173  6.939771  5.912207  5.994920  5.868309  6.142984  7.002027  7.067554  5.848536  5.994867  5.575974  5.665052  6.408542  6.803360  5.658556  5.752997 
dram[1]:  6.721296  7.208955  5.739271  6.260407  5.912041  6.276113  6.702231  7.038657  5.787779  6.092254  5.762572  5.848662  6.682832  6.818812  5.343195  5.686367 
dram[2]:  6.369527  6.953020  5.647012  6.005937  6.182469  6.157754  6.770284  6.778648  5.682591  6.129825  5.373660  5.763980  6.600574  6.677982  5.345468  5.761409 
dram[3]:  7.034014  7.235000  5.663183  5.837749  5.815657  6.004344  6.694767  7.071575  5.861693  6.054593  5.704490  5.875735  6.305302  6.421004  5.429864  5.575734 
dram[4]:  6.584615  7.494300  5.629689  5.617647  5.747298  6.102383  6.900199  6.877734  5.933164  6.433702  5.692997  5.838898  6.243439  6.509434  5.535276  5.669025 
dram[5]:  6.977821  6.823474  5.452086  5.823967  5.892491  6.164139  6.891109  7.135470  6.015504  5.988879  5.416988  5.850460  6.305023  6.825570  5.495441  5.833063 
dram[6]:  6.779550  6.888045  5.493395  5.709887  5.991320  5.906837  6.858706  7.117405  5.823774  6.118985  5.434109  5.842105  6.567619  6.510859  5.554958  5.701893 
dram[7]:  6.647436  6.901998  5.566246  5.576164  5.839932  6.145147  6.784873  7.065574  5.745693  6.003430  5.605284  5.674777  6.425909  6.687378  5.516819  5.652549 
dram[8]:  6.551444  6.992301  5.528952  5.998296  6.000000  6.182143  6.788594  7.182102  5.525611  5.955782  5.595523  5.998282  6.311759  6.693501  5.510704  5.883265 
dram[9]:  6.809747  7.177227  5.771311  5.892231  6.136767  6.217822  6.876494  6.881356  5.861925  6.016323  5.715102  5.667745  6.405005  6.701550  5.593483  5.625877 
dram[10]:  6.698061  7.320202  5.606831  5.825908  5.890026  6.270417  6.636973  7.169948  5.646068  5.895710  5.809801  5.795530  6.321461  6.737561  5.474242  5.846029 
average row locality = 1237506/201850 = 6.130820
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4396      4297      4303      4223      4228      4221      4220      4215      4224      4199      4201      4146      4134      4353      4342 
dram[1]:      4402      4393      4305      4296      4227      4218      4225      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4305      4303      4219      4226      4226      4226      4227      4218      4207      4200      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4220      4214      4188      4196      4141      4151      4351      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4225      4212      4192      4192      4139      4142      4358      4359 
dram[5]:      4387      4403      4294      4284      4220      4226      4212      4210      4218      4220      4202      4200      4146      4135      4373      4356 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4194      4141      4141      4373      4367 
dram[7]:      4402      4400      4293      4295      4241      4220      4220      4219      4227      4221      4198      4192      4140      4136      4364      4357 
dram[8]:      4398      4403      4295      4287      4223      4228      4219      4220      4233      4224      4194      4186      4158      4147      4355      4360 
dram[9]:      4400      4391      4288      4290      4219      4225      4217      4218      4216      4217      4192      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4228      4227      4239      4223      4190      4194      4155      4150      4373      4361 
total reads: 749195
bank skew: 4409/4132 = 1.07
chip skew: 68162/68064 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2774      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2857      2852      2783      2772      2696      2692      2685      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2782      2778      2693      2683      2700      2695      2791      2770      2811      2809      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2773      2773      2800      2802      2757      2758      2849      2857 
dram[4]:      2869      2839      2758      2776      2697      2690      2689      2698      2788      2775      2799      2803      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2859      2842 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2799      2755      2754      2854      2863 
dram[7]:      2857      2854      2765      2770      2691      2681      2687      2677      2777      2779      2803      2805      2755      2752      2852      2850 
dram[8]:      2861      2862      2771      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2866      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2763      2850      2856 
dram[10]:      2854      2852      2765      2768      2691      2688      2701      2692      2796      2787      2805      2807      2767      2756      2853      2853 
total reads: 488311
bank skew: 2869/2677 = 1.07
chip skew: 44435/44339 = 1.00
average mf latency per bank:
dram[0]:        843       857       635       640      1028      1012       899       917       658       670       845       862       810       803       656       668
dram[1]:        851       868       632       659      1012      1008       905       908       703       664       857       861       817       799       661       669
dram[2]:        863       863       628       638       985       992       954       945       665       682       847       877       845       850       684       700
dram[3]:        855       859       653       650       981      1009       939       924       658       666       876       862       848       849       678       669
dram[4]:        855       886       633       638      1031      1034       965       926       662       672       854       852       830       777       668       720
dram[5]:        850       859       653       637      1031      1035       917       925       675       665       813       820       767       775       668       676
dram[6]:        852       861       630       638      1034      1037       931       929       657       664       826       827       787       774       668       676
dram[7]:        887       870       649       635      1032      1040       984       975       656       659       813       810       767       777       667       669
dram[8]:        880       835       684       651      1039      1033       948       960       652       657       798       805       808       791       654       652
dram[9]:        823       833       646       660      1033      1041       924       895       666       670       801       805       814       799       683       693
dram[10]:        829       844       647       634      1008      1013       883       890       703       671       873       851       802       795       690       691
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7258002 n_act=18184 n_pre=18168 n_req=112499 n_rd=272348 n_write=136111 bw_util=0.1061
n_activity=1052155 dram_eff=0.7764
bk0: 17540a 7477536i bk1: 17584a 7464514i bk2: 17188a 7479195i bk3: 17212a 7467693i bk4: 16892a 7481892i bk5: 16912a 7473125i bk6: 16884a 7490626i bk7: 16880a 7482639i bk8: 16860a 7489709i bk9: 16896a 7478223i bk10: 16796a 7475013i bk11: 16804a 7468061i bk12: 16584a 7476953i bk13: 16536a 7468848i bk14: 17412a 7472139i bk15: 17368a 7464179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90046
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257947 n_act=18166 n_pre=18150 n_req=112533 n_rd=272444 n_write=136106 bw_util=0.1061
n_activity=1051842 dram_eff=0.7768
bk0: 17608a 7472244i bk1: 17572a 7465211i bk2: 17220a 7472798i bk3: 17184a 7467952i bk4: 16908a 7477962i bk5: 16872a 7470165i bk6: 16900a 7486189i bk7: 16888a 7480163i bk8: 16912a 7487938i bk9: 16884a 7479182i bk10: 16756a 7471866i bk11: 16764a 7469544i bk12: 16556a 7481863i bk13: 16544a 7472015i bk14: 17444a 7470018i bk15: 17432a 7459213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.909
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257155 n_act=18470 n_pre=18454 n_req=112562 n_rd=272540 n_write=136194 bw_util=0.1061
n_activity=1054577 dram_eff=0.7752
bk0: 17636a 7469137i bk1: 17588a 7468429i bk2: 17220a 7471020i bk3: 17212a 7464847i bk4: 16876a 7483333i bk5: 16904a 7470963i bk6: 16904a 7487363i bk7: 16904a 7477772i bk8: 16908a 7482946i bk9: 16872a 7481886i bk10: 16828a 7467667i bk11: 16800a 7467002i bk12: 16572a 7483630i bk13: 16528a 7470742i bk14: 17396a 7469864i bk15: 17392a 7463800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90295
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257921 n_act=18383 n_pre=18367 n_req=112403 n_rd=272256 n_write=135886 bw_util=0.106
n_activity=1052918 dram_eff=0.7753
bk0: 17548a 7478249i bk1: 17568a 7471707i bk2: 17148a 7476457i bk3: 17164a 7467015i bk4: 16884a 7478738i bk5: 16892a 7469473i bk6: 16872a 7487135i bk7: 16904a 7484179i bk8: 16880a 7489598i bk9: 16856a 7482295i bk10: 16752a 7473577i bk11: 16784a 7466891i bk12: 16564a 7479160i bk13: 16604a 7471998i bk14: 17404a 7471833i bk15: 17432a 7464473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89335
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257628 n_act=18360 n_pre=18344 n_req=112504 n_rd=272372 n_write=136109 bw_util=0.1061
n_activity=1052088 dram_eff=0.7765
bk0: 17628a 7468271i bk1: 17572a 7470903i bk2: 17184a 7477202i bk3: 17164a 7461867i bk4: 16868a 7478490i bk5: 16896a 7472384i bk6: 16900a 7487919i bk7: 16884a 7477117i bk8: 16900a 7485122i bk9: 16848a 7483145i bk10: 16768a 7470561i bk11: 16768a 7467178i bk12: 16556a 7474219i bk13: 16568a 7469151i bk14: 17432a 7470986i bk15: 17436a 7464411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257817 n_act=18343 n_pre=18327 n_req=112443 n_rd=272344 n_write=135982 bw_util=0.106
n_activity=1055468 dram_eff=0.7737
bk0: 17548a 7476865i bk1: 17612a 7468029i bk2: 17176a 7472731i bk3: 17136a 7467654i bk4: 16880a 7481296i bk5: 16904a 7473043i bk6: 16848a 7490745i bk7: 16840a 7483245i bk8: 16872a 7490930i bk9: 16880a 7479636i bk10: 16808a 7468997i bk11: 16800a 7468541i bk12: 16584a 7481055i bk13: 16540a 7472317i bk14: 17492a 7469251i bk15: 17424a 7468499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88243
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257497 n_act=18450 n_pre=18434 n_req=112471 n_rd=272424 n_write=136008 bw_util=0.106
n_activity=1054561 dram_eff=0.7746
bk0: 17532a 7472793i bk1: 17592a 7464913i bk2: 17200a 7470390i bk3: 17140a 7463854i bk4: 16888a 7483398i bk5: 16892a 7469134i bk6: 16864a 7490237i bk7: 16896a 7484872i bk8: 16912a 7484583i bk9: 16856a 7476831i bk10: 16788a 7469587i bk11: 16776a 7465720i bk12: 16564a 7478755i bk13: 16564a 7469584i bk14: 17492a 7471050i bk15: 17468a 7464248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257299 n_act=18535 n_pre=18519 n_req=112480 n_rd=272500 n_write=135960 bw_util=0.1061
n_activity=1054658 dram_eff=0.7746
bk0: 17608a 7473668i bk1: 17600a 7470250i bk2: 17172a 7475842i bk3: 17180a 7462321i bk4: 16964a 7480318i bk5: 16880a 7474234i bk6: 16880a 7487545i bk7: 16876a 7483514i bk8: 16908a 7486221i bk9: 16884a 7481691i bk10: 16792a 7473189i bk11: 16768a 7465721i bk12: 16560a 7479439i bk13: 16544a 7472037i bk14: 17456a 7473300i bk15: 17428a 7465766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87749
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257477 n_act=18369 n_pre=18353 n_req=112506 n_rd=272520 n_write=136094 bw_util=0.1061
n_activity=1053133 dram_eff=0.776
bk0: 17592a 7469733i bk1: 17612a 7470329i bk2: 17180a 7477773i bk3: 17148a 7470880i bk4: 16892a 7482165i bk5: 16912a 7473714i bk6: 16876a 7489413i bk7: 16880a 7483198i bk8: 16932a 7482629i bk9: 16896a 7482429i bk10: 16776a 7470489i bk11: 16744a 7468722i bk12: 16632a 7477587i bk13: 16588a 7476258i bk14: 17420a 7473027i bk15: 17440a 7467601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88137
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257895 n_act=18242 n_pre=18226 n_req=112508 n_rd=272384 n_write=136066 bw_util=0.1061
n_activity=1052146 dram_eff=0.7764
bk0: 17600a 7472131i bk1: 17564a 7468592i bk2: 17152a 7476603i bk3: 17160a 7464171i bk4: 16876a 7483861i bk5: 16900a 7475372i bk6: 16868a 7486791i bk7: 16872a 7480702i bk8: 16864a 7486902i bk9: 16868a 7481866i bk10: 16768a 7471883i bk11: 16780a 7463369i bk12: 16612a 7479117i bk13: 16612a 7471127i bk14: 17440a 7472284i bk15: 17448a 7462860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89587
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7702813 n_nop=7257359 n_act=18349 n_pre=18333 n_req=112597 n_rd=272648 n_write=136124 bw_util=0.1061
n_activity=1053523 dram_eff=0.776
bk0: 17600a 7471870i bk1: 17580a 7468051i bk2: 17176a 7471940i bk3: 17172a 7466309i bk4: 16872a 7482496i bk5: 16888a 7473930i bk6: 16912a 7483824i bk7: 16908a 7481164i bk8: 16956a 7482796i bk9: 16892a 7479126i bk10: 16760a 7469579i bk11: 16776a 7465399i bk12: 16620a 7476164i bk13: 16600a 7471526i bk14: 17492a 7473691i bk15: 17444a 7467243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34039, Miss_rate = 0.284, Pending_hits = 57572, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34048, Miss_rate = 0.284, Pending_hits = 57572, Reservation_fails = 214
L2_cache_bank[2]: Access = 119867, Miss = 34076, Miss_rate = 0.284, Pending_hits = 57493, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57501, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57504, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34050, Miss_rate = 0.284, Pending_hits = 57467, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34013, Miss_rate = 0.284, Pending_hits = 57494, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57559, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57514, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57502, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57522, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57511, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57447, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34046, Miss_rate = 0.284, Pending_hits = 57492, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57478, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57541, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34075, Miss_rate = 0.284, Pending_hits = 57564, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34055, Miss_rate = 0.284, Pending_hits = 57559, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34045, Miss_rate = 0.284, Pending_hits = 57549, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57553, Reservation_fails = 150
L2_cache_bank[20]: Access = 120000, Miss = 34097, Miss_rate = 0.284, Pending_hits = 57566, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57642, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749195
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1265602
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1144277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11211
	minimum = 6
	maximum = 36
Network latency average = 8.89696
	minimum = 6
	maximum = 30
Slowest packet = 5129857
Flit latency average = 8.91758
	minimum = 6
	maximum = 30
Slowest flit = 9596969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0105324
	minimum = 0.00895065 (at node 18)
	maximum = 0.0122223 (at node 30)
Accepted packet rate average = 0.0105324
	minimum = 0.00895065 (at node 18)
	maximum = 0.0122223 (at node 30)
Injected flit rate average = 0.0158734
	minimum = 0.00902725 (at node 18)
	maximum = 0.0243462 (at node 30)
Accepted flit rate average= 0.0158734
	minimum = 0.0120254 (at node 37)
	maximum = 0.0192144 (at node 0)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7926 (20 samples)
	minimum = 6 (20 samples)
	maximum = 97.3 (20 samples)
Network latency average = 9.96371 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.35 (20 samples)
Flit latency average = 9.78205 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.35 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.052172 (20 samples)
	minimum = 0.0463853 (20 samples)
	maximum = 0.059392 (20 samples)
Accepted packet rate average = 0.052172 (20 samples)
	minimum = 0.0463853 (20 samples)
	maximum = 0.059392 (20 samples)
Injected flit rate average = 0.0994418 (20 samples)
	minimum = 0.0715125 (20 samples)
	maximum = 0.134836 (20 samples)
Accepted flit rate average = 0.0994418 (20 samples)
	minimum = 0.0912029 (20 samples)
	maximum = 0.106377 (20 samples)
Injected packet size average = 1.90604 (20 samples)
Accepted packet size average = 1.90604 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 1 sec (5701 sec)
gpgpu_simulation_rate = 77995 (inst/sec)
gpgpu_simulation_rate = 1549 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42390
gpu_sim_insn = 23073772
gpu_ipc =     544.3211
gpu_tot_sim_cycle = 9098992
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      51.4043
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 344125
gpu_stall_icnt2sh    = 149359
partiton_reqs_in_parallel = 932513
partiton_reqs_in_parallel_total    = 90919202
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      10.0947
partiton_reqs_in_parallel_util = 932513
partiton_reqs_in_parallel_util_total    = 90919202
gpu_sim_cycle_parition_util = 42390
gpu_tot_sim_cycle_parition_util    = 4147611
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.9216
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     444.1589 GB/Sec
L2_BW_total  =      29.5392 GB/Sec
gpu_total_sim_rate=78967

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40990, 39976, 40558, 40058, 40676, 39983, 40534, 39663, 40087, 39393, 40008, 39253, 39777, 38835, 39775, 38508, 39325, 38136, 39116, 37959, 38939, 37851, 38550, 37801, 38121, 37748, 38208, 37312, 38029, 37348, 37952, 37193, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 435405
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198427
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2357205	W0_Idle:178455313	W0_Scoreboard:26660756	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 367 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9098991 
mrq_lat_table:395278 	24876 	36351 	67191 	132519 	196722 	268117 	130153 	74326 	7969 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1638894 	1040602 	136947 	11823 	1090 	97 	1834 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	2404176 	252341 	17027 	5011 	90102 	42242 	16523 	777 	303 	1049 	85 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1327579 	617820 	32950 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	134640 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1674 	368 	247 	44 	46 	43 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  6.677226  6.531667  5.678092  5.753580  5.712749  5.903251  6.638963  6.716351  5.586053  5.760488  5.405580  5.534016  6.208507  6.461338  5.431866  5.529914 
dram[1]:  6.294449  6.939556  5.493525  6.056439  5.667681  5.975121  6.450130  6.635472  5.576497  5.944795  5.541176  5.685520  6.235738  6.352690  5.266938  5.503541 
dram[2]:  6.016871  6.594435  5.445474  5.798632  5.933014  5.922037  6.386130  6.532399  5.449171  5.907451  5.187243  5.587713  6.260101  6.305344  5.171333  5.577282 
dram[3]:  6.626168  6.831146  5.485549  5.615669  5.574213  5.834769  6.366125  6.680431  5.636499  5.923682  5.547128  5.637519  5.992754  6.196340  5.254570  5.398611 
dram[4]:  6.229730  7.199446  5.413523  5.514866  5.529368  5.892405  6.580018  6.527145  5.686747  6.251661  5.484386  5.677711  5.882214  6.223893  5.344093  5.532384 
dram[5]:  6.609322  6.435497  5.340366  5.695652  5.656012  5.971932  6.622322  6.760692  5.785550  5.844307  5.301754  5.683735  6.014540  6.543612  5.342015  5.604618 
dram[6]:  6.421399  6.575503  5.279972  5.524017  5.773717  5.756192  6.540969  6.820183  5.619509  5.935331  5.200138  5.624441  6.220736  6.251260  5.416841  5.535892 
dram[7]:  6.357724  6.598312  5.366714  5.442377  5.603151  5.879051  6.479965  6.721267  5.578403  5.825348  5.342756  5.540441  6.043019  6.288007  5.335621  5.469718 
dram[8]:  6.243416  6.631356  5.345748  5.881395  5.767442  6.018593  6.369546  6.865989  5.396712  5.810185  5.393571  5.774540  5.990377  6.439446  5.327385  5.651383 
dram[9]:  6.520000  6.801739  5.612426  5.751891  5.931365  5.924363  6.667264  6.550661  5.727963  5.826893  5.479681  5.524123  6.144975  6.337298  5.451613  5.423989 
dram[10]:  6.403768  6.886343  5.441345  5.601470  5.753096  5.963141  6.294764  6.767484  5.517844  5.705660  5.621460  5.581241  6.056772  6.367208  5.246631  5.636166 
average row locality = 1333587/226287 = 5.893343
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4785      4676      4684      4594      4595      4590      4590      4587      4597      4569      4572      4516      4505      4735      4726 
dram[1]:      4785      4779      4683      4674      4598      4591      4595      4589      4599      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4688      4682      4587      4597      4597      4599      4602      4589      4575      4570      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4589      4589      4556      4566      4510      4518      4732      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4599      4585      4568      4561      4505      4513      4741      4742 
dram[5]:      4774      4787      4669      4662      4588      4598      4580      4582      4590      4594      4571      4569      4515      4501      4755      4741 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4570      4512      4511      4755      4747 
dram[7]:      4787      4785      4673      4667      4611      4591      4592      4592      4599      4591      4573      4562      4512      4507      4743      4739 
dram[8]:      4782      4788      4668      4664      4595      4595      4591      4594      4603      4590      4566      4556      4527      4513      4739      4742 
dram[9]:      4782      4780      4665      4668      4585      4598      4586      4589      4586      4586      4562      4568      4522      4522      4742      4741 
dram[10]:      4784      4780      4668      4675      4588      4591      4597      4601      4608      4600      4566      4565      4523      4519      4753      4740 
total reads: 815134
bank skew: 4796/4501 = 1.07
chip skew: 74158/74054 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2844      2849      2839      2845      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3039      3028      2953      2945      2855      2854      2842      2856      2946      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2952      2949      2853      2847      2862      2861      2956      2943      2988      2979      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2847      2947      2940      2977      2977      2933      2930      3029      3034 
dram[4]:      3045      3018      2929      2941      2851      2851      2848      2861      2953      2942      2984      2979      2936      2937      3040      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2979      2931      2926      3039      3027 
dram[6]:      3029      3051      2941      2931      2838      2845      2838      2840      2948      2944      2989      2978      2928      2928      3029      3042 
dram[7]:      3033      3034      2937      2936      2858      2846      2847      2835      2943      2947      2987      2973      2933      2938      3031      3028 
dram[8]:      3041      3037      2939      2923      2845      2850      2855      2835      2947      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3042      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2856      2850      2968      2960      2978      2992      2945      2937      3033      3021 
total reads: 518453
bank skew: 3053/2835 = 1.08
chip skew: 47189/47081 = 1.00
average mf latency per bank:
dram[0]:        819       832       625       631       990       977       872       887       646       658       820       836       788       781       645       656
dram[1]:        826       842       622       648       976       972       876       879       689       652       830       834       794       777       650       657
dram[2]:        837       838       619       629       950       958       922       914       654       670       823       851       819       824       671       686
dram[3]:        830       833       642       640       947       972       907       895       646       655       849       838       823       824       665       657
dram[4]:        830       859       623       629       994       996       932       896       650       659       828       827       806       758       657       704
dram[5]:        826       835       642       628       994       997       888       896       662       653       790       797       748       756       656       662
dram[6]:        826       835       620       628       997      1000       900       900       645       652       802       803       767       755       655       664
dram[7]:        860       844       638       626       994      1002       950       942       646       649       789       787       747       756       655       657
dram[8]:        853       811       671       640       999       996       916       928       641       647       776       782       785       770       643       641
dram[9]:        800       809       635       648       996      1003       894       867       653       659       778       783       791       778       669       680
dram[10]:        805       820       636       624       972       976       857       863       688       658       846       826       779       774       676       679
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297414 n_act=20436 n_pre=20420 n_req=121260 n_rd=296372 n_write=146882 bw_util=0.1139
n_activity=1129543 dram_eff=0.7848
bk0: 19088a 7532031i bk1: 19140a 7517019i bk2: 18704a 7533169i bk3: 18736a 7521935i bk4: 18376a 7538436i bk5: 18380a 7529746i bk6: 18360a 7548284i bk7: 18360a 7538336i bk8: 18348a 7545821i bk9: 18388a 7533954i bk10: 18276a 7531659i bk11: 18288a 7524235i bk12: 18064a 7534275i bk13: 18020a 7525030i bk14: 18940a 7526492i bk15: 18904a 7519328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297536 n_act=20410 n_pre=20394 n_req=121241 n_rd=296368 n_write=146816 bw_util=0.1139
n_activity=1129216 dram_eff=0.7849
bk0: 19140a 7527677i bk1: 19116a 7521747i bk2: 18732a 7529011i bk3: 18696a 7524081i bk4: 18392a 7534250i bk5: 18364a 7526333i bk6: 18380a 7545183i bk7: 18356a 7536696i bk8: 18396a 7545538i bk9: 18368a 7536411i bk10: 18240a 7529215i bk11: 18236a 7527521i bk12: 18032a 7537568i bk13: 18024a 7527164i bk14: 18956a 7527318i bk15: 18940a 7514481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7296475 n_act=20759 n_pre=20743 n_req=121329 n_rd=296568 n_write=146979 bw_util=0.114
n_activity=1131883 dram_eff=0.7837
bk0: 19184a 7520746i bk1: 19136a 7521527i bk2: 18752a 7525632i bk3: 18728a 7519288i bk4: 18348a 7539467i bk5: 18388a 7526591i bk6: 18388a 7542634i bk7: 18396a 7533009i bk8: 18408a 7538150i bk9: 18356a 7537541i bk10: 18300a 7522137i bk11: 18280a 7523104i bk12: 18040a 7539254i bk13: 18016a 7525959i bk14: 18924a 7524414i bk15: 18924a 7518287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297448 n_act=20616 n_pre=20600 n_req=121135 n_rd=296216 n_write=146644 bw_util=0.1138
n_activity=1130209 dram_eff=0.7837
bk0: 19088a 7534879i bk1: 19116a 7525743i bk2: 18664a 7532603i bk3: 18672a 7522553i bk4: 18360a 7535245i bk5: 18380a 7525212i bk6: 18356a 7544168i bk7: 18380a 7540240i bk8: 18356a 7545844i bk9: 18356a 7538227i bk10: 18224a 7530354i bk11: 18264a 7522913i bk12: 18040a 7535342i bk13: 18072a 7528351i bk14: 18928a 7526806i bk15: 18960a 7519354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297207 n_act=20567 n_pre=20551 n_req=121242 n_rd=296384 n_write=146815 bw_util=0.1139
n_activity=1129439 dram_eff=0.7848
bk0: 19168a 7525248i bk1: 19116a 7526355i bk2: 18708a 7532152i bk3: 18656a 7518065i bk4: 18344a 7536292i bk5: 18388a 7527304i bk6: 18376a 7544808i bk7: 18372a 7533321i bk8: 18396a 7541899i bk9: 18340a 7540818i bk10: 18272a 7523615i bk11: 18244a 7522710i bk12: 18020a 7530896i bk13: 18052a 7524628i bk14: 18964a 7526242i bk15: 18968a 7519129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297574 n_act=20496 n_pre=20480 n_req=121159 n_rd=296304 n_write=146670 bw_util=0.1139
n_activity=1132842 dram_eff=0.7821
bk0: 19096a 7531567i bk1: 19148a 7523132i bk2: 18676a 7529434i bk3: 18648a 7524386i bk4: 18352a 7538451i bk5: 18392a 7529168i bk6: 18320a 7548065i bk7: 18328a 7539091i bk8: 18360a 7547660i bk9: 18376a 7535847i bk10: 18284a 7525361i bk11: 18276a 7524481i bk12: 18060a 7538361i bk13: 18004a 7528726i bk14: 19020a 7524208i bk15: 18964a 7523086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96303
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297068 n_act=20664 n_pre=20648 n_req=121203 n_rd=296416 n_write=146728 bw_util=0.1139
n_activity=1131840 dram_eff=0.7831
bk0: 19092a 7527699i bk1: 19148a 7519643i bk2: 18712a 7523856i bk3: 18636a 7518877i bk4: 18348a 7540051i bk5: 18368a 7525814i bk6: 18344a 7546319i bk7: 18376a 7542063i bk8: 18396a 7541475i bk9: 18328a 7534367i bk10: 18288a 7524252i bk11: 18280a 7519899i bk12: 18048a 7532909i bk13: 18044a 7526218i bk14: 19020a 7528175i bk15: 18988a 7520025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7296712 n_act=20795 n_pre=20779 n_req=121230 n_rd=296496 n_write=146742 bw_util=0.1139
n_activity=1132113 dram_eff=0.783
bk0: 19148a 7529383i bk1: 19140a 7525211i bk2: 18692a 7529595i bk3: 18668a 7518613i bk4: 18444a 7534591i bk5: 18364a 7530878i bk6: 18368a 7544089i bk7: 18368a 7538642i bk8: 18396a 7543293i bk9: 18364a 7538203i bk10: 18292a 7526670i bk11: 18248a 7523995i bk12: 18048a 7533978i bk13: 18028a 7527661i bk14: 18972a 7527512i bk15: 18956a 7520990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x800ffc80, atomic=0 1 entries : 0x7ff22556b590 :  mf: uid=28297208, sid22:w02, part=8, addr=0x800ffce0, load , size=32, unknown  status = IN_PARTITION_DRAM (9098991), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297222 n_act=20557 n_pre=20541 n_req=121204 n_rd=296448 n_write=146756 bw_util=0.1139
n_activity=1130640 dram_eff=0.784
bk0: 19128a 7526590i bk1: 19152a 7526074i bk2: 18672a 7533377i bk3: 18656a 7527996i bk4: 18380a 7538720i bk5: 18380a 7530740i bk6: 18364a 7545555i bk7: 18376a 7540044i bk8: 18412a 7538899i bk9: 18360a 7539306i bk10: 18264a 7525136i bk11: 18220a 7524649i bk12: 18108a 7533951i bk13: 18052a 7534183i bk14: 18956a 7528586i bk15: 18968a 7523964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95446
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7297574 n_act=20390 n_pre=20374 n_req=121237 n_rd=296328 n_write=146858 bw_util=0.1139
n_activity=1129546 dram_eff=0.7847
bk0: 19128a 7528490i bk1: 19120a 7522565i bk2: 18660a 7533576i bk3: 18672a 7519229i bk4: 18340a 7541996i bk5: 18392a 7530410i bk6: 18344a 7545170i bk7: 18356a 7536879i bk8: 18344a 7545423i bk9: 18344a 7538005i bk10: 18248a 7528556i bk11: 18272a 7519347i bk12: 18088a 7536333i bk13: 18088a 7527887i bk14: 18968a 7528652i bk15: 18964a 7516977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7781524 n_nop=7296812 n_act=20598 n_pre=20582 n_req=121347 n_rd=296632 n_write=146900 bw_util=0.114
n_activity=1130933 dram_eff=0.7844
bk0: 19136a 7527612i bk1: 19120a 7523300i bk2: 18672a 7528050i bk3: 18700a 7520379i bk4: 18352a 7540780i bk5: 18364a 7528978i bk6: 18388a 7540378i bk7: 18404a 7537677i bk8: 18432a 7540210i bk9: 18400a 7534341i bk10: 18264a 7524914i bk11: 18260a 7519891i bk12: 18092a 7533697i bk13: 18076a 7527498i bk14: 19012a 7528225i bk15: 18960a 7523436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37039, Miss_rate = 0.287, Pending_hits = 60545, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37054, Miss_rate = 0.287, Pending_hits = 60538, Reservation_fails = 214
L2_cache_bank[2]: Access = 128896, Miss = 37067, Miss_rate = 0.288, Pending_hits = 60451, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37025, Miss_rate = 0.287, Pending_hits = 60464, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37086, Miss_rate = 0.288, Pending_hits = 60469, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37056, Miss_rate = 0.288, Pending_hits = 60432, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37004, Miss_rate = 0.287, Pending_hits = 60453, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37050, Miss_rate = 0.288, Pending_hits = 60524, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60479, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60468, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60477, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60474, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60418, Reservation_fails = 189
L2_cache_bank[13]: Access = 128890, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60455, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37090, Miss_rate = 0.288, Pending_hits = 60444, Reservation_fails = 228
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60506, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60529, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60519, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37030, Miss_rate = 0.287, Pending_hits = 60511, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37052, Miss_rate = 0.287, Pending_hits = 60521, Reservation_fails = 150
L2_cache_bank[20]: Access = 129024, Miss = 37087, Miss_rate = 0.287, Pending_hits = 60527, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60605, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815134
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1330809
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1209447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5942
	minimum = 6
	maximum = 62
Network latency average = 9.81282
	minimum = 6
	maximum = 62
Slowest packet = 5569949
Flit latency average = 8.97862
	minimum = 6
	maximum = 62
Slowest flit = 10404229
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937224
	minimum = 0.0834533 (at node 18)
	maximum = 0.10669 (at node 42)
Accepted packet rate average = 0.0937224
	minimum = 0.0834533 (at node 18)
	maximum = 0.10669 (at node 42)
Injected flit rate average = 0.186966
	minimum = 0.139329 (at node 14)
	maximum = 0.247246 (at node 42)
Accepted flit rate average= 0.186966
	minimum = 0.177487 (at node 46)
	maximum = 0.194826 (at node 13)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7831 (21 samples)
	minimum = 6 (21 samples)
	maximum = 95.619 (21 samples)
Network latency average = 9.95652 (21 samples)
	minimum = 6 (21 samples)
	maximum = 87.0952 (21 samples)
Flit latency average = 9.7438 (21 samples)
	minimum = 6 (21 samples)
	maximum = 86.1429 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.0541506 (21 samples)
	minimum = 0.0481505 (21 samples)
	maximum = 0.0616443 (21 samples)
Accepted packet rate average = 0.0541506 (21 samples)
	minimum = 0.0481505 (21 samples)
	maximum = 0.0616443 (21 samples)
Injected flit rate average = 0.10361 (21 samples)
	minimum = 0.0747419 (21 samples)
	maximum = 0.140189 (21 samples)
Accepted flit rate average = 0.10361 (21 samples)
	minimum = 0.0953117 (21 samples)
	maximum = 0.110589 (21 samples)
Injected packet size average = 1.91336 (21 samples)
Accepted packet size average = 1.91336 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 43 sec (5923 sec)
gpgpu_simulation_rate = 78967 (inst/sec)
gpgpu_simulation_rate = 1536 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 244662
gpu_sim_insn = 21023540
gpu_ipc =      85.9289
gpu_tot_sim_cycle = 9687365
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      50.4524
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 344125
gpu_stall_icnt2sh    = 149886
partiton_reqs_in_parallel = 5382564
partiton_reqs_in_parallel_total    = 91851715
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.0372
partiton_reqs_in_parallel_util = 5382564
partiton_reqs_in_parallel_util_total    = 91851715
gpu_sim_cycle_parition_util = 244662
gpu_tot_sim_cycle_parition_util    = 4190001
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9260
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =      30.5122 GB/Sec
L2_BW_total  =      28.5157 GB/Sec
gpu_total_sim_rate=78729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
43183, 42039, 42605, 42082, 42645, 41951, 42581, 41638, 42154, 41302, 41934, 41132, 41815, 40557, 41681, 40253, 41156, 39623, 40772, 39674, 40526, 39369, 40114, 39319, 39728, 39236, 39749, 38830, 39452, 38932, 39579, 38615, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 435421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198443
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2524560	W0_Idle:186004334	W0_Scoreboard:31141835	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 365 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9682533 
mrq_lat_table:411708 	25829 	36724 	67591 	134552 	196780 	268119 	130153 	74326 	7969 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1701786 	1055398 	137027 	11965 	1384 	652 	1835 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	2477058 	254266 	17028 	5011 	92979 	42242 	16570 	841 	449 	1337 	612 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1385969 	637066 	33058 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	135656 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1757 	462 	407 	154 	87 	45 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  6.440457  6.238431  5.470297  5.477064  5.484760  5.650486  6.356902  6.473413  5.365358  5.584974  5.218899  5.317867  5.951931  6.113452  5.233267  5.335588 
dram[1]:  6.060305  6.593023  5.314815  5.793698  5.466426  5.742966  6.169519  6.306411  5.380183  5.682963  5.306306  5.475645  5.958893  6.082258  5.104786  5.271514 
dram[2]:  5.816058  6.332801  5.247632  5.542531  5.693293  5.742205  6.153534  6.265509  5.264384  5.637969  5.002607  5.411307  6.015962  6.057028  5.050739  5.418332 
dram[3]:  6.391269  6.494262  5.277702  5.377964  5.394567  5.626210  6.090177  6.409669  5.416843  5.697987  5.303535  5.415134  5.754760  5.960474  5.073359  5.223841 
dram[4]:  6.026556  6.921191  5.188717  5.319339  5.330042  5.676935  6.301415  6.292602  5.473271  6.029249  5.234812  5.408610  5.691843  6.007165  5.152642  5.306658 
dram[5]:  6.344551  6.163820  5.148964  5.492527  5.454152  5.778883  6.339496  6.499569  5.581872  5.640118  5.116077  5.450924  5.782375  6.237583  5.182472  5.437931 
dram[6]:  6.162773  6.363272  5.095583  5.317461  5.568686  5.551877  6.304348  6.485861  5.401409  5.707773  5.020288  5.398168  5.965190  6.003981  5.257485  5.343919 
dram[7]:  6.065699  6.324562  5.165107  5.220946  5.382812  5.648467  6.224053  6.461011  5.340766  5.581209  5.167790  5.350595  5.835913  5.993661  5.116580  5.334011 
dram[8]:  5.963213  6.357886  5.114418  5.611071  5.551065  5.739757  6.109766  6.664014  5.191057  5.555152  5.209239  5.519855  5.786860  6.144833  5.180263  5.452348 
dram[9]:  6.257683  6.517241  5.396914  5.566378  5.609792  5.692250  6.397458  6.316890  5.500359  5.573401  5.249829  5.325469  5.824750  6.085278  5.274064  5.245346 
dram[10]:  6.133694  6.580083  5.247283  5.421644  5.526701  5.704151  6.019841  6.442553  5.305996  5.483572  5.405367  5.381754  5.846986  6.112460  5.075048  5.440221 
average row locality = 1353836/238921 = 5.666459
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4839      4867      4751      4772      4672      4675      4668      4662      4666      4664      4651      4643      4588      4578      4818      4808 
dram[1]:      4867      4867      4758      4745      4678      4662      4682      4673      4669      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4766      4766      4662      4667      4673      4675      4685      4676      4648      4641      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4669      4659      4632      4641      4587      4580      4816      4819 
dram[4]:      4864      4854      4760      4745      4668      4668      4676      4668      4681      4650      4642      4644      4566      4576      4820      4822 
dram[5]:      4857      4860      4745      4745      4668      4665      4662      4655      4660      4662      4646      4644      4580      4578      4844      4820 
dram[6]:      4853      4854      4750      4738      4663      4662      4659      4682      4678      4655      4646      4641      4579      4580      4836      4827 
dram[7]:      4871      4861      4753      4751      4686      4665      4666      4665      4676      4676      4642      4632      4573      4587      4829      4811 
dram[8]:      4867      4868      4752      4745      4671      4673      4673      4662      4673      4673      4644      4630      4596      4586      4814      4830 
dram[9]:      4863      4859      4737      4742      4670      4682      4661      4667      4665      4669      4642      4644      4602      4590      4821      4815 
dram[10]:      4865      4859      4750      4737      4668      4667      4682      4678      4688      4675      4637      4641      4587      4586      4837      4813 
total reads: 828573
bank skew: 4879/4566 = 1.07
chip skew: 75370/75261 = 1.00
number of total write accesses:
dram[0]:      3057      3087      2984      2989      2886      2891      2884      2886      2985      2993      3026      3036      2965      2966      3079      3078 
dram[1]:      3072      3071      2991      2978      2893      2890      2888      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2990      2988      2893      2884      2902      2900      3001      2986      3026      3016      2962      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2985      2982      3021      3016      2969      2960      3068      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3027      3020      2970      2969      3079      3069 
dram[5]:      3061      3079      2963      2972      2886      2888      2882      2891      2976      2986      3023      3020      2966      2957      3080      3065 
dram[6]:      3060      3081      2980      2967      2877      2883      2881      2887      2992      2982      3025      3019      2961      2961      3066      3082 
dram[7]:      3069      3070      2974      2976      2893      2887      2890      2875      2988      2987      3027      3014      2967      2977      3071      3062 
dram[8]:      3076      3073      2981      2959      2884      2892      2897      2875      2989      2982      3024      3015      2979      2966      3060      3065 
dram[9]:      3078      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3072      3070      2974      2978      2887      2891      2903      2892      3011      3002      3017      3028      2979      2969      3075      3059 
total reads: 525263
bank skew: 3089/2875 = 1.07
chip skew: 47807/47693 = 1.00
average mf latency per bank:
dram[0]:        823       836       630       639       993       980       872       891       654       666       825       839       792       785       654       662
dram[1]:        831       846       629       655       979       975       878       884       695       658       836       838       796       781       654       662
dram[2]:        841       841       627       636       952       959       928       917       660       676       825       854       823       828       678       692
dram[3]:        832       839       648       646       948       973       911       896       656       660       855       843       827       827       672       661
dram[4]:        833       862       630       634       995       995       935       899       657       665       833       829       808       762       663       710
dram[5]:        828       837       648       637       994       997       891       896       667       660       793       802       751       760       661       669
dram[6]:        831       838       626       636      1000      1002       901       903       650       659       807       809       770       759       661       670
dram[7]:        864       847       643       633       996      1003       949       944       652       655       793       791       753       758       661       663
dram[8]:        857       817       676       647      1002       997       919       930       647       653       783       785       788       774       650       648
dram[9]:        804       813       644       653       998      1004       898       868       661       665       782       786       796       781       677       685
dram[10]:        809       825       643       631       977       979       859       867       696       665       849       831       783       779       684       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741958 n_act=21606 n_pre=21590 n_req=123114 n_rd=301288 n_write=149382 bw_util=0.1094
n_activity=1178504 dram_eff=0.7648
bk0: 19356a 7983893i bk1: 19468a 7968191i bk2: 19004a 7984427i bk3: 19088a 7972512i bk4: 18688a 7989537i bk5: 18700a 7980707i bk6: 18672a 7999323i bk7: 18648a 7989698i bk8: 18664a 7996698i bk9: 18656a 7985472i bk10: 18604a 7982666i bk11: 18572a 7975180i bk12: 18352a 7985584i bk13: 18312a 7976108i bk14: 19272a 7977490i bk15: 19232a 7970410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741954 n_act=21595 n_pre=21579 n_req=123119 n_rd=301352 n_write=149344 bw_util=0.1094
n_activity=1178120 dram_eff=0.7651
bk0: 19468a 7978981i bk1: 19468a 7972469i bk2: 19032a 7980418i bk3: 18980a 7975318i bk4: 18712a 7985585i bk5: 18648a 7977560i bk6: 18728a 7996068i bk7: 18692a 7987591i bk8: 18676a 7996686i bk9: 18716a 7986835i bk10: 18560a 7980182i bk11: 18520a 7978980i bk12: 18304a 7988830i bk13: 18288a 7978617i bk14: 19268a 7978588i bk15: 19292a 7965006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741285 n_act=21856 n_pre=21840 n_req=123153 n_rd=301416 n_write=149427 bw_util=0.1095
n_activity=1177999 dram_eff=0.7654
bk0: 19516a 7971875i bk1: 19440a 7972794i bk2: 19064a 7976741i bk3: 19064a 7970157i bk4: 18648a 7990510i bk5: 18668a 7978083i bk6: 18692a 7994028i bk7: 18700a 7984120i bk8: 18740a 7989114i bk9: 18704a 7988167i bk10: 18592a 7973330i bk11: 18564a 7974496i bk12: 18304a 7990821i bk13: 18300a 7977461i bk14: 19212a 7975985i bk15: 19208a 7969918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7742166 n_act=21769 n_pre=21753 n_req=122954 n_rd=301044 n_write=149092 bw_util=0.1093
n_activity=1178585 dram_eff=0.7639
bk0: 19376a 7986402i bk1: 19444a 7976918i bk2: 19000a 7983740i bk3: 18976a 7973615i bk4: 18644a 7986730i bk5: 18652a 7976541i bk6: 18668a 7995148i bk7: 18672a 7991478i bk8: 18676a 7997035i bk9: 18636a 7989502i bk10: 18528a 7981240i bk11: 18564a 7974171i bk12: 18348a 7986734i bk13: 18320a 7980049i bk14: 19264a 7978068i bk15: 19276a 7970716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741943 n_act=21705 n_pre=21689 n_req=123064 n_rd=301216 n_write=149271 bw_util=0.1094
n_activity=1176964 dram_eff=0.7655
bk0: 19456a 7976650i bk1: 19416a 7977946i bk2: 19040a 7983100i bk3: 18980a 7968974i bk4: 18672a 7987494i bk5: 18672a 7978592i bk6: 18704a 7995906i bk7: 18672a 7984715i bk8: 18724a 7992841i bk9: 18600a 7992540i bk10: 18568a 7974526i bk11: 18576a 7973445i bk12: 18264a 7982603i bk13: 18304a 7976373i bk14: 19280a 7977346i bk15: 19288a 7970049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7742354 n_act=21602 n_pre=21586 n_req=122986 n_rd=301164 n_write=149118 bw_util=0.1093
n_activity=1179048 dram_eff=0.7638
bk0: 19428a 7982793i bk1: 19440a 7974409i bk2: 18980a 7980581i bk3: 18980a 7975497i bk4: 18672a 7989464i bk5: 18660a 7980640i bk6: 18648a 7999014i bk7: 18620a 7990286i bk8: 18640a 7999031i bk9: 18648a 7987279i bk10: 18584a 7976497i bk11: 18576a 7975410i bk12: 18320a 7989961i bk13: 18312a 7980071i bk14: 19376a 7975243i bk15: 19280a 7974230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741918 n_act=21781 n_pre=21765 n_req=123007 n_rd=301212 n_write=149148 bw_util=0.1094
n_activity=1177875 dram_eff=0.7647
bk0: 19412a 7979098i bk1: 19416a 7971429i bk2: 19000a 7975122i bk3: 18952a 7969979i bk4: 18652a 7991288i bk5: 18648a 7977120i bk6: 18636a 7997648i bk7: 18728a 7992666i bk8: 18712a 7992568i bk9: 18620a 7985578i bk10: 18584a 7975700i bk11: 18564a 7971070i bk12: 18316a 7984362i bk13: 18320a 7977632i bk14: 19344a 7979454i bk15: 19308a 7971015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86424
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741318 n_act=21960 n_pre=21944 n_req=123071 n_rd=301376 n_write=149226 bw_util=0.1094
n_activity=1180250 dram_eff=0.7636
bk0: 19484a 7980512i bk1: 19444a 7976409i bk2: 19012a 7980734i bk3: 19004a 7969521i bk4: 18744a 7985745i bk5: 18660a 7981841i bk6: 18664a 7995368i bk7: 18660a 7990058i bk8: 18704a 7993949i bk9: 18704a 7989087i bk10: 18568a 7978054i bk11: 18528a 7975203i bk12: 18292a 7985767i bk13: 18348a 7978643i bk14: 19316a 7978280i bk15: 19244a 7972510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85147
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741688 n_act=21732 n_pre=21716 n_req=123074 n_rd=301428 n_write=149260 bw_util=0.1094
n_activity=1179293 dram_eff=0.7643
bk0: 19468a 7977653i bk1: 19472a 7977284i bk2: 19008a 7984016i bk3: 18980a 7978917i bk4: 18684a 7989976i bk5: 18692a 7981449i bk6: 18692a 7996717i bk7: 18648a 7991754i bk8: 18692a 7990021i bk9: 18692a 7990219i bk10: 18576a 7976435i bk11: 18520a 7975622i bk12: 18384a 7985527i bk13: 18344a 7985416i bk14: 19256a 7980061i bk15: 19320a 7975051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7742000 n_act=21567 n_pre=21551 n_req=123117 n_rd=301316 n_write=149390 bw_util=0.1095
n_activity=1177894 dram_eff=0.7653
bk0: 19452a 7979815i bk1: 19436a 7973806i bk2: 18948a 7984850i bk3: 18968a 7970478i bk4: 18680a 7992444i bk5: 18728a 7981280i bk6: 18644a 7996574i bk7: 18668a 7988324i bk8: 18660a 7996317i bk9: 18676a 7988666i bk10: 18568a 7979402i bk11: 18576a 7970558i bk12: 18408a 7987138i bk13: 18360a 7979198i bk14: 19284a 7979881i bk15: 19260a 7968073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86385
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8235824 n_nop=7741490 n_act=21749 n_pre=21733 n_req=123177 n_rd=301480 n_write=149372 bw_util=0.1095
n_activity=1179099 dram_eff=0.7647
bk0: 19460a 7978725i bk1: 19436a 7974538i bk2: 19000a 7979426i bk3: 18948a 7972015i bk4: 18672a 7992000i bk5: 18668a 7980087i bk6: 18728a 7991292i bk7: 18712a 7988801i bk8: 18752a 7991216i bk9: 18700a 7985271i bk10: 18548a 7976202i bk11: 18564a 7971143i bk12: 18348a 7985328i bk13: 18344a 7979114i bk14: 19348a 7979231i bk15: 19252a 7974675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37653, Miss_rate = 0.284, Pending_hits = 63163, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37669, Miss_rate = 0.284, Pending_hits = 63103, Reservation_fails = 214
L2_cache_bank[2]: Access = 132477, Miss = 37687, Miss_rate = 0.284, Pending_hits = 63062, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37651, Miss_rate = 0.284, Pending_hits = 63038, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37692, Miss_rate = 0.284, Pending_hits = 63058, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63023, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37626, Miss_rate = 0.284, Pending_hits = 63050, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37635, Miss_rate = 0.284, Pending_hits = 63123, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37677, Miss_rate = 0.284, Pending_hits = 63031, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37627, Miss_rate = 0.284, Pending_hits = 63041, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63064, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37629, Miss_rate = 0.284, Pending_hits = 63028, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37664, Miss_rate = 0.284, Pending_hits = 63021, Reservation_fails = 189
L2_cache_bank[13]: Access = 132429, Miss = 37639, Miss_rate = 0.284, Pending_hits = 63061, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37696, Miss_rate = 0.284, Pending_hits = 62998, Reservation_fails = 228
L2_cache_bank[15]: Access = 132402, Miss = 37648, Miss_rate = 0.284, Pending_hits = 63072, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37690, Miss_rate = 0.284, Pending_hits = 63097, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37667, Miss_rate = 0.284, Pending_hits = 63103, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63096, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63136, Reservation_fails = 150
L2_cache_bank[20]: Access = 132659, Miss = 37714, Miss_rate = 0.284, Pending_hits = 63106, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63145, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828573
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1387619
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1266257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9304
	minimum = 6
	maximum = 36
Network latency average = 8.724
	minimum = 6
	maximum = 31
Slowest packet = 5679930
Flit latency average = 8.68989
	minimum = 6
	maximum = 30
Slowest flit = 10687275
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0064383
	minimum = 0.00556076 (at node 14)
	maximum = 0.00742865 (at node 48)
Accepted packet rate average = 0.0064383
	minimum = 0.00556076 (at node 14)
	maximum = 0.00742865 (at node 48)
Injected flit rate average = 0.00974299
	minimum = 0.00573855 (at node 14)
	maximum = 0.0147735 (at node 48)
Accepted flit rate average= 0.00974299
	minimum = 0.00746134 (at node 35)
	maximum = 0.0118286 (at node 2)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6989 (22 samples)
	minimum = 6 (22 samples)
	maximum = 92.9091 (22 samples)
Network latency average = 9.9005 (22 samples)
	minimum = 6 (22 samples)
	maximum = 84.5455 (22 samples)
Flit latency average = 9.69589 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.5909 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.0519819 (22 samples)
	minimum = 0.0462146 (22 samples)
	maximum = 0.0591799 (22 samples)
Accepted packet rate average = 0.0519819 (22 samples)
	minimum = 0.0462146 (22 samples)
	maximum = 0.0591799 (22 samples)
Injected flit rate average = 0.0993429 (22 samples)
	minimum = 0.0716053 (22 samples)
	maximum = 0.134488 (22 samples)
Accepted flit rate average = 0.0993429 (22 samples)
	minimum = 0.0913185 (22 samples)
	maximum = 0.1061 (22 samples)
Injected packet size average = 1.91111 (22 samples)
Accepted packet size average = 1.91111 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 28 sec (6208 sec)
gpgpu_simulation_rate = 78729 (inst/sec)
gpgpu_simulation_rate = 1560 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43098
gpu_sim_insn = 23078842
gpu_ipc =     535.4968
gpu_tot_sim_cycle = 9952613
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      51.4267
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 344186
gpu_stall_icnt2sh    = 166062
partiton_reqs_in_parallel = 948095
partiton_reqs_in_parallel_total    = 97234279
partiton_level_parallism =      21.9986
partiton_level_parallism_total  =       9.8650
partiton_reqs_in_parallel_util = 948095
partiton_reqs_in_parallel_util_total    = 97234279
gpu_sim_cycle_parition_util = 43098
gpu_tot_sim_cycle_parition_util    = 4434663
partiton_level_parallism_util =      21.9986
partiton_level_parallism_util_total  =      21.9267
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.2037 GB/Sec
L2_BW_total  =      29.6663 GB/Sec
gpu_total_sim_rate=79451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
45208, 44028, 44594, 44077, 44670, 43875, 44555, 43636, 44149, 43291, 43917, 43169, 43840, 42573, 43691, 42257, 43166, 41618, 42734, 41684, 42521, 41367, 42118, 41302, 41684, 41186, 41705, 40786, 41483, 40903, 41547, 40571, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 435421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198443
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2574993	W0_Idle:186014058	W0_Scoreboard:32231769	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 357 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9952612 
mrq_lat_table:432877 	27992 	40313 	74160 	146929 	217048 	290844 	138268 	75479 	8024 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1796232 	1160123 	138461 	11974 	1384 	652 	1835 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	2657732 	273687 	17541 	5016 	92979 	42242 	16570 	841 	449 	1337 	612 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1469202 	682307 	35656 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	205198 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1816 	490 	407 	154 	87 	45 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  6.100792  5.942897  5.271628  5.265487  5.280965  5.497965  5.957353  6.127934  5.180670  5.410020  5.029969  5.177359  5.667832  5.777857  5.047676  5.201727 
dram[1]:  5.717450  6.263623  5.119385  5.560403  5.226658  5.523192  5.870384  5.967671  5.206853  5.473684  5.075973  5.244729  5.653175  5.718618  4.991145  5.126590 
dram[2]:  5.536270  6.033357  5.077534  5.256475  5.501017  5.448925  5.834052  5.950147  5.052115  5.434437  4.859421  5.268121  5.733192  5.756757  4.875216  5.270000 
dram[3]:  6.061516  6.126710  5.070379  5.237643  5.145397  5.361773  5.821121  6.154490  5.191018  5.539136  5.098076  5.274422  5.460917  5.612613  4.921957  5.044153 
dram[4]:  5.695448  6.505756  4.954030  5.135320  5.168051  5.472691  5.920496  5.988183  5.242675  5.784605  5.003037  5.221447  5.489824  5.697331  4.962485  5.137910 
dram[5]:  6.003531  5.854195  5.031746  5.302176  5.259909  5.540726  5.957322  6.178354  5.330734  5.429139  4.953614  5.239006  5.507818  5.832853  4.977739  5.233292 
dram[6]:  5.779592  5.929715  4.988547  5.146235  5.374584  5.376244  5.955785  6.152273  5.169182  5.426208  4.870337  5.190777  5.617892  5.711362  5.017773  5.163116 
dram[7]:  5.752703  5.941341  4.969461  5.052471  5.188378  5.448554  5.931968  6.216923  5.151097  5.409599  4.964479  5.206984  5.598202  5.710267  4.958992  5.182097 
dram[8]:  5.706434  6.014852  4.947400  5.343023  5.337731  5.456258  5.822095  6.268009  5.056035  5.337891  5.019524  5.296966  5.533696  5.812321  4.997634  5.229154 
dram[9]:  5.866299  6.189818  5.103961  5.344093  5.357616  5.445937  6.065217  6.109682  5.288746  5.352213  5.015863  5.165829  5.456740  5.829741  5.065829  5.104405 
dram[10]:  5.785472  6.193878  5.041971  5.211950  5.338827  5.568776  5.802001  6.159849  5.117391  5.291854  5.122818  5.200000  5.592287  5.858381  4.934187  5.253889 
average row locality = 1452024/267321 = 5.431762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5226      5252      5128      5149      5045      5051      5044      5038      5040      5037      5020      5017      4959      4945      5204      5179 
dram[1]:      5258      5255      5144      5129      5051      5037      5052      5048      5043      5051      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5148      5147      5040      5041      5048      5045      5060      5045      5019      5015      4950      4944      5188      5186 
dram[3]:      5233      5251      5134      5118      5037      5035      5039      5040      5043      5038      5010      5014      4958      4951      5196      5199 
dram[4]:      5251      5240      5143      5121      5035      5047      5054      5042      5056      5031      5021      5019      4942      4948      5206      5204 
dram[5]:      5246      5245      5119      5127      5038      5037      5039      5036      5044      5034      5016      5017      4949      4948      5225      5206 
dram[6]:      5239      5244      5127      5119      5036      5041      5033      5060      5052      5032      5017      5016      4950      4952      5215      5215 
dram[7]:      5258      5248      5137      5127      5054      5036      5045      5039      5050      5055      5022      5009      4947      4957      5207      5196 
dram[8]:      5254      5253      5132      5127      5042      5048      5048      5037      5048      5045      5019      5003      4968      4959      5200      5211 
dram[9]:      5252      5246      5118      5122      5041      5055      5036      5032      5045      5043      5013      5018      4972      4962      5208      5200 
dram[10]:      5257      5243      5130      5119      5043      5040      5054      5056      5059      5058      5011      5021      4959      4957      5216      5201 
total reads: 895009
bank skew: 5269/4942 = 1.07
chip skew: 81424/81296 = 1.00
number of total write accesses:
dram[0]:      3248      3282      3159      3181      3056      3053      3058      3057      3161      3170      3204      3215      3146      3144      3266      3253 
dram[1]:      3261      3251      3175      3156      3066      3060      3055      3074      3163      3165      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3174      3074      3067      3073      3071      3180      3161      3208      3198      3151      3150      3251      3246 
dram[3]:      3241      3259      3151      3147      3067      3072      3064      3047      3164      3171      3203      3193      3146      3148      3255      3255 
dram[4]:      3258      3237      3155      3152      3053      3069      3063      3066      3175      3160      3214      3210      3150      3165      3260      3253 
dram[5]:      3255      3267      3123      3155      3057      3058      3057      3070      3160      3164      3207      3203      3153      3148      3272      3251 
dram[6]:      3257      3277      3149      3151      3042      3061      3049      3061      3167      3167      3209      3201      3151      3141      3255      3268 
dram[7]:      3256      3260      3162      3154      3071      3066      3064      3043      3166      3173      3224      3192      3148      3163      3258      3256 
dram[8]:      3260      3252      3145      3144      3050      3060      3068      3055      3163      3154      3208      3202      3161      3155      3251      3255 
dram[9]:      3260      3265      3130      3156      3049      3054      3055      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3265      3255      3159      3168      3056      3057      3063      3075      3180      3192      3206      3221      3161      3151      3256      3242 
total reads: 557015
bank skew: 3282/3042 = 1.08
chip skew: 50707/50583 = 1.00
average mf latency per bank:
dram[0]:        801       814       621       629       960       948       846       865       643       655       804       816       772       766       644       652
dram[1]:        809       824       620       645       946       943       853       859       682       648       812       815       776       761       644       652
dram[2]:        819       820       619       626       920       927       899       891       649       665       803       831       801       806       665       679
dram[3]:        811       817       637       637       916       941       885       872       645       650       831       821       806       805       661       651
dram[4]:        811       838       620       626       963       961       905       873       646       654       809       807       788       744       653       696
dram[5]:        806       816       639       628       961       964       864       868       655       649       773       782       733       741       650       658
dram[6]:        809       815       618       626       967       968       875       875       640       649       785       788       750       741       650       659
dram[7]:        840       824       633       625       963       970       920       915       643       646       772       772       736       740       651       651
dram[8]:        833       797       664       636       968       963       891       900       638       644       764       766       768       756       640       637
dram[9]:        784       792       634       642       965       970       871       845       649       654       762       767       776       763       664       673
dram[10]:        787       804       633       621       945       948       836       842       683       653       825       808       764       761       672       674
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781892 n_act=24123 n_pre=24107 n_req=131987 n_rd=325336 n_write=160391 bw_util=0.1168
n_activity=1257307 dram_eff=0.7726
bk0: 20904a 8037804i bk1: 21008a 8021641i bk2: 20512a 8039786i bk3: 20596a 8026213i bk4: 20180a 8045417i bk5: 20204a 8037667i bk6: 20176a 8054726i bk7: 20152a 8045543i bk8: 20160a 8053367i bk9: 20148a 8042277i bk10: 20080a 8038349i bk11: 20068a 8031147i bk12: 19836a 8041688i bk13: 19780a 8032575i bk14: 20816a 8030167i bk15: 20716a 8026759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x800ff500, atomic=0 1 entries : 0x7ff219096cf0 :  mf: uid=31008896, sid01:w06, part=1, addr=0x800ff560, load , size=32, unknown  status = IN_PARTITION_DRAM (9952607), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781567 n_act=24181 n_pre=24165 n_req=132049 n_rd=325544 n_write=160392 bw_util=0.1169
n_activity=1256851 dram_eff=0.7733
bk0: 21032a 8032776i bk1: 21020a 8026454i bk2: 20576a 8032452i bk3: 20516a 8029127i bk4: 20204a 8040866i bk5: 20148a 8031590i bk6: 20208a 8052298i bk7: 20192a 8041972i bk8: 20172a 8050818i bk9: 20204a 8041476i bk10: 20060a 8032606i bk11: 20020a 8033290i bk12: 19800a 8042300i bk13: 19780a 8032040i bk14: 20796a 8035073i bk15: 20816a 8019965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7780805 n_act=24436 n_pre=24420 n_req=132098 n_rd=325564 n_write=160624 bw_util=0.1169
n_activity=1256828 dram_eff=0.7737
bk0: 21076a 8024742i bk1: 20984a 8027381i bk2: 20592a 8030294i bk3: 20588a 8022366i bk4: 20160a 8044572i bk5: 20164a 8030963i bk6: 20192a 8049353i bk7: 20180a 8039564i bk8: 20240a 8041610i bk9: 20180a 8043383i bk10: 20076a 8028559i bk11: 20060a 8029132i bk12: 19800a 8046300i bk13: 19776a 8031894i bk14: 20752a 8028054i bk15: 20744a 8025285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781795 n_act=24342 n_pre=24326 n_req=131879 n_rd=325184 n_write=160202 bw_util=0.1167
n_activity=1257470 dram_eff=0.772
bk0: 20932a 8040726i bk1: 21004a 8030080i bk2: 20536a 8036302i bk3: 20472a 8030647i bk4: 20148a 8040524i bk5: 20140a 8030910i bk6: 20156a 8050738i bk7: 20160a 8048537i bk8: 20172a 8051513i bk9: 20152a 8043448i bk10: 20040a 8035519i bk11: 20056a 8030175i bk12: 19832a 8041015i bk13: 19804a 8034620i bk14: 20784a 8033402i bk15: 20796a 8025015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781471 n_act=24314 n_pre=24298 n_req=132000 n_rd=325440 n_write=160326 bw_util=0.1168
n_activity=1255736 dram_eff=0.7737
bk0: 21004a 8031635i bk1: 20960a 8031436i bk2: 20572a 8034804i bk3: 20484a 8024320i bk4: 20140a 8045088i bk5: 20188a 8031171i bk6: 20216a 8050176i bk7: 20168a 8040082i bk8: 20224a 8049152i bk9: 20124a 8047844i bk10: 20084a 8027518i bk11: 20076a 8027967i bk12: 19768a 8039871i bk13: 19792a 8030957i bk14: 20824a 8031209i bk15: 20816a 8026137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781901 n_act=24201 n_pre=24185 n_req=131926 n_rd=325304 n_write=160258 bw_util=0.1168
n_activity=1257765 dram_eff=0.7721
bk0: 20984a 8034704i bk1: 20980a 8027149i bk2: 20476a 8037121i bk3: 20508a 8030594i bk4: 20152a 8045454i bk5: 20148a 8036287i bk6: 20156a 8054418i bk7: 20144a 8044836i bk8: 20176a 8051831i bk9: 20136a 8042296i bk10: 20064a 8031876i bk11: 20068a 8030551i bk12: 19796a 8045768i bk13: 19792a 8034576i bk14: 20900a 8028121i bk15: 20824a 8027962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93999
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x800ffa80, atomic=0 1 entries : 0x7ff2192c90b0 :  mf: uid=31008897, sid20:w10, part=6, addr=0x800ffae0, load , size=32, unknown  status = IN_PARTITION_DRAM (9952612), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781323 n_act=24423 n_pre=24407 n_req=131954 n_rd=325390 n_write=160306 bw_util=0.1168
n_activity=1256647 dram_eff=0.773
bk0: 20956a 8032126i bk1: 20976a 8024165i bk2: 20508a 8031209i bk3: 20476a 8022844i bk4: 20144a 8048790i bk5: 20164a 8030656i bk6: 20132a 8052443i bk7: 20240a 8045521i bk8: 20208a 8046917i bk9: 20128a 8039398i bk10: 20068a 8030353i bk11: 20062a 8026941i bk12: 19800a 8038781i bk13: 19808a 8032954i bk14: 20860a 8033060i bk15: 20860a 8024687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7780902 n_act=24499 n_pre=24483 n_req=132043 n_rd=325548 n_write=160417 bw_util=0.1169
n_activity=1258982 dram_eff=0.772
bk0: 21032a 8032999i bk1: 20992a 8029436i bk2: 20548a 8033877i bk3: 20508a 8023239i bk4: 20216a 8040802i bk5: 20144a 8036000i bk6: 20180a 8048108i bk7: 20156a 8045630i bk8: 20200a 8046858i bk9: 20220a 8042143i bk10: 20088a 8029480i bk11: 20036a 8028768i bk12: 19788a 8041236i bk13: 19828a 8033739i bk14: 20828a 8031096i bk15: 20784a 8027526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95182
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781338 n_act=24337 n_pre=24321 n_req=131977 n_rd=325576 n_write=160277 bw_util=0.1168
n_activity=1258083 dram_eff=0.7724
bk0: 21016a 8032826i bk1: 21012a 8033287i bk2: 20528a 8039500i bk3: 20508a 8033834i bk4: 20168a 8046692i bk5: 20192a 8036448i bk6: 20192a 8051843i bk7: 20148a 8045568i bk8: 20192a 8045832i bk9: 20180a 8046632i bk10: 20076a 8031028i bk11: 20012a 8029215i bk12: 19872a 8041097i bk13: 19836a 8040405i bk14: 20800a 8034922i bk15: 20844a 8028056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92967
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781766 n_act=24179 n_pre=24163 n_req=131980 n_rd=325452 n_write=160289 bw_util=0.1168
n_activity=1256533 dram_eff=0.7731
bk0: 21008a 8034644i bk1: 20984a 8029374i bk2: 20472a 8039136i bk3: 20488a 8025306i bk4: 20164a 8048848i bk5: 20220a 8037133i bk6: 20144a 8053082i bk7: 20128a 8046123i bk8: 20180a 8052937i bk9: 20172a 8045003i bk10: 20052a 8035445i bk11: 20072a 8026935i bk12: 19888a 8041432i bk13: 19848a 8036127i bk14: 20832a 8033704i bk15: 20800a 8023307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8315849 n_nop=7781139 n_act=24287 n_pre=24271 n_req=132131 n_rd=325696 n_write=160456 bw_util=0.1169
n_activity=1257861 dram_eff=0.773
bk0: 21028a 8031789i bk1: 20972a 8028764i bk2: 20520a 8032969i bk3: 20476a 8024548i bk4: 20172a 8047362i bk5: 20160a 8036612i bk6: 20216a 8048302i bk7: 20224a 8042624i bk8: 20236a 8047271i bk9: 20232a 8038921i bk10: 20044a 8028704i bk11: 20084a 8024051i bk12: 19836a 8040439i bk13: 19828a 8034395i bk14: 20864a 8032240i bk15: 20804a 8028570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40666, Miss_rate = 0.287, Pending_hits = 66111, Reservation_fails = 136
L2_cache_bank[1]: Access = 141704, Miss = 40668, Miss_rate = 0.287, Pending_hits = 66048, Reservation_fails = 214
L2_cache_bank[2]: Access = 141601, Miss = 40712, Miss_rate = 0.288, Pending_hits = 66021, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40674, Miss_rate = 0.287, Pending_hits = 65993, Reservation_fails = 196
L2_cache_bank[4]: Access = 141665, Miss = 40722, Miss_rate = 0.287, Pending_hits = 66014, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40669, Miss_rate = 0.287, Pending_hits = 65981, Reservation_fails = 181
L2_cache_bank[6]: Access = 141463, Miss = 40650, Miss_rate = 0.287, Pending_hits = 66016, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40646, Miss_rate = 0.287, Pending_hits = 66078, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40708, Miss_rate = 0.287, Pending_hits = 65987, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40652, Miss_rate = 0.287, Pending_hits = 66002, Reservation_fails = 134
L2_cache_bank[10]: Access = 141589, Miss = 40676, Miss_rate = 0.287, Pending_hits = 66016, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40650, Miss_rate = 0.287, Pending_hits = 65985, Reservation_fails = 173
L2_cache_bank[12]: Access = 141503, Miss = 40669, Miss_rate = 0.287, Pending_hits = 65977, Reservation_fails = 189
L2_cache_bank[13]: Access = 141557, Miss = 40679, Miss_rate = 0.287, Pending_hits = 66028, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40720, Miss_rate = 0.287, Pending_hits = 65950, Reservation_fails = 229
L2_cache_bank[15]: Access = 141541, Miss = 40667, Miss_rate = 0.287, Pending_hits = 66022, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40711, Miss_rate = 0.287, Pending_hits = 66060, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40683, Miss_rate = 0.287, Pending_hits = 66052, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40685, Miss_rate = 0.287, Pending_hits = 66054, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66099, Reservation_fails = 150
L2_cache_bank[20]: Access = 141770, Miss = 40729, Miss_rate = 0.287, Pending_hits = 66059, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40695, Miss_rate = 0.287, Pending_hits = 66112, Reservation_fails = 137
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895009
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1452665
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1331148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4017
	minimum = 6
	maximum = 75
Network latency average = 9.68024
	minimum = 6
	maximum = 64
Slowest packet = 5834268
Flit latency average = 8.8615
	minimum = 6
	maximum = 62
Slowest flit = 10855512
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0930988
	minimum = 0.0827204 (at node 27)
	maximum = 0.106063 (at node 38)
Accepted packet rate average = 0.0930988
	minimum = 0.0827204 (at node 27)
	maximum = 0.106063 (at node 38)
Injected flit rate average = 0.185272
	minimum = 0.138327 (at node 27)
	maximum = 0.244309 (at node 38)
Accepted flit rate average= 0.185272
	minimum = 0.176323 (at node 40)
	maximum = 0.192392 (at node 17)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.686 (23 samples)
	minimum = 6 (23 samples)
	maximum = 92.1304 (23 samples)
Network latency average = 9.89092 (23 samples)
	minimum = 6 (23 samples)
	maximum = 83.6522 (23 samples)
Flit latency average = 9.65961 (23 samples)
	minimum = 6 (23 samples)
	maximum = 82.6522 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0537696 (23 samples)
	minimum = 0.0478018 (23 samples)
	maximum = 0.0612183 (23 samples)
Accepted packet rate average = 0.0537696 (23 samples)
	minimum = 0.0478018 (23 samples)
	maximum = 0.0612183 (23 samples)
Injected flit rate average = 0.103079 (23 samples)
	minimum = 0.0745063 (23 samples)
	maximum = 0.139263 (23 samples)
Accepted flit rate average = 0.103079 (23 samples)
	minimum = 0.0950143 (23 samples)
	maximum = 0.109852 (23 samples)
Injected packet size average = 1.91705 (23 samples)
Accepted packet size average = 1.91705 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 22 sec (6442 sec)
gpgpu_simulation_rate = 79451 (inst/sec)
gpgpu_simulation_rate = 1544 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 498919
gpu_sim_insn = 21075254
gpu_ipc =      42.2418
gpu_tot_sim_cycle = 10673682
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      49.9270
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 344186
gpu_stall_icnt2sh    = 166710
partiton_reqs_in_parallel = 10976218
partiton_reqs_in_parallel_total    = 98182374
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2269
partiton_reqs_in_parallel_util = 10976218
partiton_reqs_in_parallel_util_total    = 98182374
gpu_sim_cycle_parition_util = 498919
gpu_tot_sim_cycle_parition_util    = 4477761
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9340
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =      17.4216 GB/Sec
L2_BW_total  =      28.4765 GB/Sec
gpu_total_sim_rate=76721

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
47344, 46130, 46678, 46295, 46803, 45749, 46527, 45522, 46026, 45151, 45958, 45141, 45717, 44356, 45585, 43910, 44957, 43406, 44427, 43376, 44191, 42970, 43946, 42990, 43515, 42855, 43424, 42499, 43205, 42556, 43142, 42178, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 435549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198571
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2741809	W0_Idle:199626036	W0_Scoreboard:44912280	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 358 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 10670974 
mrq_lat_table:455788 	29109 	40789 	74736 	150166 	217212 	290847 	138268 	75479 	8024 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1864565 	1181456 	138538 	12097 	1642 	1205 	2837 	1861 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	2739884 	275648 	17544 	5016 	98525 	42242 	16620 	899 	576 	1593 	1175 	2787 	1858 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1537840 	703142 	35883 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	207201 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1927 	579 	541 	481 	237 	121 	54 	25 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  5.766867  5.628072  5.035203  4.976635  4.990953  5.231792  5.637790  5.769875  4.943229  5.132966  4.830450  4.943496  5.304738  5.507363  4.860045  4.943678 
dram[1]:  5.386378  5.842424  4.889273  5.277674  4.961631  5.233355  5.495023  5.656208  4.916716  5.188972  4.861127  5.010180  5.372230  5.408110  4.746974  4.898411 
dram[2]:  5.285194  5.709954  4.829823  4.963785  5.163761  5.157829  5.513639  5.670322  4.809388  5.173564  4.647645  4.963948  5.369241  5.390085  4.666848  5.091341 
dram[3]:  5.731918  5.756130  4.875579  4.964685  4.934210  5.067319  5.496346  5.875892  4.935655  5.298479  4.868452  4.983929  5.216593  5.268961  4.708425  4.805463 
dram[4]:  5.431077  6.106714  4.671074  4.929240  4.909578  5.221239  5.557344  5.636240  4.965109  5.473788  4.765040  4.945818  5.206068  5.346675  4.689262  4.844470 
dram[5]:  5.599355  5.519390  4.760746  5.028605  4.942687  5.251908  5.608016  5.823239  5.025195  5.153609  4.721284  4.987493  5.174593  5.495669  4.773731  4.987854 
dram[6]:  5.453459  5.643229  4.765139  4.916569  5.102294  5.127250  5.675172  5.856232  4.927732  5.161310  4.663697  4.949704  5.303985  5.458527  4.821688  4.972334 
dram[7]:  5.410592  5.613990  4.750562  4.810826  4.961699  5.109809  5.592693  5.896922  4.913733  5.127140  4.721910  4.978508  5.352368  5.359223  4.727273  4.944413 
dram[8]:  5.377475  5.685902  4.727731  5.102362  5.095356  5.164170  5.503325  5.923851  4.816197  5.029429  4.787671  5.058041  5.266879  5.464026  4.784325  4.931624 
dram[9]:  5.531549  5.808696  4.818182  5.081878  5.048900  5.161673  5.760307  5.825195  5.047619  5.029359  4.811494  4.904206  5.181250  5.507661  4.840539  4.903189 
dram[10]:  5.481388  5.859269  4.801704  4.946784  5.125544  5.326663  5.509987  5.873938  4.859781  5.025656  4.843047  4.937207  5.299616  5.589709  4.727820  5.028054 
average row locality = 1480508/287076 = 5.157199
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5336      5364      5229      5280      5165      5157      5161      5157      5143      5149      5121      5127      5079      5036      5297      5289 
dram[1]:      5381      5370      5253      5231      5155      5137      5166      5165      5163      5154      5113      5113      5044      5053      5317      5316 
dram[2]:      5374      5355      5264      5269      5164      5148      5160      5146      5169      5155      5127      5140      5064      5055      5297      5286 
dram[3]:      5345      5371      5230      5235      5135      5154      5153      5139      5143      5141      5108      5119      5048      5060      5296      5311 
dram[4]:      5355      5354      5264      5225      5148      5144      5168      5152      5168      5139      5124      5132      5039      5063      5325      5318 
dram[5]:      5369      5360      5235      5232      5163      5146      5145      5151      5153      5135      5123      5120      5057      5049      5328      5316 
dram[6]:      5362      5342      5223      5227      5137      5151      5133      5163      5162      5136      5117      5112      5053      5035      5320      5311 
dram[7]:      5376      5352      5241      5237      5168      5161      5152      5138      5153      5162      5125      5098      5049      5062      5321      5319 
dram[8]:      5370      5367      5239      5233      5134      5157      5159      5138      5167      5160      5125      5109      5062      5066      5307      5341 
dram[9]:      5370      5363      5244      5230      5155      5161      5138      5136      5141      5158      5108      5131      5075      5062      5315      5301 
dram[10]:      5364      5349      5240      5236      5140      5145      5159      5167      5185      5175      5129      5131      5064      5057      5323      5306 
total reads: 914072
bank skew: 5381/5035 = 1.07
chip skew: 83173/82984 = 1.00
number of total write accesses:
dram[0]:      3297      3337      3210      3240      3110      3104      3104      3117      3216      3228      3255      3272      3207      3192      3315      3313 
dram[1]:      3318      3306      3225      3208      3121      3116      3115      3127      3220      3221      3253      3254      3197      3216      3313      3315 
dram[2]:      3336      3307      3222      3229      3129      3120      3127      3127      3233      3221      3262      3259      3210      3208      3304      3298 
dram[3]:      3293      3315      3195      3200      3115      3126      3119      3099      3218      3220      3256      3254      3189      3207      3311      3310 
dram[4]:      3313      3287      3214      3204      3105      3116      3118      3122      3228      3214      3272      3266      3197      3219      3322      3310 
dram[5]:      3310      3322      3182      3206      3116      3110      3110      3118      3224      3219      3262      3254      3212      3200      3322      3308 
dram[6]:      3309      3326      3197      3200      3093      3109      3096      3106      3225      3215      3259      3253      3200      3191      3306      3316 
dram[7]:      3308      3316      3215      3206      3123      3122      3114      3100      3220      3226      3280      3241      3199      3218      3311      3309 
dram[8]:      3320      3304      3200      3191      3095      3116      3118      3108      3218      3214      3263      3257      3207      3212      3300      3314 
dram[9]:      3309      3321      3183      3211      3105      3108      3105      3095      3233      3236      3264      3265      3215      3205      3306      3309 
dram[10]:      3324      3311      3211      3223      3107      3106      3117      3127      3237      3248      3264      3282      3214      3199      3310      3297 
total reads: 566436
bank skew: 3337/3093 = 1.08
chip skew: 51592/51401 = 1.00
average mf latency per bank:
dram[0]:        812       824       628       645       972       952       860       869       654       674       812       820       777       771       657       662
dram[1]:        816       836       632       658       946       947       862       866       697       663       820       834       785       769       654       661
dram[2]:        820       828       636       639       927       936       903       896       660       672       814       843       810       824       678       689
dram[3]:        826       824       655       644       920       945       893       880       655       668       837       827       813       814       671       665
dram[4]:        819       852       632       640       970       970       914       883       661       665       821       816       793       757       668       702
dram[5]:        816       820       650       636       972       979       869       878       665       661       784       787       746       752       658       672
dram[6]:        819       827       625       641       978       970       883       884       646       662       801       799       762       746       659       671
dram[7]:        852       832       644       638       972       980       924       920       654       658       782       786       751       748       668       659
dram[8]:        838       805       671       644       973       972       900       904       658       654       777       772       782       766       651       650
dram[9]:        788       805       648       649       976       973       878       851       657       663       773       783       785       771       676       680
dram[10]:        799       805       643       629       948       953       847       855       692       663       835       823       768       779       682       684
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8694290 n_act=25893 n_pre=25877 n_req=134607 n_rd=332360 n_write=163847 bw_util=0.1074
n_activity=1328250 dram_eff=0.7472
bk0: 21344a 8959682i bk1: 21456a 8943242i bk2: 20916a 8961780i bk3: 21120a 8947166i bk4: 20660a 8966744i bk5: 20628a 8959335i bk6: 20644a 8976536i bk7: 20628a 8966966i bk8: 20572a 8975150i bk9: 20596a 8963719i bk10: 20484a 8960480i bk11: 20508a 8952971i bk12: 20316a 8962642i bk13: 20144a 8954926i bk14: 21188a 8952415i bk15: 21156a 8948257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8693911 n_act=26004 n_pre=25988 n_req=134656 n_rd=332524 n_write=163840 bw_util=0.1074
n_activity=1327476 dram_eff=0.7478
bk0: 21524a 8954025i bk1: 21480a 8947487i bk2: 21012a 8954318i bk3: 20924a 8950999i bk4: 20620a 8962723i bk5: 20548a 8953108i bk6: 20664a 8973481i bk7: 20660a 8963567i bk8: 20652a 8971971i bk9: 20616a 8963097i bk10: 20452a 8954757i bk11: 20452a 8955342i bk12: 20176a 8964532i bk13: 20212a 8953928i bk14: 21268a 8956362i bk15: 21264a 8941535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8692885 n_act=26271 n_pre=26255 n_req=134765 n_rd=332692 n_write=164164 bw_util=0.1075
n_activity=1327990 dram_eff=0.7483
bk0: 21496a 8946571i bk1: 21420a 8948983i bk2: 21056a 8951810i bk3: 21076a 8943379i bk4: 20656a 8965486i bk5: 20592a 8952437i bk6: 20640a 8971055i bk7: 20584a 8961486i bk8: 20676a 8963211i bk9: 20620a 8964967i bk10: 20508a 8950142i bk11: 20560a 8949949i bk12: 20256a 8967561i bk13: 20220a 8953031i bk14: 21188a 8949533i bk15: 21144a 8947615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8694561 n_act=26096 n_pre=26080 n_req=134415 n_rd=331952 n_write=163578 bw_util=0.1072
n_activity=1326439 dram_eff=0.7472
bk0: 21380a 8962588i bk1: 21484a 8951237i bk2: 20920a 8958779i bk3: 20940a 8952165i bk4: 20540a 8962759i bk5: 20616a 8952369i bk6: 20612a 8972206i bk7: 20556a 8970664i bk8: 20572a 8973335i bk9: 20564a 8965646i bk10: 20432a 8957489i bk11: 20476a 8951563i bk12: 20192a 8963618i bk13: 20240a 8955863i bk14: 21184a 8955307i bk15: 21244a 8946324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8693635 n_act=26191 n_pre=26175 n_req=134625 n_rd=332472 n_write=163794 bw_util=0.1074
n_activity=1326221 dram_eff=0.7484
bk0: 21420a 8953540i bk1: 21416a 8953001i bk2: 21056a 8955668i bk3: 20900a 8946310i bk4: 20592a 8966802i bk5: 20576a 8953317i bk6: 20672a 8971490i bk7: 20608a 8961631i bk8: 20672a 8970473i bk9: 20556a 8969490i bk10: 20496a 8949115i bk11: 20528a 8949434i bk12: 20156a 8961809i bk13: 20252a 8952418i bk14: 21300a 8951913i bk15: 21272a 8947075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8694015 n_act=26091 n_pre=26075 n_req=134557 n_rd=332328 n_write=163758 bw_util=0.1074
n_activity=1329619 dram_eff=0.7462
bk0: 21476a 8955848i bk1: 21440a 8948556i bk2: 20940a 8958314i bk3: 20928a 8952182i bk4: 20652a 8966478i bk5: 20584a 8958007i bk6: 20580a 8976118i bk7: 20604a 8966684i bk8: 20612a 8972936i bk9: 20540a 8963974i bk10: 20492a 8953619i bk11: 20480a 8952434i bk12: 20228a 8966996i bk13: 20196a 8956327i bk14: 21312a 8950273i bk15: 21264a 8949393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8694689 n_act=26086 n_pre=26070 n_req=134385 n_rd=331936 n_write=163486 bw_util=0.1072
n_activity=1322713 dram_eff=0.7491
bk0: 21448a 8953772i bk1: 21368a 8946363i bk2: 20892a 8953353i bk3: 20908a 8945007i bk4: 20548a 8970577i bk5: 20604a 8952663i bk6: 20532a 8974763i bk7: 20652a 8967793i bk8: 20648a 8968415i bk9: 20544a 8961275i bk10: 20468a 8952346i bk11: 20448a 8949042i bk12: 20212a 8960652i bk13: 20140a 8955463i bk14: 21280a 8955135i bk15: 21244a 8947191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8693396 n_act=26303 n_pre=26287 n_req=134622 n_rd=332456 n_write=163825 bw_util=0.1074
n_activity=1329117 dram_eff=0.7468
bk0: 21504a 8954528i bk1: 21408a 8951095i bk2: 20964a 8955765i bk3: 20948a 8944813i bk4: 20672a 8962502i bk5: 20644a 8956976i bk6: 20608a 8969977i bk7: 20552a 8967468i bk8: 20612a 8968598i bk9: 20648a 8963940i bk10: 20500a 8951067i bk11: 20392a 8951035i bk12: 20196a 8963574i bk13: 20248a 8955275i bk14: 21284a 8952584i bk15: 21276a 8949104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75759
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8693772 n_act=26141 n_pre=26125 n_req=134571 n_rd=332536 n_write=163693 bw_util=0.1074
n_activity=1327287 dram_eff=0.7477
bk0: 21480a 8954104i bk1: 21468a 8955002i bk2: 20956a 8961157i bk3: 20932a 8955689i bk4: 20536a 8968955i bk5: 20628a 8958218i bk6: 20636a 8973652i bk7: 20552a 8967447i bk8: 20668a 8967454i bk9: 20640a 8967823i bk10: 20500a 8952703i bk11: 20436a 8951140i bk12: 20248a 8963426i bk13: 20264a 8961947i bk14: 21228a 8956591i bk15: 21364a 8948868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73761
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8694282 n_act=25974 n_pre=25958 n_req=134558 n_rd=332352 n_write=163701 bw_util=0.1073
n_activity=1325656 dram_eff=0.7484
bk0: 21480a 8956203i bk1: 21452a 8950744i bk2: 20976a 8960116i bk3: 20920a 8947010i bk4: 20620a 8970075i bk5: 20644a 8958750i bk6: 20552a 8975268i bk7: 20544a 8968373i bk8: 20564a 8975051i bk9: 20632a 8966205i bk10: 20432a 8957570i bk11: 20524a 8948425i bk12: 20300a 8963459i bk13: 20248a 8958129i bk14: 21260a 8955675i bk15: 21204a 8945223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74435
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9242267 n_nop=8693613 n_act=26027 n_pre=26011 n_req=134747 n_rd=332680 n_write=163936 bw_util=0.1075
n_activity=1327418 dram_eff=0.7482
bk0: 21456a 8953400i bk1: 21396a 8950574i bk2: 20960a 8954712i bk3: 20944a 8945917i bk4: 20560a 8969727i bk5: 20580a 8958739i bk6: 20636a 8970309i bk7: 20668a 8964736i bk8: 20740a 8968587i bk9: 20700a 8960408i bk10: 20516a 8949854i bk11: 20524a 8945416i bk12: 20256a 8961973i bk13: 20228a 8956634i bk14: 21292a 8954130i bk15: 21224a 8950293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68741, Reservation_fails = 136
L2_cache_bank[1]: Access = 145900, Miss = 41559, Miss_rate = 0.285, Pending_hits = 68708, Reservation_fails = 214
L2_cache_bank[2]: Access = 145799, Miss = 41592, Miss_rate = 0.285, Pending_hits = 68624, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41539, Miss_rate = 0.285, Pending_hits = 68616, Reservation_fails = 196
L2_cache_bank[4]: Access = 145915, Miss = 41619, Miss_rate = 0.285, Pending_hits = 68679, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41554, Miss_rate = 0.285, Pending_hits = 68636, Reservation_fails = 181
L2_cache_bank[6]: Access = 145487, Miss = 41458, Miss_rate = 0.285, Pending_hits = 68624, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41530, Miss_rate = 0.285, Pending_hits = 68697, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41591, Miss_rate = 0.285, Pending_hits = 68623, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41527, Miss_rate = 0.285, Pending_hits = 68637, Reservation_fails = 134
L2_cache_bank[10]: Access = 145832, Miss = 41573, Miss_rate = 0.285, Pending_hits = 68637, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41509, Miss_rate = 0.285, Pending_hits = 68620, Reservation_fails = 173
L2_cache_bank[12]: Access = 145593, Miss = 41507, Miss_rate = 0.285, Pending_hits = 68637, Reservation_fails = 189
L2_cache_bank[13]: Access = 145616, Miss = 41477, Miss_rate = 0.285, Pending_hits = 68614, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41585, Miss_rate = 0.285, Pending_hits = 68554, Reservation_fails = 229
L2_cache_bank[15]: Access = 145703, Miss = 41529, Miss_rate = 0.285, Pending_hits = 68659, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41563, Miss_rate = 0.285, Pending_hits = 68714, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41571, Miss_rate = 0.285, Pending_hits = 68742, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68716, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41542, Miss_rate = 0.285, Pending_hits = 68747, Reservation_fails = 150
L2_cache_bank[20]: Access = 145926, Miss = 41604, Miss_rate = 0.285, Pending_hits = 68717, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41566, Miss_rate = 0.285, Pending_hits = 68745, Reservation_fails = 137
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914072
L2_total_cache_miss_rate = 0.2850
L2_total_cache_pending_hits = 1510687
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1389170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73841
	minimum = 6
	maximum = 42
Network latency average = 8.52053
	minimum = 6
	maximum = 34
Slowest packet = 6230359
Flit latency average = 8.41378
	minimum = 6
	maximum = 34
Slowest flit = 11721776
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00367608
	minimum = 0.00313278 (at node 21)
	maximum = 0.00425922 (at node 32)
Accepted packet rate average = 0.00367608
	minimum = 0.00313278 (at node 21)
	maximum = 0.00425922 (at node 32)
Injected flit rate average = 0.0056019
	minimum = 0.00331417 (at node 21)
	maximum = 0.00844528 (at node 32)
Accepted flit rate average= 0.0056019
	minimum = 0.00428427 (at node 34)
	maximum = 0.0067907 (at node 4)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6049 (24 samples)
	minimum = 6 (24 samples)
	maximum = 90.0417 (24 samples)
Network latency average = 9.83382 (24 samples)
	minimum = 6 (24 samples)
	maximum = 81.5833 (24 samples)
Flit latency average = 9.6077 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.625 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0516824 (24 samples)
	minimum = 0.0459406 (24 samples)
	maximum = 0.058845 (24 samples)
Accepted packet rate average = 0.0516824 (24 samples)
	minimum = 0.0459406 (24 samples)
	maximum = 0.058845 (24 samples)
Injected flit rate average = 0.0990174 (24 samples)
	minimum = 0.07154 (24 samples)
	maximum = 0.133812 (24 samples)
Accepted flit rate average = 0.0990174 (24 samples)
	minimum = 0.0912339 (24 samples)
	maximum = 0.105557 (24 samples)
Injected packet size average = 1.91588 (24 samples)
Accepted packet size average = 1.91588 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 46 sec (6946 sec)
gpgpu_simulation_rate = 76721 (inst/sec)
gpgpu_simulation_rate = 1536 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44370
gpu_sim_insn = 23088912
gpu_ipc =     520.3721
gpu_tot_sim_cycle = 10940202
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      50.8212
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 344289
gpu_stall_icnt2sh    = 178175
partiton_reqs_in_parallel = 976037
partiton_reqs_in_parallel_total    = 109158592
partiton_level_parallism =      21.9977
partiton_level_parallism_total  =      10.0670
partiton_reqs_in_parallel_util = 976037
partiton_reqs_in_parallel_util_total    = 109158592
gpu_sim_cycle_parition_util = 44370
gpu_tot_sim_cycle_parition_util    = 4976680
partiton_level_parallism_util =      21.9977
partiton_level_parallism_util_total  =      21.9346
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     436.7968 GB/Sec
L2_BW_total  =      29.5543 GB/Sec
gpu_total_sim_rate=77275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
49336, 48158, 48676, 48324, 48852, 47744, 48531, 47511, 48024, 47140, 47968, 47130, 47722, 46357, 47634, 45932, 46904, 45401, 46374, 45353, 46144, 44966, 45968, 44959, 45516, 44793, 45455, 44458, 45158, 44539, 45137, 44182, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 435581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2791612	W0_Idle:199636165	W0_Scoreboard:46062621	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1712 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 352 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 10940201 
mrq_lat_table:478922 	31340 	44447 	81411 	162304 	236377 	312680 	149140 	77852 	8318 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1961426 	1286244 	141305 	12153 	1642 	1205 	2837 	1861 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	59 	2923400 	296033 	18104 	5022 	98529 	42242 	16620 	899 	576 	1593 	1175 	2787 	1858 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1624167 	745773 	37997 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280601 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1970 	625 	541 	481 	237 	121 	54 	25 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  5.433529  5.398030  4.821676  4.805071  4.841990  5.060815  5.354937  5.541875  4.764643  4.970637  4.651790  4.802245  5.087881  5.318237  4.704557  4.820809 
dram[1]:  5.154656  5.588554  4.747120  5.075323  4.783784  5.053776  5.298981  5.451137  4.767553  5.058192  4.691623  4.837925  5.177543  5.191652  4.586190  4.749742 
dram[2]:  5.057640  5.463083  4.703569  4.794304  4.968050  5.045091  5.288105  5.463822  4.646815  5.010633  4.508790  4.801710  5.187097  5.213357  4.507594  4.922830 
dram[3]:  5.475682  5.448357  4.798934  4.780902  4.794134  4.891713  5.253262  5.644416  4.801289  5.105143  4.723280  4.833153  5.023388  5.102831  4.565757  4.662614 
dram[4]:  5.189674  5.838811  4.539810  4.794039  4.782350  5.036995  5.306635  5.479528  4.789445  5.279976  4.645844  4.811796  5.018782  5.240971  4.586805  4.690234 
dram[5]:  5.311213  5.295726  4.613217  4.835389  4.778800  5.052119  5.284091  5.570440  4.854506  4.993285  4.584954  4.855435  5.006803  5.239881  4.598507  4.817041 
dram[6]:  5.252691  5.427315  4.624292  4.729659  4.972881  4.939665  5.447190  5.572418  4.752916  5.009551  4.551829  4.800859  5.102253  5.267066  4.681726  4.810966 
dram[7]:  5.193621  5.380372  4.589549  4.706250  4.803465  4.955792  5.291094  5.647625  4.760893  4.940496  4.583886  4.838850  5.127548  5.154249  4.589667  4.789392 
dram[8]:  5.145153  5.489047  4.631660  4.913990  4.930454  5.043354  5.275000  5.734243  4.672907  4.883734  4.685610  4.902907  5.065903  5.290072  4.636455  4.775826 
dram[9]:  5.251416  5.496751  4.633607  4.899674  4.864388  4.985916  5.479503  5.549119  4.847944  4.867935  4.679937  4.764456  4.962444  5.301501  4.675457  4.753489 
dram[10]:  5.205042  5.611415  4.633333  4.737062  4.937850  5.151781  5.342788  5.633651  4.657173  4.881017  4.648004  4.774947  5.095046  5.349485  4.611918  4.840358 
average row locality = 1582932/318052 = 4.976960
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5729      5765      5615      5664      5547      5536      5541      5544      5529      5538      5504      5513      5456      5412      5683      5675 
dram[1]:      5777      5768      5642      5617      5537      5520      5547      5554      5545      5537      5497      5492      5417      5421      5710      5697 
dram[2]:      5769      5746      5658      5663      5545      5530      5536      5526      5546      5535      5509      5522      5437      5426      5690      5679 
dram[3]:      5736      5764      5619      5619      5520      5536      5536      5519      5524      5521      5481      5499      5417      5435      5689      5701 
dram[4]:      5748      5748      5651      5613      5530      5530      5557      5530      5553      5519      5511      5511      5417      5437      5722      5706 
dram[5]:      5765      5758      5629      5613      5542      5525      5524      5536      5531      5515      5502      5492      5432      5417      5712      5706 
dram[6]:      5757      5738      5600      5611      5522      5532      5524      5546      5546      5508      5498      5493      5433      5409      5712      5698 
dram[7]:      5770      5748      5629      5625      5549      5543      5535      5517      5538      5540      5506      5474      5420      5440      5712      5704 
dram[8]:      5766      5766      5632      5622      5511      5542      5544      5524      5557      5542      5511      5487      5440      5440      5701      5729 
dram[9]:      5764      5768      5632      5622      5535      5546      5522      5523      5526      5529      5487      5512      5447      5433      5700      5688 
dram[10]:      5763      5741      5632      5629      5520      5528      5545      5552      5563      5559      5504      5511      5435      5431      5711      5693 
total reads: 981686
bank skew: 5777/5409 = 1.07
chip skew: 89317/89116 = 1.00
number of total write accesses:
dram[0]:      3508      3552      3416      3432      3309      3285      3300      3323      3419      3434      3460      3472      3402      3395      3505      3499 
dram[1]:      3522      3509      3425      3412      3313      3314      3297      3315      3418      3416      3464      3463      3390      3410      3522      3508 
dram[2]:      3532      3503      3434      3427      3318      3309      3311      3309      3427      3419      3468      3462      3407      3395      3510      3507 
dram[3]:      3496      3520      3379      3393      3306      3318      3321      3275      3416      3413      3446      3452      3389      3398      3511      3503 
dram[4]:      3500      3489      3415      3395      3303      3320      3321      3303      3432      3420      3488      3463      3401      3415      3525      3515 
dram[5]:      3519      3536      3376      3405      3294      3296      3311      3321      3411      3408      3457      3442      3400      3386      3531      3509 
dram[6]:      3514      3521      3385      3399      3280      3310      3295      3303      3418      3409      3460      3451      3399      3387      3511      3515 
dram[7]:      3511      3517      3417      3411      3323      3313      3317      3282      3422      3427      3483      3444      3384      3415      3527      3506 
dram[8]:      3521      3505      3409      3405      3280      3299      3318      3301      3429      3405      3476      3451      3400      3405      3507      3517 
dram[9]:      3510      3538      3385      3413      3289      3304      3300      3289      3433      3428      3447      3469      3406      3394      3520      3510 
dram[10]:      3528      3501      3403      3433      3299      3297      3308      3321      3430      3466      3462      3485      3410      3401      3499      3494 
total reads: 601246
bank skew: 3552/3275 = 1.08
chip skew: 54738/54536 = 1.00
average mf latency per bank:
dram[0]:        792       803       619       635       940       924       836       844       643       663       791       798       759       755       647       652
dram[1]:        794       815       624       648       915       917       838       841       684       652       797       812       766       753       643       651
dram[2]:        800       807       627       630       898       909       878       870       649       661       793       821       790       804       665       676
dram[3]:        804       803       647       635       891       916       867       856       644       657       815       807       793       794       660       655
dram[4]:        799       831       624       631       938       937       886       860       649       654       798       797       774       743       657       689
dram[5]:        796       799       639       627       941       947       843       852       654       650       764       769       730       737       647       660
dram[6]:        799       807       617       632       945       938       857       859       636       653       782       779       744       731       648       661
dram[7]:        830       812       634       630       940       950       895       894       645       648       764       767       736       733       657       649
dram[8]:        816       786       659       634       942       943       872       880       647       645       758       754       764       752       641       640
dram[9]:        769       783       637       638       944       941       851       828       646       652       755       763       767       755       663       668
dram[10]:        779       787       632       620       919       923       825       833       679       653       813       802       751       761       670       672
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7ff21c107a10 :  mf: uid=33776477, sid21:w16, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (10940201), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734636 n_act=28750 n_pre=28734 n_req=143962 n_rd=357000 n_write=175534 bw_util=0.1142
n_activity=1409540 dram_eff=0.7556
bk0: 22916a 9012199i bk1: 23060a 8993884i bk2: 22460a 9014872i bk3: 22656a 9000376i bk4: 22188a 9019908i bk5: 22144a 9012527i bk6: 22164a 9030171i bk7: 22176a 9019700i bk8: 22116a 9026793i bk9: 22152a 9012514i bk10: 22016a 9013172i bk11: 22048a 9006428i bk12: 21824a 9017102i bk13: 21648a 9008737i bk14: 22732a 9004741i bk15: 22700a 9002834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734472 n_act=28811 n_pre=28795 n_req=143976 n_rd=357112 n_write=175464 bw_util=0.1142
n_activity=1408884 dram_eff=0.756
bk0: 23108a 9008652i bk1: 23072a 8999272i bk2: 22568a 9006613i bk3: 22468a 9003501i bk4: 22148a 9014896i bk5: 22080a 9003729i bk6: 22188a 9028930i bk7: 22216a 9017705i bk8: 22180a 9025079i bk9: 22148a 9015775i bk10: 21988a 9006388i bk11: 21968a 9007459i bk12: 21668a 9020585i bk13: 21684a 9009373i bk14: 22840a 9008089i bk15: 22788a 8996016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85965
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8733532 n_act=29071 n_pre=29055 n_req=144055 n_rd=357268 n_write=175728 bw_util=0.1143
n_activity=1409308 dram_eff=0.7564
bk0: 23076a 8999308i bk1: 22984a 9002703i bk2: 22632a 9003020i bk3: 22652a 8996049i bk4: 22180a 9018320i bk5: 22120a 9004631i bk6: 22144a 9026435i bk7: 22104a 9016449i bk8: 22184a 9017526i bk9: 22140a 9017656i bk10: 22036a 9003004i bk11: 22088a 9003123i bk12: 21748a 9022393i bk13: 21704a 9007922i bk14: 22760a 9000815i bk15: 22716a 8998837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86924
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8735417 n_act=28872 n_pre=28856 n_req=143652 n_rd=356464 n_write=175045 bw_util=0.114
n_activity=1407458 dram_eff=0.7553
bk0: 22944a 9016344i bk1: 23056a 9003936i bk2: 22476a 9013887i bk3: 22476a 9005458i bk4: 22080a 9016363i bk5: 22144a 9006113i bk6: 22144a 9026057i bk7: 22076a 9024980i bk8: 22096a 9028495i bk9: 22084a 9019919i bk10: 21924a 9011860i bk11: 21996a 9005494i bk12: 21668a 9018999i bk13: 21740a 9010743i bk14: 22756a 9006089i bk15: 22804a 8998522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734155 n_act=28928 n_pre=28912 n_req=143988 n_rd=357132 n_write=175527 bw_util=0.1142
n_activity=1407520 dram_eff=0.7569
bk0: 22992a 9006934i bk1: 22992a 9006333i bk2: 22604a 9008633i bk3: 22452a 8999371i bk4: 22120a 9020206i bk5: 22120a 9003973i bk6: 22228a 9021182i bk7: 22120a 9016601i bk8: 22212a 9022290i bk9: 22076a 9022257i bk10: 22044a 9003009i bk11: 22044a 9004438i bk12: 21668a 9016191i bk13: 21748a 9006545i bk14: 22888a 9002793i bk15: 22824a 8998188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86413
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734583 n_act=28967 n_pre=28951 n_req=143801 n_rd=356796 n_write=175357 bw_util=0.1141
n_activity=1410858 dram_eff=0.7544
bk0: 23060a 9008433i bk1: 23032a 8999766i bk2: 22516a 9011690i bk3: 22452a 9006324i bk4: 22168a 9022943i bk5: 22100a 9012639i bk6: 22096a 9030321i bk7: 22144a 9020948i bk8: 22124a 9028754i bk9: 22060a 9017367i bk10: 22008a 9009435i bk11: 21968a 9008201i bk12: 21728a 9023244i bk13: 21668a 9013164i bk14: 22848a 9003858i bk15: 22824a 9003470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82812
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8735235 n_act=28869 n_pre=28853 n_req=143684 n_rd=356508 n_write=175189 bw_util=0.114
n_activity=1403864 dram_eff=0.7575
bk0: 23028a 9006516i bk1: 22952a 9000101i bk2: 22400a 9008188i bk3: 22444a 8996717i bk4: 22088a 9023662i bk5: 22128a 9002960i bk6: 22096a 9026790i bk7: 22184a 9021035i bk8: 22184a 9021178i bk9: 22032a 9016690i bk10: 21992a 9007729i bk11: 21972a 9003531i bk12: 21732a 9015973i bk13: 21636a 9010044i bk14: 22848a 9005616i bk15: 22792a 8998451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8497
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8733758 n_act=29137 n_pre=29121 n_req=143949 n_rd=357000 n_write=175638 bw_util=0.1142
n_activity=1410446 dram_eff=0.7553
bk0: 23080a 9006521i bk1: 22992a 9002349i bk2: 22516a 9007661i bk3: 22500a 8997587i bk4: 22196a 9015444i bk5: 22172a 9009712i bk6: 22140a 9021657i bk7: 22068a 9021556i bk8: 22152a 9021055i bk9: 22160a 9015734i bk10: 22024a 9000895i bk11: 21896a 9006131i bk12: 21680a 9020031i bk13: 21760a 9009282i bk14: 22848a 9003818i bk15: 22816a 9002194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents
MSHR: tag=0x800ffc00, atomic=0 1 entries : 0x7ff21ca9b2f0 :  mf: uid=33776479, sid07:w20, part=8, addr=0x800ffc60, load , size=32, unknown  status = IN_PARTITION_DRAM (10940201), 

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734334 n_act=28872 n_pre=28857 n_req=143942 n_rd=357254 n_write=175337 bw_util=0.1142
n_activity=1408513 dram_eff=0.7562
bk0: 23064a 9007567i bk1: 23064a 9007633i bk2: 22528a 9012521i bk3: 22488a 9004645i bk4: 22044a 9022089i bk5: 22168a 9010435i bk6: 22176a 9025585i bk7: 22096a 9019599i bk8: 22228a 9018454i bk9: 22168a 9019434i bk10: 22042a 9004487i bk11: 21948a 9002201i bk12: 21760a 9017208i bk13: 21760a 9016948i bk14: 22804a 9007457i bk15: 22916a 9001657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84549
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734597 n_act=28874 n_pre=28858 n_req=143869 n_rd=356936 n_write=175389 bw_util=0.1142
n_activity=1406881 dram_eff=0.7567
bk0: 23056a 9009934i bk1: 23072a 9002063i bk2: 22528a 9013338i bk3: 22488a 8998920i bk4: 22140a 9025071i bk5: 22184a 9009631i bk6: 22088a 9030224i bk7: 22092a 9021067i bk8: 22104a 9027724i bk9: 22116a 9020693i bk10: 21948a 9013230i bk11: 22048a 9002451i bk12: 21788a 9018991i bk13: 21732a 9012310i bk14: 22800a 9010798i bk15: 22752a 8998076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9324654 n_nop=8734011 n_act=28901 n_pre=28885 n_req=144054 n_rd=357268 n_write=175589 bw_util=0.1143
n_activity=1408703 dram_eff=0.7565
bk0: 23052a 9006736i bk1: 22964a 9005720i bk2: 22528a 9007152i bk3: 22516a 8995594i bk4: 22080a 9022558i bk5: 22112a 9012736i bk6: 22180a 9023235i bk7: 22208a 9019202i bk8: 22252a 9024224i bk9: 22236a 9012026i bk10: 22016a 9003971i bk11: 22044a 8997103i bk12: 21740a 9015450i bk13: 21724a 9011062i bk14: 22844a 9009406i bk15: 22772a 9004142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85972

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44604, Miss_rate = 0.288, Pending_hits = 71715, Reservation_fails = 136
L2_cache_bank[1]: Access = 155224, Miss = 44647, Miss_rate = 0.288, Pending_hits = 71690, Reservation_fails = 214
L2_cache_bank[2]: Access = 155097, Miss = 44672, Miss_rate = 0.288, Pending_hits = 71587, Reservation_fails = 191
L2_cache_bank[3]: Access = 155038, Miss = 44606, Miss_rate = 0.288, Pending_hits = 71580, Reservation_fails = 196
L2_cache_bank[4]: Access = 155206, Miss = 44690, Miss_rate = 0.288, Pending_hits = 71636, Reservation_fails = 164
L2_cache_bank[5]: Access = 155048, Miss = 44627, Miss_rate = 0.288, Pending_hits = 71603, Reservation_fails = 183
L2_cache_bank[6]: Access = 154780, Miss = 44522, Miss_rate = 0.288, Pending_hits = 71588, Reservation_fails = 192
L2_cache_bank[7]: Access = 154932, Miss = 44594, Miss_rate = 0.288, Pending_hits = 71658, Reservation_fails = 157
L2_cache_bank[8]: Access = 155116, Miss = 44689, Miss_rate = 0.288, Pending_hits = 71618, Reservation_fails = 211
L2_cache_bank[9]: Access = 154978, Miss = 44594, Miss_rate = 0.288, Pending_hits = 71582, Reservation_fails = 134
L2_cache_bank[10]: Access = 155089, Miss = 44637, Miss_rate = 0.288, Pending_hits = 71598, Reservation_fails = 176
L2_cache_bank[11]: Access = 154985, Miss = 44562, Miss_rate = 0.288, Pending_hits = 71583, Reservation_fails = 174
L2_cache_bank[12]: Access = 154892, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71608, Reservation_fails = 189
L2_cache_bank[13]: Access = 154891, Miss = 44535, Miss_rate = 0.288, Pending_hits = 71569, Reservation_fails = 195
L2_cache_bank[14]: Access = 155177, Miss = 44659, Miss_rate = 0.288, Pending_hits = 71523, Reservation_fails = 229
L2_cache_bank[15]: Access = 154987, Miss = 44591, Miss_rate = 0.288, Pending_hits = 71613, Reservation_fails = 166
L2_cache_bank[16]: Access = 155135, Miss = 44662, Miss_rate = 0.288, Pending_hits = 71696, Reservation_fails = 155
L2_cache_bank[17]: Access = 155086, Miss = 44652, Miss_rate = 0.288, Pending_hits = 71698, Reservation_fails = 136
L2_cache_bank[18]: Access = 155038, Miss = 44613, Miss_rate = 0.288, Pending_hits = 71678, Reservation_fails = 145
L2_cache_bank[19]: Access = 155047, Miss = 44621, Miss_rate = 0.288, Pending_hits = 71711, Reservation_fails = 151
L2_cache_bank[20]: Access = 155219, Miss = 44673, Miss_rate = 0.288, Pending_hits = 71676, Reservation_fails = 161
L2_cache_bank[21]: Access = 155139, Miss = 44644, Miss_rate = 0.288, Pending_hits = 71710, Reservation_fails = 137
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981686
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1575920
L2_total_cache_reservation_fails = 3792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1453750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2193
	minimum = 6
	maximum = 60
Network latency average = 9.58267
	minimum = 6
	maximum = 51
Slowest packet = 6457023
Flit latency average = 8.76779
	minimum = 6
	maximum = 50
Slowest flit = 12374890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921689
	minimum = 0.081566 (at node 5)
	maximum = 0.105141 (at node 44)
Accepted packet rate average = 0.0921689
	minimum = 0.081566 (at node 5)
	maximum = 0.105141 (at node 44)
Injected flit rate average = 0.18258
	minimum = 0.136976 (at node 5)
	maximum = 0.239424 (at node 44)
Accepted flit rate average= 0.18258
	minimum = 0.175077 (at node 46)
	maximum = 0.189028 (at node 12)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5894 (25 samples)
	minimum = 6 (25 samples)
	maximum = 88.84 (25 samples)
Network latency average = 9.82378 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.36 (25 samples)
Flit latency average = 9.57411 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.4 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0533018 (25 samples)
	minimum = 0.0473656 (25 samples)
	maximum = 0.0606969 (25 samples)
Accepted packet rate average = 0.0533018 (25 samples)
	minimum = 0.0473656 (25 samples)
	maximum = 0.0606969 (25 samples)
Injected flit rate average = 0.10236 (25 samples)
	minimum = 0.0741574 (25 samples)
	maximum = 0.138037 (25 samples)
Accepted flit rate average = 0.10236 (25 samples)
	minimum = 0.0945877 (25 samples)
	maximum = 0.108896 (25 samples)
Injected packet size average = 1.92038 (25 samples)
Accepted packet size average = 1.92038 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 55 sec (7195 sec)
gpgpu_simulation_rate = 77275 (inst/sec)
gpgpu_simulation_rate = 1520 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 1247857
gpu_sim_insn = 21177968
gpu_ipc =      16.9715
gpu_tot_sim_cycle = 12410209
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      46.5078
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 344289
gpu_stall_icnt2sh    = 178608
partiton_reqs_in_parallel = 27452854
partiton_reqs_in_parallel_total    = 110134629
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.0866
partiton_reqs_in_parallel_util = 27452854
partiton_reqs_in_parallel_util_total    = 110134629
gpu_sim_cycle_parition_util = 1247857
gpu_tot_sim_cycle_parition_util    = 5021050
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9476
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =       8.8967 GB/Sec
L2_BW_total  =      26.9481 GB/Sec
gpu_total_sim_rate=69438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
51322, 50259, 50803, 50238, 51097, 49907, 50517, 49332, 49984, 49230, 50020, 48928, 49711, 48371, 49482, 47858, 48761, 47304, 48354, 47226, 48027, 46889, 47891, 46808, 47206, 46556, 47507, 46445, 47213, 46253, 46893, 46015, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 436056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199078
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2944191	W0_Idle:235597003	W0_Scoreboard:78311922	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1712 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 363 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12397030 
mrq_lat_table:512025 	32744 	45366 	82905 	167875 	237621 	312823 	149142 	77852 	8318 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2038854 	1324041 	141354 	12239 	1805 	1521 	3526 	2287 	924 	1119 	460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	63 	3024875 	297510 	18104 	5022 	110798 	42242 	16652 	944 	661 	1745 	1495 	3473 	2267 	924 	1119 	460 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1713914 	769076 	38142 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	284533 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2093 	720 	710 	767 	326 	123 	56 	30 	15 	15 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    405576    490886    405622    417751    517218    504087    429220    428861    431583    375271    470096    367826    472418    465873    429792    545866 
dram[1]:    375119    376059    406117    503852    417334    433216    403721    473404    380624    523429    404655    369194    417211    405151    499400    545816 
dram[2]:    373842    404987    510044    405692    425615    405165    384426    413781    370148    336749    406381    358727    465376    532358    379716    489688 
dram[3]:    404491    405200    369372    485265    405965    517283    408244    413739    375554    377890    368144    433314    405108    381002    405648    480261 
dram[4]:    421280    404351    483883    418188    675124    484053    256047    384009    375062    399682    363278    537789    484757    428465    406508    405394 
dram[5]:    676949    376307    405053    406370    502359    405629    427991    503339    484141    370661    370032    319501    448559    361457    485888    474153 
dram[6]:    406489    364297    406305    419658    484231    484223    317060    311022    374683    470186    364918    395620    471971    472275    430206    429508 
dram[7]:    356414    358872    406053    406342    484007    484244    382608    408553    367646    382910    405783    485707    405979    355527    428921    471986 
dram[8]:    384228    380981    404940    370333    405480    483747    428959    317716    382307    473366    405187    369373    406084    471902    545679    459921 
dram[9]:    356550    405623    405034    485414    416749    472172    315952    485236    374192    367524    316884    369125    473592    450007    251119    427862 
dram[10]:    496531    406245    356892    424283    418944    483956    382643    501963    405385    370919    373256    421244    406140    471982    404858    427862 
average row accesses per activate:
dram[0]:  5.023848  4.957062  4.489608  4.495188  4.494571  4.751445  4.949891  5.098938  4.432224  4.615616  4.338028  4.493671  4.714655  4.959912  4.376160  4.483349 
dram[1]:  4.763972  5.113430  4.446463  4.700253  4.442439  4.718149  4.957923  5.053770  4.454765  4.664810  4.415385  4.494881  4.804787  4.846813  4.309264  4.405669 
dram[2]:  4.693667  5.060735  4.406620  4.461538  4.591662  4.730349  4.893972  5.042825  4.360114  4.706305  4.249655  4.483261  4.768586  4.789030  4.245393  4.601074 
dram[3]:  5.042485  5.000000  4.483730  4.498053  4.500746  4.597166  4.893972  5.220809  4.496086  4.679533  4.426847  4.530049  4.643625  4.751312  4.246974  4.360369 
dram[4]:  4.845092  5.261062  4.254687  4.486893  4.497024  4.622594  4.925486  5.074343  4.407231  4.864479  4.390395  4.508069  4.654321  4.829178  4.263229  4.357667 
dram[5]:  4.896111  4.912507  4.336620  4.499515  4.480257  4.705607  4.890743  5.134387  4.554342  4.647208  4.323778  4.504907  4.699689  4.832710  4.292287  4.476415 
dram[6]:  4.843147  5.032822  4.297260  4.362612  4.642343  4.632789  5.044568  5.165909  4.417425  4.642532  4.252418  4.472533  4.710950  4.844874  4.402048  4.453308 
dram[7]:  4.815750  4.955821  4.289668  4.372475  4.507174  4.615736  4.917882  5.195865  4.417903  4.614228  4.334274  4.514032  4.735878  4.765690  4.285650  4.464370 
dram[8]:  4.742800  5.028541  4.307906  4.537634  4.556338  4.720458  4.875936  5.179852  4.370983  4.517394  4.391532  4.599298  4.687113  4.878153  4.317229  4.409996 
dram[9]:  4.879549  5.060911  4.308728  4.529440  4.547189  4.685759  5.147410  5.103545  4.568227  4.538878  4.377386  4.445516  4.633724  4.955641  4.363092  4.411272 
dram[10]:  4.795990  5.231492  4.306302  4.440038  4.620918  4.796619  4.971023  5.220630  4.320579  4.558448  4.375654  4.477207  4.736321  4.951939  4.321755  4.546024 
average row locality = 1626812/351386 = 4.629701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5892      5942      5793      5837      5721      5691      5713      5723      5691      5709      5693      5678      5617      5560      5851      5841 
dram[1]:      5940      5959      5804      5793      5718      5692      5709      5724      5717      5713      5653      5678      5567      5569      5887      5882 
dram[2]:      5949      5917      5811      5834      5736      5707      5709      5686      5720      5694      5683      5702      5617      5605      5855      5844 
dram[3]:      5917      5951      5776      5772      5667      5697      5704      5683      5700      5715      5645      5674      5602      5582      5870      5880 
dram[4]:      5903      5937      5813      5771      5689      5725      5728      5702      5743      5690      5672      5682      5568      5601      5898      5891 
dram[5]:      5963      5931      5786      5786      5715      5696      5702      5699      5689      5670      5669      5662      5590      5570      5904      5893 
dram[6]:      5936      5907      5784      5797      5680      5693      5688      5715      5732      5684      5680      5667      5601      5561      5873      5882 
dram[7]:      5950      5934      5803      5823      5716      5700      5720      5693      5725      5705      5662      5644      5590      5618      5887      5874 
dram[8]:      5939      5920      5829      5800      5703      5702      5730      5715      5739      5737      5676      5644      5601      5610      5877      5923 
dram[9]:      5930      5933      5818      5812      5700      5709      5679      5698      5675      5719      5650      5671      5615      5585      5880      5871 
dram[10]:      5953      5890      5803      5789      5690      5705      5716      5721      5747      5741      5666      5674      5595      5592      5876      5859 
total reads: 1011830
bank skew: 5963/5560 = 1.07
chip skew: 92145/91835 = 1.00
number of total write accesses:
dram[0]:      3588      3640      3496      3504      3385      3351      3375      3399      3497      3513      3547      3552      3487      3472      3584      3583 
dram[1]:      3607      3598      3498      3490      3389      3381      3364      3393      3491      3500      3531      3541      3466      3480      3602      3599 
dram[2]:      3612      3582      3509      3504      3406      3380      3384      3381      3506      3488      3543      3538      3491      3475      3591      3579 
dram[3]:      3578      3604      3456      3467      3384      3387      3389      3349      3490      3499      3523      3522      3467      3474      3605      3582 
dram[4]:      3574      3575      3492      3472      3377      3400      3394      3376      3521      3499      3561      3537      3480      3502      3609      3600 
dram[5]:      3604      3614      3451      3483      3362      3367      3385      3394      3488      3485      3532      3519      3471      3472      3612      3597 
dram[6]:      3605      3600      3468      3491      3354      3378      3367      3377      3496      3485      3552      3533      3477      3465      3587      3608 
dram[7]:      3590      3601      3497      3486      3393      3393      3383      3353      3504      3505      3557      3524      3465      3494      3610      3586 
dram[8]:      3613      3594      3489      3484      3355      3366      3388      3386      3510      3483      3555      3527      3492      3478      3595      3607 
dram[9]:      3590      3622      3463      3496      3358      3372      3365      3371      3498      3504      3525      3549      3481      3464      3601      3600 
dram[10]:      3615      3579      3490      3504      3367      3375      3376      3389      3512      3540      3536      3558      3494      3475      3580      3574 
total reads: 614982
bank skew: 3640/3349 = 1.09
chip skew: 55973/55776 = 1.00
average mf latency per bank:
dram[0]:        817       810       640       650       941       949       874       879       701       672       862       870       760       804       653       657
dram[1]:        823       847       638       657       936       918       863       908       694       687       853       815       809       789       675       689
dram[2]:        810       837       639       642       957       913       906       921       699       687       792       870       815       823       675       687
dram[3]:        842       838       657       649       890       943       891       881       667       676       847       838       823       836       694       690
dram[4]:        801       862       637       640       947       961       917       886       702       700       873       825       774       768       687       742
dram[5]:        822       804       651       631       936       967       925       852       668       694       849       802       817       757       657       692
dram[6]:        810       837       631       641       950       939       945       926       688       658       819       862       793       760       654       672
dram[7]:        832       849       649       641       938       954       926       949       678       673       799       773       759       806       669       709
dram[8]:        842       784       672       672       956       980       896       881       674       723       785       797       816       797       674       674
dram[9]:        784       818       653       652       962       948       900       858       701       684       834       812       787       804       743       681
dram[10]:        789       816       644       637       930       947       877       872       688       684       879       810       776       812       749       715
maximum mf latency per bank:
dram[0]:     235501    127184     63711     63730    247678    247651    247680    247633    170566     22050    235522    235518    127110    235502     36947     36930
dram[1]:     235519    235517     63722    134060    247658    247650    247618    247591    180151    170684    235504    123994    235505    235479    235492    235518
dram[2]:     127171    235510     63703     63731    247672    247652    247626    247677    170616    170524    123970    235511    170229    170228    156561    157606
dram[3]:     235497    235491    157277     63697    247681    247680    247587    247607     24872     24675    235510    235523    235523    235520    235529    235489
dram[4]:     127164    235498     63690     63721    247683    247711    247602    247612    170486    170492    235522    170389    127151    170233    235515    235510
dram[5]:     235523    127188    157272     63689    247698    247671    247600    247592    133929    170436    235525    235484    235519    170313     36882    235497
dram[6]:     127193    235522     63682     63684    247686    247674    247577    247600    170524     22049    235502    235502    235527    235506     36918     36944
dram[7]:     156451    235504    134051     63692    247652    247702    247625    247587    170479    170576    235510    123968    235485    235494     36927    235520
dram[8]:     235495    127203    157240    235501    247671    247695    247610    247660    170578    170718    235502    170364    235497    235497    235494    235494
dram[9]:     127192    235509     63738     63735    247678    247689    247650    247656    170600    170652    235511    235510    170104    235510    235512    156566
dram[10]:     127188    235459     63724     63736    247676    247632    247636    247628    134058    170624    180113    124031    235520    235501    235519    235519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11029792 n_act=31787 n_pre=31771 n_req=147925 n_rd=367808 n_write=180582 bw_util=0.09421
n_activity=1501736 dram_eff=0.7303
bk0: 23568a 11320515i bk1: 23768a 11301903i bk2: 23172a 11323068i bk3: 23348a 11309013i bk4: 22884a 11328151i bk5: 22764a 11322465i bk6: 22852a 11339147i bk7: 22892a 11328585i bk8: 22764a 11335522i bk9: 22836a 11321037i bk10: 22772a 11321072i bk11: 22712a 11315376i bk12: 22468a 11325829i bk13: 22240a 11318802i bk14: 23404a 11313192i bk15: 23364a 11310951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11029702 n_act=31821 n_pre=31805 n_req=147935 n_rd=368020 n_write=180392 bw_util=0.09421
n_activity=1500298 dram_eff=0.7311
bk0: 23760a 11317208i bk1: 23836a 11306810i bk2: 23216a 11315655i bk3: 23172a 11312044i bk4: 22872a 11323384i bk5: 22768a 11313104i bk6: 22836a 11338611i bk7: 22896a 11326787i bk8: 22868a 11333905i bk9: 22852a 11323846i bk10: 22612a 11315674i bk11: 22712a 11315739i bk12: 22268a 11329737i bk13: 22276a 11319075i bk14: 23548a 11316924i bk15: 23528a 11303394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11028692 n_act=32068 n_pre=32052 n_req=148038 n_rd=368276 n_write=180652 bw_util=0.0943
n_activity=1500798 dram_eff=0.7315
bk0: 23796a 11307406i bk1: 23668a 11311653i bk2: 23244a 11312213i bk3: 23336a 11304459i bk4: 22944a 11326007i bk5: 22828a 11313736i bk6: 22836a 11335169i bk7: 22744a 11325701i bk8: 22880a 11326326i bk9: 22776a 11327528i bk10: 22732a 11311744i bk11: 22808a 11311591i bk12: 22468a 11330420i bk13: 22420a 11315959i bk14: 23420a 11310028i bk15: 23376a 11308016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49993
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11030699 n_act=31856 n_pre=31840 n_req=147611 n_rd=367340 n_write=180005 bw_util=0.09403
n_activity=1500332 dram_eff=0.7296
bk0: 23668a 11324806i bk1: 23804a 11311839i bk2: 23104a 11322630i bk3: 23088a 11314740i bk4: 22668a 11326145i bk5: 22788a 11315658i bk6: 22816a 11335519i bk7: 22732a 11334513i bk8: 22800a 11337509i bk9: 22860a 11327376i bk10: 22580a 11321145i bk11: 22696a 11314694i bk12: 22408a 11327428i bk13: 22328a 11320185i bk14: 23480a 11313756i bk15: 23520a 11306804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11029085 n_act=32018 n_pre=32002 n_req=147982 n_rd=368052 n_write=180583 bw_util=0.09425
n_activity=1499436 dram_eff=0.7318
bk0: 23612a 11316161i bk1: 23748a 11313730i bk2: 23252a 11317681i bk3: 23084a 11308271i bk4: 22756a 11329631i bk5: 22900a 11311766i bk6: 22912a 11329809i bk7: 22808a 11325445i bk8: 22972a 11329396i bk9: 22760a 11330645i bk10: 22688a 11312552i bk11: 22728a 11313440i bk12: 22272a 11325279i bk13: 22404a 11315156i bk14: 23592a 11310600i bk15: 23564a 11305703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49579
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11029853 n_act=31955 n_pre=31939 n_req=147761 n_rd=367700 n_write=180293 bw_util=0.09414
n_activity=1502153 dram_eff=0.7296
bk0: 23852a 11316295i bk1: 23724a 11308248i bk2: 23144a 11320452i bk3: 23144a 11314598i bk4: 22860a 11332545i bk5: 22784a 11321508i bk6: 22808a 11339428i bk7: 22796a 11329934i bk8: 22756a 11338127i bk9: 22680a 11326207i bk10: 22676a 11318623i bk11: 22648a 11316537i bk12: 22360a 11332510i bk13: 22280a 11322013i bk14: 23616a 11311878i bk15: 23572a 11311418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46698
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11029979 n_act=31962 n_pre=31946 n_req=147723 n_rd=367520 n_write=180333 bw_util=0.09412
n_activity=1497408 dram_eff=0.7317
bk0: 23744a 11314345i bk1: 23628a 11308702i bk2: 23136a 11316145i bk3: 23188a 11304120i bk4: 22720a 11332864i bk5: 22772a 11312244i bk6: 22752a 11335803i bk7: 22860a 11330216i bk8: 22928a 11329117i bk9: 22736a 11324865i bk10: 22720a 11315682i bk11: 22668a 11311939i bk12: 22404a 11324402i bk13: 22244a 11318962i bk14: 23492a 11314892i bk15: 23528a 11306087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48433
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11028600 n_act=32187 n_pre=32171 n_req=147985 n_rd=368176 n_write=180606 bw_util=0.09428
n_activity=1503596 dram_eff=0.73
bk0: 23800a 11314562i bk1: 23736a 11310052i bk2: 23212a 11315865i bk3: 23292a 11305269i bk4: 22864a 11324368i bk5: 22800a 11318098i bk6: 22880a 11330457i bk7: 22772a 11330498i bk8: 22900a 11328980i bk9: 22820a 11324286i bk10: 22648a 11310321i bk11: 22576a 11314950i bk12: 22360a 11328691i bk13: 22472a 11317431i bk14: 23548a 11312242i bk15: 23496a 11310366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49762
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11028535 n_act=32062 n_pre=32046 n_req=148067 n_rd=368580 n_write=180517 bw_util=0.09433
n_activity=1504039 dram_eff=0.7302
bk0: 23756a 11314825i bk1: 23680a 11315344i bk2: 23316a 11320008i bk3: 23200a 11312584i bk4: 22812a 11329904i bk5: 22808a 11319959i bk6: 22920a 11334231i bk7: 22860a 11327178i bk8: 22956a 11326696i bk9: 22948a 11327294i bk10: 22704a 11313410i bk11: 22576a 11311437i bk12: 22404a 11325035i bk13: 22440a 11325323i bk14: 23508a 11314824i bk15: 23692a 11308686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48164
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11030029 n_act=31831 n_pre=31815 n_req=147804 n_rd=367780 n_write=180285 bw_util=0.09416
n_activity=1497943 dram_eff=0.7318
bk0: 23720a 11318635i bk1: 23732a 11310106i bk2: 23272a 11321356i bk3: 23248a 11306952i bk4: 22800a 11334373i bk5: 22836a 11319551i bk6: 22716a 11340200i bk7: 22792a 11329852i bk8: 22700a 11337499i bk9: 22876a 11329213i bk10: 22600a 11322133i bk11: 22684a 11311095i bk12: 22460a 11327924i bk13: 22340a 11322146i bk14: 23520a 11318982i bk15: 23484a 11305681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46852
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11641740 n_nop=11029511 n_act=31840 n_pre=31824 n_req=147981 n_rd=368068 n_write=180497 bw_util=0.09424
n_activity=1500362 dram_eff=0.7312
bk0: 23812a 11314321i bk1: 23560a 11314797i bk2: 23212a 11314860i bk3: 23156a 11304770i bk4: 22760a 11331534i bk5: 22820a 11321587i bk6: 22864a 11332453i bk7: 22884a 11328434i bk8: 22988a 11332113i bk9: 22964a 11320565i bk10: 22664a 11313017i bk11: 22696a 11306421i bk12: 22380a 11324470i bk13: 22368a 11320121i bk14: 23504a 11318001i bk15: 23436a 11312946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45971, Miss_rate = 0.286, Pending_hits = 74503, Reservation_fails = 136
L2_cache_bank[1]: Access = 160487, Miss = 45981, Miss_rate = 0.287, Pending_hits = 74443, Reservation_fails = 214
L2_cache_bank[2]: Access = 160351, Miss = 45995, Miss_rate = 0.287, Pending_hits = 74359, Reservation_fails = 191
L2_cache_bank[3]: Access = 160422, Miss = 46010, Miss_rate = 0.287, Pending_hits = 74374, Reservation_fails = 196
L2_cache_bank[4]: Access = 160565, Miss = 46080, Miss_rate = 0.287, Pending_hits = 74399, Reservation_fails = 164
L2_cache_bank[5]: Access = 160355, Miss = 45989, Miss_rate = 0.287, Pending_hits = 74394, Reservation_fails = 183
L2_cache_bank[6]: Access = 160090, Miss = 45881, Miss_rate = 0.287, Pending_hits = 74358, Reservation_fails = 192
L2_cache_bank[7]: Access = 160213, Miss = 45954, Miss_rate = 0.287, Pending_hits = 74435, Reservation_fails = 157
L2_cache_bank[8]: Access = 160401, Miss = 46014, Miss_rate = 0.287, Pending_hits = 74394, Reservation_fails = 211
L2_cache_bank[9]: Access = 160372, Miss = 45999, Miss_rate = 0.287, Pending_hits = 74350, Reservation_fails = 134
L2_cache_bank[10]: Access = 160417, Miss = 46018, Miss_rate = 0.287, Pending_hits = 74381, Reservation_fails = 176
L2_cache_bank[11]: Access = 160224, Miss = 45907, Miss_rate = 0.287, Pending_hits = 74351, Reservation_fails = 174
L2_cache_bank[12]: Access = 160224, Miss = 45974, Miss_rate = 0.287, Pending_hits = 74365, Reservation_fails = 189
L2_cache_bank[13]: Access = 160175, Miss = 45906, Miss_rate = 0.287, Pending_hits = 74352, Reservation_fails = 195
L2_cache_bank[14]: Access = 160538, Miss = 46053, Miss_rate = 0.287, Pending_hits = 74306, Reservation_fails = 229
L2_cache_bank[15]: Access = 160347, Miss = 45991, Miss_rate = 0.287, Pending_hits = 74387, Reservation_fails = 166
L2_cache_bank[16]: Access = 160602, Miss = 46094, Miss_rate = 0.287, Pending_hits = 74510, Reservation_fails = 155
L2_cache_bank[17]: Access = 160529, Miss = 46051, Miss_rate = 0.287, Pending_hits = 74483, Reservation_fails = 136
L2_cache_bank[18]: Access = 160260, Miss = 45947, Miss_rate = 0.287, Pending_hits = 74434, Reservation_fails = 145
L2_cache_bank[19]: Access = 160392, Miss = 45998, Miss_rate = 0.287, Pending_hits = 74482, Reservation_fails = 151
L2_cache_bank[20]: Access = 160526, Miss = 46046, Miss_rate = 0.287, Pending_hits = 74462, Reservation_fails = 161
L2_cache_bank[21]: Access = 160396, Miss = 45971, Miss_rate = 0.287, Pending_hits = 74474, Reservation_fails = 137
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011830
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1636996
L2_total_cache_reservation_fails = 3792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1514826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.42705
	minimum = 6
	maximum = 40
Network latency average = 8.24289
	minimum = 6
	maximum = 32
Slowest packet = 6822705
Flit latency average = 8.0546
	minimum = 6
	maximum = 31
Slowest flit = 13068086
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00187725
	minimum = 0.00159874 (at node 0)
	maximum = 0.00219056 (at node 44)
Accepted packet rate average = 0.00187725
	minimum = 0.00159874 (at node 0)
	maximum = 0.00219056 (at node 44)
Injected flit rate average = 0.00288993
	minimum = 0.00175221 (at node 0)
	maximum = 0.00432342 (at node 44)
Accepted flit rate average= 0.00288993
	minimum = 0.00229634 (at node 46)
	maximum = 0.00348798 (at node 18)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5063 (26 samples)
	minimum = 6 (26 samples)
	maximum = 86.9615 (26 samples)
Network latency average = 9.76297 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.5 (26 samples)
Flit latency average = 9.51566 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.5385 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.0513239 (26 samples)
	minimum = 0.0456053 (26 samples)
	maximum = 0.0584466 (26 samples)
Accepted packet rate average = 0.0513239 (26 samples)
	minimum = 0.0456053 (26 samples)
	maximum = 0.0584466 (26 samples)
Injected flit rate average = 0.0985342 (26 samples)
	minimum = 0.0713726 (26 samples)
	maximum = 0.132894 (26 samples)
Accepted flit rate average = 0.0985342 (26 samples)
	minimum = 0.091038 (26 samples)
	maximum = 0.104842 (26 samples)
Injected packet size average = 1.91985 (26 samples)
Accepted packet size average = 1.91985 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 32 sec (8312 sec)
gpgpu_simulation_rate = 69438 (inst/sec)
gpgpu_simulation_rate = 1493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47210
gpu_sim_insn = 23108742
gpu_ipc =     489.4883
gpu_tot_sim_cycle = 12679569
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      47.3423
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 344411
gpu_stall_icnt2sh    = 188817
partiton_reqs_in_parallel = 1038498
partiton_reqs_in_parallel_total    = 137587483
partiton_level_parallism =      21.9974
partiton_level_parallism_total  =      10.9330
partiton_reqs_in_parallel_util = 1038498
partiton_reqs_in_parallel_util_total    = 137587483
gpu_sim_cycle_parition_util = 47210
gpu_tot_sim_cycle_parition_util    = 6268907
partiton_level_parallism_util =      21.9974
partiton_level_parallism_util_total  =      21.9480
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     425.0804 GB/Sec
L2_BW_total  =      27.9583 GB/Sec
gpu_total_sim_rate=70150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
53335, 52293, 52825, 52257, 53014, 51996, 52467, 51342, 52090, 51201, 52102, 50890, 51757, 50451, 51489, 49755, 50711, 49353, 50412, 49300, 50085, 48942, 49964, 48824, 49120, 48578, 49475, 48549, 49184, 48276, 48891, 48014, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 436094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2993325	W0_Idle:235609065	W0_Scoreboard:79594596	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2249 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 357 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12679568 
mrq_lat_table:539704 	34942 	49035 	89474 	179604 	255758 	334132 	162032 	83038 	9927 	338 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2141283 	1426957 	147413 	12537 	1827 	1521 	3526 	2287 	924 	1119 	460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	64 	3215520 	317663 	19010 	5041 	110798 	42242 	16652 	944 	661 	1745 	1495 	3473 	2267 	924 	1119 	460 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1803953 	808375 	39876 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	365185 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2134 	774 	710 	767 	326 	123 	56 	30 	15 	15 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    405576    490886    405622    417751    517218    504087    429220    428861    431583    375271    470096    367826    472418    465873    429792    545866 
dram[1]:    375119    376059    406117    503852    417334    433216    403721    473404    380624    523429    404655    369194    417211    405151    499400    545816 
dram[2]:    373842    404987    510044    405692    425615    405165    384426    413781    370148    336749    406381    358727    465376    532358    379716    489688 
dram[3]:    404491    405200    369372    485265    405965    517283    408244    413739    375554    377890    368144    433314    405108    381002    405648    480261 
dram[4]:    421280    404351    483883    418188    675124    484053    256047    384009    375062    399682    363278    537789    484757    428465    406508    405394 
dram[5]:    676949    376307    405053    406370    502359    405629    427991    503339    484141    370661    370032    319501    448559    361457    485888    474153 
dram[6]:    406489    364297    406305    419658    484231    484223    317060    311022    374683    470186    364918    395620    471971    472275    430206    429508 
dram[7]:    356414    358872    406053    406342    484007    484244    382608    408553    367646    382910    405783    485707    405979    355527    428921    471986 
dram[8]:    384228    380981    404940    370333    405480    483747    428959    317716    382307    473366    405187    369373    406084    471902    545679    459921 
dram[9]:    356550    405623    405034    485414    416749    472172    315952    485236    374192    367524    316884    369125    473592    450007    251119    427862 
dram[10]:    496531    406245    356892    424283    418944    483956    382643    501963    405385    370919    373256    421244    406140    471982    404858    427862 
average row accesses per activate:
dram[0]:  4.890979  4.859924  4.406930  4.445138  4.413527  4.739961  4.796251  4.969898  4.341593  4.520862  4.280382  4.431971  4.634845  4.893110  4.339655  4.445623 
dram[1]:  4.607852  4.938499  4.380282  4.602969  4.349710  4.619591  4.878453  4.947742  4.361062  4.566853  4.322765  4.407258  4.701318  4.722957  4.241956  4.341485 
dram[2]:  4.574373  4.883911  4.321909  4.380931  4.536279  4.594787  4.763814  4.899444  4.324704  4.590739  4.190051  4.427224  4.697876  4.617619  4.179975  4.500224 
dram[3]:  5.011828  4.892190  4.380889  4.461677  4.470208  4.584550  4.771990  5.082588  4.450589  4.609631  4.342933  4.514679  4.504655  4.701703  4.174897  4.290940 
dram[4]:  4.685529  5.070787  4.230081  4.399464  4.426874  4.537279  4.734208  4.945038  4.297004  4.771137  4.335090  4.433333  4.533302  4.736483  4.165503  4.274261 
dram[5]:  4.760130  4.733860  4.270608  4.393697  4.377588  4.594017  4.737793  4.973886  4.472437  4.522443  4.229974  4.404504  4.549177  4.724560  4.209129  4.376999 
dram[6]:  4.722891  4.881788  4.254952  4.337997  4.539944  4.524521  4.896918  5.036232  4.306987  4.519151  4.224411  4.439476  4.605038  4.727362  4.336770  4.399132 
dram[7]:  4.683387  4.849048  4.234115  4.322314  4.468534  4.565870  4.806022  4.997935  4.352629  4.551501  4.297250  4.487626  4.673766  4.714770  4.224396  4.378519 
dram[8]:  4.665599  4.862679  4.268983  4.400089  4.457103  4.648752  4.754625  5.028394  4.291540  4.424977  4.300480  4.469648  4.561148  4.746086  4.252627  4.337746 
dram[9]:  4.793965  4.951919  4.223073  4.443898  4.458737  4.636407  4.973765  4.984576  4.476776  4.476342  4.309419  4.359859  4.518381  4.879858  4.318104  4.354867 
dram[10]:  4.696552  5.120000  4.269363  4.340472  4.558478  4.714355  4.862362  5.072283  4.259275  4.484425  4.316322  4.417710  4.626787  4.834249  4.266863  4.486197 
average row locality = 1738001/382798 = 4.540256
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6306      6351      6196      6238      6108      6087      6105      6115      6078      6102      6080      6072      6006      5952      6254      6238 
dram[1]:      6353      6367      6207      6195      6109      6091      6107      6120      6112      6099      6045      6062      5953      5952      6297      6289 
dram[2]:      6359      6321      6213      6235      6126      6094      6107      6076      6115      6087      6069      6084      6011      5986      6263      6248 
dram[3]:      6337      6360      6166      6181      6063      6099      6092      6076      6093      6112      6037      6068      5984      5963      6281      6277 
dram[4]:      6308      6344      6209      6166      6082      6113      6115      6102      6130      6083      6062      6070      5958      5991      6298      6291 
dram[5]:      6371      6338      6191      6185      6109      6081      6091      6090      6086      6059      6057      6045      5970      5956      6301      6298 
dram[6]:      6350      6318      6185      6202      6073      6087      6086      6112      6120      6077      6070      6060      5981      5936      6277      6290 
dram[7]:      6360      6340      6202      6217      6108      6097      6114      6086      6114      6099      6057      6034      5974      6011      6292      6281 
dram[8]:      6345      6328      6228      6194      6089      6096      6130      6108      6138      6123      6066      6032      5982      5994      6279      6323 
dram[9]:      6340      6340      6218      6206      6091      6104      6072      6088      6073      6111      6039      6065      5999      5973      6284      6271 
dram[10]:      6361      6302      6199      6190      6088      6104      6108      6116      6134      6140      6050      6069      5981      5981      6287      6268 
total reads: 1081496
bank skew: 6371/5936 = 1.07
chip skew: 98455/98189 = 1.00
number of total write accesses:
dram[0]:      3833      3884      3724      3728      3615      3592      3617      3626      3734      3758      3782      3798      3704      3707      3814      3818 
dram[1]:      3858      3831      3745      3729      3630      3624      3606      3632      3744      3738      3772      3775      3680      3697      3854      3831 
dram[2]:      3851      3818      3749      3736      3627      3601      3635      3620      3741      3728      3786      3771      3723      3711      3840      3810 
dram[3]:      3832      3850      3691      3715      3615      3634      3619      3586      3725      3748      3765      3774      3692      3699      3864      3811 
dram[4]:      3794      3828      3719      3680      3604      3624      3628      3615      3766      3736      3809      3772      3707      3733      3845      3839 
dram[5]:      3849      3854      3704      3714      3618      3594      3612      3624      3731      3714      3765      3733      3697      3701      3843      3826 
dram[6]:      3842      3841      3695      3719      3588      3600      3605      3618      3743      3716      3794      3769      3708      3670      3819      3850 
dram[7]:      3817      3843      3727      3720      3620      3642      3623      3595      3736      3755      3788      3758      3682      3725      3855      3829 
dram[8]:      3854      3835      3723      3715      3574      3592      3636      3632      3754      3727      3795      3761      3715      3707      3838      3836 
dram[9]:      3828      3856      3702      3735      3580      3600      3597      3607      3758      3728      3752      3797      3711      3694      3829      3841 
dram[10]:      3854      3810      3723      3741      3617      3617      3607      3638      3739      3793      3761      3810      3726      3702      3834      3808 
total reads: 656506
bank skew: 3884/3574 = 1.09
chip skew: 59780/59577 = 1.00
average mf latency per bank:
dram[0]:        796       789       632       640       911       920       847       853       686       660       837       845       745       788       644       647
dram[1]:        801       825       629       648       906       890       840       881       679       674       828       795       792       771       662       677
dram[2]:        788       815       628       632       927       886       878       894       687       674       771       846       796       802       662       675
dram[3]:        819       816       648       641       865       916       868       857       656       665       822       816       803       817       680       679
dram[4]:        781       838       629       630       916       930       889       859       687       687       847       804       756       751       673       725
dram[5]:        800       783       639       621       905       937       897       829       654       681       824       783       797       741       646       679
dram[6]:        788       814       622       634       920       910       915       896       673       648       796       839       775       745       644       660
dram[7]:        810       827       638       631       908       923       898       918       664       660       777       755       746       788       657       695
dram[8]:        819       766       660       659       926       949       871       855       660       707       765       776       796       779       661       662
dram[9]:        763       796       641       641       932       917       872       835       685       672       812       790       768       784       727       668
dram[10]:        770       795       635       626       899       916       852       848       675       670       854       789       758       793       733       701
maximum mf latency per bank:
dram[0]:     235501    127184     63711     63730    247678    247651    247680    247633    170566     22050    235522    235518    127110    235502     36947     36930
dram[1]:     235519    235517     63722    134060    247658    247650    247618    247591    180151    170684    235504    123994    235505    235479    235492    235518
dram[2]:     127171    235510     63703     63731    247672    247652    247626    247677    170616    170524    123970    235511    170229    170228    156561    157606
dram[3]:     235497    235491    157277     63697    247681    247680    247587    247607     24872     24675    235510    235523    235523    235520    235529    235489
dram[4]:     127164    235498     63690     63721    247683    247711    247602    247612    170486    170492    235522    170389    127151    170233    235515    235510
dram[5]:     235523    127188    157272     63689    247698    247671    247600    247592    133929    170436    235525    235484    235519    170313     36882    235497
dram[6]:     127193    235522     63682     63684    247686    247674    247577    247600    170524     22049    235502    235502    235527    235506     36918     36944
dram[7]:     156451    235504    134051     63692    247652    247702    247625    247587    170479    170576    235510    123968    235485    235494     36927    235520
dram[8]:     235495    127203    157240    235501    247671    247695    247610    247660    170578    170718    235502    170364    235497    235497    235494    235494
dram[9]:     127192    235509     63738     63735    247678    247689    247650    247656    170600    170652    235511    235510    170104    235510    235512    156566
dram[10]:     127188    235459     63724     63736    247676    247632    247636    247628    134058    170624    180113    124031    235520    235501    235519    235519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11073593 n_act=34528 n_pre=34512 n_req=158022 n_rd=393152 n_write=193616 bw_util=0.1001
n_activity=1588084 dram_eff=0.739
bk0: 25224a 11371088i bk1: 25404a 11353803i bk2: 24784a 11376838i bk3: 24952a 11362622i bk4: 24432a 11379166i bk5: 24348a 11373510i bk6: 24420a 11390398i bk7: 24460a 11383459i bk8: 24312a 11389062i bk9: 24408a 11375285i bk10: 24320a 11375551i bk11: 24288a 11368348i bk12: 24024a 11381916i bk13: 23808a 11371953i bk14: 25016a 11364040i bk15: 24952a 11363371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11072877 n_act=34746 n_pre=34730 n_req=158104 n_rd=393432 n_write=193616 bw_util=0.1001
n_activity=1586746 dram_eff=0.7399
bk0: 25412a 11367709i bk1: 25468a 11359685i bk2: 24828a 11367872i bk3: 24780a 11366104i bk4: 24436a 11376147i bk5: 24364a 11362687i bk6: 24428a 11390764i bk7: 24480a 11379867i bk8: 24448a 11385101i bk9: 24396a 11377662i bk10: 24180a 11369274i bk11: 24248a 11368822i bk12: 23812a 11385624i bk13: 23808a 11374017i bk14: 25188a 11367016i bk15: 25156a 11353174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11072037 n_act=34992 n_pre=34976 n_req=158141 n_rd=393576 n_write=193820 bw_util=0.1002
n_activity=1587432 dram_eff=0.7401
bk0: 25436a 11360065i bk1: 25284a 11363473i bk2: 24852a 11365995i bk3: 24940a 11359002i bk4: 24504a 11379945i bk5: 24376a 11365836i bk6: 24428a 11386713i bk7: 24304a 11377724i bk8: 24460a 11377172i bk9: 24348a 11377228i bk10: 24276a 11365931i bk11: 24336a 11366561i bk12: 24044a 11385311i bk13: 23944a 11371186i bk14: 25052a 11358867i bk15: 24992a 11358826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60813
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11074235 n_act=34574 n_pre=34558 n_req=157809 n_rd=392756 n_write=193278 bw_util=0.09993
n_activity=1586906 dram_eff=0.7386
bk0: 25348a 11378438i bk1: 25440a 11362368i bk2: 24664a 11375234i bk3: 24724a 11364908i bk4: 24252a 11376842i bk5: 24396a 11364389i bk6: 24368a 11387954i bk7: 24304a 11387086i bk8: 24372a 11388362i bk9: 24448a 11376285i bk10: 24148a 11373232i bk11: 24272a 11367534i bk12: 23936a 11381175i bk13: 23852a 11373353i bk14: 25124a 11361358i bk15: 25108a 11359042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11072696 n_act=34952 n_pre=34936 n_req=158021 n_rd=393288 n_write=193529 bw_util=0.1001
n_activity=1585879 dram_eff=0.7401
bk0: 25232a 11369985i bk1: 25376a 11367271i bk2: 24836a 11372707i bk3: 24664a 11363099i bk4: 24328a 11384410i bk5: 24452a 11366359i bk6: 24460a 11384116i bk7: 24408a 11380025i bk8: 24520a 11383333i bk9: 24332a 11384449i bk10: 24248a 11366072i bk11: 24280a 11368427i bk12: 23832a 11381037i bk13: 23964a 11371013i bk14: 25192a 11363292i bk15: 25164a 11357786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11073215 n_act=34989 n_pre=34973 n_req=157807 n_rd=392912 n_write=193312 bw_util=0.09996
n_activity=1588540 dram_eff=0.7381
bk0: 25484a 11371248i bk1: 25352a 11362006i bk2: 24764a 11373794i bk3: 24740a 11369923i bk4: 24436a 11384595i bk5: 24324a 11373434i bk6: 24364a 11393823i bk7: 24360a 11383195i bk8: 24344a 11392926i bk9: 24236a 11379274i bk10: 24228a 11374834i bk11: 24180a 11374064i bk12: 23880a 11389927i bk13: 23824a 11379153i bk14: 25204a 11366117i bk15: 25192a 11364825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11073671 n_act=34803 n_pre=34787 n_req=157801 n_rd=392896 n_write=193244 bw_util=0.09994
n_activity=1583855 dram_eff=0.7401
bk0: 25400a 11368667i bk1: 25272a 11362371i bk2: 24740a 11370666i bk3: 24808a 11357465i bk4: 24292a 11383901i bk5: 24348a 11364461i bk6: 24344a 11391365i bk7: 24448a 11385295i bk8: 24480a 11381842i bk9: 24308a 11378185i bk10: 24280a 11369941i bk11: 24240a 11366620i bk12: 23924a 11379753i bk13: 23744a 11376278i bk14: 25108a 11369126i bk15: 25160a 11356948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5933
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11072408 n_act=34933 n_pre=34917 n_req=158101 n_rd=393544 n_write=193599 bw_util=0.1001
n_activity=1590039 dram_eff=0.7385
bk0: 25440a 11369997i bk1: 25360a 11362711i bk2: 24808a 11371062i bk3: 24868a 11357987i bk4: 24432a 11376834i bk5: 24388a 11369266i bk6: 24456a 11382962i bk7: 24344a 11381305i bk8: 24456a 11384197i bk9: 24396a 11377271i bk10: 24228a 11366694i bk11: 24136a 11370209i bk12: 23896a 11384266i bk13: 24044a 11372429i bk14: 25168a 11363365i bk15: 25124a 11361990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11071857 n_act=35008 n_pre=34992 n_req=158149 n_rd=393820 n_write=193724 bw_util=0.1002
n_activity=1590568 dram_eff=0.7388
bk0: 25380a 11369100i bk1: 25312a 11367175i bk2: 24912a 11373617i bk3: 24776a 11366195i bk4: 24356a 11386258i bk5: 24384a 11372082i bk6: 24520a 11385731i bk7: 24432a 11379371i bk8: 24552a 11378585i bk9: 24492a 11378753i bk10: 24264a 11367306i bk11: 24128a 11363464i bk12: 23928a 11382727i bk13: 23976a 11379222i bk14: 25116a 11365880i bk15: 25292a 11361260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58508
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11073780 n_act=34639 n_pre=34623 n_req=157889 n_rd=393096 n_write=193263 bw_util=0.09998
n_activity=1584385 dram_eff=0.7402
bk0: 25360a 11372680i bk1: 25360a 11364330i bk2: 24872a 11376597i bk3: 24824a 11360099i bk4: 24364a 11389075i bk5: 24416a 11371439i bk6: 24288a 11393977i bk7: 24352a 11385664i bk8: 24292a 11387410i bk9: 24444a 11381429i bk10: 24156a 11377953i bk11: 24260a 11364081i bk12: 23996a 11382909i bk13: 23892a 11377201i bk14: 25136a 11372868i bk15: 25084a 11358894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7ff21469e630 :  mf: uid=36652656, sid01:w07, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (12679568), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11729401 n_nop=11073027 n_act=34635 n_pre=34619 n_req=158158 n_rd=393511 n_write=193609 bw_util=0.1001
n_activity=1586977 dram_eff=0.7399
bk0: 25444a 11367979i bk1: 25208a 11369087i bk2: 24796a 11370764i bk3: 24760a 11359648i bk4: 24352a 11383930i bk5: 24416a 11371662i bk6: 24432a 11386072i bk7: 24464a 11379515i bk8: 24536a 11385057i bk9: 24560a 11369147i bk10: 24200a 11369473i bk11: 24275a 11359661i bk12: 23924a 11378869i bk13: 23924a 11375786i bk14: 25148a 11366508i bk15: 25072a 11362723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49133, Miss_rate = 0.289, Pending_hits = 77522, Reservation_fails = 136
L2_cache_bank[1]: Access = 170104, Miss = 49155, Miss_rate = 0.289, Pending_hits = 77478, Reservation_fails = 216
L2_cache_bank[2]: Access = 169993, Miss = 49183, Miss_rate = 0.289, Pending_hits = 77426, Reservation_fails = 196
L2_cache_bank[3]: Access = 170014, Miss = 49175, Miss_rate = 0.289, Pending_hits = 77414, Reservation_fails = 197
L2_cache_bank[4]: Access = 170194, Miss = 49263, Miss_rate = 0.289, Pending_hits = 77432, Reservation_fails = 166
L2_cache_bank[5]: Access = 169957, Miss = 49131, Miss_rate = 0.289, Pending_hits = 77416, Reservation_fails = 186
L2_cache_bank[6]: Access = 169739, Miss = 49053, Miss_rate = 0.289, Pending_hits = 77381, Reservation_fails = 196
L2_cache_bank[7]: Access = 169897, Miss = 49136, Miss_rate = 0.289, Pending_hits = 77481, Reservation_fails = 161
L2_cache_bank[8]: Access = 169982, Miss = 49162, Miss_rate = 0.289, Pending_hits = 77410, Reservation_fails = 212
L2_cache_bank[9]: Access = 169982, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77393, Reservation_fails = 135
L2_cache_bank[10]: Access = 170027, Miss = 49176, Miss_rate = 0.289, Pending_hits = 77425, Reservation_fails = 176
L2_cache_bank[11]: Access = 169798, Miss = 49052, Miss_rate = 0.289, Pending_hits = 77393, Reservation_fails = 176
L2_cache_bank[12]: Access = 169853, Miss = 49142, Miss_rate = 0.289, Pending_hits = 77395, Reservation_fails = 192
L2_cache_bank[13]: Access = 169775, Miss = 49082, Miss_rate = 0.289, Pending_hits = 77385, Reservation_fails = 197
L2_cache_bank[14]: Access = 170139, Miss = 49221, Miss_rate = 0.289, Pending_hits = 77334, Reservation_fails = 230
L2_cache_bank[15]: Access = 170008, Miss = 49165, Miss_rate = 0.289, Pending_hits = 77436, Reservation_fails = 172
L2_cache_bank[16]: Access = 170229, Miss = 49257, Miss_rate = 0.289, Pending_hits = 77543, Reservation_fails = 156
L2_cache_bank[17]: Access = 170135, Miss = 49198, Miss_rate = 0.289, Pending_hits = 77519, Reservation_fails = 138
L2_cache_bank[18]: Access = 169899, Miss = 49116, Miss_rate = 0.289, Pending_hits = 77475, Reservation_fails = 146
L2_cache_bank[19]: Access = 170021, Miss = 49158, Miss_rate = 0.289, Pending_hits = 77532, Reservation_fails = 152
L2_cache_bank[20]: Access = 170174, Miss = 49208, Miss_rate = 0.289, Pending_hits = 77501, Reservation_fails = 162
L2_cache_bank[21]: Access = 170048, Miss = 49170, Miss_rate = 0.289, Pending_hits = 77546, Reservation_fails = 140
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081496
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1703837
L2_total_cache_reservation_fails = 3838
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1579375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3836
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0223
	minimum = 6
	maximum = 72
Network latency average = 9.44283
	minimum = 6
	maximum = 69
Slowest packet = 7362036
Flit latency average = 8.6355
	minimum = 6
	maximum = 67
Slowest flit = 13693590
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0896965
	minimum = 0.0793599 (at node 6)
	maximum = 0.102565 (at node 35)
Accepted packet rate average = 0.0896965
	minimum = 0.0793599 (at node 6)
	maximum = 0.102565 (at node 35)
Injected flit rate average = 0.176241
	minimum = 0.134275 (at node 6)
	maximum = 0.228728 (at node 35)
Accepted flit rate average= 0.176241
	minimum = 0.171376 (at node 39)
	maximum = 0.181618 (at node 27)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4883 (27 samples)
	minimum = 6 (27 samples)
	maximum = 86.4074 (27 samples)
Network latency average = 9.75111 (27 samples)
	minimum = 6 (27 samples)
	maximum = 78.1481 (27 samples)
Flit latency average = 9.48306 (27 samples)
	minimum = 6 (27 samples)
	maximum = 77.1481 (27 samples)
Fragmentation average = 0.0194639 (27 samples)
	minimum = 0 (27 samples)
	maximum = 22.6296 (27 samples)
Injected packet rate average = 0.0527452 (27 samples)
	minimum = 0.0468555 (27 samples)
	maximum = 0.0600807 (27 samples)
Accepted packet rate average = 0.0527452 (27 samples)
	minimum = 0.0468555 (27 samples)
	maximum = 0.0600807 (27 samples)
Injected flit rate average = 0.101412 (27 samples)
	minimum = 0.0737023 (27 samples)
	maximum = 0.136443 (27 samples)
Accepted flit rate average = 0.101412 (27 samples)
	minimum = 0.0940135 (27 samples)
	maximum = 0.107686 (27 samples)
Injected packet size average = 1.92268 (27 samples)
Accepted packet size average = 1.92268 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 37 sec (8557 sec)
gpgpu_simulation_rate = 70150 (inst/sec)
gpgpu_simulation_rate = 1481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 1970353
gpu_sim_insn = 21380248
gpu_ipc =      10.8510
gpu_tot_sim_cycle = 14872072
gpu_tot_sim_insn = 621660786
gpu_tot_ipc =      41.8006
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 344438
gpu_stall_icnt2sh    = 190006
partiton_reqs_in_parallel = 43347739
partiton_reqs_in_parallel_total    = 138625981
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2359
partiton_reqs_in_parallel_util = 43347739
partiton_reqs_in_parallel_util_total    = 138625981
gpu_sim_cycle_parition_util = 1970353
gpu_tot_sim_cycle_parition_util    = 6316117
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9603
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740078
L2_BW  =       7.9684 GB/Sec
L2_BW_total  =      24.8923 GB/Sec
gpu_total_sim_rate=60326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698207
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698207
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
55706, 54535, 55066, 54599, 55255, 54411, 54688, 53642, 54328, 53489, 54539, 53145, 54050, 52641, 53840, 51929, 53016, 51630, 52722, 51570, 52479, 50956, 52191, 50690, 51399, 50631, 51765, 50966, 51138, 50506, 51039, 50125, 
gpgpu_n_tot_thrd_icount = 1333644448
gpgpu_n_tot_w_icount = 41676389
gpgpu_n_stall_shd_mem = 437947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810298
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136710
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3130223	W0_Idle:267405595	W0_Scoreboard:156377208	W1:941237	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 250061 
averagemflatency = 404 
max_icnt2mem_latency = 249801 
max_icnt2sh_latency = 14869718 
mrq_lat_table:585046 	36645 	51180 	93534 	190191 	261912 	336330 	162251 	83040 	9927 	338 	17 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2235952 	1494420 	147495 	12554 	1915 	1605 	3747 	2713 	2457 	2146 	495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	69 	3354112 	319009 	19010 	5041 	133038 	42242 	16673 	959 	676 	1833 	1583 	3688 	2786 	2379 	2130 	495 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1932023 	837949 	40319 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	372743 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2369 	806 	720 	781 	337 	131 	71 	48 	36 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    405576    490886    405622    417751    517218    504087    429220    428861    431583    375271    470096    367826    472418    465873    429792    545866 
dram[1]:    375119    376059    406117    503852    417334    433216    403721    473404    380624    523429    404655    369194    417211    405151    499400    545816 
dram[2]:    373842    404987    510044    405692    425615    405165    384426    413781    370148    336749    406381    358727    465376    532358    379716    489688 
dram[3]:    404491    405200    369372    485265    405965    517283    408244    413739    375554    377890    368144    433314    405108    381002    405648    480261 
dram[4]:    421280    404351    483883    418188    675124    484053    256047    384009    375062    399682    363278    537789    484757    428465    406508    405394 
dram[5]:    676949    376307    405053    406370    502359    405629    427991    503339    484141    370661    370032    319501    448559    361457    485888    474153 
dram[6]:    406489    364297    406305    419658    484231    484223    317060    311022    374683    470186    364918    395620    471971    472275    430206    429508 
dram[7]:    356414    358872    406053    406342    484007    484244    382608    408553    367646    382910    405783    485707    405979    355527    428921    471986 
dram[8]:    384228    380981    404940    370333    405480    483747    428959    317716    382307    473366    405187    369373    406084    471902    545679    459921 
dram[9]:    356550    405623    405034    485414    416749    472172    315952    485236    374192    367524    316884    369125    473592    450007    251119    427862 
dram[10]:    496531    406245    356892    424283    418944    483956    382643    501963    405385    370919    373256    421244    406140    471982    404858    427862 
average row accesses per activate:
dram[0]:  4.412944  4.403965  4.021781  4.038162  4.005529  4.309473  4.321109  4.459103  3.929448  4.123944  3.872707  4.041601  4.195940  4.468123  3.979833  3.997716 
dram[1]:  4.186074  4.440536  3.988063  4.191134  3.962139  4.196013  4.448306  4.480124  3.956154  4.180295  3.971240  4.013328  4.251588  4.295250  3.862824  3.909326 
dram[2]:  4.159358  4.381388  3.963345  3.996920  4.090909  4.150082  4.314650  4.445815  3.967904  4.168773  3.898551  4.027832  4.233333  4.191542  3.818379  4.094716 
dram[3]:  4.447192  4.398760  3.966500  4.085680  4.077639  4.152932  4.311942  4.593593  4.070148  4.168831  3.975136  4.131154  4.077326  4.251580  3.793833  3.926009 
dram[4]:  4.247173  4.526721  3.887006  4.029077  4.037615  4.148466  4.289818  4.462014  3.937071  4.264033  4.016863  4.031877  4.092495  4.244045  3.840685  3.892818 
dram[5]:  4.243050  4.258116  3.884876  4.021883  4.009913  4.190496  4.338634  4.579354  4.102327  4.088613  3.891676  3.996868  4.146502  4.305092  3.859284  4.001519 
dram[6]:  4.314332  4.371546  3.910823  3.966936  4.117743  4.096303  4.367514  4.547619  3.963264  4.088907  3.891164  4.057494  4.150000  4.296902  3.946108  4.043745 
dram[7]:  4.242691  4.303312  3.859060  3.973846  4.076118  4.179530  4.383716  4.483541  3.953444  4.114846  3.915145  4.069721  4.254769  4.247074  3.872434  3.955039 
dram[8]:  4.229482  4.357055  3.901917  4.040376  4.065753  4.205331  4.299030  4.512877  3.924306  4.024343  3.941312  4.097905  4.168729  4.278224  3.883738  3.924500 
dram[9]:  4.325041  4.423461  3.866542  4.071429  4.039153  4.240437  4.507175  4.477837  4.119710  4.074045  3.952732  4.037915  4.118175  4.383609  3.948315  3.957207 
dram[10]:  4.305725  4.574219  3.886004  3.937050  4.146311  4.310051  4.369715  4.584803  3.932360  4.091954  3.964216  4.008540  4.211402  4.357235  3.894873  4.088143 
average row locality = 1810412/438600 = 4.127707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6597      6647      6483      6514      6401      6359      6392      6396      6393      6377      6414      6379      6288      6198      6514      6545 
dram[1]:      6647      6639      6484      6464      6402      6369      6393      6399      6411      6376      6326      6340      6234      6226      6587      6583 
dram[2]:      6639      6601      6513      6512      6418      6369      6412      6363      6402      6384      6327      6377      6299      6274      6573      6518 
dram[3]:      6629      6657      6481      6467      6352      6378      6400      6346      6370      6402      6338      6342      6291      6261      6581      6564 
dram[4]:      6584      6629      6486      6449      6372      6407      6418      6377      6429      6397      6330      6348      6242      6284      6566      6596 
dram[5]:      6685      6632      6492      6454      6382      6354      6378      6347      6380      6351      6351      6343      6254      6235      6588      6587 
dram[6]:      6632      6609      6450      6483      6368      6360      6393      6395      6393      6368      6347      6341      6279      6200      6582      6563 
dram[7]:      6646      6658      6493      6491      6380      6373      6393      6369      6415      6397      6358      6323      6234      6298      6575      6586 
dram[8]:      6630      6624      6533      6475      6385      6378      6426      6407      6439      6411      6349      6295      6268      6278      6585      6622 
dram[9]:      6635      6642      6506      6465      6397      6372      6342      6376      6347      6378      6324      6325      6276      6245      6582      6577 
dram[10]:      6633      6591      6475      6505      6380      6389      6405      6389      6389      6416      6318      6385      6266      6260      6586      6546 
total reads: 1131923
bank skew: 6685/6198 = 1.08
chip skew: 103105/102763 = 1.00
number of total write accesses:
dram[0]:      3972      4015      3857      3856      3741      3695      3741      3744      3855      3871      3930      3919      3841      3824      3945      3957 
dram[1]:      3994      3965      3873      3842      3749      3735      3718      3744      3875      3849      3892      3898      3804      3812      4001      3980 
dram[2]:      3984      3945      3867      3868      3752      3724      3749      3729      3859      3842      3895      3898      3861      3836      3981      3944 
dram[3]:      3982      3988      3820      3833      3732      3751      3746      3691      3842      3870      3894      3895      3833      3828      4000      3942 
dram[4]:      3932      3959      3834      3805      3718      3736      3736      3725      3894      3858      3913      3897      3846      3872      3969      3973 
dram[5]:      3999      3992      3834      3838      3731      3699      3718      3723      3843      3846      3888      3865      3822      3826      3971      3953 
dram[6]:      3964      3992      3812      3835      3704      3721      3744      3728      3856      3842      3914      3892      3847      3786      3962      3975 
dram[7]:      3948      3997      3857      3841      3741      3754      3729      3710      3860      3886      3931      3892      3803      3861      3989      3970 
dram[8]:      3986      3968      3850      3832      3694      3719      3767      3756      3878      3839      3926      3876      3837      3840      3971      3982 
dram[9]:      3970      3992      3837      3852      3713      3716      3709      3726      3874      3856      3878      3899      3830      3811      3960      3965 
dram[10]:      3972      3948      3854      3877      3737      3731      3724      3748      3843      3908      3874      3941      3854      3827      3973      3936 
total reads: 678489
bank skew: 4015/3691 = 1.09
chip skew: 61769/61548 = 1.00
average mf latency per bank:
dram[0]:        920       907       806       725      1040      1057       939       949       782       742       895       881       836       830       747       792
dram[1]:        985       960       762       751      1030      1009       958      1053       727       721       863       843       940       872       785       735
dram[2]:        926       924       753       831      1051       999      1014       988       752       773       820       898       904       892       795       742
dram[3]:        975       952       853       837       974      1037       937       951       763       735       874       836       897       872       796       832
dram[4]:        898       933       730       842      1079      1081      1011       950       751       729       919       844       884       848       775       797
dram[5]:        976       916       766       743      1032      1027      1011       941       720       756       855       844       866       892       761       842
dram[6]:        888       982       758       824      1046      1013      1032      1087       733       706       852       870       874       809       754       770
dram[7]:        977       974       804       753       997      1042      1002      1034       741       713       807       793       802       952       728       841
dram[8]:        970       869       812       842      1050      1058       923       989       713       755       790       806       924       882       775       728
dram[9]:        843       908       755       761      1119       993       987       940       759       701       853       833       857       888       843       773
dram[10]:        939       873       719       831      1019      1072       993       930       721       727       884       846       899       888       829       781
maximum mf latency per bank:
dram[0]:     235501    127602    127657    128186    247678    247651    247680    247633    170566    127640    235522    235518    127889    235502    127755    127667
dram[1]:     242903    235517    128146    134060    247658    247650    247618    247591    180151    170684    235504    123994    235505    235479    235492    235518
dram[2]:     127574    235510    128193    128210    247672    247652    247626    247677    170616    170524    123970    235511    170229    170228    156561    157606
dram[3]:     235497    242914    157277    128316    247681    247680    247587    247607    127676    127649    235510    235523    235523    235520    235529    235489
dram[4]:     127613    235498    125053    128197    247683    247711    247602    247612    170486    170492    235522    170389    127898    170233    235515    235510
dram[5]:     242887    127188    157272    128290    247698    247671    247600    247592    133929    170436    235525    235484    235519    250061    127633    235497
dram[6]:     127193    242898    127310    128209    247686    247674    247577    247600    170524    127683    235502    235502    235527    235506    127773    127729
dram[7]:     156451    235504    134051    128283    247652    247702    247625    247587    170479    170576    235510    123968    235485    250016    127515    235520
dram[8]:     242885    127614    157240    235501    247671    247695    247610    247660    170578    170718    235502    170364    235497    235497    235494    235494
dram[9]:     127192    235509    128200    127328    247678    247689    247650    247656    170600    170652    235511    235510    170104    235510    235512    156566
dram[10]:     127585    235459    127979    128267    247676    247632    247636    247628    134058    170624    180113    124031    235520    235501    235519    235519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14695424 n_act=39664 n_pre=39648 n_req=164660 n_rd=411588 n_write=201732 bw_util=0.07971
n_activity=1689953 dram_eff=0.7258
bk0: 26388a 15010979i bk1: 26588a 14994485i bk2: 25932a 15017427i bk3: 26056a 15003101i bk4: 25604a 15020536i bk5: 25436a 15016557i bk6: 25568a 15031701i bk7: 25584a 15025165i bk8: 25572a 15028680i bk9: 25508a 15016287i bk10: 25656a 15013479i bk11: 25516a 15009508i bk12: 25152a 15022977i bk13: 24792a 15015139i bk14: 26056a 15005509i bk15: 26180a 15002521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14695388 n_act=39804 n_pre=39788 n_req=164611 n_rd=411520 n_write=201556 bw_util=0.07968
n_activity=1687953 dram_eff=0.7264
bk0: 26588a 15007781i bk1: 26556a 15000330i bk2: 25936a 15008479i bk3: 25856a 15007608i bk4: 25608a 15017352i bk5: 25476a 15004545i bk6: 25572a 15034018i bk7: 25596a 15022764i bk8: 25644a 15025755i bk9: 25504a 15019730i bk10: 25304a 15011362i bk11: 25360a 15010005i bk12: 24936a 15026890i bk13: 24904a 15016759i bk14: 26348a 15005768i bk15: 26332a 14992387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23702
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14694254 n_act=40063 n_pre=40047 n_req=164715 n_rd=411924 n_write=201768 bw_util=0.07976
n_activity=1688970 dram_eff=0.7267
bk0: 26556a 15000045i bk1: 26404a 15003161i bk2: 26052a 15006841i bk3: 26048a 14999456i bk4: 25672a 15019654i bk5: 25476a 15006549i bk6: 25648a 15028253i bk7: 25452a 15020239i bk8: 25608a 15018084i bk9: 25536a 15017633i bk10: 25308a 15009726i bk11: 25508a 15006967i bk12: 25196a 15025587i bk13: 25096a 15011702i bk14: 26292a 14997756i bk15: 26072a 14999459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14695810 n_act=39720 n_pre=39704 n_req=164506 n_rd=411436 n_write=201386 bw_util=0.07965
n_activity=1688825 dram_eff=0.7257
bk0: 26516a 15016678i bk1: 26628a 15001795i bk2: 25924a 15014863i bk3: 25868a 15005666i bk4: 25408a 15018694i bk5: 25512a 15005455i bk6: 25600a 15028610i bk7: 25384a 15029334i bk8: 25480a 15030679i bk9: 25608a 15017646i bk10: 25352a 15013257i bk11: 25368a 15009213i bk12: 25164a 15020691i bk13: 25044a 15013903i bk14: 26324a 14999599i bk15: 26256a 14998895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25908
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14694967 n_act=40024 n_pre=40008 n_req=164581 n_rd=411656 n_write=201401 bw_util=0.07968
n_activity=1687758 dram_eff=0.7265
bk0: 26336a 15011028i bk1: 26516a 15007671i bk2: 25944a 15014774i bk3: 25796a 15005219i bk4: 25488a 15026466i bk5: 25628a 15008368i bk6: 25672a 15026477i bk7: 25508a 15023642i bk8: 25716a 15024401i bk9: 25588a 15024968i bk10: 25320a 15009710i bk11: 25392a 15009284i bk12: 24968a 15021632i bk13: 25136a 15011911i bk14: 26264a 15004909i bk15: 26384a 14997485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14695662 n_act=39985 n_pre=39969 n_req=164361 n_rd=411252 n_write=201188 bw_util=0.0796
n_activity=1690269 dram_eff=0.7247
bk0: 26740a 15009267i bk1: 26528a 15001600i bk2: 25968a 15013881i bk3: 25816a 15011080i bk4: 25528a 15026520i bk5: 25416a 15015781i bk6: 25512a 15037594i bk7: 25388a 15027623i bk8: 25520a 15035353i bk9: 25404a 15019567i bk10: 25404a 15015871i bk11: 25372a 15014411i bk12: 25016a 15030872i bk13: 24940a 15020711i bk14: 26352a 15006381i bk15: 26348a 15004895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19691
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14696100 n_act=39844 n_pre=39828 n_req=164337 n_rd=411052 n_write=201232 bw_util=0.07958
n_activity=1684391 dram_eff=0.727
bk0: 26528a 15010360i bk1: 26436a 15002182i bk2: 25800a 15012681i bk3: 25932a 14998540i bk4: 25472a 15025155i bk5: 25440a 15006281i bk6: 25572a 15031227i bk7: 25580a 15027128i bk8: 25572a 15024217i bk9: 25472a 15018971i bk10: 25388a 15011829i bk11: 25364a 15008528i bk12: 25116a 15019781i bk13: 24800a 15018600i bk14: 26328a 15008501i bk15: 26252a 14997866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14694097 n_act=40102 n_pre=40086 n_req=164758 n_rd=411956 n_write=201815 bw_util=0.07977
n_activity=1691833 dram_eff=0.7256
bk0: 26584a 15010160i bk1: 26632a 15000674i bk2: 25972a 15011654i bk3: 25964a 14999194i bk4: 25520a 15018636i bk5: 25492a 15011992i bk6: 25572a 15026141i bk7: 25476a 15022941i bk8: 25660a 15025176i bk9: 25588a 15017781i bk10: 25432a 15007010i bk11: 25292a 15010246i bk12: 24936a 15027198i bk13: 25192a 15013288i bk14: 26300a 15003778i bk15: 26344a 15000790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23629
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14693560 n_act=40130 n_pre=40114 n_req=164826 n_rd=412420 n_write=201832 bw_util=0.07983
n_activity=1691695 dram_eff=0.7262
bk0: 26520a 15009103i bk1: 26496a 15006973i bk2: 26132a 15013851i bk3: 25900a 15008277i bk4: 25540a 15027975i bk5: 25512a 15012646i bk6: 25704a 15026318i bk7: 25628a 15019750i bk8: 25756a 15019027i bk9: 25644a 15019672i bk10: 25396a 15008158i bk11: 25180a 15005276i bk12: 25072a 15024908i bk13: 25112a 15020297i bk14: 26340a 15004867i bk15: 26488a 15000296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21672
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14696519 n_act=39621 n_pre=39605 n_req=164377 n_rd=411156 n_write=201155 bw_util=0.07958
n_activity=1686028 dram_eff=0.7263
bk0: 26540a 15012533i bk1: 26568a 15003387i bk2: 26024a 15017216i bk3: 25860a 15002650i bk4: 25588a 15029347i bk5: 25488a 15013750i bk6: 25368a 15036584i bk7: 25504a 15027586i bk8: 25388a 15029595i bk9: 25512a 15023261i bk10: 25296a 15019342i bk11: 25300a 15008155i bk12: 25104a 15025626i bk13: 24980a 15019066i bk14: 26328a 15013120i bk15: 26308a 14998336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20162
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15388056 n_nop=14695571 n_act=39644 n_pre=39628 n_req=164680 n_rd=411732 n_write=201481 bw_util=0.0797
n_activity=1688240 dram_eff=0.7265
bk0: 26532a 15009975i bk1: 26364a 15009371i bk2: 25900a 15012214i bk3: 26020a 14999382i bk4: 25520a 15024961i bk5: 25556a 15014602i bk6: 25620a 15027196i bk7: 25556a 15021882i bk8: 25556a 15027765i bk9: 25664a 15011172i bk10: 25272a 15012224i bk11: 25540a 15000398i bk12: 25064a 15020356i bk13: 25040a 15017492i bk14: 26344a 15006565i bk15: 26184a 15003070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23388

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51482, Miss_rate = 0.290, Pending_hits = 80537, Reservation_fails = 136
L2_cache_bank[1]: Access = 177613, Miss = 51415, Miss_rate = 0.289, Pending_hits = 80496, Reservation_fails = 216
L2_cache_bank[2]: Access = 177473, Miss = 51484, Miss_rate = 0.290, Pending_hits = 80347, Reservation_fails = 196
L2_cache_bank[3]: Access = 177432, Miss = 51396, Miss_rate = 0.290, Pending_hits = 80374, Reservation_fails = 197
L2_cache_bank[4]: Access = 177789, Miss = 51583, Miss_rate = 0.290, Pending_hits = 80367, Reservation_fails = 166
L2_cache_bank[5]: Access = 177393, Miss = 51398, Miss_rate = 0.290, Pending_hits = 80340, Reservation_fails = 186
L2_cache_bank[6]: Access = 177500, Miss = 51442, Miss_rate = 0.290, Pending_hits = 80358, Reservation_fails = 196
L2_cache_bank[7]: Access = 177403, Miss = 51417, Miss_rate = 0.290, Pending_hits = 80426, Reservation_fails = 161
L2_cache_bank[8]: Access = 177440, Miss = 51427, Miss_rate = 0.290, Pending_hits = 80349, Reservation_fails = 212
L2_cache_bank[9]: Access = 177620, Miss = 51487, Miss_rate = 0.290, Pending_hits = 80371, Reservation_fails = 135
L2_cache_bank[10]: Access = 177684, Miss = 51510, Miss_rate = 0.290, Pending_hits = 80431, Reservation_fails = 176
L2_cache_bank[11]: Access = 177213, Miss = 51303, Miss_rate = 0.289, Pending_hits = 80357, Reservation_fails = 176
L2_cache_bank[12]: Access = 177398, Miss = 51444, Miss_rate = 0.290, Pending_hits = 80382, Reservation_fails = 192
L2_cache_bank[13]: Access = 177163, Miss = 51319, Miss_rate = 0.290, Pending_hits = 80338, Reservation_fails = 197
L2_cache_bank[14]: Access = 177629, Miss = 51494, Miss_rate = 0.290, Pending_hits = 80318, Reservation_fails = 230
L2_cache_bank[15]: Access = 177618, Miss = 51495, Miss_rate = 0.290, Pending_hits = 80411, Reservation_fails = 172
L2_cache_bank[16]: Access = 177866, Miss = 51615, Miss_rate = 0.290, Pending_hits = 80557, Reservation_fails = 156
L2_cache_bank[17]: Access = 177658, Miss = 51490, Miss_rate = 0.290, Pending_hits = 80473, Reservation_fails = 138
L2_cache_bank[18]: Access = 177393, Miss = 51409, Miss_rate = 0.290, Pending_hits = 80449, Reservation_fails = 146
L2_cache_bank[19]: Access = 177440, Miss = 51380, Miss_rate = 0.290, Pending_hits = 80478, Reservation_fails = 152
L2_cache_bank[20]: Access = 177615, Miss = 51452, Miss_rate = 0.290, Pending_hits = 80468, Reservation_fails = 162
L2_cache_bank[21]: Access = 177602, Miss = 51481, Miss_rate = 0.290, Pending_hits = 80524, Reservation_fails = 140
L2_total_cache_accesses = 3905723
L2_total_cache_misses = 1131923
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1769151
L2_total_cache_reservation_fails = 3838
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1644689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3836
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810298
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=8426736
icnt_total_pkts_simt_to_mem=6016534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34258
	minimum = 6
	maximum = 51
Network latency average = 8.12078
	minimum = 6
	maximum = 33
Slowest packet = 7480475
Flit latency average = 7.83206
	minimum = 6
	maximum = 32
Slowest flit = 14164399
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00168137
	minimum = 0.00145405 (at node 4)
	maximum = 0.00196945 (at node 34)
Accepted packet rate average = 0.00168137
	minimum = 0.00145405 (at node 4)
	maximum = 0.00196945 (at node 34)
Injected flit rate average = 0.00262533
	minimum = 0.00165478 (at node 4)
	maximum = 0.00388966 (at node 34)
Accepted flit rate average= 0.00262533
	minimum = 0.00214353 (at node 39)
	maximum = 0.00308321 (at node 0)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4117 (28 samples)
	minimum = 6 (28 samples)
	maximum = 85.1429 (28 samples)
Network latency average = 9.69289 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.5357 (28 samples)
Flit latency average = 9.4241 (28 samples)
	minimum = 6 (28 samples)
	maximum = 75.5357 (28 samples)
Fragmentation average = 0.0187688 (28 samples)
	minimum = 0 (28 samples)
	maximum = 21.8214 (28 samples)
Injected packet rate average = 0.0509214 (28 samples)
	minimum = 0.045234 (28 samples)
	maximum = 0.0580053 (28 samples)
Accepted packet rate average = 0.0509214 (28 samples)
	minimum = 0.045234 (28 samples)
	maximum = 0.0580053 (28 samples)
Injected flit rate average = 0.0978841 (28 samples)
	minimum = 0.0711292 (28 samples)
	maximum = 0.131709 (28 samples)
Accepted flit rate average = 0.0978841 (28 samples)
	minimum = 0.0907324 (28 samples)
	maximum = 0.10395 (28 samples)
Injected packet size average = 1.92226 (28 samples)
Accepted packet size average = 1.92226 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 51 min, 45 sec (10305 sec)
gpgpu_simulation_rate = 60326 (inst/sec)
gpgpu_simulation_rate = 1443 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50914
gpu_sim_insn = 23147352
gpu_ipc =     454.6363
gpu_tot_sim_cycle = 15145136
gpu_tot_sim_insn = 644808138
gpu_tot_ipc =      42.5753
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344524
gpu_stall_icnt2sh    = 197703
partiton_reqs_in_parallel = 1120022
partiton_reqs_in_parallel_total    = 181973720
partiton_level_parallism =      21.9983
partiton_level_parallism_total  =      12.0893
partiton_reqs_in_parallel_util = 1120022
partiton_reqs_in_parallel_util_total    = 181973720
gpu_sim_cycle_parition_util = 50914
gpu_tot_sim_cycle_parition_util    = 8286470
partiton_level_parallism_util =      21.9983
partiton_level_parallism_util_total  =      21.9606
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905723
L2_BW  =     418.4019 GB/Sec
L2_BW_total  =      25.8501 GB/Sec
gpu_total_sim_rate=61072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526849
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57725, 56644, 57106, 56637, 57427, 56490, 56782, 55622, 56414, 55589, 56591, 55228, 56066, 54571, 55886, 54078, 55077, 53706, 54708, 53671, 54546, 53077, 54390, 52715, 53481, 52698, 53820, 53077, 53302, 52591, 53130, 52136, 
gpgpu_n_tot_thrd_icount = 1384580384
gpgpu_n_tot_w_icount = 43268137
gpgpu_n_stall_shd_mem = 438066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941370
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233862
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201088
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3179209	W0_Idle:267419054	W0_Scoreboard:157832903	W1:1016261	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 250061 
averagemflatency = 396 
max_icnt2mem_latency = 249801 
max_icnt2sh_latency = 15145135 
mrq_lat_table:620839 	38727 	54546 	99805 	201053 	278424 	355742 	178111 	92480 	13465 	1049 	72 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2350482 	1593032 	158425 	13149 	1996 	1605 	3747 	2713 	2457 	2146 	495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	3557032 	339426 	20403 	5056 	133038 	42242 	16673 	959 	676 	1833 	1583 	3688 	2786 	2379 	2130 	495 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2026163 	873482 	41718 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	466419 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2407 	870 	720 	781 	337 	131 	71 	48 	36 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    405576    490886    405622    417751    517218    504087    429220    428861    431583    375271    470096    367826    472418    465873    429792    545866 
dram[1]:    375119    376059    406117    503852    417334    433216    403721    473404    380624    523429    404655    369194    417211    405151    499400    545816 
dram[2]:    373842    404987    510044    405692    425615    405165    384426    413781    370148    336749    406381    358727    465376    532358    379716    489688 
dram[3]:    404491    405200    369372    485265    405965    517283    408244    413739    375554    377890    368144    433314    405108    381002    405648    480261 
dram[4]:    421280    404351    483883    418188    675124    484053    256047    384009    375062    399682    363278    537789    484757    428465    406508    405394 
dram[5]:    676949    376307    405053    406370    502359    405629    427991    503339    484141    370661    370032    319501    448559    361457    485888    474153 
dram[6]:    406489    364297    406305    419658    484231    484223    317060    311022    374683    470186    364918    395620    471971    472275    430206    429508 
dram[7]:    356414    358872    406053    406342    484007    484244    382608    408553    367646    382910    405783    485707    405979    355527    428921    471986 
dram[8]:    384228    380981    404940    370333    405480    483747    428959    317716    382307    473366    405187    369373    406084    471902    545679    459921 
dram[9]:    356550    405623    405034    485414    416749    472172    315952    485236    374192    367524    316884    369125    473592    450007    251119    427862 
dram[10]:    496531    406245    356892    424283    418944    483956    382643    501963    405385    370919    373256    421244    406140    471982    404858    427862 
average row accesses per activate:
dram[0]:  4.379177  4.439424  4.030623  4.059104  4.048525  4.323305  4.319107  4.448545  3.926218  4.147448  3.909639  4.081511  4.222005  4.472781  3.993920  3.982238 
dram[1]:  4.194455  4.439216  3.994220  4.191489  4.016654  4.233477  4.459950  4.496897  3.958228  4.165015  3.989039  4.042082  4.242987  4.310941  3.891492  3.927228 
dram[2]:  4.156101  4.388629  3.969220  4.025082  4.108802  4.199456  4.326433  4.453532  4.007664  4.184291  3.915206  4.052126  4.216037  4.203978  3.865845  4.126339 
dram[3]:  4.459481  4.371198  3.980094  4.121348  4.150269  4.199768  4.326286  4.628448  4.125047  4.165907  4.010631  4.189220  4.094211  4.248025  3.819960  4.000000 
dram[4]:  4.236116  4.536360  3.922613  4.073895  4.081602  4.184485  4.300475  4.446686  3.936117  4.245064  4.062199  4.081998  4.115488  4.252557  3.835612  3.885331 
dram[5]:  4.257474  4.264264  3.910898  4.024140  4.033980  4.222178  4.337354  4.544074  4.098803  4.098533  3.919684  4.013628  4.144509  4.292869  3.901384  3.998933 
dram[6]:  4.281983  4.382205  3.906117  3.981602  4.153104  4.132364  4.397410  4.537495  3.947368  4.106511  3.891652  4.089072  4.142255  4.293263  3.996454  4.076756 
dram[7]:  4.224048  4.281955  3.864704  3.993838  4.122192  4.227291  4.388416  4.501460  3.955315  4.114350  3.930025  4.065623  4.283034  4.257267  3.914820  3.995037 
dram[8]:  4.237187  4.328364  3.902851  4.064528  4.108613  4.214537  4.308666  4.510577  3.939016  4.032365  3.940288  4.110901  4.200545  4.279033  3.903226  3.978566 
dram[9]:  4.320107  4.406760  3.881237  4.102048  4.050262  4.250000  4.459493  4.443027  4.126649  4.066617  3.977364  4.046667  4.115399  4.345344  3.929794  3.957409 
dram[10]:  4.297307  4.558800  3.913121  3.948380  4.138261  4.313099  4.331468  4.498339  3.939165  4.086201  4.033333  4.005818  4.200934  4.319695  3.897649  4.070571 
average row locality = 1934314/467218 = 4.140068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7015      7067      6901      6922      6805      6769      6794      6804      6793      6785      6810      6782      6682      6595      6925      6953 
dram[1]:      7061      7057      6890      6875      6806      6771      6797      6807      6810      6781      6725      6736      6631      6622      6999      6996 
dram[2]:      7056      7019      6920      6926      6818      6776      6816      6764      6805      6785      6729      6772      6691      6666      6990      6932 
dram[3]:      7051      7073      6890      6878      6759      6785      6802      6748      6777      6799      6740      6746      6690      6651      6998      6980 
dram[4]:      7004      7046      6903      6861      6774      6812      6824      6779      6831      6799      6730      6750      6638      6674      6973      7013 
dram[5]:      7105      7055      6903      6868      6786      6759      6779      6753      6788      6754      6748      6741      6648      6630      7004      7000 
dram[6]:      7049      7034      6853      6895      6769      6763      6802      6801      6795      6766      6745      6743      6670      6589      7001      6979 
dram[7]:      7062      7076      6898      6901      6782      6777      6794      6776      6815      6802      6758      6717      6632      6697      6995      6999 
dram[8]:      7051      7043      6939      6887      6792      6777      6834      6811      6843      6813      6743      6694      6663      6673      6996      7037 
dram[9]:      7051      7060      6917      6877      6798      6779      6743      6775      6750      6783      6724      6723      6669      6638      6992      6989 
dram[10]:      7054      7007      6886      6914      6777      6786      6812      6791      6792      6817      6718      6777      6660      6656      6999      6959 
total reads: 1203334
bank skew: 7105/6589 = 1.08
chip skew: 109596/109254 = 1.00
number of total write accesses:
dram[0]:      4257      4329      4155      4135      4041      4009      4034      4046      4169      4185      4223      4234      4139      4086      4242      4257 
dram[1]:      4285      4263      4166      4157      4047      4054      4005      4062      4182      4148      4193      4214      4108      4095      4298      4283 
dram[2]:      4286      4251      4170      4147      4058      4025      4052      4018      4176      4136      4214      4189      4140      4113      4306      4238 
dram[3]:      4285      4279      4107      4126      4040      4063      4044      3990      4142      4174      4201      4213      4131      4105      4332      4256 
dram[4]:      4209      4245      4147      4110      4030      4030      4039      4022      4198      4166      4242      4202      4124      4136      4250      4270 
dram[5]:      4288      4305      4114      4134      4017      3978      4008      4021      4164      4144      4184      4156      4107      4085      4271      4245 
dram[6]:      4264      4294      4131      4142      4000      4039      4064      4030      4155      4145      4210      4183      4133      4054      4269      4281 
dram[7]:      4250      4314      4128      4118      4047      4066      4041      4014      4161      4208      4250      4187      4097      4142      4311      4271 
dram[8]:      4275      4280      4149      4136      3989      4008      4054      4064      4202      4151      4211      4167      4124      4123      4257      4286 
dram[9]:      4272      4283      4129      4137      4000      4016      3991      4026      4198      4144      4170      4203      4101      4095      4259      4254 
dram[10]:      4278      4235      4149      4177      4028      4014      4021      4041      4151      4228      4172      4239      4128      4113      4273      4231 
total reads: 730980
bank skew: 4332/3978 = 1.09
chip skew: 66605/66221 = 1.01
average mf latency per bank:
dram[0]:        891       880       784       710      1003      1018       909       919       761       723       868       854       815       809       730       772
dram[1]:        953       929       744       732       992       975       928      1018       711       707       837       820       910       849       764       718
dram[2]:        895       896       735       810      1015       968       979       958       735       756       797       872       880       870       774       727
dram[3]:        942       924       830       816       941      1001       907       921       744       719       847       813       871       850       775       813
dram[4]:        872       903       711       817      1038      1044       976       919       731       711       890       820       860       828       755       776
dram[5]:        945       887       748       726       995       996       975       912       701       737       828       821       842       869       742       818
dram[6]:        861       951       740       802      1007       977       997      1048       716       690       826       846       849       791       735       754
dram[7]:        947       941       785       739       962      1006       967      1000       722       698       783       772       781       926       712       820
dram[8]:        938       844       791       818      1011      1020       895       955       696       738       769       785       898       856       755       712
dram[9]:        819       881       736       743      1076       958       952       909       738       686       827       808       837       861       818       754
dram[10]:        908       848       705       809       982      1034       958       899       704       710       855       822       872       863       804       761
maximum mf latency per bank:
dram[0]:     235501    127602    127657    128186    247678    247651    247680    247633    170566    127640    235522    235518    127889    235502    127755    127667
dram[1]:     242903    235517    128146    134060    247658    247650    247618    247591    180151    170684    235504    123994    235505    235479    235492    235518
dram[2]:     127574    235510    128193    128210    247672    247652    247626    247677    170616    170524    123970    235511    170229    170228    156561    157606
dram[3]:     235497    242914    157277    128316    247681    247680    247587    247607    127676    127649    235510    235523    235523    235520    235529    235489
dram[4]:     127613    235498    125053    128197    247683    247711    247602    247612    170486    170492    235522    170389    127898    170233    235515    235510
dram[5]:     242887    127188    157272    128290    247698    247671    247600    247592    133929    170436    235525    235484    235519    250061    127633    235497
dram[6]:     127193    242898    127310    128209    247686    247674    247577    247600    170524    127683    235502    235502    235527    235506    127773    127729
dram[7]:     156451    235504    134051    128283    247652    247702    247625    247587    170479    170576    235510    123968    235485    250016    127515    235520
dram[8]:     242885    127614    157240    235501    247671    247695    247610    247660    170578    170718    235502    170364    235497    235497    235494    235494
dram[9]:     127192    235509    128200    127328    247678    247689    247650    247656    170600    170652    235511    235510    170104    235510    235512    156566
dram[10]:     127585    235459    127979    128267    247676    247632    247636    247628    134058    170624    180113    124031    235520    235501    235519    235519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743312 n_act=42247 n_pre=42231 n_req=175943 n_rd=437608 n_write=217196 bw_util=0.08459
n_activity=1783724 dram_eff=0.7342
bk0: 28060a 15069060i bk1: 28268a 15050036i bk2: 27604a 15075918i bk3: 27688a 15060927i bk4: 27220a 15076175i bk5: 27076a 15069594i bk6: 27176a 15088628i bk7: 27216a 15080830i bk8: 27172a 15083904i bk9: 27140a 15069664i bk10: 27240a 15071313i bk11: 27128a 15065674i bk12: 26728a 15082425i bk13: 26380a 15074095i bk14: 27700a 15061010i bk15: 27812a 15055237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743305 n_act=42392 n_pre=42376 n_req=175924 n_rd=437456 n_write=217065 bw_util=0.08455
n_activity=1781583 dram_eff=0.7348
bk0: 28244a 15066554i bk1: 28228a 15056212i bk2: 27560a 15065896i bk3: 27500a 15063460i bk4: 27224a 15073833i bk5: 27084a 15057510i bk6: 27188a 15091774i bk7: 27228a 15076694i bk8: 27240a 15080206i bk9: 27124a 15071968i bk10: 26900a 15069622i bk11: 26944a 15066534i bk12: 26524a 15085339i bk13: 26488a 15075071i bk14: 27996a 15062770i bk15: 27984a 15046607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14742383 n_act=42606 n_pre=42590 n_req=175984 n_rd=437860 n_write=217155 bw_util=0.08461
n_activity=1782749 dram_eff=0.7348
bk0: 28224a 15055824i bk1: 28076a 15057166i bk2: 27680a 15063836i bk3: 27704a 15057407i bk4: 27272a 15074735i bk5: 27104a 15060635i bk6: 27264a 15084393i bk7: 27056a 15075005i bk8: 27220a 15072963i bk9: 27140a 15070888i bk10: 26916a 15068613i bk11: 27088a 15065199i bk12: 26764a 15085058i bk13: 26664a 15069702i bk14: 27960a 15052186i bk15: 27728a 15053723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39404
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743992 n_act=42159 n_pre=42143 n_req=175855 n_rd=437468 n_write=216832 bw_util=0.08452
n_activity=1782618 dram_eff=0.7341
bk0: 28204a 15073416i bk1: 28292a 15056842i bk2: 27560a 15072462i bk3: 27512a 15063190i bk4: 27036a 15075058i bk5: 27140a 15059309i bk6: 27208a 15085482i bk7: 26992a 15085825i bk8: 27108a 15086726i bk9: 27196a 15070954i bk10: 26960a 15071180i bk11: 26984a 15065985i bk12: 26760a 15079703i bk13: 26604a 15072969i bk14: 27992a 15053313i bk15: 27920a 15051341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743188 n_act=42595 n_pre=42579 n_req=175831 n_rd=437644 n_write=216588 bw_util=0.08451
n_activity=1781482 dram_eff=0.7345
bk0: 28016a 15070638i bk1: 28184a 15067516i bk2: 27612a 15073741i bk3: 27444a 15064086i bk4: 27096a 15083764i bk5: 27248a 15064343i bk6: 27296a 15085038i bk7: 27116a 15080079i bk8: 27324a 15079729i bk9: 27196a 15078181i bk10: 26920a 15066616i bk11: 27000a 15066549i bk12: 26552a 15081578i bk13: 26696a 15070944i bk14: 27892a 15061446i bk15: 28052a 15050785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743799 n_act=42598 n_pre=42582 n_req=175542 n_rd=437284 n_write=216331 bw_util=0.08443
n_activity=1783995 dram_eff=0.7328
bk0: 28420a 15068142i bk1: 28220a 15056621i bk2: 27612a 15074190i bk3: 27472a 15068515i bk4: 27144a 15083946i bk5: 27036a 15071869i bk6: 27116a 15095838i bk7: 27012a 15082488i bk8: 27152a 15091353i bk9: 27016a 15072928i bk10: 26992a 15077161i bk11: 26964a 15071641i bk12: 26592a 15090265i bk13: 26520a 15080384i bk14: 28016a 15061833i bk15: 28000a 15058975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3132
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743897 n_act=42463 n_pre=42447 n_req=175648 n_rd=437016 n_write=216771 bw_util=0.08445
n_activity=1778130 dram_eff=0.7354
bk0: 28196a 15065797i bk1: 28136a 15057605i bk2: 27412a 15069497i bk3: 27580a 15054337i bk4: 27076a 15082584i bk5: 27052a 15059967i bk6: 27208a 15086582i bk7: 27204a 15080341i bk8: 27180a 15077470i bk9: 27064a 15073145i bk10: 26980a 15070827i bk11: 26972a 15066766i bk12: 26680a 15079088i bk13: 26356a 15077709i bk14: 28004a 15063697i bk15: 27916a 15049441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36113
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14741960 n_act=42702 n_pre=42686 n_req=176086 n_rd=437924 n_write=217322 bw_util=0.08464
n_activity=1785536 dram_eff=0.7339
bk0: 28248a 15066713i bk1: 28304a 15054908i bk2: 27592a 15069212i bk3: 27604a 15056298i bk4: 27128a 15074861i bk5: 27108a 15065719i bk6: 27176a 15081493i bk7: 27104a 15079133i bk8: 27260a 15079883i bk9: 27208a 15070464i bk10: 27032a 15065069i bk11: 26868a 15068228i bk12: 26528a 15084270i bk13: 26788a 15070560i bk14: 27980a 15057474i bk15: 27996a 15055254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14741656 n_act=42728 n_pre=42712 n_req=176072 n_rd=438384 n_write=217114 bw_util=0.08468
n_activity=1785329 dram_eff=0.7343
bk0: 28204a 15067548i bk1: 28172a 15060388i bk2: 27756a 15072548i bk3: 27548a 15064975i bk4: 27168a 15085100i bk5: 27108a 15069123i bk6: 27336a 15082951i bk7: 27244a 15074001i bk8: 27372a 15073297i bk9: 27252a 15071739i bk10: 26972a 15067609i bk11: 26776a 15064065i bk12: 26652a 15084721i bk13: 26692a 15080135i bk14: 27984a 15061503i bk15: 28148a 15054929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33991
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14744483 n_act=42340 n_pre=42324 n_req=175546 n_rd=437072 n_write=216375 bw_util=0.08441
n_activity=1779733 dram_eff=0.7343
bk0: 28204a 15070406i bk1: 28240a 15057965i bk2: 27668a 15075335i bk3: 27508a 15058930i bk4: 27192a 15085791i bk5: 27116a 15068445i bk6: 26972a 15094881i bk7: 27100a 15083923i bk8: 27000a 15084232i bk9: 27132a 15079451i bk10: 26896a 15078181i bk11: 26892a 15065430i bk12: 26676a 15085855i bk13: 26552a 15078923i bk14: 27968a 15068234i bk15: 27956a 15052970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30516
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15482594 n_nop=14743380 n_act=42389 n_pre=42373 n_req=175883 n_rd=437620 n_write=216832 bw_util=0.08454
n_activity=1781877 dram_eff=0.7346
bk0: 28216a 15069063i bk1: 28028a 15066529i bk2: 27544a 15070901i bk3: 27656a 15055648i bk4: 27108a 15082768i bk5: 27144a 15069169i bk6: 27248a 15083661i bk7: 27164a 15077568i bk8: 27168a 15082772i bk9: 27268a 15064815i bk10: 26872a 15072501i bk11: 27108a 15057331i bk12: 26640a 15080138i bk13: 26624a 15073401i bk14: 27996a 15062328i bk15: 27836a 15057119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54725, Miss_rate = 0.291, Pending_hits = 83739, Reservation_fails = 143
L2_cache_bank[1]: Access = 187833, Miss = 54677, Miss_rate = 0.291, Pending_hits = 83725, Reservation_fails = 219
L2_cache_bank[2]: Access = 187684, Miss = 54719, Miss_rate = 0.292, Pending_hits = 83575, Reservation_fails = 199
L2_cache_bank[3]: Access = 187677, Miss = 54645, Miss_rate = 0.291, Pending_hits = 83633, Reservation_fails = 204
L2_cache_bank[4]: Access = 188057, Miss = 54825, Miss_rate = 0.292, Pending_hits = 83619, Reservation_fails = 174
L2_cache_bank[5]: Access = 187595, Miss = 54640, Miss_rate = 0.291, Pending_hits = 83533, Reservation_fails = 190
L2_cache_bank[6]: Access = 187748, Miss = 54707, Miss_rate = 0.291, Pending_hits = 83612, Reservation_fails = 199
L2_cache_bank[7]: Access = 187666, Miss = 54660, Miss_rate = 0.291, Pending_hits = 83672, Reservation_fails = 169
L2_cache_bank[8]: Access = 187639, Miss = 54677, Miss_rate = 0.291, Pending_hits = 83605, Reservation_fails = 217
L2_cache_bank[9]: Access = 187814, Miss = 54734, Miss_rate = 0.291, Pending_hits = 83605, Reservation_fails = 137
L2_cache_bank[10]: Access = 187853, Miss = 54761, Miss_rate = 0.292, Pending_hits = 83618, Reservation_fails = 178
L2_cache_bank[11]: Access = 187384, Miss = 54560, Miss_rate = 0.291, Pending_hits = 83577, Reservation_fails = 183
L2_cache_bank[12]: Access = 187655, Miss = 54684, Miss_rate = 0.291, Pending_hits = 83614, Reservation_fails = 197
L2_cache_bank[13]: Access = 187380, Miss = 54570, Miss_rate = 0.291, Pending_hits = 83580, Reservation_fails = 206
L2_cache_bank[14]: Access = 187871, Miss = 54736, Miss_rate = 0.291, Pending_hits = 83574, Reservation_fails = 238
L2_cache_bank[15]: Access = 187859, Miss = 54745, Miss_rate = 0.291, Pending_hits = 83650, Reservation_fails = 181
L2_cache_bank[16]: Access = 188076, Miss = 54861, Miss_rate = 0.292, Pending_hits = 83794, Reservation_fails = 161
L2_cache_bank[17]: Access = 187868, Miss = 54735, Miss_rate = 0.291, Pending_hits = 83711, Reservation_fails = 142
L2_cache_bank[18]: Access = 187621, Miss = 54644, Miss_rate = 0.291, Pending_hits = 83651, Reservation_fails = 150
L2_cache_bank[19]: Access = 187584, Miss = 54624, Miss_rate = 0.291, Pending_hits = 83681, Reservation_fails = 165
L2_cache_bank[20]: Access = 187788, Miss = 54698, Miss_rate = 0.291, Pending_hits = 83683, Reservation_fails = 167
L2_cache_bank[21]: Access = 187815, Miss = 54707, Miss_rate = 0.291, Pending_hits = 83724, Reservation_fails = 143
L2_total_cache_accesses = 4130471
L2_total_cache_misses = 1203334
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1840175
L2_total_cache_reservation_fails = 3962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1709085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 965982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3959
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941370
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=8913628
icnt_total_pkts_simt_to_mem=6401370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.76873
	minimum = 6
	maximum = 72
Network latency average = 9.26664
	minimum = 6
	maximum = 69
Slowest packet = 7816787
Flit latency average = 8.48537
	minimum = 6
	maximum = 69
Slowest flit = 15125023
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0882862
	minimum = 0.0776906 (at node 7)
	maximum = 0.100838 (at node 32)
Accepted packet rate average = 0.0882862
	minimum = 0.0776906 (at node 7)
	maximum = 0.100838 (at node 32)
Injected flit rate average = 0.171217
	minimum = 0.13298 (at node 7)
	maximum = 0.21786 (at node 32)
Accepted flit rate average= 0.171217
	minimum = 0.168236 (at node 7)
	maximum = 0.173618 (at node 13)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3895 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.6897 (29 samples)
Network latency average = 9.67819 (29 samples)
	minimum = 6 (29 samples)
	maximum = 76.2759 (29 samples)
Flit latency average = 9.39173 (29 samples)
	minimum = 6 (29 samples)
	maximum = 75.3103 (29 samples)
Fragmentation average = 0.0181216 (29 samples)
	minimum = 0 (29 samples)
	maximum = 21.069 (29 samples)
Injected packet rate average = 0.0522099 (29 samples)
	minimum = 0.0463532 (29 samples)
	maximum = 0.0594822 (29 samples)
Accepted packet rate average = 0.0522099 (29 samples)
	minimum = 0.0463532 (29 samples)
	maximum = 0.0594822 (29 samples)
Injected flit rate average = 0.100413 (29 samples)
	minimum = 0.073262 (29 samples)
	maximum = 0.13468 (29 samples)
Accepted flit rate average = 0.100413 (29 samples)
	minimum = 0.093405 (29 samples)
	maximum = 0.106352 (29 samples)
Injected packet size average = 1.92325 (29 samples)
Accepted packet size average = 1.92325 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 55 min, 58 sec (10558 sec)
gpgpu_simulation_rate = 61072 (inst/sec)
gpgpu_simulation_rate = 1434 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1971463
gpu_sim_insn = 21774091
gpu_ipc =      11.0446
gpu_tot_sim_cycle = 17338749
gpu_tot_sim_insn = 666582229
gpu_tot_ipc =      38.4447
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344593
gpu_stall_icnt2sh    = 199810
partiton_reqs_in_parallel = 43372117
partiton_reqs_in_parallel_total    = 183093742
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0613
partiton_reqs_in_parallel_util = 43372117
partiton_reqs_in_parallel_util_total    = 183093742
gpu_sim_cycle_parition_util = 1971463
gpu_tot_sim_cycle_parition_util    = 8337384
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9681
partiton_replys_in_parallel = 255209
partiton_replys_in_parallel_total    = 4130471
L2_BW  =      12.2699 GB/Sec
L2_BW_total  =      23.9748 GB/Sec
gpu_total_sim_rate=53622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707263
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707263
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
60440, 59334, 59982, 59132, 60153, 59268, 59408, 58338, 59373, 58318, 59346, 57973, 58649, 57277, 58555, 56572, 57651, 56523, 57331, 56404, 57189, 55660, 56999, 55215, 56294, 55226, 56374, 55476, 56230, 55293, 55612, 54736, 
gpgpu_n_tot_thrd_icount = 1454285376
gpgpu_n_tot_w_icount = 45446418
gpgpu_n_stall_shd_mem = 444824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182509
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471275
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207846
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3309569	W0_Idle:293716332	W0_Scoreboard:239874507	W1:1729024	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 250061 
averagemflatency = 442 
max_icnt2mem_latency = 249801 
max_icnt2sh_latency = 17336420 
mrq_lat_table:683569 	41106 	58047 	106694 	217469 	293621 	366575 	182599 	93095 	13474 	1049 	72 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2486658 	1705514 	160244 	13149 	2109 	1605 	4092 	4049 	4584 	2957 	495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	75 	3768833 	340931 	20405 	5056 	170204 	42242 	16673 	959 	676 	1946 	1583 	4033 	4122 	4652 	2795 	495 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2226248 	913594 	42660 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	477486 	
mf_lat_pw_table:3003 	0 	0 	0 	0 	0 	0 	2634 	906 	722 	786 	349 	141 	78 	71 	56 	24 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    405576    490886    405622    417751    517218    504087    429220    428861    431583    375271    470096    367826    472418    465873    429792    545866 
dram[1]:    375119    376059    406117    503852    417334    433216    403721    473404    380624    523429    404655    369194    417211    405151    499400    545816 
dram[2]:    373842    404987    510044    405692    425615    405165    384426    413781    370148    336749    406381    358727    465376    532358    379716    489688 
dram[3]:    404491    405200    369372    485265    405965    517283    408244    413739    375554    377890    368144    433314    405108    381002    405648    480261 
dram[4]:    421280    404351    483883    418188    675124    484053    256047    384009    375062    399682    363278    537789    484757    428465    406508    405394 
dram[5]:    676949    376307    405053    406370    502359    405629    427991    503339    484141    370661    370032    319501    448559    361457    485888    474153 
dram[6]:    406489    364297    406305    419658    484231    484223    317060    311022    374683    470186    364918    395620    471971    472275    430206    429508 
dram[7]:    356414    358872    406053    406342    484007    484244    382608    408553    367646    382910    405783    485707    405979    355527    428921    471986 
dram[8]:    384228    380981    404940    370333    405480    483747    428959    317716    382307    473366    405187    369373    406084    471902    545679    459921 
dram[9]:    356550    405623    405034    485414    416749    472172    315952    485236    374192    367524    316884    369125    473592    450007    251119    427862 
dram[10]:    496531    406245    356892    424283    418944    483956    382643    501963    405385    370919    373256    421244    406140    471982    404858    427862 
average row accesses per activate:
dram[0]:  3.903658  3.941540  3.605336  3.595608  3.635502  3.834115  3.847979  3.913928  3.541198  3.729080  3.527502  3.630927  3.772400  3.937847  3.566026  3.558674 
dram[1]:  3.750156  3.957341  3.575555  3.715550  3.584625  3.797883  3.934820  3.995843  3.559012  3.722062  3.553354  3.636961  3.739088  3.841751  3.491009  3.553084 
dram[2]:  3.699877  3.877465  3.562424  3.594735  3.657586  3.778254  3.835158  3.956882  3.598578  3.756074  3.538111  3.632481  3.747399  3.755403  3.484479  3.674476 
dram[3]:  3.962134  3.870192  3.553360  3.693865  3.693372  3.768149  3.853699  4.044586  3.680696  3.703962  3.610075  3.740051  3.633816  3.770724  3.433666  3.514930 
dram[4]:  3.741855  3.967348  3.515260  3.637044  3.602872  3.709325  3.849416  3.871976  3.528988  3.774611  3.654051  3.655887  3.682739  3.750406  3.485221  3.485954 
dram[5]:  3.797242  3.787054  3.517231  3.584681  3.572183  3.754438  3.844251  4.017889  3.673920  3.659810  3.545871  3.608209  3.697194  3.794949  3.489535  3.598007 
dram[6]:  3.757387  3.905102  3.505244  3.571907  3.694992  3.722005  3.905053  4.055654  3.559939  3.660776  3.532381  3.635144  3.700064  3.792169  3.575126  3.605232 
dram[7]:  3.761264  3.776017  3.462788  3.596378  3.715769  3.750081  3.909803  3.972636  3.570466  3.674302  3.536791  3.648725  3.806075  3.796309  3.508445  3.569988 
dram[8]:  3.731895  3.830255  3.484831  3.646034  3.640114  3.756058  3.865841  3.986892  3.568687  3.592730  3.549103  3.700257  3.698683  3.795109  3.490962  3.593853 
dram[9]:  3.818153  3.878205  3.457403  3.655830  3.614924  3.802457  3.955525  3.920927  3.684161  3.686224  3.550490  3.633667  3.672105  3.882834  3.511404  3.567463 
dram[10]:  3.817031  4.015431  3.526856  3.528375  3.703560  3.841053  3.858339  3.957162  3.553211  3.644541  3.620474  3.563222  3.740463  3.811133  3.529169  3.644825 
average row locality = 2057371/556917 = 3.694215
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7502      7586      7390      7435      7280      7238      7282      7298      7285      7255      7297      7273      7184      7056      7408      7437 
dram[1]:      7557      7504      7375      7378      7312      7247      7272      7283      7296      7276      7232      7219      7139      7107      7519      7486 
dram[2]:      7527      7524      7381      7394      7295      7264      7312      7258      7286      7260      7232      7258      7175      7138      7482      7461 
dram[3]:      7540      7575      7370      7356      7243      7271      7280      7243      7286      7304      7207      7222      7188      7136      7484      7509 
dram[4]:      7503      7555      7391      7339      7301      7303      7309      7283      7340      7289      7235      7233      7123      7176      7448      7526 
dram[5]:      7601      7567      7410      7390      7283      7249      7287      7236      7281      7220      7211      7233      7135      7108      7497      7472 
dram[6]:      7573      7507      7345      7378      7250      7210      7267      7243      7277      7263      7216      7243      7138      7052      7514      7480 
dram[7]:      7551      7597      7382      7386      7227      7290      7255      7259      7294      7301      7264      7193      7093      7163      7514      7521 
dram[8]:      7588      7524      7453      7371      7279      7274      7309      7300      7321      7300      7255      7161      7157      7144      7487      7541 
dram[9]:      7568      7590      7415      7358      7292      7252      7207      7282      7249      7225      7220      7226      7162      7107      7510      7480 
dram[10]:      7562      7506      7342      7417      7239      7313      7307      7299      7265      7321      7221      7267      7139      7171      7484      7438 
total reads: 1289547
bank skew: 7601/7052 = 1.08
chip skew: 117464/116956 = 1.00
number of total write accesses:
dram[0]:      4451      4550      4367      4355      4230      4203      4235      4252      4362      4376      4439      4444      4352      4285      4474      4481 
dram[1]:      4496      4463      4385      4378      4252      4234      4198      4253      4374      4348      4423      4412      4340      4303      4518      4495 
dram[2]:      4505      4469      4375      4350      4252      4203      4251      4213      4359      4335      4419      4395      4352      4331      4529      4459 
dram[3]:      4493      4500      4317      4324      4236      4252      4231      4187      4345      4382      4403      4432      4353      4327      4551      4498 
dram[4]:      4441      4474      4357      4325      4239      4233      4220      4240      4408      4367      4447      4411      4334      4364      4461      4511 
dram[5]:      4516      4544      4327      4357      4223      4172      4215      4219      4369      4345      4384      4371      4330      4311      4507      4441 
dram[6]:      4507      4509      4352      4345      4186      4224      4249      4198      4364      4338      4402      4404      4347      4279      4502      4511 
dram[7]:      4470      4558      4343      4331      4225      4264      4232      4210      4360      4409      4464      4399      4310      4355      4534      4517 
dram[8]:      4522      4503      4378      4351      4191      4197      4246      4258      4395      4362      4418      4369      4357      4340      4487      4502 
dram[9]:      4505      4510      4354      4337      4189      4201      4177      4222      4404      4335      4383      4409      4317      4293      4499      4471 
dram[10]:      4496      4464      4346      4396      4205      4214      4214      4248      4354      4429      4379      4456      4333      4331      4494      4466 
total reads: 767824
bank skew: 4558/4172 = 1.09
chip skew: 69981/69606 = 1.01
average mf latency per bank:
dram[0]:       1011      1031       885       810      1093      1046       959      1015       842       826       952       952       941       891       854       881
dram[1]:       1088       985       820       848      1068      1030       984      1094       830       792       979       911      1016      1021       917       839
dram[2]:       1041      1011       798       889      1077      1049      1052      1000       826       873       878       966       983       965       892       881
dram[3]:       1078      1062       906       898       988      1077       967       967       868       820       922       911      1000       970       861       932
dram[4]:        977      1006       816       890      1102      1128      1014       978       866       816      1014       927       995       994       858       909
dram[5]:       1027       995       800       855      1096      1069      1035       989       819       822       932       923       982       975       859       905
dram[6]:        962      1058       854       902      1083       996      1030      1122       832       764       907       952       954       899       870       861
dram[7]:       1137      1038       821       830      1032      1062      1017      1053       820       798       882       850       890      1033       823       945
dram[8]:       1056       965       930       900      1077      1077       932       999       800       798       885       898      1032      1007       822       832
dram[9]:        905      1012       811       821      1142      1036      1009       991       851       749       933       928       970       993       978       864
dram[10]:        993       944       812       919      1062      1117      1022       979       773       772       957       944       968      1006       907       851
maximum mf latency per bank:
dram[0]:     235501    127602    127657    128186    247678    247651    247680    247633    170566    127640    235522    235518    127889    235502    127755    127667
dram[1]:     242903    235517    128146    134060    247658    247650    247618    247591    180151    170684    235504    123994    235505    235479    235492    235518
dram[2]:     127574    235510    128193    128210    247672    247652    247626    247677    170616    170524    123970    235511    170229    170228    156561    157606
dram[3]:     235497    242914    157277    128316    247681    247680    247587    247607    127676    127649    235510    235523    235523    235520    235529    235489
dram[4]:     127613    235498    125053    128197    247683    247711    247602    247612    170486    170492    235522    170389    127898    170233    235515    235510
dram[5]:     242887    127188    157272    128290    247698    247671    247600    247592    133929    170436    235525    235484    235519    250061    127633    235497
dram[6]:     127193    242898    127310    128209    247686    247674    247577    247600    170524    127683    235502    235502    235527    235506    127773    127729
dram[7]:     156451    235504    134051    128283    247652    247702    247625    247587    170479    170576    235510    123968    235485    250016    127515    235520
dram[8]:     242885    127614    157240    235501    247671    247695    247610    247660    170578    170718    235502    170364    235497    235497    235494    235494
dram[9]:     127192    235509    128200    127328    247678    247689    247650    247656    170600    170652    235511    235510    170104    235510    235512    156566
dram[10]:     127585    235459    127979    128267    247676    247632    247636    247628    134058    170624    180113    124031    235520    235501    235519    235519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18343333 n_act=50357 n_pre=50341 n_req=187062 n_rd=468824 n_write=230456 bw_util=0.07306
n_activity=1922067 dram_eff=0.7276
bk0: 30008a 18696355i bk1: 30344a 18673131i bk2: 29560a 18700019i bk3: 29740a 18684347i bk4: 29120a 18702813i bk5: 28952a 18694446i bk6: 29128a 18712381i bk7: 29192a 18704446i bk8: 29140a 18709769i bk9: 29020a 18696132i bk10: 29188a 18693752i bk11: 29092a 18687981i bk12: 28736a 18707672i bk13: 28224a 18699040i bk14: 29632a 18682462i bk15: 29748a 18676844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13429
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18343242 n_act=50482 n_pre=50466 n_req=187074 n_rd=468808 n_write=230313 bw_util=0.07304
n_activity=1922273 dram_eff=0.7274
bk0: 30228a 18691587i bk1: 30016a 18680922i bk2: 29500a 18689695i bk3: 29512a 18685939i bk4: 29248a 18699223i bk5: 28988a 18685248i bk6: 29088a 18717137i bk7: 29132a 18703992i bk8: 29184a 18706318i bk9: 29104a 18698825i bk10: 28928a 18691988i bk11: 28876a 18690635i bk12: 28556a 18706974i bk13: 28428a 18699522i bk14: 30076a 18682882i bk15: 29944a 18668921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18342746 n_act=50663 n_pre=50647 n_req=187044 n_rd=468988 n_write=230267 bw_util=0.07305
n_activity=1923337 dram_eff=0.7271
bk0: 30108a 18679701i bk1: 30096a 18680307i bk2: 29524a 18689327i bk3: 29576a 18684142i bk4: 29180a 18701908i bk5: 29056a 18689882i bk6: 29248a 18709906i bk7: 29032a 18700198i bk8: 29144a 18699794i bk9: 29040a 18697771i bk10: 28928a 18694564i bk11: 29032a 18691282i bk12: 28700a 18709017i bk13: 28552a 18694335i bk14: 29928a 18674928i bk15: 29844a 18675855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18343525 n_act=50371 n_pre=50355 n_req=187045 n_rd=468856 n_write=230204 bw_util=0.07303
n_activity=1923083 dram_eff=0.727
bk0: 30160a 18698094i bk1: 30300a 18679719i bk2: 29480a 18697890i bk3: 29424a 18689130i bk4: 28972a 18700992i bk5: 29084a 18685111i bk6: 29120a 18710958i bk7: 28972a 18709471i bk8: 29144a 18711796i bk9: 29216a 18695101i bk10: 28828a 18696617i bk11: 28888a 18690411i bk12: 28752a 18704379i bk13: 28544a 18696040i bk14: 29936a 18676488i bk15: 30036a 18671060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18341847 n_act=50914 n_pre=50898 n_req=187186 n_rd=469416 n_write=230236 bw_util=0.0731
n_activity=1922832 dram_eff=0.7277
bk0: 30012a 18690451i bk1: 30220a 18688082i bk2: 29564a 18696494i bk3: 29356a 18687771i bk4: 29204a 18705376i bk5: 29212a 18687457i bk6: 29236a 18711075i bk7: 29132a 18700172i bk8: 29360a 18703405i bk9: 29156a 18700289i bk10: 28940a 18689584i bk11: 28932a 18691984i bk12: 28492a 18703829i bk13: 28704a 18692509i bk14: 29792a 18683763i bk15: 30104a 18667955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18343062 n_act=50787 n_pre=50771 n_req=186811 n_rd=468720 n_write=229971 bw_util=0.073
n_activity=1925165 dram_eff=0.7259
bk0: 30404a 18693396i bk1: 30268a 18677052i bk2: 29640a 18698531i bk3: 29560a 18690070i bk4: 29132a 18705819i bk5: 28996a 18696794i bk6: 29148a 18720621i bk7: 28944a 18708467i bk8: 29124a 18716137i bk9: 28880a 18697130i bk10: 28844a 18704180i bk11: 28932a 18696562i bk12: 28540a 18714479i bk13: 28432a 18705667i bk14: 29988a 18682404i bk15: 29888a 18683902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08855
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18344322 n_act=50559 n_pre=50543 n_req=186673 n_rd=467824 n_write=230063 bw_util=0.07291
n_activity=1919004 dram_eff=0.7273
bk0: 30292a 18687799i bk1: 30028a 18682903i bk2: 29380a 18693417i bk3: 29512a 18680742i bk4: 29000a 18710985i bk5: 28840a 18691416i bk6: 29068a 18715042i bk7: 28972a 18710362i bk8: 29108a 18702741i bk9: 29052a 18698650i bk10: 28864a 18698285i bk11: 28972a 18690443i bk12: 28552a 18703508i bk13: 28208a 18701207i bk14: 30056a 18685760i bk15: 29920a 18672099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18341687 n_act=50827 n_pre=50811 n_req=187271 n_rd=469160 n_write=230826 bw_util=0.07313
n_activity=1927655 dram_eff=0.7263
bk0: 30204a 18690014i bk1: 30388a 18676864i bk2: 29528a 18693299i bk3: 29544a 18681416i bk4: 28908a 18704007i bk5: 29160a 18689786i bk6: 29020a 18708374i bk7: 29036a 18705433i bk8: 29176a 18705089i bk9: 29204a 18694817i bk10: 29056a 18690420i bk11: 28772a 18692654i bk12: 28372a 18709459i bk13: 28652a 18696505i bk14: 30056a 18681550i bk15: 30084a 18675134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14291
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18340873 n_act=50942 n_pre=50926 n_req=187340 n_rd=469856 n_write=230714 bw_util=0.07319
n_activity=1926072 dram_eff=0.7275
bk0: 30352a 18686852i bk1: 30096a 18683103i bk2: 29812a 18693256i bk3: 29484a 18688419i bk4: 29116a 18709664i bk5: 29096a 18693917i bk6: 29236a 18708012i bk7: 29200a 18697784i bk8: 29284a 18699592i bk9: 29200a 18693423i bk10: 29020a 18690946i bk11: 28644a 18689551i bk12: 28628a 18705502i bk13: 28576a 18702472i bk14: 29948a 18681334i bk15: 30164a 18677085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18344096 n_act=50486 n_pre=50470 n_req=186749 n_rd=468572 n_write=229687 bw_util=0.07295
n_activity=1922249 dram_eff=0.7265
bk0: 30272a 18693857i bk1: 30360a 18679541i bk2: 29660a 18697748i bk3: 29432a 18684258i bk4: 29168a 18711601i bk5: 29008a 18696010i bk6: 28828a 18721438i bk7: 29128a 18709307i bk8: 28996a 18709497i bk9: 28900a 18707325i bk10: 28880a 18702453i bk11: 28904a 18690161i bk12: 28648a 18710163i bk13: 28428a 18703957i bk14: 30040a 18689482i bk15: 29920a 18676013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08097
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19143311 n_nop=18342883 n_act=50530 n_pre=50514 n_req=187116 n_rd=469164 n_write=230220 bw_util=0.07307
n_activity=1921396 dram_eff=0.728
bk0: 30248a 18690961i bk1: 30024a 18688741i bk2: 29368a 18695912i bk3: 29668a 18678831i bk4: 28956a 18709561i bk5: 29252a 18693640i bk6: 29228a 18709837i bk7: 29196a 18698915i bk8: 29060a 18709309i bk9: 29284a 18688914i bk10: 28884a 18697314i bk11: 29068a 18680044i bk12: 28556a 18704110i bk13: 28684a 18695964i bk14: 29936a 18685978i bk15: 29752a 18678195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58628, Miss_rate = 0.294, Pending_hits = 87098, Reservation_fails = 143
L2_cache_bank[1]: Access = 199444, Miss = 58578, Miss_rate = 0.294, Pending_hits = 87111, Reservation_fails = 219
L2_cache_bank[2]: Access = 199390, Miss = 58702, Miss_rate = 0.294, Pending_hits = 86895, Reservation_fails = 199
L2_cache_bank[3]: Access = 199142, Miss = 58500, Miss_rate = 0.294, Pending_hits = 86932, Reservation_fails = 204
L2_cache_bank[4]: Access = 199464, Miss = 58690, Miss_rate = 0.294, Pending_hits = 86924, Reservation_fails = 174
L2_cache_bank[5]: Access = 199168, Miss = 58557, Miss_rate = 0.294, Pending_hits = 86880, Reservation_fails = 190
L2_cache_bank[6]: Access = 199364, Miss = 58598, Miss_rate = 0.294, Pending_hits = 87014, Reservation_fails = 199
L2_cache_bank[7]: Access = 199384, Miss = 58616, Miss_rate = 0.294, Pending_hits = 87008, Reservation_fails = 169
L2_cache_bank[8]: Access = 199366, Miss = 58650, Miss_rate = 0.294, Pending_hits = 86948, Reservation_fails = 217
L2_cache_bank[9]: Access = 199578, Miss = 58704, Miss_rate = 0.294, Pending_hits = 86965, Reservation_fails = 137
L2_cache_bank[10]: Access = 199466, Miss = 58705, Miss_rate = 0.294, Pending_hits = 86946, Reservation_fails = 178
L2_cache_bank[11]: Access = 198892, Miss = 58475, Miss_rate = 0.294, Pending_hits = 86904, Reservation_fails = 183
L2_cache_bank[12]: Access = 199244, Miss = 58580, Miss_rate = 0.294, Pending_hits = 87040, Reservation_fails = 197
L2_cache_bank[13]: Access = 198764, Miss = 58376, Miss_rate = 0.294, Pending_hits = 86895, Reservation_fails = 206
L2_cache_bank[14]: Access = 199344, Miss = 58580, Miss_rate = 0.294, Pending_hits = 86872, Reservation_fails = 238
L2_cache_bank[15]: Access = 199548, Miss = 58710, Miss_rate = 0.294, Pending_hits = 87004, Reservation_fails = 181
L2_cache_bank[16]: Access = 199834, Miss = 58849, Miss_rate = 0.294, Pending_hits = 87195, Reservation_fails = 161
L2_cache_bank[17]: Access = 199443, Miss = 58615, Miss_rate = 0.294, Pending_hits = 87071, Reservation_fails = 142
L2_cache_bank[18]: Access = 199413, Miss = 58623, Miss_rate = 0.294, Pending_hits = 87038, Reservation_fails = 150
L2_cache_bank[19]: Access = 199054, Miss = 58520, Miss_rate = 0.294, Pending_hits = 87021, Reservation_fails = 165
L2_cache_bank[20]: Access = 199203, Miss = 58559, Miss_rate = 0.294, Pending_hits = 87041, Reservation_fails = 167
L2_cache_bank[21]: Access = 199595, Miss = 58732, Miss_rate = 0.294, Pending_hits = 87108, Reservation_fails = 143
L2_total_cache_accesses = 4385680
L2_total_cache_misses = 1289547
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1913910
L2_total_cache_reservation_fails = 3962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1782820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3959
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182509
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=9425785
icnt_total_pkts_simt_to_mem=6702126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28114
	minimum = 6
	maximum = 46
Network latency average = 8.03779
	minimum = 6
	maximum = 39
Slowest packet = 8261262
Flit latency average = 7.66155
	minimum = 6
	maximum = 38
Slowest flit = 15772421
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00258903
	minimum = 0.00225873 (at node 21)
	maximum = 0.00299067 (at node 46)
Accepted packet rate average = 0.00258903
	minimum = 0.00225873 (at node 21)
	maximum = 0.00299067 (at node 46)
Injected flit rate average = 0.0041234
	minimum = 0.00265412 (at node 21)
	maximum = 0.00603562 (at node 46)
Accepted flit rate average= 0.0041234
	minimum = 0.00339875 (at node 48)
	maximum = 0.00480887 (at node 26)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3193 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.4 (30 samples)
Network latency average = 9.62351 (30 samples)
	minimum = 6 (30 samples)
	maximum = 75.0333 (30 samples)
Flit latency average = 9.33406 (30 samples)
	minimum = 6 (30 samples)
	maximum = 74.0667 (30 samples)
Fragmentation average = 0.0175175 (30 samples)
	minimum = 0 (30 samples)
	maximum = 20.3667 (30 samples)
Injected packet rate average = 0.0505559 (30 samples)
	minimum = 0.0448834 (30 samples)
	maximum = 0.0575992 (30 samples)
Accepted packet rate average = 0.0505559 (30 samples)
	minimum = 0.0448834 (30 samples)
	maximum = 0.0575992 (30 samples)
Injected flit rate average = 0.0972032 (30 samples)
	minimum = 0.0709084 (30 samples)
	maximum = 0.130392 (30 samples)
Accepted flit rate average = 0.0972032 (30 samples)
	minimum = 0.0904047 (30 samples)
	maximum = 0.102967 (30 samples)
Injected packet size average = 1.92269 (30 samples)
Accepted packet size average = 1.92269 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 27 min, 11 sec (12431 sec)
gpgpu_simulation_rate = 53622 (inst/sec)
gpgpu_simulation_rate = 1394 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54965
gpu_sim_insn = 23220192
gpu_ipc =     422.4541
gpu_tot_sim_cycle = 17615864
gpu_tot_sim_insn = 689802421
gpu_tot_ipc =      39.1580
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344664
gpu_stall_icnt2sh    = 206264
partiton_reqs_in_parallel = 1209159
partiton_reqs_in_parallel_total    = 226465859
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =      12.9244
partiton_reqs_in_parallel_util = 1209159
partiton_reqs_in_parallel_util_total    = 226465859
gpu_sim_cycle_parition_util = 54965
gpu_tot_sim_cycle_parition_util    = 10308847
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.9683
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385680
L2_BW  =     423.7128 GB/Sec
L2_BW_total  =      24.9197 GB/Sec
gpu_total_sim_rate=54238

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567348
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567348
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62514, 61404, 62052, 61300, 62313, 61389, 61595, 60492, 61447, 60425, 61482, 60118, 60914, 59396, 60715, 58729, 59796, 58699, 59467, 58495, 59295, 57741, 59141, 57379, 58451, 57416, 58519, 57648, 58420, 57438, 57796, 56839, 
gpgpu_n_tot_thrd_icount = 1507233664
gpgpu_n_tot_w_icount = 47101052
gpgpu_n_stall_shd_mem = 446009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313581
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568427
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209031
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3361030	W0_Idle:293732267	W0_Scoreboard:241490918	W1:1846012	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 250061 
averagemflatency = 433 
max_icnt2mem_latency = 249801 
max_icnt2sh_latency = 17615863 
mrq_lat_table:726709 	43172 	61361 	112832 	228418 	309729 	387076 	201578 	106604 	18094 	2044 	147 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2613623 	1808434 	175541 	13565 	2221 	1605 	4092 	4049 	4584 	2957 	495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	3989197 	363342 	23081 	5307 	170209 	42242 	16673 	959 	676 	1946 	1583 	4033 	4122 	4652 	2795 	495 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2322992 	946763 	43819 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	477486 	
mf_lat_pw_table:117641 	0 	0 	0 	0 	0 	0 	2679 	971 	722 	786 	349 	141 	78 	71 	56 	24 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    405576    490886    405622    417751    517218    504087    429220    428861    431583    375271    470096    367826    472418    465873    429792    545866 
dram[1]:    375119    376059    406117    503852    417334    433216    403721    473404    380624    523429    404655    369194    417211    405151    499400    545816 
dram[2]:    373842    404987    510044    405692    425615    405165    384426    413781    370148    336749    406381    358727    465376    532358    379716    489688 
dram[3]:    404491    405200    369372    485265    405965    517283    408244    413739    375554    377890    368144    433314    405108    381002    405648    480261 
dram[4]:    421280    404351    483883    418188    675124    484053    256047    384009    375062    399682    363278    537789    484757    428465    406508    405394 
dram[5]:    676949    376307    405053    406370    502359    405629    427991    503339    484141    370661    370032    319501    448559    361457    485888    474153 
dram[6]:    406489    364297    406305    419658    484231    484223    317060    311022    374683    470186    364918    395620    471971    472275    430206    429508 
dram[7]:    356414    358872    406053    406342    484007    484244    382608    408553    367646    382910    405783    485707    405979    355527    428921    471986 
dram[8]:    384228    380981    404940    370333    405480    483747    428959    317716    382307    473366    405187    369373    406084    471902    545679    459921 
dram[9]:    356550    405623    405034    485414    416749    472172    315952    485236    374192    367524    316884    369125    473592    450007    251119    427862 
dram[10]:    496531    406245    356892    424283    418944    483956    382643    501963    405385    370919    373256    421244    406140    471982    404858    427862 
average row accesses per activate:
dram[0]:  3.956549  4.022643  3.668812  3.671037  3.739434  3.952550  3.899683  3.982903  3.632070  3.814281  3.618224  3.719643  3.837297  4.013935  3.632606  3.640343 
dram[1]:  3.824718  4.037879  3.669588  3.796677  3.697459  3.867865  3.994150  4.072865  3.649723  3.799451  3.656773  3.743528  3.824451  3.890135  3.588334  3.665234 
dram[2]:  3.769818  3.952807  3.647707  3.681525  3.768032  3.874921  3.917300  4.029846  3.665000  3.846942  3.619186  3.735391  3.831149  3.849622  3.585127  3.771420 
dram[3]:  4.065802  3.937061  3.628414  3.780030  3.799258  3.853925  3.931376  4.114958  3.748117  3.772343  3.693932  3.815087  3.721684  3.854081  3.541517  3.616079 
dram[4]:  3.834537  4.064261  3.611734  3.739052  3.692078  3.822546  3.908141  3.951360  3.621256  3.853696  3.742874  3.751959  3.766450  3.842648  3.580591  3.574172 
dram[5]:  3.882247  3.865850  3.600173  3.663167  3.670739  3.862200  3.913568  4.087725  3.764581  3.740169  3.650162  3.690200  3.770015  3.880459  3.582077  3.682094 
dram[6]:  3.838498  3.982930  3.600981  3.664816  3.790208  3.822500  3.972625  4.134615  3.644197  3.743141  3.614802  3.739026  3.770320  3.878973  3.665525  3.681858 
dram[7]:  3.809792  3.836342  3.534011  3.683020  3.825422  3.857366  3.963813  4.040198  3.628971  3.733671  3.628439  3.755238  3.896087  3.884628  3.586678  3.655379 
dram[8]:  3.805065  3.918193  3.560192  3.737754  3.750153  3.854363  3.941608  4.033943  3.642130  3.670297  3.616947  3.796233  3.798824  3.876943  3.568753  3.691401 
dram[9]:  3.872110  3.959240  3.532136  3.754123  3.694762  3.915070  3.997044  3.986395  3.737079  3.791846  3.644810  3.734436  3.751919  3.963144  3.588549  3.664083 
dram[10]:  3.872629  4.094828  3.607792  3.620017  3.833438  3.962701  3.932929  4.036263  3.641664  3.734821  3.703704  3.657610  3.831193  3.899619  3.625283  3.733627 
average row locality = 2197765/581547 = 3.779170
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7924      8012      7807      7848      7685      7646      7693      7709      7696      7666      7706      7673      7586      7453      7821      7850 
dram[1]:      7980      7931      7792      7796      7719      7652      7683      7694      7700      7685      7634      7625      7536      7497      7937      7903 
dram[2]:      7951      7946      7799      7810      7702      7670      7726      7669      7691      7664      7635      7662      7574      7536      7899      7872 
dram[3]:      7962      8000      7784      7774      7655      7679      7689      7654      7696      7713      7608      7624      7585      7536      7906      7925 
dram[4]:      7930      7978      7804      7756      7708      7712      7720      7691      7746      7695      7641      7636      7518      7573      7870      7946 
dram[5]:      8026      7991      7825      7806      7692      7657      7699      7647      7691      7624      7618      7638      7533      7504      7917      7891 
dram[6]:      7997      7928      7761      7793      7653      7621      7681      7654      7686      7667      7616      7649      7535      7448      7937      7891 
dram[7]:      7973      8023      7799      7803      7634      7698      7664      7668      7697      7708      7666      7588      7495      7555      7934      7941 
dram[8]:      8013      7947      7865      7788      7690      7682      7716      7706      7726      7705      7661      7563      7556      7544      7904      7959 
dram[9]:      7995      8011      7830      7775      7698      7661      7615      7691      7652      7633      7619      7632      7559      7503      7925      7903 
dram[10]:      7984      7934      7759      7837      7649      7719      7714      7709      7674      7727      7620      7667      7539      7570      7906      7860 
total reads: 1361776
bank skew: 8026/7448 = 1.08
chip skew: 124025/123517 = 1.00
number of total write accesses:
dram[0]:      4824      4957      4733      4751      4614      4599      4630      4638      4762      4780      4842      4825      4678      4645      4835      4873 
dram[1]:      4894      4861      4769      4771      4649      4613      4607      4659      4793      4762      4810      4811      4664      4648      4920      4885 
dram[2]:      4889      4869      4771      4744      4627      4598      4637      4618      4770      4727      4815      4803      4701      4675      4925      4849 
dram[3]:      4890      4886      4705      4719      4628      4642      4628      4588      4744      4781      4811      4817      4704      4693      4932      4894 
dram[4]:      4816      4861      4754      4710      4642      4631      4618      4657      4827      4764      4834      4813      4674      4735      4859      4896 
dram[5]:      4898      4948      4700      4755      4627      4563      4617      4608      4766      4741      4767      4750      4663      4669      4914      4838 
dram[6]:      4885      4905      4720      4748      4578      4611      4654      4601      4748      4749      4790      4787      4711      4635      4907      4874 
dram[7]:      4866      4940      4722      4734      4615      4661      4604      4594      4754      4811      4863      4778      4653      4701      4935      4904 
dram[8]:      4909      4889      4763      4726      4588      4598      4637      4654      4792      4763      4803      4733      4718      4680      4865      4876 
dram[9]:      4903      4908      4755      4745      4576      4601      4556      4615      4785      4736      4777      4785      4661      4648      4861      4859 
dram[10]:      4877      4891      4742      4786      4595      4605      4600      4646      4755      4822      4780      4853      4694      4706      4884      4853 
total reads: 835989
bank skew: 4957/4556 = 1.09
chip skew: 76135/75771 = 1.00
average mf latency per bank:
dram[0]:        976       997       861       789      1050      1007       925       983       817       803       920       921       914       867       828       854
dram[1]:       1048       951       797       824      1027       994       949      1054       805       770       946       883       987       989       886       814
dram[2]:       1005       976       775       861      1038      1010      1013       966       799       848       850       934       954       938       864       854
dram[3]:       1040      1026       879       871       953      1036       935       935       840       798       892       883       971       940       838       904
dram[4]:        945       973       793       863      1059      1084       977       945       839       792       978       896       962       962       831       881
dram[5]:        992       962       780       831      1053      1029       996       958       795       798       901       895       951       945       832       876
dram[6]:        930      1021       829       873      1043       961       991      1078       807       743       877       921       924       875       841       836
dram[7]:       1092      1002       798       805       994      1023       980      1014       795       774       855       826       866      1001       799       916
dram[8]:       1018       933       900       873      1036      1037       901       964       776       775       856       871       998       978       799       809
dram[9]:        875       978       788       800      1096       999       972       961       824       730       903       899       940       961       946       838
dram[10]:        959       912       788       890      1023      1076       987       947       752       754       925       913       938       976       879       828
maximum mf latency per bank:
dram[0]:     235501    127602    127657    128186    247678    247651    247680    247633    170566    127640    235522    235518    127889    235502    127755    127667
dram[1]:     242903    235517    128146    134060    247658    247650    247618    247591    180151    170684    235504    123994    235505    235479    235492    235518
dram[2]:     127574    235510    128193    128210    247672    247652    247626    247677    170616    170524    123970    235511    170229    170228    156561    157606
dram[3]:     235497    242914    157277    128316    247681    247680    247587    247607    127676    127649    235510    235523    235523    235520    235529    235489
dram[4]:     127613    235498    125053    128197    247683    247711    247602    247612    170486    170492    235522    170389    127898    170233    235515    235510
dram[5]:     242887    127188    157272    128290    247698    247671    247600    247592    133929    170436    235525    235484    235519    250061    127633    235497
dram[6]:     127193    242898    127310    128209    247686    247674    247577    247600    170524    127683    235502    235502    235527    235506    127773    127729
dram[7]:     156451    235504    134051    128283    247652    247702    247625    247587    170479    170576    235510    123968    235485    250016    127515    235520
dram[8]:     242885    127614    157240    235501    247671    247695    247610    247660    170578    170718    235502    170364    235497    235497    235494    235494
dram[9]:     127192    235509    128200    127328    247678    247689    247650    247656    170600    170652    235511    235510    170104    235510    235512    156566
dram[10]:     127585    235459    127979    128267    247676    247632    247636    247628    134058    170624    180113    124031    235520    235501    235519    235519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18396239 n_act=52652 n_pre=52638 n_req=199761 n_rd=495100 n_write=248743 bw_util=0.0773
n_activity=2023393 dram_eff=0.7352
bk0: 31696a 18758713i bk1: 32048a 18734244i bk2: 31228a 18763512i bk3: 31392a 18745051i bk4: 30740a 18764817i bk5: 30584a 18753111i bk6: 30772a 18774033i bk7: 30836a 18763617i bk8: 30784a 18769774i bk9: 30664a 18753330i bk10: 30824a 18756212i bk11: 30692a 18749030i bk12: 30344a 18774198i bk13: 29812a 18762325i bk14: 31284a 18744260i bk15: 31400a 18735540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26559
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18396169 n_act=52701 n_pre=52685 n_req=199880 n_rd=495056 n_write=248761 bw_util=0.0773
n_activity=2023593 dram_eff=0.7351
bk0: 31920a 18754284i bk1: 31724a 18740755i bk2: 31168a 18753194i bk3: 31184a 18747007i bk4: 30876a 18760395i bk5: 30608a 18744635i bk6: 30732a 18775581i bk7: 30776a 18761869i bk8: 30800a 18765783i bk9: 30740a 18754671i bk10: 30536a 18755603i bk11: 30500a 18751597i bk12: 30144a 18772828i bk13: 29988a 18764465i bk14: 31748a 18742760i bk15: 31612a 18728845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18395739 n_act=52871 n_pre=52855 n_req=199824 n_rd=495224 n_write=248683 bw_util=0.07731
n_activity=2024568 dram_eff=0.7349
bk0: 31804a 18741724i bk1: 31784a 18739763i bk2: 31196a 18754288i bk3: 31240a 18746307i bk4: 30808a 18762623i bk5: 30680a 18748445i bk6: 30904a 18770650i bk7: 30676a 18758933i bk8: 30764a 18760532i bk9: 30656a 18757743i bk10: 30540a 18757827i bk11: 30648a 18752223i bk12: 30296a 18775255i bk13: 30144a 18759210i bk14: 31596a 18736036i bk15: 31488a 18735268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29395
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18396314 n_act=52618 n_pre=52602 n_req=199852 n_rd=495160 n_write=248678 bw_util=0.0773
n_activity=2024337 dram_eff=0.7349
bk0: 31848a 18760536i bk1: 32000a 18739225i bk2: 31136a 18758660i bk3: 31096a 18749438i bk4: 30620a 18761095i bk5: 30716a 18745245i bk6: 30756a 18771373i bk7: 30616a 18768108i bk8: 30784a 18771013i bk9: 30852a 18752390i bk10: 30432a 18759657i bk11: 30496a 18750965i bk12: 30340a 18768800i bk13: 30144a 18758081i bk14: 31624a 18736816i bk15: 31700a 18727345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18394757 n_act=53094 n_pre=53078 n_req=200015 n_rd=495696 n_write=248747 bw_util=0.07736
n_activity=2024168 dram_eff=0.7356
bk0: 31720a 18752989i bk1: 31912a 18748279i bk2: 31216a 18761138i bk3: 31024a 18750197i bk4: 30832a 18764193i bk5: 30848a 18745015i bk6: 30880a 18770665i bk7: 30764a 18757943i bk8: 30984a 18762585i bk9: 30780a 18759136i bk10: 30564a 18752391i bk11: 30544a 18752210i bk12: 30072a 18770470i bk13: 30292a 18755703i bk14: 31480a 18743741i bk15: 31784a 18726676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18395874 n_act=53025 n_pre=53009 n_req=199583 n_rd=495036 n_write=248428 bw_util=0.07726
n_activity=2026428 dram_eff=0.7338
bk0: 32104a 18755131i bk1: 31964a 18736477i bk2: 31300a 18762456i bk3: 31224a 18751972i bk4: 30768a 18766159i bk5: 30628a 18754886i bk6: 30796a 18782179i bk7: 30588a 18767917i bk8: 30764a 18775316i bk9: 30496a 18754124i bk10: 30472a 18768201i bk11: 30552a 18758113i bk12: 30132a 18778693i bk13: 30016a 18768355i bk14: 31668a 18740761i bk15: 31564a 18740849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22805
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18397472 n_act=52783 n_pre=52767 n_req=199420 n_rd=494068 n_write=248282 bw_util=0.07715
n_activity=2020250 dram_eff=0.7349
bk0: 31988a 18751095i bk1: 31712a 18744173i bk2: 31044a 18758430i bk3: 31172a 18741544i bk4: 30612a 18772751i bk5: 30484a 18750390i bk6: 30724a 18777159i bk7: 30616a 18770564i bk8: 30744a 18763152i bk9: 30668a 18756579i bk10: 30464a 18762334i bk11: 30596a 18752637i bk12: 30140a 18768269i bk13: 29792a 18766371i bk14: 31748a 18746901i bk15: 31564a 18731522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24389
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18394633 n_act=53137 n_pre=53121 n_req=199981 n_rd=495384 n_write=249097 bw_util=0.07737
n_activity=2028938 dram_eff=0.7339
bk0: 31892a 18752708i bk1: 32092a 18737083i bk2: 31196a 18757835i bk3: 31212a 18743108i bk4: 30536a 18765281i bk5: 30792a 18747871i bk6: 30656a 18770517i bk7: 30672a 18764410i bk8: 30788a 18766402i bk9: 30832a 18754097i bk10: 30664a 18753000i bk11: 30352a 18755703i bk12: 29980a 18774046i bk13: 30220a 18760126i bk14: 31736a 18740543i bk15: 31764a 18732940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26335
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18394108 n_act=53183 n_pre=53167 n_req=200019 n_rd=496100 n_write=248814 bw_util=0.07741
n_activity=2027343 dram_eff=0.7349
bk0: 32052a 18751906i bk1: 31788a 18744812i bk2: 31460a 18757772i bk3: 31152a 18751537i bk4: 30760a 18770565i bk5: 30728a 18753033i bk6: 30864a 18768993i bk7: 30824a 18757456i bk8: 30904a 18761580i bk9: 30820a 18753015i bk10: 30644a 18754718i bk11: 30252a 18751912i bk12: 30224a 18770289i bk13: 30176a 18766837i bk14: 31616a 18741101i bk15: 31836a 18735332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18397073 n_act=52763 n_pre=52747 n_req=199473 n_rd=494808 n_write=247981 bw_util=0.07719
n_activity=2023567 dram_eff=0.7341
bk0: 31980a 18754574i bk1: 32044a 18738521i bk2: 31320a 18758812i bk3: 31100a 18746194i bk4: 30792a 18772320i bk5: 30644a 18753782i bk6: 30460a 18782765i bk7: 30764a 18768823i bk8: 30608a 18772131i bk9: 30532a 18766832i bk10: 30476a 18765898i bk11: 30528a 18751568i bk12: 30236a 18775379i bk13: 30012a 18767592i bk14: 31700a 18749692i bk15: 31612a 18734934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21698
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245372 n_nop=18395748 n_act=52719 n_pre=52703 n_req=199957 n_rd=495472 n_write=248730 bw_util=0.07734
n_activity=2022677 dram_eff=0.7359
bk0: 31936a 18753161i bk1: 31736a 18748158i bk2: 31036a 18759651i bk3: 31348a 18739451i bk4: 30596a 18771707i bk5: 30876a 18752772i bk6: 30856a 18772231i bk7: 30836a 18758073i bk8: 30696a 18769002i bk9: 30908a 18747737i bk10: 30480a 18760434i bk11: 30668a 18741244i bk12: 30156a 18769574i bk13: 30280a 18757979i bk14: 31624a 18747432i bk15: 31440a 18735894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61918, Miss_rate = 0.294, Pending_hits = 90651, Reservation_fails = 149
L2_cache_bank[1]: Access = 210635, Miss = 61857, Miss_rate = 0.294, Pending_hits = 90756, Reservation_fails = 229
L2_cache_bank[2]: Access = 210588, Miss = 61981, Miss_rate = 0.294, Pending_hits = 90534, Reservation_fails = 209
L2_cache_bank[3]: Access = 210325, Miss = 61783, Miss_rate = 0.294, Pending_hits = 90577, Reservation_fails = 214
L2_cache_bank[4]: Access = 210626, Miss = 61977, Miss_rate = 0.294, Pending_hits = 90547, Reservation_fails = 191
L2_cache_bank[5]: Access = 210387, Miss = 61829, Miss_rate = 0.294, Pending_hits = 90524, Reservation_fails = 206
L2_cache_bank[6]: Access = 210540, Miss = 61885, Miss_rate = 0.294, Pending_hits = 90635, Reservation_fails = 218
L2_cache_bank[7]: Access = 210545, Miss = 61905, Miss_rate = 0.294, Pending_hits = 90659, Reservation_fails = 180
L2_cache_bank[8]: Access = 210563, Miss = 61937, Miss_rate = 0.294, Pending_hits = 90571, Reservation_fails = 226
L2_cache_bank[9]: Access = 210739, Miss = 61987, Miss_rate = 0.294, Pending_hits = 90625, Reservation_fails = 150
L2_cache_bank[10]: Access = 210611, Miss = 62001, Miss_rate = 0.294, Pending_hits = 90557, Reservation_fails = 189
L2_cache_bank[11]: Access = 210046, Miss = 61758, Miss_rate = 0.294, Pending_hits = 90513, Reservation_fails = 202
L2_cache_bank[12]: Access = 210391, Miss = 61866, Miss_rate = 0.294, Pending_hits = 90680, Reservation_fails = 208
L2_cache_bank[13]: Access = 209951, Miss = 61651, Miss_rate = 0.294, Pending_hits = 90525, Reservation_fails = 213
L2_cache_bank[14]: Access = 210529, Miss = 61862, Miss_rate = 0.294, Pending_hits = 90464, Reservation_fails = 249
L2_cache_bank[15]: Access = 210685, Miss = 61984, Miss_rate = 0.294, Pending_hits = 90633, Reservation_fails = 201
L2_cache_bank[16]: Access = 210979, Miss = 62131, Miss_rate = 0.294, Pending_hits = 90821, Reservation_fails = 176
L2_cache_bank[17]: Access = 210553, Miss = 61894, Miss_rate = 0.294, Pending_hits = 90676, Reservation_fails = 153
L2_cache_bank[18]: Access = 210526, Miss = 61893, Miss_rate = 0.294, Pending_hits = 90634, Reservation_fails = 165
L2_cache_bank[19]: Access = 210258, Miss = 61809, Miss_rate = 0.294, Pending_hits = 90664, Reservation_fails = 174
L2_cache_bank[20]: Access = 210362, Miss = 61845, Miss_rate = 0.294, Pending_hits = 90676, Reservation_fails = 181
L2_cache_bank[21]: Access = 210870, Miss = 62023, Miss_rate = 0.294, Pending_hits = 90774, Reservation_fails = 158
L2_total_cache_accesses = 4631390
L2_total_cache_misses = 1361776
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1993696
L2_total_cache_reservation_fails = 4241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1847050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313581
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=9933639
icnt_total_pkts_simt_to_mem=7130871
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.70211
	minimum = 6
	maximum = 136
Network latency average = 9.21462
	minimum = 6
	maximum = 134
Slowest packet = 9122197
Flit latency average = 8.46448
	minimum = 6
	maximum = 132
Slowest flit = 16796185
Fragmentation average = 1.22095e-05
	minimum = 0
	maximum = 6
Injected packet rate average = 0.0894068
	minimum = 0.078578 (at node 22)
	maximum = 0.102566 (at node 49)
Accepted packet rate average = 0.0894068
	minimum = 0.078578 (at node 22)
	maximum = 0.102566 (at node 49)
Injected flit rate average = 0.170401
	minimum = 0.136952 (at node 22)
	maximum = 0.210963 (at node 49)
Accepted flit rate average= 0.170401
	minimum = 0.162778 (at node 22)
	maximum = 0.179479 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2994 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.0968 (31 samples)
Network latency average = 9.61032 (31 samples)
	minimum = 6 (31 samples)
	maximum = 76.9355 (31 samples)
Flit latency average = 9.30601 (31 samples)
	minimum = 6 (31 samples)
	maximum = 75.9355 (31 samples)
Fragmentation average = 0.0169528 (31 samples)
	minimum = 0 (31 samples)
	maximum = 19.9032 (31 samples)
Injected packet rate average = 0.0518091 (31 samples)
	minimum = 0.0459703 (31 samples)
	maximum = 0.0590497 (31 samples)
Accepted packet rate average = 0.0518091 (31 samples)
	minimum = 0.0459703 (31 samples)
	maximum = 0.0590497 (31 samples)
Injected flit rate average = 0.0995644 (31 samples)
	minimum = 0.0730389 (31 samples)
	maximum = 0.132991 (31 samples)
Accepted flit rate average = 0.0995644 (31 samples)
	minimum = 0.0927394 (31 samples)
	maximum = 0.105436 (31 samples)
Injected packet size average = 1.92175 (31 samples)
Accepted packet size average = 1.92175 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 31 min, 58 sec (12718 sec)
gpgpu_simulation_rate = 54238 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 124986 Tlb_hit: 116349 Tlb_miss: 8637 Tlb_hit_rate: 0.930896
Shader1: Tlb_access: 125190 Tlb_hit: 116574 Tlb_miss: 8616 Tlb_hit_rate: 0.931177
Shader2: Tlb_access: 124800 Tlb_hit: 116336 Tlb_miss: 8464 Tlb_hit_rate: 0.932180
Shader3: Tlb_access: 125085 Tlb_hit: 116490 Tlb_miss: 8595 Tlb_hit_rate: 0.931287
Shader4: Tlb_access: 125366 Tlb_hit: 116721 Tlb_miss: 8645 Tlb_hit_rate: 0.931042
Shader5: Tlb_access: 124814 Tlb_hit: 116194 Tlb_miss: 8620 Tlb_hit_rate: 0.930937
Shader6: Tlb_access: 124906 Tlb_hit: 116344 Tlb_miss: 8562 Tlb_hit_rate: 0.931452
Shader7: Tlb_access: 124378 Tlb_hit: 115975 Tlb_miss: 8403 Tlb_hit_rate: 0.932440
Shader8: Tlb_access: 124893 Tlb_hit: 116361 Tlb_miss: 8532 Tlb_hit_rate: 0.931686
Shader9: Tlb_access: 124704 Tlb_hit: 116217 Tlb_miss: 8487 Tlb_hit_rate: 0.931943
Shader10: Tlb_access: 124802 Tlb_hit: 116216 Tlb_miss: 8586 Tlb_hit_rate: 0.931203
Shader11: Tlb_access: 124712 Tlb_hit: 116211 Tlb_miss: 8501 Tlb_hit_rate: 0.931835
Shader12: Tlb_access: 124816 Tlb_hit: 116304 Tlb_miss: 8512 Tlb_hit_rate: 0.931804
Shader13: Tlb_access: 125045 Tlb_hit: 116535 Tlb_miss: 8510 Tlb_hit_rate: 0.931944
Shader14: Tlb_access: 124954 Tlb_hit: 116315 Tlb_miss: 8639 Tlb_hit_rate: 0.930863
Shader15: Tlb_access: 125279 Tlb_hit: 116630 Tlb_miss: 8649 Tlb_hit_rate: 0.930962
Shader16: Tlb_access: 125208 Tlb_hit: 116532 Tlb_miss: 8676 Tlb_hit_rate: 0.930707
Shader17: Tlb_access: 125470 Tlb_hit: 116831 Tlb_miss: 8639 Tlb_hit_rate: 0.931147
Shader18: Tlb_access: 124995 Tlb_hit: 116531 Tlb_miss: 8464 Tlb_hit_rate: 0.932285
Shader19: Tlb_access: 125192 Tlb_hit: 116555 Tlb_miss: 8637 Tlb_hit_rate: 0.931010
Shader20: Tlb_access: 124946 Tlb_hit: 116404 Tlb_miss: 8542 Tlb_hit_rate: 0.931634
Shader21: Tlb_access: 124847 Tlb_hit: 116283 Tlb_miss: 8564 Tlb_hit_rate: 0.931404
Shader22: Tlb_access: 124828 Tlb_hit: 116333 Tlb_miss: 8495 Tlb_hit_rate: 0.931946
Shader23: Tlb_access: 125083 Tlb_hit: 116620 Tlb_miss: 8463 Tlb_hit_rate: 0.932341
Shader24: Tlb_access: 124920 Tlb_hit: 116394 Tlb_miss: 8526 Tlb_hit_rate: 0.931748
Shader25: Tlb_access: 124813 Tlb_hit: 116343 Tlb_miss: 8470 Tlb_hit_rate: 0.932139
Shader26: Tlb_access: 124963 Tlb_hit: 116445 Tlb_miss: 8518 Tlb_hit_rate: 0.931836
Shader27: Tlb_access: 124812 Tlb_hit: 116300 Tlb_miss: 8512 Tlb_hit_rate: 0.931801
Tlb_tot_access: 3498807 Tlb_tot_hit: 3259343, Tlb_tot_miss: 239464, Tlb_tot_hit_rate: 0.931558
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4612 Tlb_invalidate: 3511 Tlb_evict: 0 Tlb_page_evict: 3511
Shader1: Tlb_validate: 4641 Tlb_invalidate: 3498 Tlb_evict: 0 Tlb_page_evict: 3498
Shader2: Tlb_validate: 4623 Tlb_invalidate: 3481 Tlb_evict: 0 Tlb_page_evict: 3481
Shader3: Tlb_validate: 4633 Tlb_invalidate: 3492 Tlb_evict: 0 Tlb_page_evict: 3492
Shader4: Tlb_validate: 4709 Tlb_invalidate: 3542 Tlb_evict: 0 Tlb_page_evict: 3542
Shader5: Tlb_validate: 4623 Tlb_invalidate: 3492 Tlb_evict: 0 Tlb_page_evict: 3492
Shader6: Tlb_validate: 4558 Tlb_invalidate: 3446 Tlb_evict: 0 Tlb_page_evict: 3446
Shader7: Tlb_validate: 4517 Tlb_invalidate: 3410 Tlb_evict: 0 Tlb_page_evict: 3410
Shader8: Tlb_validate: 4586 Tlb_invalidate: 3457 Tlb_evict: 0 Tlb_page_evict: 3457
Shader9: Tlb_validate: 4626 Tlb_invalidate: 3462 Tlb_evict: 0 Tlb_page_evict: 3462
Shader10: Tlb_validate: 4576 Tlb_invalidate: 3426 Tlb_evict: 0 Tlb_page_evict: 3426
Shader11: Tlb_validate: 4551 Tlb_invalidate: 3441 Tlb_evict: 0 Tlb_page_evict: 3441
Shader12: Tlb_validate: 4592 Tlb_invalidate: 3451 Tlb_evict: 0 Tlb_page_evict: 3451
Shader13: Tlb_validate: 4600 Tlb_invalidate: 3494 Tlb_evict: 0 Tlb_page_evict: 3494
Shader14: Tlb_validate: 4647 Tlb_invalidate: 3472 Tlb_evict: 0 Tlb_page_evict: 3472
Shader15: Tlb_validate: 4642 Tlb_invalidate: 3511 Tlb_evict: 0 Tlb_page_evict: 3511
Shader16: Tlb_validate: 4682 Tlb_invalidate: 3517 Tlb_evict: 0 Tlb_page_evict: 3517
Shader17: Tlb_validate: 4604 Tlb_invalidate: 3493 Tlb_evict: 0 Tlb_page_evict: 3493
Shader18: Tlb_validate: 4642 Tlb_invalidate: 3489 Tlb_evict: 0 Tlb_page_evict: 3489
Shader19: Tlb_validate: 4639 Tlb_invalidate: 3490 Tlb_evict: 0 Tlb_page_evict: 3490
Shader20: Tlb_validate: 4636 Tlb_invalidate: 3491 Tlb_evict: 0 Tlb_page_evict: 3491
Shader21: Tlb_validate: 4581 Tlb_invalidate: 3473 Tlb_evict: 0 Tlb_page_evict: 3473
Shader22: Tlb_validate: 4577 Tlb_invalidate: 3449 Tlb_evict: 0 Tlb_page_evict: 3449
Shader23: Tlb_validate: 4583 Tlb_invalidate: 3461 Tlb_evict: 0 Tlb_page_evict: 3461
Shader24: Tlb_validate: 4595 Tlb_invalidate: 3484 Tlb_evict: 0 Tlb_page_evict: 3484
Shader25: Tlb_validate: 4551 Tlb_invalidate: 3437 Tlb_evict: 0 Tlb_page_evict: 3437
Shader26: Tlb_validate: 4589 Tlb_invalidate: 3434 Tlb_evict: 0 Tlb_page_evict: 3434
Shader27: Tlb_validate: 4597 Tlb_invalidate: 3468 Tlb_evict: 0 Tlb_page_evict: 3468
Tlb_tot_valiate: 129012 Tlb_invalidate: 97272, Tlb_tot_evict: 0, Tlb_tot_evict page: 97272
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787974 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788395 Trashed: 2 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788596 Trashed: 2 | Page: 788602 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 2 | Page: 788731 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788817 Trashed: 2 | Page: 788839 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789149 Trashed: 2 | Page: 789163 Trashed: 2 | Page: 789168 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789205 Trashed: 2 | Page: 789221 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789272 Trashed: 1 | Page: 789276 Trashed: 1 | Page: 789285 Trashed: 2 | Page: 789305 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789316 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789399 Trashed: 1 | Page: 789409 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790073 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790166 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790381 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790441 Trashed: 2 | Page: 790443 Trashed: 2 | Page: 790446 Trashed: 1 | Page: 790447 Trashed: 1 | Page: 790504 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790549 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790644 Trashed: 2 | Page: 790650 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790720 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790775 Trashed: 2 | Page: 790779 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790865 Trashed: 2 | Page: 790887 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791211 Trashed: 2 | Page: 791216 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791227 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791253 Trashed: 2 | Page: 791269 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791320 Trashed: 1 | Page: 791324 Trashed: 1 | Page: 791333 Trashed: 2 | Page: 791353 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791364 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791457 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791549 Trashed: 1 | Total 209
Shader1: Page: 787979 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788561 Trashed: 2 | Page: 788568 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788623 Trashed: 2 | Page: 788662 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788878 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788966 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789160 Trashed: 1 | Page: 789167 Trashed: 2 | Page: 789181 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789197 Trashed: 1 | Page: 789206 Trashed: 2 | Page: 789230 Trashed: 1 | Page: 789244 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789273 Trashed: 1 | Page: 789279 Trashed: 2 | Page: 789282 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789333 Trashed: 1 | Page: 789349 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789455 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 790027 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790184 Trashed: 2 | Page: 790194 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790253 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790300 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790375 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790417 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790508 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790545 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790609 Trashed: 2 | Page: 790616 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790671 Trashed: 2 | Page: 790710 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790744 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790841 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790926 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 791014 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791208 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791229 Trashed: 2 | Page: 791241 Trashed: 1 | Page: 791245 Trashed: 1 | Page: 791254 Trashed: 2 | Page: 791278 Trashed: 1 | Page: 791292 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791321 Trashed: 1 | Page: 791327 Trashed: 2 | Page: 791330 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791381 Trashed: 1 | Page: 791397 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791503 Trashed: 1 | Page: 791511 Trashed: 2 | Total 222
Shader2: Page: 787986 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788730 Trashed: 2 | Page: 788732 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788869 Trashed: 2 | Page: 788876 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788889 Trashed: 2 | Page: 788895 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789079 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789136 Trashed: 2 | Page: 789137 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789300 Trashed: 2 | Page: 789333 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789372 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790079 Trashed: 2 | Page: 790088 Trashed: 1 | Page: 790132 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790152 Trashed: 1 | Page: 790155 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790215 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790494 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790600 Trashed: 1 | Page: 790618 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790778 Trashed: 2 | Page: 790780 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790917 Trashed: 2 | Page: 790924 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790937 Trashed: 2 | Page: 790943 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791127 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791348 Trashed: 2 | Page: 791381 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791420 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791513 Trashed: 1 | Total 175
Shader3: Page: 787984 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788604 Trashed: 2 | Page: 788610 Trashed: 2 | Page: 788624 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788751 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788812 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788962 Trashed: 1 | Page: 789009 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789083 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789170 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789179 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789189 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789212 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789411 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789469 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790063 Trashed: 2 | Page: 790083 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790119 Trashed: 2 | Page: 790126 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790143 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790178 Trashed: 1 | Page: 790196 Trashed: 2 | Page: 790197 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790241 Trashed: 1 | Page: 790276 Trashed: 2 | Page: 790295 Trashed: 1 | Page: 790300 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790344 Trashed: 2 | Page: 790351 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790421 Trashed: 2 | Page: 790454 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790490 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790517 Trashed: 1 | Page: 790523 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790652 Trashed: 2 | Page: 790658 Trashed: 2 | Page: 790672 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790687 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790799 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790848 Trashed: 1 | Page: 790860 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791010 Trashed: 1 | Page: 791057 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791131 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791227 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791237 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791260 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791316 Trashed: 2 | Page: 791326 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791418 Trashed: 1 | Page: 791459 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791493 Trashed: 2 | Page: 791517 Trashed: 1 | Page: 791519 Trashed: 1 | Total 230
Shader4: Page: 787991 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788113 Trashed: 2 | Page: 788122 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788557 Trashed: 2 | Page: 788569 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788750 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788807 Trashed: 2 | Page: 788851 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788893 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788935 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788989 Trashed: 1 | Page: 789001 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789049 Trashed: 2 | Page: 789054 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789126 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789138 Trashed: 2 | Page: 789142 Trashed: 2 | Page: 789144 Trashed: 1 | Page: 789153 Trashed: 2 | Page: 789166 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789216 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789246 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789311 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789330 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790047 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790086 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790142 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790231 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790449 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790485 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790574 Trashed: 1 | Page: 790585 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790605 Trashed: 2 | Page: 790617 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790701 Trashed: 1 | Page: 790702 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790709 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790798 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790855 Trashed: 2 | Page: 790899 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790941 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790983 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791037 Trashed: 1 | Page: 791049 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791097 Trashed: 2 | Page: 791102 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791174 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791201 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791264 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791294 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791359 Trashed: 1 | Page: 791378 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791549 Trashed: 1 | Total 246
Shader5: Page: 787973 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788531 Trashed: 2 | Page: 788535 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788747 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789064 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789136 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789139 Trashed: 1 | Page: 789147 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789276 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789362 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790187 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790227 Trashed: 1 | Page: 790242 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790287 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790317 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790439 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790462 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790579 Trashed: 2 | Page: 790583 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790692 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790795 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790894 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790949 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791112 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791195 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791250 Trashed: 2 | Page: 791251 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791324 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791410 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791418 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791547 Trashed: 1 | Total 202
Shader6: Page: 788039 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788693 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788816 Trashed: 1 | Page: 788823 Trashed: 2 | Page: 788834 Trashed: 1 | Page: 788881 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788989 Trashed: 2 | Page: 788993 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789016 Trashed: 2 | Page: 789035 Trashed: 1 | Page: 789044 Trashed: 1 | Page: 789046 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789113 Trashed: 2 | Page: 789145 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789234 Trashed: 2 | Page: 789254 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789312 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789350 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789397 Trashed: 1 | Page: 789429 Trashed: 2 | Page: 789442 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790126 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790152 Trashed: 1 | Page: 790157 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790216 Trashed: 2 | Page: 790245 Trashed: 2 | Page: 790266 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790288 Trashed: 2 | Page: 790309 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790396 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790453 Trashed: 2 | Page: 790473 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790494 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790634 Trashed: 1 | Page: 790677 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790741 Trashed: 2 | Page: 790758 Trashed: 1 | Page: 790771 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790861 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790871 Trashed: 2 | Page: 790882 Trashed: 1 | Page: 790929 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791037 Trashed: 2 | Page: 791041 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791064 Trashed: 2 | Page: 791083 Trashed: 1 | Page: 791092 Trashed: 1 | Page: 791094 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791161 Trashed: 2 | Page: 791193 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791282 Trashed: 2 | Page: 791302 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791360 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791398 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791445 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791527 Trashed: 1 | Total 200
Shader7: Page: 788001 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788480 Trashed: 2 | Page: 788486 Trashed: 1 | Page: 788520 Trashed: 2 | Page: 788550 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788819 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789165 Trashed: 2 | Page: 789195 Trashed: 1 | Page: 789204 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789236 Trashed: 2 | Page: 789256 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789280 Trashed: 2 | Page: 789288 Trashed: 1 | Page: 789292 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789399 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789407 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790115 Trashed: 2 | Page: 790120 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790268 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790319 Trashed: 1 | Page: 790338 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790517 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790528 Trashed: 2 | Page: 790534 Trashed: 1 | Page: 790568 Trashed: 2 | Page: 790598 Trashed: 1 | Page: 790602 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790665 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790765 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790867 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791176 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791243 Trashed: 1 | Page: 791252 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791284 Trashed: 2 | Page: 791304 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791328 Trashed: 2 | Page: 791336 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791447 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791455 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791548 Trashed: 1 | Total 222
Shader8: Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788524 Trashed: 2 | Page: 788525 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788785 Trashed: 2 | Page: 788799 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788825 Trashed: 1 | Page: 788829 Trashed: 2 | Page: 788832 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789157 Trashed: 2 | Page: 789164 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789349 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789393 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789461 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790198 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790205 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790396 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790439 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790531 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790572 Trashed: 2 | Page: 790573 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790806 Trashed: 1 | Page: 790833 Trashed: 2 | Page: 790847 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790873 Trashed: 1 | Page: 790877 Trashed: 2 | Page: 790880 Trashed: 1 | Page: 790881 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791281 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791397 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791441 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791460 Trashed: 2 | Page: 791466 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791509 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791540 Trashed: 1 | Total 237
Shader9: Page: 787974 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 2 | Page: 788716 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788783 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788933 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789077 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789114 Trashed: 2 | Page: 789135 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789226 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789330 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789381 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789430 Trashed: 2 | Page: 789451 Trashed: 2 | Page: 789455 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790168 Trashed: 1 | Page: 790180 Trashed: 1 | Page: 790205 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790326 Trashed: 2 | Page: 790356 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790405 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790490 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790700 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790713 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790755 Trashed: 2 | Page: 790764 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790779 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790804 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790831 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790881 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790981 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791125 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791162 Trashed: 2 | Page: 791183 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791274 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791378 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791429 Trashed: 2 | Page: 791438 Trashed: 1 | Page: 791478 Trashed: 2 | Page: 791499 Trashed: 2 | Page: 791503 Trashed: 1 | Total 192
Shader10: Page: 788018 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788825 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788866 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788967 Trashed: 1 | Page: 788974 Trashed: 1 | Page: 788980 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789060 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789155 Trashed: 2 | Page: 789158 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789257 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789281 Trashed: 2 | Page: 789296 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789369 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789440 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789464 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790129 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790156 Trashed: 2 | Page: 790157 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790221 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790362 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790490 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790700 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790707 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790847 Trashed: 1 | Page: 790873 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790914 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791015 Trashed: 1 | Page: 791022 Trashed: 1 | Page: 791028 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791108 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791203 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791305 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791344 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791417 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791488 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791512 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791541 Trashed: 1 | Total 178
Shader11: Page: 787974 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788521 Trashed: 2 | Page: 788536 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 2 | Page: 788577 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788816 Trashed: 1 | Page: 788838 Trashed: 2 | Page: 788842 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788988 Trashed: 2 | Page: 788996 Trashed: 1 | Page: 789003 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789048 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789064 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789080 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789152 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789183 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789306 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789441 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790239 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790282 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790380 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790476 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790569 Trashed: 2 | Page: 790584 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790617 Trashed: 2 | Page: 790625 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790886 Trashed: 2 | Page: 790890 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791036 Trashed: 2 | Page: 791044 Trashed: 1 | Page: 791051 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791096 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791112 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791128 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791200 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791231 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791354 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791369 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791489 Trashed: 1 | Page: 791533 Trashed: 1 | Total 187
Shader12: Page: 787983 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788496 Trashed: 2 | Page: 788509 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788786 Trashed: 2 | Page: 788806 Trashed: 1 | Page: 788867 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788972 Trashed: 2 | Page: 788973 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789002 Trashed: 2 | Page: 789022 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789132 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789210 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789342 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789374 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789486 Trashed: 1 | Page: 790016 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790090 Trashed: 2 | Page: 790113 Trashed: 2 | Page: 790117 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790206 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790282 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790358 Trashed: 2 | Page: 790363 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790544 Trashed: 2 | Page: 790557 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790635 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790730 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790760 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790834 Trashed: 2 | Page: 790854 Trashed: 1 | Page: 790915 Trashed: 1 | Page: 790931 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791020 Trashed: 2 | Page: 791021 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791050 Trashed: 2 | Page: 791070 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791180 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791258 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791390 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791422 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791534 Trashed: 1 | Total 209
Shader13: Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788275 Trashed: 2 | Page: 788282 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789022 Trashed: 1 | Page: 789033 Trashed: 2 | Page: 789040 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789133 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789338 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789452 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790033 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790118 Trashed: 1 | Page: 790123 Trashed: 2 | Page: 790126 Trashed: 1 | Page: 790134 Trashed: 2 | Page: 790137 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790362 Trashed: 1 | Page: 790370 Trashed: 1 | Page: 790386 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790392 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790444 Trashed: 2 | Page: 790450 Trashed: 1 | Page: 790454 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790496 Trashed: 1 | Page: 790517 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790620 Trashed: 1 | Page: 790633 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790643 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790712 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790740 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791070 Trashed: 1 | Page: 791081 Trashed: 2 | Page: 791088 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791278 Trashed: 2 | Page: 791285 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791545 Trashed: 1 | Total 210
Shader14: Page: 787974 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788381 Trashed: 2 | Page: 788420 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788523 Trashed: 2 | Page: 788534 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788871 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788948 Trashed: 1 | Page: 789007 Trashed: 2 | Page: 789014 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789046 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789211 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789237 Trashed: 2 | Page: 789264 Trashed: 1 | Page: 789292 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789321 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789401 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789417 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789434 Trashed: 2 | Page: 789454 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790202 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790234 Trashed: 2 | Page: 790277 Trashed: 1 | Page: 790281 Trashed: 1 | Page: 790290 Trashed: 1 | Page: 790295 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790395 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790429 Trashed: 2 | Page: 790442 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790504 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790571 Trashed: 2 | Page: 790582 Trashed: 1 | Page: 790586 Trashed: 1 | Page: 790619 Trashed: 1 | Page: 790624 Trashed: 1 | Page: 790635 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790703 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790734 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790919 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790996 Trashed: 1 | Page: 791055 Trashed: 2 | Page: 791062 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791094 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791259 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791285 Trashed: 2 | Page: 791312 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791369 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791449 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791465 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791502 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791523 Trashed: 2 | Page: 791528 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791551 Trashed: 1 | Total 214
Shader15: Page: 787969 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788580 Trashed: 2 | Page: 788584 Trashed: 1 | Page: 788591 Trashed: 2 | Page: 788595 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788783 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788803 Trashed: 1 | Page: 788825 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788947 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789023 Trashed: 2 | Page: 789040 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789053 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789131 Trashed: 2 | Page: 789141 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789374 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789492 Trashed: 2 | Page: 789501 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790136 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790200 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790290 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790422 Trashed: 2 | Page: 790429 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790466 Trashed: 2 | Page: 790473 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790525 Trashed: 2 | Page: 790532 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790578 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790620 Trashed: 1 | Page: 790628 Trashed: 2 | Page: 790632 Trashed: 1 | Page: 790639 Trashed: 2 | Page: 790643 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790814 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790831 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790846 Trashed: 1 | Page: 790851 Trashed: 1 | Page: 790873 Trashed: 1 | Page: 790903 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 790995 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791071 Trashed: 2 | Page: 791088 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791101 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791191 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791422 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791540 Trashed: 2 | Page: 791549 Trashed: 1 | Total 249
Shader16: Page: 788004 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788505 Trashed: 2 | Page: 788522 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788816 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788980 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 789003 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789042 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789086 Trashed: 2 | Page: 789101 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789129 Trashed: 1 | Page: 789145 Trashed: 2 | Page: 789146 Trashed: 1 | Page: 789155 Trashed: 1 | Page: 789180 Trashed: 2 | Page: 789190 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789325 Trashed: 2 | Page: 789339 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789424 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790097 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790124 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790154 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790242 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790299 Trashed: 2 | Page: 790310 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790318 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790398 Trashed: 2 | Page: 790401 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790460 Trashed: 2 | Page: 790489 Trashed: 1 | Page: 790553 Trashed: 2 | Page: 790570 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790768 Trashed: 1 | Page: 790776 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790849 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790900 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791028 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791051 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791090 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791134 Trashed: 2 | Page: 791149 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791177 Trashed: 1 | Page: 791193 Trashed: 2 | Page: 791228 Trashed: 2 | Page: 791238 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791373 Trashed: 2 | Page: 791387 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791418 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791472 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791549 Trashed: 1 | Page: 791551 Trashed: 1 | Total 219
Shader17: Page: 787977 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788563 Trashed: 2 | Page: 788594 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788793 Trashed: 2 | Page: 788796 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788863 Trashed: 2 | Page: 788872 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788967 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 788986 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789030 Trashed: 2 | Page: 789038 Trashed: 2 | Page: 789056 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789087 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789150 Trashed: 2 | Page: 789151 Trashed: 2 | Page: 789163 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789244 Trashed: 1 | Page: 789282 Trashed: 2 | Page: 789309 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789436 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 790025 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790126 Trashed: 1 | Page: 790154 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790178 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790253 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790339 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790376 Trashed: 2 | Page: 790386 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790442 Trashed: 2 | Page: 790465 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790485 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790611 Trashed: 2 | Page: 790642 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790709 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790841 Trashed: 2 | Page: 790844 Trashed: 1 | Page: 790861 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790911 Trashed: 2 | Page: 790920 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791015 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791034 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791078 Trashed: 2 | Page: 791086 Trashed: 2 | Page: 791104 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791135 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791199 Trashed: 2 | Page: 791225 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791292 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791357 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791484 Trashed: 1 | Page: 791496 Trashed: 1 | Total 205
Shader18: Page: 787983 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788435 Trashed: 2 | Page: 788438 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788668 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788751 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 2 | Page: 788862 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788892 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788990 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789053 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789117 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789155 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789295 Trashed: 1 | Page: 789301 Trashed: 1 | Page: 789303 Trashed: 2 | Page: 789322 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789338 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790072 Trashed: 2 | Page: 790088 Trashed: 1 | Page: 790120 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790158 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790182 Trashed: 1 | Page: 790198 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790282 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790369 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790483 Trashed: 2 | Page: 790486 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790542 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790618 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790657 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790687 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790716 Trashed: 1 | Page: 790773 Trashed: 1 | Page: 790780 Trashed: 1 | Page: 790799 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790888 Trashed: 1 | Page: 790900 Trashed: 1 | Page: 790902 Trashed: 2 | Page: 790910 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790940 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791038 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791101 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791165 Trashed: 1 | Page: 791203 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791343 Trashed: 1 | Page: 791349 Trashed: 1 | Page: 791351 Trashed: 2 | Page: 791370 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791421 Trashed: 2 | Page: 791443 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791524 Trashed: 1 | Total 195
Shader19: Page: 788008 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788309 Trashed: 2 | Page: 788310 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788759 Trashed: 2 | Page: 788767 Trashed: 1 | Page: 788792 Trashed: 2 | Page: 788806 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788823 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788829 Trashed: 2 | Page: 788835 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789150 Trashed: 2 | Page: 789154 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789179 Trashed: 1 | Page: 789189 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789291 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789348 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789422 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 789457 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790155 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790182 Trashed: 2 | Page: 790223 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790314 Trashed: 2 | Page: 790357 Trashed: 2 | Page: 790358 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790395 Trashed: 2 | Page: 790400 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790498 Trashed: 1 | Page: 790499 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790504 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790528 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790575 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790614 Trashed: 1 | Page: 790643 Trashed: 1 | Page: 790649 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790712 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790734 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790807 Trashed: 2 | Page: 790815 Trashed: 1 | Page: 790840 Trashed: 2 | Page: 790854 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790871 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790877 Trashed: 2 | Page: 790883 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791191 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791202 Trashed: 1 | Page: 791227 Trashed: 1 | Page: 791237 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791339 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791396 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791470 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791541 Trashed: 1 | Total 220
Shader20: Page: 787984 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788490 Trashed: 2 | Page: 788495 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788803 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788881 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788925 Trashed: 2 | Page: 788945 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789037 Trashed: 2 | Page: 789041 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789144 Trashed: 2 | Page: 789160 Trashed: 1 | Page: 789162 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790266 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790337 Trashed: 2 | Page: 790349 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790480 Trashed: 2 | Page: 790482 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790538 Trashed: 2 | Page: 790543 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790588 Trashed: 1 | Page: 790591 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790738 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790765 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790821 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790851 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790913 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790929 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790973 Trashed: 2 | Page: 790993 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791085 Trashed: 2 | Page: 791089 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791210 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791546 Trashed: 1 | Page: 791549 Trashed: 1 | Total 217
Shader21: Page: 787973 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788802 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 788999 Trashed: 1 | Page: 789003 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789082 Trashed: 2 | Page: 789086 Trashed: 1 | Page: 789109 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789129 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789170 Trashed: 2 | Page: 789215 Trashed: 1 | Page: 789232 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789250 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789312 Trashed: 1 | Page: 789326 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789362 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789417 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789478 Trashed: 2 | Page: 789484 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790024 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790121 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790151 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790183 Trashed: 2 | Page: 790228 Trashed: 1 | Page: 790244 Trashed: 2 | Page: 790258 Trashed: 1 | Page: 790259 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790418 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790666 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790850 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790881 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791047 Trashed: 1 | Page: 791051 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791130 Trashed: 2 | Page: 791134 Trashed: 1 | Page: 791157 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791218 Trashed: 1 | Page: 791280 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791360 Trashed: 1 | Page: 791374 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791410 Trashed: 2 | Page: 791418 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791465 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791496 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791526 Trashed: 2 | Page: 791532 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791542 Trashed: 1 | Total 205
Shader22: Page: 787977 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788908 Trashed: 2 | Page: 788940 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788963 Trashed: 1 | Page: 788992 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789001 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789071 Trashed: 2 | Page: 789086 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789129 Trashed: 2 | Page: 789134 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789259 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789441 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789486 Trashed: 1 | Page: 790025 Trashed: 1 | Page: 790033 Trashed: 1 | Page: 790040 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790199 Trashed: 2 | Page: 790211 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790265 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790339 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790397 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790415 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790496 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790588 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790956 Trashed: 2 | Page: 790988 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791011 Trashed: 1 | Page: 791040 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791049 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791119 Trashed: 2 | Page: 791134 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791177 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791307 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791489 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791534 Trashed: 1 | Total 203
Shader23: Page: 787994 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788359 Trashed: 2 | Page: 788363 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788486 Trashed: 2 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788769 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788934 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789021 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789044 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789111 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789154 Trashed: 1 | Page: 789166 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789197 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789269 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789462 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 790042 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790096 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790149 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790259 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790388 Trashed: 2 | Page: 790398 Trashed: 1 | Page: 790407 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790415 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790446 Trashed: 1 | Page: 790456 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790510 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790534 Trashed: 2 | Page: 790547 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790619 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790817 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790982 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791092 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791159 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791202 Trashed: 1 | Page: 791214 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791245 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791317 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791510 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791530 Trashed: 1 | Total 235
Shader24: Page: 787978 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788292 Trashed: 2 | Page: 788297 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788893 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788972 Trashed: 1 | Page: 788974 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789035 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789140 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789232 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 790026 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790223 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790300 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790340 Trashed: 2 | Page: 790345 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790372 Trashed: 2 | Page: 790411 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790449 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790523 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790597 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790622 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790692 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790714 Trashed: 1 | Page: 790715 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790840 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790941 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791022 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791083 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791280 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791457 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791536 Trashed: 1 | Total 188
Shader25: Page: 787981 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788423 Trashed: 2 | Page: 788425 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788544 Trashed: 2 | Page: 788546 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788732 Trashed: 2 | Page: 788737 Trashed: 1 | Page: 788741 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788871 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789108 Trashed: 1 | Page: 789116 Trashed: 2 | Page: 789118 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789200 Trashed: 2 | Page: 789202 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789232 Trashed: 1 | Page: 789240 Trashed: 2 | Page: 789281 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789371 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789454 Trashed: 1 | Page: 789483 Trashed: 2 | Page: 789493 Trashed: 1 | Page: 790029 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790149 Trashed: 1 | Page: 790158 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790239 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790272 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790321 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790355 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790379 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790419 Trashed: 2 | Page: 790451 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790592 Trashed: 2 | Page: 790594 Trashed: 1 | Page: 790597 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790780 Trashed: 2 | Page: 790785 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790919 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791164 Trashed: 2 | Page: 791166 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791248 Trashed: 2 | Page: 791250 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791280 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791419 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791502 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791531 Trashed: 2 | Page: 791541 Trashed: 1 | Total 205
Shader26: Page: 787969 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788114 Trashed: 2 | Page: 788117 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788969 Trashed: 2 | Page: 788973 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789063 Trashed: 1 | Page: 789072 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789133 Trashed: 2 | Page: 789135 Trashed: 1 | Page: 789139 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789254 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789290 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789424 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790042 Trashed: 1 | Page: 790047 Trashed: 1 | Page: 790070 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790165 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790200 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790218 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790255 Trashed: 1 | Page: 790257 Trashed: 2 | Page: 790293 Trashed: 1 | Page: 790296 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790348 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790503 Trashed: 1 | Page: 790514 Trashed: 1 | Page: 790523 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790619 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790637 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790894 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791017 Trashed: 2 | Page: 791021 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791111 Trashed: 1 | Page: 791120 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791181 Trashed: 1 | Page: 791187 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791302 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791338 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791464 Trashed: 2 | Page: 791469 Trashed: 1 | Page: 791472 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791542 Trashed: 1 | Page: 791543 Trashed: 2 | Total 218
Shader27: Page: 787978 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788642 Trashed: 2 | Page: 788679 Trashed: 1 | Page: 788689 Trashed: 2 | Page: 788694 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788803 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 789001 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789142 Trashed: 2 | Page: 789156 Trashed: 1 | Page: 789162 Trashed: 2 | Page: 789167 Trashed: 1 | Page: 789174 Trashed: 1 | Page: 789186 Trashed: 2 | Page: 789219 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789378 Trashed: 2 | Page: 789415 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 789500 Trashed: 2 | Page: 790026 Trashed: 1 | Page: 790043 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790064 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790131 Trashed: 1 | Page: 790157 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790263 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790380 Trashed: 1 | Page: 790381 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790646 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790690 Trashed: 2 | Page: 790727 Trashed: 1 | Page: 790737 Trashed: 2 | Page: 790742 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790776 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790790 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790851 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790988 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791049 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791210 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791222 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791423 Trashed: 2 | Page: 791426 Trashed: 2 | Page: 791463 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791547 Trashed: 1 | Page: 791548 Trashed: 2 | Total 224
Tlb_tot_thrash: 5916
========================================Page fault statistics==============================
Shader0: Page_table_access:8637 Page_hit: 7885 Page_miss: 752 Page_hit_rate: 0.912933
Shader1: Page_table_access:8616 Page_hit: 7823 Page_miss: 793 Page_hit_rate: 0.907962
Shader2: Page_table_access:8464 Page_hit: 7702 Page_miss: 762 Page_hit_rate: 0.909972
Shader3: Page_table_access:8595 Page_hit: 7789 Page_miss: 806 Page_hit_rate: 0.906225
Shader4: Page_table_access:8645 Page_hit: 7828 Page_miss: 817 Page_hit_rate: 0.905495
Shader5: Page_table_access:8620 Page_hit: 7854 Page_miss: 766 Page_hit_rate: 0.911137
Shader6: Page_table_access:8562 Page_hit: 7827 Page_miss: 735 Page_hit_rate: 0.914156
Shader7: Page_table_access:8403 Page_hit: 7668 Page_miss: 735 Page_hit_rate: 0.912531
Shader8: Page_table_access:8532 Page_hit: 7774 Page_miss: 758 Page_hit_rate: 0.911158
Shader9: Page_table_access:8487 Page_hit: 7710 Page_miss: 777 Page_hit_rate: 0.908448
Shader10: Page_table_access:8586 Page_hit: 7840 Page_miss: 746 Page_hit_rate: 0.913114
Shader11: Page_table_access:8501 Page_hit: 7765 Page_miss: 736 Page_hit_rate: 0.913422
Shader12: Page_table_access:8512 Page_hit: 7713 Page_miss: 799 Page_hit_rate: 0.906133
Shader13: Page_table_access:8510 Page_hit: 7689 Page_miss: 821 Page_hit_rate: 0.903525
Shader14: Page_table_access:8639 Page_hit: 7863 Page_miss: 776 Page_hit_rate: 0.910175
Shader15: Page_table_access:8649 Page_hit: 7878 Page_miss: 771 Page_hit_rate: 0.910857
Shader16: Page_table_access:8676 Page_hit: 7948 Page_miss: 728 Page_hit_rate: 0.916090
Shader17: Page_table_access:8639 Page_hit: 7938 Page_miss: 701 Page_hit_rate: 0.918856
Shader18: Page_table_access:8464 Page_hit: 7701 Page_miss: 763 Page_hit_rate: 0.909854
Shader19: Page_table_access:8637 Page_hit: 7846 Page_miss: 791 Page_hit_rate: 0.908417
Shader20: Page_table_access:8542 Page_hit: 7794 Page_miss: 748 Page_hit_rate: 0.912433
Shader21: Page_table_access:8564 Page_hit: 7862 Page_miss: 702 Page_hit_rate: 0.918029
Shader22: Page_table_access:8495 Page_hit: 7715 Page_miss: 780 Page_hit_rate: 0.908181
Shader23: Page_table_access:8463 Page_hit: 7667 Page_miss: 796 Page_hit_rate: 0.905944
Shader24: Page_table_access:8526 Page_hit: 7778 Page_miss: 748 Page_hit_rate: 0.912268
Shader25: Page_table_access:8470 Page_hit: 7721 Page_miss: 749 Page_hit_rate: 0.911570
Shader26: Page_table_access:8518 Page_hit: 7770 Page_miss: 748 Page_hit_rate: 0.912186
Shader27: Page_table_access:8512 Page_hit: 7780 Page_miss: 732 Page_hit_rate: 0.914004
Page_table_tot_access: 239464 Page_tot_hit: 218128, Page_tot_miss 21336, Page_tot_hit_rate: 0.910901 Page_tot_fault: 201 Page_tot_pending: 14975
Total_memory_access_page_fault: 201, Average_latency: 11951405.000000
========================================Page thrashing statistics==============================
Page_validate: 13312 Page_evict_dirty: 0 Page_evict_not_dirty: 8192
Page: 787968 Thrashed: 2
Page: 787969 Thrashed: 2
Page: 787970 Thrashed: 2
Page: 787971 Thrashed: 2
Page: 787972 Thrashed: 2
Page: 787973 Thrashed: 2
Page: 787974 Thrashed: 2
Page: 787975 Thrashed: 2
Page: 787976 Thrashed: 2
Page: 787977 Thrashed: 2
Page: 787978 Thrashed: 2
Page: 787979 Thrashed: 2
Page: 787980 Thrashed: 2
Page: 787981 Thrashed: 2
Page: 787982 Thrashed: 2
Page: 787983 Thrashed: 2
Page: 787984 Thrashed: 2
Page: 787985 Thrashed: 2
Page: 787986 Thrashed: 2
Page: 787987 Thrashed: 2
Page: 787988 Thrashed: 2
Page: 787989 Thrashed: 2
Page: 787990 Thrashed: 2
Page: 787991 Thrashed: 2
Page: 787992 Thrashed: 2
Page: 787993 Thrashed: 2
Page: 787994 Thrashed: 2
Page: 787995 Thrashed: 2
Page: 787996 Thrashed: 2
Page: 787997 Thrashed: 2
Page: 787998 Thrashed: 2
Page: 787999 Thrashed: 2
Page: 788000 Thrashed: 2
Page: 788001 Thrashed: 2
Page: 788002 Thrashed: 2
Page: 788003 Thrashed: 2
Page: 788004 Thrashed: 2
Page: 788005 Thrashed: 2
Page: 788006 Thrashed: 2
Page: 788007 Thrashed: 2
Page: 788008 Thrashed: 2
Page: 788009 Thrashed: 2
Page: 788010 Thrashed: 2
Page: 788011 Thrashed: 2
Page: 788012 Thrashed: 2
Page: 788013 Thrashed: 2
Page: 788014 Thrashed: 2
Page: 788015 Thrashed: 2
Page: 788016 Thrashed: 2
Page: 788017 Thrashed: 2
Page: 788018 Thrashed: 2
Page: 788019 Thrashed: 2
Page: 788020 Thrashed: 2
Page: 788021 Thrashed: 2
Page: 788022 Thrashed: 2
Page: 788023 Thrashed: 2
Page: 788024 Thrashed: 2
Page: 788025 Thrashed: 2
Page: 788026 Thrashed: 2
Page: 788027 Thrashed: 2
Page: 788028 Thrashed: 2
Page: 788029 Thrashed: 2
Page: 788030 Thrashed: 2
Page: 788031 Thrashed: 2
Page: 788032 Thrashed: 2
Page: 788033 Thrashed: 2
Page: 788034 Thrashed: 2
Page: 788035 Thrashed: 2
Page: 788036 Thrashed: 2
Page: 788037 Thrashed: 2
Page: 788038 Thrashed: 2
Page: 788039 Thrashed: 2
Page: 788040 Thrashed: 2
Page: 788041 Thrashed: 2
Page: 788042 Thrashed: 2
Page: 788043 Thrashed: 2
Page: 788044 Thrashed: 2
Page: 788045 Thrashed: 2
Page: 788046 Thrashed: 2
Page: 788047 Thrashed: 2
Page: 788048 Thrashed: 2
Page: 788049 Thrashed: 2
Page: 788050 Thrashed: 2
Page: 788051 Thrashed: 2
Page: 788052 Thrashed: 2
Page: 788053 Thrashed: 2
Page: 788054 Thrashed: 2
Page: 788055 Thrashed: 2
Page: 788056 Thrashed: 2
Page: 788057 Thrashed: 2
Page: 788058 Thrashed: 2
Page: 788059 Thrashed: 2
Page: 788060 Thrashed: 2
Page: 788061 Thrashed: 2
Page: 788062 Thrashed: 2
Page: 788063 Thrashed: 2
Page: 788064 Thrashed: 2
Page: 788065 Thrashed: 2
Page: 788066 Thrashed: 2
Page: 788067 Thrashed: 2
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 2
Page: 788070 Thrashed: 2
Page: 788071 Thrashed: 2
Page: 788072 Thrashed: 2
Page: 788073 Thrashed: 2
Page: 788074 Thrashed: 2
Page: 788075 Thrashed: 2
Page: 788076 Thrashed: 2
Page: 788077 Thrashed: 2
Page: 788078 Thrashed: 2
Page: 788079 Thrashed: 2
Page: 788080 Thrashed: 2
Page: 788081 Thrashed: 2
Page: 788082 Thrashed: 2
Page: 788083 Thrashed: 2
Page: 788084 Thrashed: 2
Page: 788085 Thrashed: 2
Page: 788086 Thrashed: 2
Page: 788087 Thrashed: 2
Page: 788088 Thrashed: 2
Page: 788089 Thrashed: 2
Page: 788090 Thrashed: 2
Page: 788091 Thrashed: 2
Page: 788092 Thrashed: 2
Page: 788093 Thrashed: 2
Page: 788094 Thrashed: 2
Page: 788095 Thrashed: 2
Page: 788096 Thrashed: 2
Page: 788097 Thrashed: 2
Page: 788098 Thrashed: 2
Page: 788099 Thrashed: 2
Page: 788100 Thrashed: 2
Page: 788101 Thrashed: 2
Page: 788102 Thrashed: 2
Page: 788103 Thrashed: 2
Page: 788104 Thrashed: 2
Page: 788105 Thrashed: 2
Page: 788106 Thrashed: 2
Page: 788107 Thrashed: 2
Page: 788108 Thrashed: 2
Page: 788109 Thrashed: 2
Page: 788110 Thrashed: 2
Page: 788111 Thrashed: 2
Page: 788112 Thrashed: 2
Page: 788113 Thrashed: 2
Page: 788114 Thrashed: 2
Page: 788115 Thrashed: 2
Page: 788116 Thrashed: 2
Page: 788117 Thrashed: 2
Page: 788118 Thrashed: 2
Page: 788119 Thrashed: 2
Page: 788120 Thrashed: 2
Page: 788121 Thrashed: 2
Page: 788122 Thrashed: 2
Page: 788123 Thrashed: 2
Page: 788124 Thrashed: 2
Page: 788125 Thrashed: 2
Page: 788126 Thrashed: 2
Page: 788127 Thrashed: 2
Page: 788128 Thrashed: 2
Page: 788129 Thrashed: 2
Page: 788130 Thrashed: 2
Page: 788131 Thrashed: 2
Page: 788132 Thrashed: 2
Page: 788133 Thrashed: 2
Page: 788134 Thrashed: 2
Page: 788135 Thrashed: 2
Page: 788136 Thrashed: 2
Page: 788137 Thrashed: 2
Page: 788138 Thrashed: 2
Page: 788139 Thrashed: 2
Page: 788140 Thrashed: 2
Page: 788141 Thrashed: 2
Page: 788142 Thrashed: 2
Page: 788143 Thrashed: 2
Page: 788144 Thrashed: 2
Page: 788145 Thrashed: 2
Page: 788146 Thrashed: 2
Page: 788147 Thrashed: 2
Page: 788148 Thrashed: 2
Page: 788149 Thrashed: 2
Page: 788150 Thrashed: 2
Page: 788151 Thrashed: 2
Page: 788152 Thrashed: 2
Page: 788153 Thrashed: 2
Page: 788154 Thrashed: 2
Page: 788155 Thrashed: 2
Page: 788156 Thrashed: 2
Page: 788157 Thrashed: 2
Page: 788158 Thrashed: 2
Page: 788159 Thrashed: 2
Page: 788160 Thrashed: 2
Page: 788161 Thrashed: 2
Page: 788162 Thrashed: 2
Page: 788163 Thrashed: 2
Page: 788164 Thrashed: 2
Page: 788165 Thrashed: 2
Page: 788166 Thrashed: 2
Page: 788167 Thrashed: 2
Page: 788168 Thrashed: 2
Page: 788169 Thrashed: 2
Page: 788170 Thrashed: 2
Page: 788171 Thrashed: 2
Page: 788172 Thrashed: 2
Page: 788173 Thrashed: 2
Page: 788174 Thrashed: 2
Page: 788175 Thrashed: 2
Page: 788176 Thrashed: 2
Page: 788177 Thrashed: 2
Page: 788178 Thrashed: 2
Page: 788179 Thrashed: 2
Page: 788180 Thrashed: 2
Page: 788181 Thrashed: 2
Page: 788182 Thrashed: 2
Page: 788183 Thrashed: 2
Page: 788184 Thrashed: 2
Page: 788185 Thrashed: 2
Page: 788186 Thrashed: 2
Page: 788187 Thrashed: 2
Page: 788188 Thrashed: 2
Page: 788189 Thrashed: 2
Page: 788190 Thrashed: 2
Page: 788191 Thrashed: 2
Page: 788192 Thrashed: 2
Page: 788193 Thrashed: 2
Page: 788194 Thrashed: 2
Page: 788195 Thrashed: 2
Page: 788196 Thrashed: 2
Page: 788197 Thrashed: 2
Page: 788198 Thrashed: 2
Page: 788199 Thrashed: 2
Page: 788200 Thrashed: 2
Page: 788201 Thrashed: 2
Page: 788202 Thrashed: 2
Page: 788203 Thrashed: 2
Page: 788204 Thrashed: 2
Page: 788205 Thrashed: 2
Page: 788206 Thrashed: 2
Page: 788207 Thrashed: 2
Page: 788208 Thrashed: 2
Page: 788209 Thrashed: 2
Page: 788210 Thrashed: 2
Page: 788211 Thrashed: 2
Page: 788212 Thrashed: 2
Page: 788213 Thrashed: 2
Page: 788214 Thrashed: 2
Page: 788215 Thrashed: 2
Page: 788216 Thrashed: 2
Page: 788217 Thrashed: 2
Page: 788218 Thrashed: 2
Page: 788219 Thrashed: 2
Page: 788220 Thrashed: 2
Page: 788221 Thrashed: 2
Page: 788222 Thrashed: 2
Page: 788223 Thrashed: 2
Page: 788224 Thrashed: 2
Page: 788225 Thrashed: 2
Page: 788226 Thrashed: 2
Page: 788227 Thrashed: 2
Page: 788228 Thrashed: 2
Page: 788229 Thrashed: 2
Page: 788230 Thrashed: 2
Page: 788231 Thrashed: 2
Page: 788232 Thrashed: 2
Page: 788233 Thrashed: 2
Page: 788234 Thrashed: 2
Page: 788235 Thrashed: 2
Page: 788236 Thrashed: 2
Page: 788237 Thrashed: 2
Page: 788238 Thrashed: 2
Page: 788239 Thrashed: 2
Page: 788240 Thrashed: 2
Page: 788241 Thrashed: 2
Page: 788242 Thrashed: 2
Page: 788243 Thrashed: 2
Page: 788244 Thrashed: 2
Page: 788245 Thrashed: 2
Page: 788246 Thrashed: 2
Page: 788247 Thrashed: 2
Page: 788248 Thrashed: 2
Page: 788249 Thrashed: 2
Page: 788250 Thrashed: 2
Page: 788251 Thrashed: 2
Page: 788252 Thrashed: 2
Page: 788253 Thrashed: 2
Page: 788254 Thrashed: 2
Page: 788255 Thrashed: 2
Page: 788256 Thrashed: 2
Page: 788257 Thrashed: 2
Page: 788258 Thrashed: 2
Page: 788259 Thrashed: 2
Page: 788260 Thrashed: 2
Page: 788261 Thrashed: 2
Page: 788262 Thrashed: 2
Page: 788263 Thrashed: 2
Page: 788264 Thrashed: 2
Page: 788265 Thrashed: 2
Page: 788266 Thrashed: 2
Page: 788267 Thrashed: 2
Page: 788268 Thrashed: 2
Page: 788269 Thrashed: 2
Page: 788270 Thrashed: 2
Page: 788271 Thrashed: 2
Page: 788272 Thrashed: 2
Page: 788273 Thrashed: 2
Page: 788274 Thrashed: 2
Page: 788275 Thrashed: 2
Page: 788276 Thrashed: 2
Page: 788277 Thrashed: 2
Page: 788278 Thrashed: 2
Page: 788279 Thrashed: 2
Page: 788280 Thrashed: 2
Page: 788281 Thrashed: 2
Page: 788282 Thrashed: 2
Page: 788283 Thrashed: 2
Page: 788284 Thrashed: 2
Page: 788285 Thrashed: 2
Page: 788286 Thrashed: 2
Page: 788287 Thrashed: 2
Page: 788288 Thrashed: 2
Page: 788289 Thrashed: 2
Page: 788290 Thrashed: 2
Page: 788291 Thrashed: 2
Page: 788292 Thrashed: 2
Page: 788293 Thrashed: 2
Page: 788294 Thrashed: 2
Page: 788295 Thrashed: 2
Page: 788296 Thrashed: 2
Page: 788297 Thrashed: 2
Page: 788298 Thrashed: 2
Page: 788299 Thrashed: 2
Page: 788300 Thrashed: 2
Page: 788301 Thrashed: 2
Page: 788302 Thrashed: 2
Page: 788303 Thrashed: 2
Page: 788304 Thrashed: 2
Page: 788305 Thrashed: 2
Page: 788306 Thrashed: 2
Page: 788307 Thrashed: 2
Page: 788308 Thrashed: 2
Page: 788309 Thrashed: 2
Page: 788310 Thrashed: 2
Page: 788311 Thrashed: 2
Page: 788312 Thrashed: 2
Page: 788313 Thrashed: 2
Page: 788314 Thrashed: 2
Page: 788315 Thrashed: 2
Page: 788316 Thrashed: 2
Page: 788317 Thrashed: 2
Page: 788318 Thrashed: 2
Page: 788319 Thrashed: 2
Page: 788320 Thrashed: 2
Page: 788321 Thrashed: 2
Page: 788322 Thrashed: 2
Page: 788323 Thrashed: 2
Page: 788324 Thrashed: 2
Page: 788325 Thrashed: 2
Page: 788326 Thrashed: 2
Page: 788327 Thrashed: 2
Page: 788328 Thrashed: 2
Page: 788329 Thrashed: 2
Page: 788330 Thrashed: 2
Page: 788331 Thrashed: 2
Page: 788332 Thrashed: 2
Page: 788333 Thrashed: 2
Page: 788334 Thrashed: 2
Page: 788335 Thrashed: 2
Page: 788336 Thrashed: 2
Page: 788337 Thrashed: 2
Page: 788338 Thrashed: 2
Page: 788339 Thrashed: 2
Page: 788340 Thrashed: 2
Page: 788341 Thrashed: 2
Page: 788342 Thrashed: 2
Page: 788343 Thrashed: 2
Page: 788344 Thrashed: 2
Page: 788345 Thrashed: 2
Page: 788346 Thrashed: 2
Page: 788347 Thrashed: 2
Page: 788348 Thrashed: 2
Page: 788349 Thrashed: 2
Page: 788350 Thrashed: 2
Page: 788351 Thrashed: 2
Page: 788352 Thrashed: 2
Page: 788353 Thrashed: 2
Page: 788354 Thrashed: 2
Page: 788355 Thrashed: 2
Page: 788356 Thrashed: 2
Page: 788357 Thrashed: 2
Page: 788358 Thrashed: 2
Page: 788359 Thrashed: 2
Page: 788360 Thrashed: 2
Page: 788361 Thrashed: 2
Page: 788362 Thrashed: 2
Page: 788363 Thrashed: 2
Page: 788364 Thrashed: 2
Page: 788365 Thrashed: 2
Page: 788366 Thrashed: 2
Page: 788367 Thrashed: 2
Page: 788368 Thrashed: 2
Page: 788369 Thrashed: 2
Page: 788370 Thrashed: 2
Page: 788371 Thrashed: 2
Page: 788372 Thrashed: 2
Page: 788373 Thrashed: 2
Page: 788374 Thrashed: 2
Page: 788375 Thrashed: 2
Page: 788376 Thrashed: 2
Page: 788377 Thrashed: 2
Page: 788378 Thrashed: 2
Page: 788379 Thrashed: 2
Page: 788380 Thrashed: 2
Page: 788381 Thrashed: 2
Page: 788382 Thrashed: 2
Page: 788383 Thrashed: 2
Page: 788384 Thrashed: 2
Page: 788385 Thrashed: 2
Page: 788386 Thrashed: 2
Page: 788387 Thrashed: 2
Page: 788388 Thrashed: 2
Page: 788389 Thrashed: 2
Page: 788390 Thrashed: 2
Page: 788391 Thrashed: 2
Page: 788392 Thrashed: 2
Page: 788393 Thrashed: 2
Page: 788394 Thrashed: 2
Page: 788395 Thrashed: 2
Page: 788396 Thrashed: 2
Page: 788397 Thrashed: 2
Page: 788398 Thrashed: 2
Page: 788399 Thrashed: 2
Page: 788400 Thrashed: 2
Page: 788401 Thrashed: 2
Page: 788402 Thrashed: 2
Page: 788403 Thrashed: 2
Page: 788404 Thrashed: 2
Page: 788405 Thrashed: 2
Page: 788406 Thrashed: 2
Page: 788407 Thrashed: 2
Page: 788408 Thrashed: 2
Page: 788409 Thrashed: 2
Page: 788410 Thrashed: 2
Page: 788411 Thrashed: 2
Page: 788412 Thrashed: 2
Page: 788413 Thrashed: 2
Page: 788414 Thrashed: 2
Page: 788415 Thrashed: 2
Page: 788416 Thrashed: 2
Page: 788417 Thrashed: 2
Page: 788418 Thrashed: 2
Page: 788419 Thrashed: 2
Page: 788420 Thrashed: 2
Page: 788421 Thrashed: 2
Page: 788422 Thrashed: 2
Page: 788423 Thrashed: 2
Page: 788424 Thrashed: 2
Page: 788425 Thrashed: 2
Page: 788426 Thrashed: 2
Page: 788427 Thrashed: 2
Page: 788428 Thrashed: 2
Page: 788429 Thrashed: 2
Page: 788430 Thrashed: 2
Page: 788431 Thrashed: 2
Page: 788432 Thrashed: 2
Page: 788433 Thrashed: 2
Page: 788434 Thrashed: 2
Page: 788435 Thrashed: 2
Page: 788436 Thrashed: 2
Page: 788437 Thrashed: 2
Page: 788438 Thrashed: 2
Page: 788439 Thrashed: 2
Page: 788440 Thrashed: 2
Page: 788441 Thrashed: 2
Page: 788442 Thrashed: 2
Page: 788443 Thrashed: 2
Page: 788444 Thrashed: 2
Page: 788445 Thrashed: 2
Page: 788446 Thrashed: 2
Page: 788447 Thrashed: 2
Page: 788448 Thrashed: 2
Page: 788449 Thrashed: 2
Page: 788450 Thrashed: 2
Page: 788451 Thrashed: 2
Page: 788452 Thrashed: 2
Page: 788453 Thrashed: 2
Page: 788454 Thrashed: 2
Page: 788455 Thrashed: 2
Page: 788456 Thrashed: 2
Page: 788457 Thrashed: 2
Page: 788458 Thrashed: 2
Page: 788459 Thrashed: 2
Page: 788460 Thrashed: 2
Page: 788461 Thrashed: 2
Page: 788462 Thrashed: 2
Page: 788463 Thrashed: 2
Page: 788464 Thrashed: 2
Page: 788465 Thrashed: 2
Page: 788466 Thrashed: 2
Page: 788467 Thrashed: 2
Page: 788468 Thrashed: 2
Page: 788469 Thrashed: 2
Page: 788470 Thrashed: 2
Page: 788471 Thrashed: 2
Page: 788472 Thrashed: 2
Page: 788473 Thrashed: 2
Page: 788474 Thrashed: 2
Page: 788475 Thrashed: 2
Page: 788476 Thrashed: 2
Page: 788477 Thrashed: 2
Page: 788478 Thrashed: 2
Page: 788479 Thrashed: 2
Page: 788480 Thrashed: 2
Page: 788481 Thrashed: 2
Page: 788482 Thrashed: 2
Page: 788483 Thrashed: 2
Page: 788484 Thrashed: 2
Page: 788485 Thrashed: 2
Page: 788486 Thrashed: 2
Page: 788487 Thrashed: 2
Page: 788488 Thrashed: 2
Page: 788489 Thrashed: 2
Page: 788490 Thrashed: 2
Page: 788491 Thrashed: 2
Page: 788492 Thrashed: 2
Page: 788493 Thrashed: 2
Page: 788494 Thrashed: 2
Page: 788495 Thrashed: 2
Page: 788496 Thrashed: 2
Page: 788497 Thrashed: 2
Page: 788498 Thrashed: 2
Page: 788499 Thrashed: 2
Page: 788500 Thrashed: 2
Page: 788501 Thrashed: 2
Page: 788502 Thrashed: 2
Page: 788503 Thrashed: 2
Page: 788504 Thrashed: 2
Page: 788505 Thrashed: 2
Page: 788506 Thrashed: 2
Page: 788507 Thrashed: 2
Page: 788508 Thrashed: 2
Page: 788509 Thrashed: 2
Page: 788510 Thrashed: 2
Page: 788511 Thrashed: 2
Page: 788512 Thrashed: 2
Page: 788513 Thrashed: 2
Page: 788514 Thrashed: 2
Page: 788515 Thrashed: 2
Page: 788516 Thrashed: 2
Page: 788517 Thrashed: 2
Page: 788518 Thrashed: 2
Page: 788519 Thrashed: 2
Page: 788520 Thrashed: 2
Page: 788521 Thrashed: 2
Page: 788522 Thrashed: 2
Page: 788523 Thrashed: 2
Page: 788524 Thrashed: 2
Page: 788525 Thrashed: 2
Page: 788526 Thrashed: 2
Page: 788527 Thrashed: 2
Page: 788528 Thrashed: 2
Page: 788529 Thrashed: 2
Page: 788530 Thrashed: 2
Page: 788531 Thrashed: 2
Page: 788532 Thrashed: 2
Page: 788533 Thrashed: 2
Page: 788534 Thrashed: 2
Page: 788535 Thrashed: 2
Page: 788536 Thrashed: 2
Page: 788537 Thrashed: 2
Page: 788538 Thrashed: 2
Page: 788539 Thrashed: 2
Page: 788540 Thrashed: 2
Page: 788541 Thrashed: 2
Page: 788542 Thrashed: 2
Page: 788543 Thrashed: 2
Page: 788544 Thrashed: 2
Page: 788545 Thrashed: 2
Page: 788546 Thrashed: 2
Page: 788547 Thrashed: 2
Page: 788548 Thrashed: 2
Page: 788549 Thrashed: 2
Page: 788550 Thrashed: 2
Page: 788551 Thrashed: 2
Page: 788552 Thrashed: 2
Page: 788553 Thrashed: 2
Page: 788554 Thrashed: 2
Page: 788555 Thrashed: 2
Page: 788556 Thrashed: 2
Page: 788557 Thrashed: 2
Page: 788558 Thrashed: 2
Page: 788559 Thrashed: 2
Page: 788560 Thrashed: 2
Page: 788561 Thrashed: 2
Page: 788562 Thrashed: 2
Page: 788563 Thrashed: 2
Page: 788564 Thrashed: 2
Page: 788565 Thrashed: 2
Page: 788566 Thrashed: 2
Page: 788567 Thrashed: 2
Page: 788568 Thrashed: 2
Page: 788569 Thrashed: 2
Page: 788570 Thrashed: 2
Page: 788571 Thrashed: 2
Page: 788572 Thrashed: 2
Page: 788573 Thrashed: 2
Page: 788574 Thrashed: 2
Page: 788575 Thrashed: 2
Page: 788576 Thrashed: 2
Page: 788577 Thrashed: 2
Page: 788578 Thrashed: 2
Page: 788579 Thrashed: 2
Page: 788580 Thrashed: 2
Page: 788581 Thrashed: 2
Page: 788582 Thrashed: 2
Page: 788583 Thrashed: 2
Page: 788584 Thrashed: 2
Page: 788585 Thrashed: 2
Page: 788586 Thrashed: 2
Page: 788587 Thrashed: 2
Page: 788588 Thrashed: 2
Page: 788589 Thrashed: 2
Page: 788590 Thrashed: 2
Page: 788591 Thrashed: 2
Page: 788592 Thrashed: 2
Page: 788593 Thrashed: 2
Page: 788594 Thrashed: 2
Page: 788595 Thrashed: 2
Page: 788596 Thrashed: 2
Page: 788597 Thrashed: 2
Page: 788598 Thrashed: 2
Page: 788599 Thrashed: 2
Page: 788600 Thrashed: 2
Page: 788601 Thrashed: 2
Page: 788602 Thrashed: 2
Page: 788603 Thrashed: 2
Page: 788604 Thrashed: 2
Page: 788605 Thrashed: 2
Page: 788606 Thrashed: 2
Page: 788607 Thrashed: 2
Page: 788608 Thrashed: 2
Page: 788609 Thrashed: 2
Page: 788610 Thrashed: 2
Page: 788611 Thrashed: 2
Page: 788612 Thrashed: 2
Page: 788613 Thrashed: 2
Page: 788614 Thrashed: 2
Page: 788615 Thrashed: 2
Page: 788616 Thrashed: 2
Page: 788617 Thrashed: 2
Page: 788618 Thrashed: 2
Page: 788619 Thrashed: 2
Page: 788620 Thrashed: 2
Page: 788621 Thrashed: 2
Page: 788622 Thrashed: 2
Page: 788623 Thrashed: 2
Page: 788624 Thrashed: 2
Page: 788625 Thrashed: 2
Page: 788626 Thrashed: 2
Page: 788627 Thrashed: 2
Page: 788628 Thrashed: 2
Page: 788629 Thrashed: 2
Page: 788630 Thrashed: 2
Page: 788631 Thrashed: 2
Page: 788632 Thrashed: 2
Page: 788633 Thrashed: 2
Page: 788634 Thrashed: 2
Page: 788635 Thrashed: 2
Page: 788636 Thrashed: 2
Page: 788637 Thrashed: 2
Page: 788638 Thrashed: 2
Page: 788639 Thrashed: 2
Page: 788640 Thrashed: 2
Page: 788641 Thrashed: 2
Page: 788642 Thrashed: 2
Page: 788643 Thrashed: 2
Page: 788644 Thrashed: 2
Page: 788645 Thrashed: 2
Page: 788646 Thrashed: 2
Page: 788647 Thrashed: 2
Page: 788648 Thrashed: 2
Page: 788649 Thrashed: 2
Page: 788650 Thrashed: 2
Page: 788651 Thrashed: 2
Page: 788652 Thrashed: 2
Page: 788653 Thrashed: 2
Page: 788654 Thrashed: 2
Page: 788655 Thrashed: 2
Page: 788656 Thrashed: 2
Page: 788657 Thrashed: 2
Page: 788658 Thrashed: 2
Page: 788659 Thrashed: 2
Page: 788660 Thrashed: 2
Page: 788661 Thrashed: 2
Page: 788662 Thrashed: 2
Page: 788663 Thrashed: 2
Page: 788664 Thrashed: 2
Page: 788665 Thrashed: 2
Page: 788666 Thrashed: 2
Page: 788667 Thrashed: 2
Page: 788668 Thrashed: 2
Page: 788669 Thrashed: 2
Page: 788670 Thrashed: 2
Page: 788671 Thrashed: 2
Page: 788672 Thrashed: 2
Page: 788673 Thrashed: 2
Page: 788674 Thrashed: 2
Page: 788675 Thrashed: 2
Page: 788676 Thrashed: 2
Page: 788677 Thrashed: 2
Page: 788678 Thrashed: 2
Page: 788679 Thrashed: 2
Page: 788680 Thrashed: 2
Page: 788681 Thrashed: 2
Page: 788682 Thrashed: 2
Page: 788683 Thrashed: 2
Page: 788684 Thrashed: 2
Page: 788685 Thrashed: 2
Page: 788686 Thrashed: 2
Page: 788687 Thrashed: 2
Page: 788688 Thrashed: 2
Page: 788689 Thrashed: 2
Page: 788690 Thrashed: 2
Page: 788691 Thrashed: 2
Page: 788692 Thrashed: 2
Page: 788693 Thrashed: 2
Page: 788694 Thrashed: 2
Page: 788695 Thrashed: 2
Page: 788696 Thrashed: 2
Page: 788697 Thrashed: 2
Page: 788698 Thrashed: 2
Page: 788699 Thrashed: 2
Page: 788700 Thrashed: 2
Page: 788701 Thrashed: 2
Page: 788702 Thrashed: 2
Page: 788703 Thrashed: 2
Page: 788704 Thrashed: 2
Page: 788705 Thrashed: 2
Page: 788706 Thrashed: 2
Page: 788707 Thrashed: 2
Page: 788708 Thrashed: 2
Page: 788709 Thrashed: 2
Page: 788710 Thrashed: 2
Page: 788711 Thrashed: 2
Page: 788712 Thrashed: 2
Page: 788713 Thrashed: 2
Page: 788714 Thrashed: 2
Page: 788715 Thrashed: 2
Page: 788716 Thrashed: 2
Page: 788717 Thrashed: 2
Page: 788718 Thrashed: 2
Page: 788719 Thrashed: 2
Page: 788720 Thrashed: 2
Page: 788721 Thrashed: 2
Page: 788722 Thrashed: 2
Page: 788723 Thrashed: 2
Page: 788724 Thrashed: 2
Page: 788725 Thrashed: 2
Page: 788726 Thrashed: 2
Page: 788727 Thrashed: 2
Page: 788728 Thrashed: 2
Page: 788729 Thrashed: 2
Page: 788730 Thrashed: 2
Page: 788731 Thrashed: 2
Page: 788732 Thrashed: 2
Page: 788733 Thrashed: 2
Page: 788734 Thrashed: 2
Page: 788735 Thrashed: 2
Page: 788736 Thrashed: 2
Page: 788737 Thrashed: 2
Page: 788738 Thrashed: 2
Page: 788739 Thrashed: 2
Page: 788740 Thrashed: 2
Page: 788741 Thrashed: 2
Page: 788742 Thrashed: 2
Page: 788743 Thrashed: 2
Page: 788744 Thrashed: 2
Page: 788745 Thrashed: 2
Page: 788746 Thrashed: 2
Page: 788747 Thrashed: 2
Page: 788748 Thrashed: 2
Page: 788749 Thrashed: 2
Page: 788750 Thrashed: 2
Page: 788751 Thrashed: 2
Page: 788752 Thrashed: 2
Page: 788753 Thrashed: 2
Page: 788754 Thrashed: 2
Page: 788755 Thrashed: 2
Page: 788756 Thrashed: 2
Page: 788757 Thrashed: 2
Page: 788758 Thrashed: 2
Page: 788759 Thrashed: 2
Page: 788760 Thrashed: 2
Page: 788761 Thrashed: 2
Page: 788762 Thrashed: 2
Page: 788763 Thrashed: 2
Page: 788764 Thrashed: 2
Page: 788765 Thrashed: 2
Page: 788766 Thrashed: 2
Page: 788767 Thrashed: 2
Page: 788768 Thrashed: 2
Page: 788769 Thrashed: 2
Page: 788770 Thrashed: 2
Page: 788771 Thrashed: 2
Page: 788772 Thrashed: 2
Page: 788773 Thrashed: 2
Page: 788774 Thrashed: 2
Page: 788775 Thrashed: 2
Page: 788776 Thrashed: 2
Page: 788777 Thrashed: 2
Page: 788778 Thrashed: 2
Page: 788779 Thrashed: 2
Page: 788780 Thrashed: 2
Page: 788781 Thrashed: 2
Page: 788782 Thrashed: 2
Page: 788783 Thrashed: 2
Page: 788784 Thrashed: 2
Page: 788785 Thrashed: 2
Page: 788786 Thrashed: 2
Page: 788787 Thrashed: 2
Page: 788788 Thrashed: 2
Page: 788789 Thrashed: 2
Page: 788790 Thrashed: 2
Page: 788791 Thrashed: 2
Page: 788792 Thrashed: 2
Page: 788793 Thrashed: 2
Page: 788794 Thrashed: 2
Page: 788795 Thrashed: 2
Page: 788796 Thrashed: 2
Page: 788797 Thrashed: 2
Page: 788798 Thrashed: 2
Page: 788799 Thrashed: 2
Page: 788800 Thrashed: 2
Page: 788801 Thrashed: 2
Page: 788802 Thrashed: 2
Page: 788803 Thrashed: 2
Page: 788804 Thrashed: 2
Page: 788805 Thrashed: 2
Page: 788806 Thrashed: 2
Page: 788807 Thrashed: 2
Page: 788808 Thrashed: 2
Page: 788809 Thrashed: 2
Page: 788810 Thrashed: 2
Page: 788811 Thrashed: 2
Page: 788812 Thrashed: 2
Page: 788813 Thrashed: 2
Page: 788814 Thrashed: 2
Page: 788815 Thrashed: 2
Page: 788816 Thrashed: 2
Page: 788817 Thrashed: 2
Page: 788818 Thrashed: 2
Page: 788819 Thrashed: 2
Page: 788820 Thrashed: 2
Page: 788821 Thrashed: 2
Page: 788822 Thrashed: 2
Page: 788823 Thrashed: 2
Page: 788824 Thrashed: 2
Page: 788825 Thrashed: 2
Page: 788826 Thrashed: 2
Page: 788827 Thrashed: 2
Page: 788828 Thrashed: 2
Page: 788829 Thrashed: 2
Page: 788830 Thrashed: 2
Page: 788831 Thrashed: 2
Page: 788832 Thrashed: 2
Page: 788833 Thrashed: 2
Page: 788834 Thrashed: 2
Page: 788835 Thrashed: 2
Page: 788836 Thrashed: 2
Page: 788837 Thrashed: 2
Page: 788838 Thrashed: 2
Page: 788839 Thrashed: 2
Page: 788840 Thrashed: 2
Page: 788841 Thrashed: 2
Page: 788842 Thrashed: 2
Page: 788843 Thrashed: 2
Page: 788844 Thrashed: 2
Page: 788845 Thrashed: 2
Page: 788846 Thrashed: 2
Page: 788847 Thrashed: 2
Page: 788848 Thrashed: 2
Page: 788849 Thrashed: 2
Page: 788850 Thrashed: 2
Page: 788851 Thrashed: 2
Page: 788852 Thrashed: 2
Page: 788853 Thrashed: 2
Page: 788854 Thrashed: 2
Page: 788855 Thrashed: 2
Page: 788856 Thrashed: 2
Page: 788857 Thrashed: 2
Page: 788858 Thrashed: 2
Page: 788859 Thrashed: 2
Page: 788860 Thrashed: 2
Page: 788861 Thrashed: 2
Page: 788862 Thrashed: 2
Page: 788863 Thrashed: 2
Page: 788864 Thrashed: 2
Page: 788865 Thrashed: 2
Page: 788866 Thrashed: 2
Page: 788867 Thrashed: 2
Page: 788868 Thrashed: 2
Page: 788869 Thrashed: 2
Page: 788870 Thrashed: 2
Page: 788871 Thrashed: 2
Page: 788872 Thrashed: 2
Page: 788873 Thrashed: 2
Page: 788874 Thrashed: 2
Page: 788875 Thrashed: 2
Page: 788876 Thrashed: 2
Page: 788877 Thrashed: 2
Page: 788878 Thrashed: 2
Page: 788879 Thrashed: 2
Page: 788880 Thrashed: 2
Page: 788881 Thrashed: 2
Page: 788882 Thrashed: 2
Page: 788883 Thrashed: 2
Page: 788884 Thrashed: 2
Page: 788885 Thrashed: 2
Page: 788886 Thrashed: 2
Page: 788887 Thrashed: 2
Page: 788888 Thrashed: 2
Page: 788889 Thrashed: 2
Page: 788890 Thrashed: 2
Page: 788891 Thrashed: 2
Page: 788892 Thrashed: 2
Page: 788893 Thrashed: 2
Page: 788894 Thrashed: 2
Page: 788895 Thrashed: 2
Page: 788896 Thrashed: 2
Page: 788897 Thrashed: 2
Page: 788898 Thrashed: 2
Page: 788899 Thrashed: 2
Page: 788900 Thrashed: 2
Page: 788901 Thrashed: 2
Page: 788902 Thrashed: 2
Page: 788903 Thrashed: 2
Page: 788904 Thrashed: 2
Page: 788905 Thrashed: 2
Page: 788906 Thrashed: 2
Page: 788907 Thrashed: 2
Page: 788908 Thrashed: 2
Page: 788909 Thrashed: 2
Page: 788910 Thrashed: 2
Page: 788911 Thrashed: 2
Page: 788912 Thrashed: 2
Page: 788913 Thrashed: 2
Page: 788914 Thrashed: 2
Page: 788915 Thrashed: 2
Page: 788916 Thrashed: 2
Page: 788917 Thrashed: 2
Page: 788918 Thrashed: 2
Page: 788919 Thrashed: 2
Page: 788920 Thrashed: 2
Page: 788921 Thrashed: 2
Page: 788922 Thrashed: 2
Page: 788923 Thrashed: 2
Page: 788924 Thrashed: 2
Page: 788925 Thrashed: 2
Page: 788926 Thrashed: 2
Page: 788927 Thrashed: 2
Page: 788928 Thrashed: 2
Page: 788929 Thrashed: 2
Page: 788930 Thrashed: 2
Page: 788931 Thrashed: 2
Page: 788932 Thrashed: 2
Page: 788933 Thrashed: 2
Page: 788934 Thrashed: 2
Page: 788935 Thrashed: 2
Page: 788936 Thrashed: 2
Page: 788937 Thrashed: 2
Page: 788938 Thrashed: 2
Page: 788939 Thrashed: 2
Page: 788940 Thrashed: 2
Page: 788941 Thrashed: 2
Page: 788942 Thrashed: 2
Page: 788943 Thrashed: 2
Page: 788944 Thrashed: 2
Page: 788945 Thrashed: 2
Page: 788946 Thrashed: 2
Page: 788947 Thrashed: 2
Page: 788948 Thrashed: 2
Page: 788949 Thrashed: 2
Page: 788950 Thrashed: 2
Page: 788951 Thrashed: 2
Page: 788952 Thrashed: 2
Page: 788953 Thrashed: 2
Page: 788954 Thrashed: 2
Page: 788955 Thrashed: 2
Page: 788956 Thrashed: 2
Page: 788957 Thrashed: 2
Page: 788958 Thrashed: 2
Page: 788959 Thrashed: 2
Page: 788960 Thrashed: 2
Page: 788961 Thrashed: 2
Page: 788962 Thrashed: 2
Page: 788963 Thrashed: 2
Page: 788964 Thrashed: 2
Page: 788965 Thrashed: 2
Page: 788966 Thrashed: 2
Page: 788967 Thrashed: 2
Page: 788968 Thrashed: 2
Page: 788969 Thrashed: 2
Page: 788970 Thrashed: 2
Page: 788971 Thrashed: 2
Page: 788972 Thrashed: 2
Page: 788973 Thrashed: 2
Page: 788974 Thrashed: 2
Page: 788975 Thrashed: 2
Page: 788976 Thrashed: 2
Page: 788977 Thrashed: 2
Page: 788978 Thrashed: 2
Page: 788979 Thrashed: 2
Page: 788980 Thrashed: 2
Page: 788981 Thrashed: 2
Page: 788982 Thrashed: 2
Page: 788983 Thrashed: 2
Page: 788984 Thrashed: 2
Page: 788985 Thrashed: 2
Page: 788986 Thrashed: 2
Page: 788987 Thrashed: 2
Page: 788988 Thrashed: 2
Page: 788989 Thrashed: 2
Page: 788990 Thrashed: 2
Page: 788991 Thrashed: 2
Page: 788992 Thrashed: 2
Page: 788993 Thrashed: 2
Page: 788994 Thrashed: 2
Page: 788995 Thrashed: 2
Page: 788996 Thrashed: 2
Page: 788997 Thrashed: 2
Page: 788998 Thrashed: 2
Page: 788999 Thrashed: 2
Page: 789000 Thrashed: 2
Page: 789001 Thrashed: 2
Page: 789002 Thrashed: 2
Page: 789003 Thrashed: 2
Page: 789004 Thrashed: 2
Page: 789005 Thrashed: 2
Page: 789006 Thrashed: 2
Page: 789007 Thrashed: 2
Page: 789008 Thrashed: 2
Page: 789009 Thrashed: 2
Page: 789010 Thrashed: 2
Page: 789011 Thrashed: 2
Page: 789012 Thrashed: 2
Page: 789013 Thrashed: 2
Page: 789014 Thrashed: 2
Page: 789015 Thrashed: 2
Page: 789016 Thrashed: 2
Page: 789017 Thrashed: 2
Page: 789018 Thrashed: 2
Page: 789019 Thrashed: 2
Page: 789020 Thrashed: 2
Page: 789021 Thrashed: 2
Page: 789022 Thrashed: 2
Page: 789023 Thrashed: 2
Page: 789024 Thrashed: 2
Page: 789025 Thrashed: 2
Page: 789026 Thrashed: 2
Page: 789027 Thrashed: 2
Page: 789028 Thrashed: 2
Page: 789029 Thrashed: 2
Page: 789030 Thrashed: 2
Page: 789031 Thrashed: 2
Page: 789032 Thrashed: 2
Page: 789033 Thrashed: 2
Page: 789034 Thrashed: 2
Page: 789035 Thrashed: 2
Page: 789036 Thrashed: 2
Page: 789037 Thrashed: 2
Page: 789038 Thrashed: 2
Page: 789039 Thrashed: 2
Page: 789040 Thrashed: 2
Page: 789041 Thrashed: 2
Page: 789042 Thrashed: 2
Page: 789043 Thrashed: 2
Page: 789044 Thrashed: 2
Page: 789045 Thrashed: 2
Page: 789046 Thrashed: 2
Page: 789047 Thrashed: 2
Page: 789048 Thrashed: 2
Page: 789049 Thrashed: 2
Page: 789050 Thrashed: 2
Page: 789051 Thrashed: 2
Page: 789052 Thrashed: 2
Page: 789053 Thrashed: 2
Page: 789054 Thrashed: 2
Page: 789055 Thrashed: 2
Page: 789056 Thrashed: 2
Page: 789057 Thrashed: 2
Page: 789058 Thrashed: 2
Page: 789059 Thrashed: 2
Page: 789060 Thrashed: 2
Page: 789061 Thrashed: 2
Page: 789062 Thrashed: 2
Page: 789063 Thrashed: 2
Page: 789064 Thrashed: 2
Page: 789065 Thrashed: 2
Page: 789066 Thrashed: 2
Page: 789067 Thrashed: 2
Page: 789068 Thrashed: 2
Page: 789069 Thrashed: 2
Page: 789070 Thrashed: 2
Page: 789071 Thrashed: 2
Page: 789072 Thrashed: 2
Page: 789073 Thrashed: 2
Page: 789074 Thrashed: 2
Page: 789075 Thrashed: 2
Page: 789076 Thrashed: 2
Page: 789077 Thrashed: 2
Page: 789078 Thrashed: 2
Page: 789079 Thrashed: 2
Page: 789080 Thrashed: 2
Page: 789081 Thrashed: 2
Page: 789082 Thrashed: 2
Page: 789083 Thrashed: 2
Page: 789084 Thrashed: 2
Page: 789085 Thrashed: 2
Page: 789086 Thrashed: 2
Page: 789087 Thrashed: 2
Page: 789088 Thrashed: 2
Page: 789089 Thrashed: 2
Page: 789090 Thrashed: 2
Page: 789091 Thrashed: 2
Page: 789092 Thrashed: 2
Page: 789093 Thrashed: 2
Page: 789094 Thrashed: 2
Page: 789095 Thrashed: 2
Page: 789096 Thrashed: 2
Page: 789097 Thrashed: 2
Page: 789098 Thrashed: 2
Page: 789099 Thrashed: 2
Page: 789100 Thrashed: 2
Page: 789101 Thrashed: 2
Page: 789102 Thrashed: 2
Page: 789103 Thrashed: 2
Page: 789104 Thrashed: 2
Page: 789105 Thrashed: 2
Page: 789106 Thrashed: 2
Page: 789107 Thrashed: 2
Page: 789108 Thrashed: 2
Page: 789109 Thrashed: 2
Page: 789110 Thrashed: 2
Page: 789111 Thrashed: 2
Page: 789112 Thrashed: 2
Page: 789113 Thrashed: 2
Page: 789114 Thrashed: 2
Page: 789115 Thrashed: 2
Page: 789116 Thrashed: 2
Page: 789117 Thrashed: 2
Page: 789118 Thrashed: 2
Page: 789119 Thrashed: 2
Page: 789120 Thrashed: 2
Page: 789121 Thrashed: 2
Page: 789122 Thrashed: 2
Page: 789123 Thrashed: 2
Page: 789124 Thrashed: 2
Page: 789125 Thrashed: 2
Page: 789126 Thrashed: 2
Page: 789127 Thrashed: 2
Page: 789128 Thrashed: 2
Page: 789129 Thrashed: 2
Page: 789130 Thrashed: 2
Page: 789131 Thrashed: 2
Page: 789132 Thrashed: 2
Page: 789133 Thrashed: 2
Page: 789134 Thrashed: 2
Page: 789135 Thrashed: 2
Page: 789136 Thrashed: 2
Page: 789137 Thrashed: 2
Page: 789138 Thrashed: 2
Page: 789139 Thrashed: 2
Page: 789140 Thrashed: 2
Page: 789141 Thrashed: 2
Page: 789142 Thrashed: 2
Page: 789143 Thrashed: 2
Page: 789144 Thrashed: 2
Page: 789145 Thrashed: 2
Page: 789146 Thrashed: 2
Page: 789147 Thrashed: 2
Page: 789148 Thrashed: 2
Page: 789149 Thrashed: 2
Page: 789150 Thrashed: 2
Page: 789151 Thrashed: 2
Page: 789152 Thrashed: 2
Page: 789153 Thrashed: 2
Page: 789154 Thrashed: 2
Page: 789155 Thrashed: 2
Page: 789156 Thrashed: 2
Page: 789157 Thrashed: 2
Page: 789158 Thrashed: 2
Page: 789159 Thrashed: 2
Page: 789160 Thrashed: 2
Page: 789161 Thrashed: 2
Page: 789162 Thrashed: 2
Page: 789163 Thrashed: 2
Page: 789164 Thrashed: 2
Page: 789165 Thrashed: 2
Page: 789166 Thrashed: 2
Page: 789167 Thrashed: 2
Page: 789168 Thrashed: 2
Page: 789169 Thrashed: 2
Page: 789170 Thrashed: 2
Page: 789171 Thrashed: 2
Page: 789172 Thrashed: 2
Page: 789173 Thrashed: 2
Page: 789174 Thrashed: 2
Page: 789175 Thrashed: 2
Page: 789176 Thrashed: 2
Page: 789177 Thrashed: 2
Page: 789178 Thrashed: 2
Page: 789179 Thrashed: 2
Page: 789180 Thrashed: 2
Page: 789181 Thrashed: 2
Page: 789182 Thrashed: 2
Page: 789183 Thrashed: 2
Page: 789184 Thrashed: 2
Page: 789185 Thrashed: 2
Page: 789186 Thrashed: 2
Page: 789187 Thrashed: 2
Page: 789188 Thrashed: 2
Page: 789189 Thrashed: 2
Page: 789190 Thrashed: 2
Page: 789191 Thrashed: 2
Page: 789192 Thrashed: 2
Page: 789193 Thrashed: 2
Page: 789194 Thrashed: 2
Page: 789195 Thrashed: 2
Page: 789196 Thrashed: 2
Page: 789197 Thrashed: 2
Page: 789198 Thrashed: 2
Page: 789199 Thrashed: 2
Page: 789200 Thrashed: 2
Page: 789201 Thrashed: 2
Page: 789202 Thrashed: 2
Page: 789203 Thrashed: 2
Page: 789204 Thrashed: 2
Page: 789205 Thrashed: 2
Page: 789206 Thrashed: 2
Page: 789207 Thrashed: 2
Page: 789208 Thrashed: 2
Page: 789209 Thrashed: 2
Page: 789210 Thrashed: 2
Page: 789211 Thrashed: 2
Page: 789212 Thrashed: 2
Page: 789213 Thrashed: 2
Page: 789214 Thrashed: 2
Page: 789215 Thrashed: 2
Page: 789216 Thrashed: 2
Page: 789217 Thrashed: 2
Page: 789218 Thrashed: 2
Page: 789219 Thrashed: 2
Page: 789220 Thrashed: 2
Page: 789221 Thrashed: 2
Page: 789222 Thrashed: 2
Page: 789223 Thrashed: 2
Page: 789224 Thrashed: 2
Page: 789225 Thrashed: 2
Page: 789226 Thrashed: 2
Page: 789227 Thrashed: 2
Page: 789228 Thrashed: 2
Page: 789229 Thrashed: 2
Page: 789230 Thrashed: 2
Page: 789231 Thrashed: 2
Page: 789232 Thrashed: 2
Page: 789233 Thrashed: 2
Page: 789234 Thrashed: 2
Page: 789235 Thrashed: 2
Page: 789236 Thrashed: 2
Page: 789237 Thrashed: 2
Page: 789238 Thrashed: 2
Page: 789239 Thrashed: 2
Page: 789240 Thrashed: 2
Page: 789241 Thrashed: 2
Page: 789242 Thrashed: 2
Page: 789243 Thrashed: 2
Page: 789244 Thrashed: 2
Page: 789245 Thrashed: 2
Page: 789246 Thrashed: 2
Page: 789247 Thrashed: 2
Page: 789248 Thrashed: 2
Page: 789249 Thrashed: 2
Page: 789250 Thrashed: 2
Page: 789251 Thrashed: 2
Page: 789252 Thrashed: 2
Page: 789253 Thrashed: 2
Page: 789254 Thrashed: 2
Page: 789255 Thrashed: 2
Page: 789256 Thrashed: 2
Page: 789257 Thrashed: 2
Page: 789258 Thrashed: 2
Page: 789259 Thrashed: 2
Page: 789260 Thrashed: 2
Page: 789261 Thrashed: 2
Page: 789262 Thrashed: 2
Page: 789263 Thrashed: 2
Page: 789264 Thrashed: 2
Page: 789265 Thrashed: 2
Page: 789266 Thrashed: 2
Page: 789267 Thrashed: 2
Page: 789268 Thrashed: 2
Page: 789269 Thrashed: 2
Page: 789270 Thrashed: 2
Page: 789271 Thrashed: 2
Page: 789272 Thrashed: 2
Page: 789273 Thrashed: 2
Page: 789274 Thrashed: 2
Page: 789275 Thrashed: 2
Page: 789276 Thrashed: 2
Page: 789277 Thrashed: 2
Page: 789278 Thrashed: 2
Page: 789279 Thrashed: 2
Page: 789280 Thrashed: 2
Page: 789281 Thrashed: 2
Page: 789282 Thrashed: 2
Page: 789283 Thrashed: 2
Page: 789284 Thrashed: 2
Page: 789285 Thrashed: 2
Page: 789286 Thrashed: 2
Page: 789287 Thrashed: 2
Page: 789288 Thrashed: 2
Page: 789289 Thrashed: 2
Page: 789290 Thrashed: 2
Page: 789291 Thrashed: 2
Page: 789292 Thrashed: 2
Page: 789293 Thrashed: 2
Page: 789294 Thrashed: 2
Page: 789295 Thrashed: 2
Page: 789296 Thrashed: 2
Page: 789297 Thrashed: 2
Page: 789298 Thrashed: 2
Page: 789299 Thrashed: 2
Page: 789300 Thrashed: 2
Page: 789301 Thrashed: 2
Page: 789302 Thrashed: 2
Page: 789303 Thrashed: 2
Page: 789304 Thrashed: 2
Page: 789305 Thrashed: 2
Page: 789306 Thrashed: 2
Page: 789307 Thrashed: 2
Page: 789308 Thrashed: 2
Page: 789309 Thrashed: 2
Page: 789310 Thrashed: 2
Page: 789311 Thrashed: 2
Page: 789312 Thrashed: 2
Page: 789313 Thrashed: 2
Page: 789314 Thrashed: 2
Page: 789315 Thrashed: 2
Page: 789316 Thrashed: 2
Page: 789317 Thrashed: 2
Page: 789318 Thrashed: 2
Page: 789319 Thrashed: 2
Page: 789320 Thrashed: 2
Page: 789321 Thrashed: 2
Page: 789322 Thrashed: 2
Page: 789323 Thrashed: 2
Page: 789324 Thrashed: 2
Page: 789325 Thrashed: 2
Page: 789326 Thrashed: 2
Page: 789327 Thrashed: 2
Page: 789328 Thrashed: 2
Page: 789329 Thrashed: 2
Page: 789330 Thrashed: 2
Page: 789331 Thrashed: 2
Page: 789332 Thrashed: 2
Page: 789333 Thrashed: 2
Page: 789334 Thrashed: 2
Page: 789335 Thrashed: 2
Page: 789336 Thrashed: 2
Page: 789337 Thrashed: 2
Page: 789338 Thrashed: 2
Page: 789339 Thrashed: 2
Page: 789340 Thrashed: 2
Page: 789341 Thrashed: 2
Page: 789342 Thrashed: 2
Page: 789343 Thrashed: 2
Page: 789344 Thrashed: 2
Page: 789345 Thrashed: 2
Page: 789346 Thrashed: 2
Page: 789347 Thrashed: 2
Page: 789348 Thrashed: 2
Page: 789349 Thrashed: 2
Page: 789350 Thrashed: 2
Page: 789351 Thrashed: 2
Page: 789352 Thrashed: 2
Page: 789353 Thrashed: 2
Page: 789354 Thrashed: 2
Page: 789355 Thrashed: 2
Page: 789356 Thrashed: 2
Page: 789357 Thrashed: 2
Page: 789358 Thrashed: 2
Page: 789359 Thrashed: 2
Page: 789360 Thrashed: 2
Page: 789361 Thrashed: 2
Page: 789362 Thrashed: 2
Page: 789363 Thrashed: 2
Page: 789364 Thrashed: 2
Page: 789365 Thrashed: 2
Page: 789366 Thrashed: 2
Page: 789367 Thrashed: 2
Page: 789368 Thrashed: 2
Page: 789369 Thrashed: 2
Page: 789370 Thrashed: 2
Page: 789371 Thrashed: 2
Page: 789372 Thrashed: 2
Page: 789373 Thrashed: 2
Page: 789374 Thrashed: 2
Page: 789375 Thrashed: 2
Page: 789376 Thrashed: 2
Page: 789377 Thrashed: 2
Page: 789378 Thrashed: 2
Page: 789379 Thrashed: 2
Page: 789380 Thrashed: 2
Page: 789381 Thrashed: 2
Page: 789382 Thrashed: 2
Page: 789383 Thrashed: 2
Page: 789384 Thrashed: 2
Page: 789385 Thrashed: 2
Page: 789386 Thrashed: 2
Page: 789387 Thrashed: 2
Page: 789388 Thrashed: 2
Page: 789389 Thrashed: 2
Page: 789390 Thrashed: 2
Page: 789391 Thrashed: 2
Page: 789392 Thrashed: 2
Page: 789393 Thrashed: 2
Page: 789394 Thrashed: 2
Page: 789395 Thrashed: 2
Page: 789396 Thrashed: 2
Page: 789397 Thrashed: 2
Page: 789398 Thrashed: 2
Page: 789399 Thrashed: 2
Page: 789400 Thrashed: 2
Page: 789401 Thrashed: 2
Page: 789402 Thrashed: 2
Page: 789403 Thrashed: 2
Page: 789404 Thrashed: 2
Page: 789405 Thrashed: 2
Page: 789406 Thrashed: 2
Page: 789407 Thrashed: 2
Page: 789408 Thrashed: 2
Page: 789409 Thrashed: 2
Page: 789410 Thrashed: 2
Page: 789411 Thrashed: 2
Page: 789412 Thrashed: 2
Page: 789413 Thrashed: 2
Page: 789414 Thrashed: 2
Page: 789415 Thrashed: 2
Page: 789416 Thrashed: 2
Page: 789417 Thrashed: 2
Page: 789418 Thrashed: 2
Page: 789419 Thrashed: 2
Page: 789420 Thrashed: 2
Page: 789421 Thrashed: 2
Page: 789422 Thrashed: 2
Page: 789423 Thrashed: 2
Page: 789424 Thrashed: 2
Page: 789425 Thrashed: 2
Page: 789426 Thrashed: 2
Page: 789427 Thrashed: 2
Page: 789428 Thrashed: 2
Page: 789429 Thrashed: 2
Page: 789430 Thrashed: 2
Page: 789431 Thrashed: 2
Page: 789432 Thrashed: 2
Page: 789433 Thrashed: 2
Page: 789434 Thrashed: 2
Page: 789435 Thrashed: 2
Page: 789436 Thrashed: 2
Page: 789437 Thrashed: 2
Page: 789438 Thrashed: 2
Page: 789439 Thrashed: 2
Page: 789440 Thrashed: 2
Page: 789441 Thrashed: 2
Page: 789442 Thrashed: 2
Page: 789443 Thrashed: 2
Page: 789444 Thrashed: 2
Page: 789445 Thrashed: 2
Page: 789446 Thrashed: 2
Page: 789447 Thrashed: 2
Page: 789448 Thrashed: 2
Page: 789449 Thrashed: 2
Page: 789450 Thrashed: 2
Page: 789451 Thrashed: 2
Page: 789452 Thrashed: 2
Page: 789453 Thrashed: 2
Page: 789454 Thrashed: 2
Page: 789455 Thrashed: 2
Page: 789456 Thrashed: 2
Page: 789457 Thrashed: 2
Page: 789458 Thrashed: 2
Page: 789459 Thrashed: 2
Page: 789460 Thrashed: 2
Page: 789461 Thrashed: 2
Page: 789462 Thrashed: 2
Page: 789463 Thrashed: 2
Page: 789464 Thrashed: 2
Page: 789465 Thrashed: 2
Page: 789466 Thrashed: 2
Page: 789467 Thrashed: 2
Page: 789468 Thrashed: 2
Page: 789469 Thrashed: 2
Page: 789470 Thrashed: 2
Page: 789471 Thrashed: 2
Page: 789472 Thrashed: 2
Page: 789473 Thrashed: 2
Page: 789474 Thrashed: 2
Page: 789475 Thrashed: 2
Page: 789476 Thrashed: 2
Page: 789477 Thrashed: 2
Page: 789478 Thrashed: 2
Page: 789479 Thrashed: 2
Page: 789480 Thrashed: 2
Page: 789481 Thrashed: 2
Page: 789482 Thrashed: 2
Page: 789483 Thrashed: 2
Page: 789484 Thrashed: 2
Page: 789485 Thrashed: 2
Page: 789486 Thrashed: 2
Page: 789487 Thrashed: 2
Page: 789488 Thrashed: 2
Page: 789489 Thrashed: 2
Page: 789490 Thrashed: 2
Page: 789491 Thrashed: 2
Page: 789492 Thrashed: 2
Page: 789493 Thrashed: 2
Page: 789494 Thrashed: 2
Page: 789495 Thrashed: 2
Page: 789496 Thrashed: 2
Page: 789497 Thrashed: 2
Page: 789498 Thrashed: 2
Page: 789499 Thrashed: 2
Page: 789500 Thrashed: 2
Page: 789501 Thrashed: 2
Page: 789502 Thrashed: 2
Page: 789503 Thrashed: 2
Page: 790016 Thrashed: 2
Page: 790017 Thrashed: 2
Page: 790018 Thrashed: 2
Page: 790019 Thrashed: 2
Page: 790020 Thrashed: 2
Page: 790021 Thrashed: 2
Page: 790022 Thrashed: 2
Page: 790023 Thrashed: 2
Page: 790024 Thrashed: 2
Page: 790025 Thrashed: 2
Page: 790026 Thrashed: 2
Page: 790027 Thrashed: 2
Page: 790028 Thrashed: 2
Page: 790029 Thrashed: 2
Page: 790030 Thrashed: 2
Page: 790031 Thrashed: 2
Page: 790032 Thrashed: 2
Page: 790033 Thrashed: 2
Page: 790034 Thrashed: 2
Page: 790035 Thrashed: 2
Page: 790036 Thrashed: 2
Page: 790037 Thrashed: 2
Page: 790038 Thrashed: 2
Page: 790039 Thrashed: 2
Page: 790040 Thrashed: 2
Page: 790041 Thrashed: 2
Page: 790042 Thrashed: 2
Page: 790043 Thrashed: 2
Page: 790044 Thrashed: 2
Page: 790045 Thrashed: 2
Page: 790046 Thrashed: 2
Page: 790047 Thrashed: 2
Page: 790048 Thrashed: 2
Page: 790049 Thrashed: 2
Page: 790050 Thrashed: 2
Page: 790051 Thrashed: 2
Page: 790052 Thrashed: 2
Page: 790053 Thrashed: 2
Page: 790054 Thrashed: 2
Page: 790055 Thrashed: 2
Page: 790056 Thrashed: 2
Page: 790057 Thrashed: 2
Page: 790058 Thrashed: 2
Page: 790059 Thrashed: 2
Page: 790060 Thrashed: 2
Page: 790061 Thrashed: 2
Page: 790062 Thrashed: 2
Page: 790063 Thrashed: 2
Page: 790064 Thrashed: 2
Page: 790065 Thrashed: 2
Page: 790066 Thrashed: 2
Page: 790067 Thrashed: 2
Page: 790068 Thrashed: 2
Page: 790069 Thrashed: 2
Page: 790070 Thrashed: 2
Page: 790071 Thrashed: 2
Page: 790072 Thrashed: 2
Page: 790073 Thrashed: 2
Page: 790074 Thrashed: 2
Page: 790075 Thrashed: 2
Page: 790076 Thrashed: 2
Page: 790077 Thrashed: 2
Page: 790078 Thrashed: 2
Page: 790079 Thrashed: 2
Page: 790080 Thrashed: 2
Page: 790081 Thrashed: 2
Page: 790082 Thrashed: 2
Page: 790083 Thrashed: 2
Page: 790084 Thrashed: 2
Page: 790085 Thrashed: 2
Page: 790086 Thrashed: 2
Page: 790087 Thrashed: 2
Page: 790088 Thrashed: 2
Page: 790089 Thrashed: 2
Page: 790090 Thrashed: 2
Page: 790091 Thrashed: 2
Page: 790092 Thrashed: 2
Page: 790093 Thrashed: 2
Page: 790094 Thrashed: 2
Page: 790095 Thrashed: 2
Page: 790096 Thrashed: 2
Page: 790097 Thrashed: 2
Page: 790098 Thrashed: 2
Page: 790099 Thrashed: 2
Page: 790100 Thrashed: 2
Page: 790101 Thrashed: 2
Page: 790102 Thrashed: 2
Page: 790103 Thrashed: 2
Page: 790104 Thrashed: 2
Page: 790105 Thrashed: 2
Page: 790106 Thrashed: 2
Page: 790107 Thrashed: 2
Page: 790108 Thrashed: 2
Page: 790109 Thrashed: 2
Page: 790110 Thrashed: 2
Page: 790111 Thrashed: 2
Page: 790112 Thrashed: 2
Page: 790113 Thrashed: 2
Page: 790114 Thrashed: 2
Page: 790115 Thrashed: 2
Page: 790116 Thrashed: 2
Page: 790117 Thrashed: 2
Page: 790118 Thrashed: 2
Page: 790119 Thrashed: 2
Page: 790120 Thrashed: 2
Page: 790121 Thrashed: 2
Page: 790122 Thrashed: 2
Page: 790123 Thrashed: 2
Page: 790124 Thrashed: 2
Page: 790125 Thrashed: 2
Page: 790126 Thrashed: 2
Page: 790127 Thrashed: 2
Page: 790128 Thrashed: 2
Page: 790129 Thrashed: 2
Page: 790130 Thrashed: 2
Page: 790131 Thrashed: 2
Page: 790132 Thrashed: 2
Page: 790133 Thrashed: 2
Page: 790134 Thrashed: 2
Page: 790135 Thrashed: 2
Page: 790136 Thrashed: 2
Page: 790137 Thrashed: 2
Page: 790138 Thrashed: 2
Page: 790139 Thrashed: 2
Page: 790140 Thrashed: 2
Page: 790141 Thrashed: 2
Page: 790142 Thrashed: 2
Page: 790143 Thrashed: 2
Page: 790144 Thrashed: 2
Page: 790145 Thrashed: 2
Page: 790146 Thrashed: 2
Page: 790147 Thrashed: 2
Page: 790148 Thrashed: 2
Page: 790149 Thrashed: 2
Page: 790150 Thrashed: 2
Page: 790151 Thrashed: 2
Page: 790152 Thrashed: 2
Page: 790153 Thrashed: 2
Page: 790154 Thrashed: 2
Page: 790155 Thrashed: 2
Page: 790156 Thrashed: 2
Page: 790157 Thrashed: 2
Page: 790158 Thrashed: 2
Page: 790159 Thrashed: 2
Page: 790160 Thrashed: 2
Page: 790161 Thrashed: 2
Page: 790162 Thrashed: 2
Page: 790163 Thrashed: 2
Page: 790164 Thrashed: 2
Page: 790165 Thrashed: 2
Page: 790166 Thrashed: 2
Page: 790167 Thrashed: 2
Page: 790168 Thrashed: 2
Page: 790169 Thrashed: 2
Page: 790170 Thrashed: 2
Page: 790171 Thrashed: 2
Page: 790172 Thrashed: 2
Page: 790173 Thrashed: 2
Page: 790174 Thrashed: 2
Page: 790175 Thrashed: 2
Page: 790176 Thrashed: 2
Page: 790177 Thrashed: 2
Page: 790178 Thrashed: 2
Page: 790179 Thrashed: 2
Page: 790180 Thrashed: 2
Page: 790181 Thrashed: 2
Page: 790182 Thrashed: 2
Page: 790183 Thrashed: 2
Page: 790184 Thrashed: 2
Page: 790185 Thrashed: 2
Page: 790186 Thrashed: 2
Page: 790187 Thrashed: 2
Page: 790188 Thrashed: 2
Page: 790189 Thrashed: 2
Page: 790190 Thrashed: 2
Page: 790191 Thrashed: 2
Page: 790192 Thrashed: 2
Page: 790193 Thrashed: 2
Page: 790194 Thrashed: 2
Page: 790195 Thrashed: 2
Page: 790196 Thrashed: 2
Page: 790197 Thrashed: 2
Page: 790198 Thrashed: 2
Page: 790199 Thrashed: 2
Page: 790200 Thrashed: 2
Page: 790201 Thrashed: 2
Page: 790202 Thrashed: 2
Page: 790203 Thrashed: 2
Page: 790204 Thrashed: 2
Page: 790205 Thrashed: 2
Page: 790206 Thrashed: 2
Page: 790207 Thrashed: 2
Page: 790208 Thrashed: 2
Page: 790209 Thrashed: 2
Page: 790210 Thrashed: 2
Page: 790211 Thrashed: 2
Page: 790212 Thrashed: 2
Page: 790213 Thrashed: 2
Page: 790214 Thrashed: 2
Page: 790215 Thrashed: 2
Page: 790216 Thrashed: 2
Page: 790217 Thrashed: 2
Page: 790218 Thrashed: 2
Page: 790219 Thrashed: 2
Page: 790220 Thrashed: 2
Page: 790221 Thrashed: 2
Page: 790222 Thrashed: 2
Page: 790223 Thrashed: 2
Page: 790224 Thrashed: 2
Page: 790225 Thrashed: 2
Page: 790226 Thrashed: 2
Page: 790227 Thrashed: 2
Page: 790228 Thrashed: 2
Page: 790229 Thrashed: 2
Page: 790230 Thrashed: 2
Page: 790231 Thrashed: 2
Page: 790232 Thrashed: 2
Page: 790233 Thrashed: 2
Page: 790234 Thrashed: 2
Page: 790235 Thrashed: 2
Page: 790236 Thrashed: 2
Page: 790237 Thrashed: 2
Page: 790238 Thrashed: 2
Page: 790239 Thrashed: 2
Page: 790240 Thrashed: 2
Page: 790241 Thrashed: 2
Page: 790242 Thrashed: 2
Page: 790243 Thrashed: 2
Page: 790244 Thrashed: 2
Page: 790245 Thrashed: 2
Page: 790246 Thrashed: 2
Page: 790247 Thrashed: 2
Page: 790248 Thrashed: 2
Page: 790249 Thrashed: 2
Page: 790250 Thrashed: 2
Page: 790251 Thrashed: 2
Page: 790252 Thrashed: 2
Page: 790253 Thrashed: 2
Page: 790254 Thrashed: 2
Page: 790255 Thrashed: 2
Page: 790256 Thrashed: 2
Page: 790257 Thrashed: 2
Page: 790258 Thrashed: 2
Page: 790259 Thrashed: 2
Page: 790260 Thrashed: 2
Page: 790261 Thrashed: 2
Page: 790262 Thrashed: 2
Page: 790263 Thrashed: 2
Page: 790264 Thrashed: 2
Page: 790265 Thrashed: 2
Page: 790266 Thrashed: 2
Page: 790267 Thrashed: 2
Page: 790268 Thrashed: 2
Page: 790269 Thrashed: 2
Page: 790270 Thrashed: 2
Page: 790271 Thrashed: 2
Page: 790272 Thrashed: 2
Page: 790273 Thrashed: 2
Page: 790274 Thrashed: 2
Page: 790275 Thrashed: 2
Page: 790276 Thrashed: 2
Page: 790277 Thrashed: 2
Page: 790278 Thrashed: 2
Page: 790279 Thrashed: 2
Page: 790280 Thrashed: 2
Page: 790281 Thrashed: 2
Page: 790282 Thrashed: 2
Page: 790283 Thrashed: 2
Page: 790284 Thrashed: 2
Page: 790285 Thrashed: 2
Page: 790286 Thrashed: 2
Page: 790287 Thrashed: 2
Page: 790288 Thrashed: 2
Page: 790289 Thrashed: 2
Page: 790290 Thrashed: 2
Page: 790291 Thrashed: 2
Page: 790292 Thrashed: 2
Page: 790293 Thrashed: 2
Page: 790294 Thrashed: 2
Page: 790295 Thrashed: 2
Page: 790296 Thrashed: 2
Page: 790297 Thrashed: 2
Page: 790298 Thrashed: 2
Page: 790299 Thrashed: 2
Page: 790300 Thrashed: 2
Page: 790301 Thrashed: 2
Page: 790302 Thrashed: 2
Page: 790303 Thrashed: 2
Page: 790304 Thrashed: 2
Page: 790305 Thrashed: 2
Page: 790306 Thrashed: 2
Page: 790307 Thrashed: 2
Page: 790308 Thrashed: 2
Page: 790309 Thrashed: 2
Page: 790310 Thrashed: 2
Page: 790311 Thrashed: 2
Page: 790312 Thrashed: 2
Page: 790313 Thrashed: 2
Page: 790314 Thrashed: 2
Page: 790315 Thrashed: 2
Page: 790316 Thrashed: 2
Page: 790317 Thrashed: 2
Page: 790318 Thrashed: 2
Page: 790319 Thrashed: 2
Page: 790320 Thrashed: 2
Page: 790321 Thrashed: 2
Page: 790322 Thrashed: 2
Page: 790323 Thrashed: 2
Page: 790324 Thrashed: 2
Page: 790325 Thrashed: 2
Page: 790326 Thrashed: 2
Page: 790327 Thrashed: 2
Page: 790328 Thrashed: 2
Page: 790329 Thrashed: 2
Page: 790330 Thrashed: 2
Page: 790331 Thrashed: 2
Page: 790332 Thrashed: 2
Page: 790333 Thrashed: 2
Page: 790334 Thrashed: 2
Page: 790335 Thrashed: 2
Page: 790336 Thrashed: 2
Page: 790337 Thrashed: 2
Page: 790338 Thrashed: 2
Page: 790339 Thrashed: 2
Page: 790340 Thrashed: 2
Page: 790341 Thrashed: 2
Page: 790342 Thrashed: 2
Page: 790343 Thrashed: 2
Page: 790344 Thrashed: 2
Page: 790345 Thrashed: 2
Page: 790346 Thrashed: 2
Page: 790347 Thrashed: 2
Page: 790348 Thrashed: 2
Page: 790349 Thrashed: 2
Page: 790350 Thrashed: 2
Page: 790351 Thrashed: 2
Page: 790352 Thrashed: 2
Page: 790353 Thrashed: 2
Page: 790354 Thrashed: 2
Page: 790355 Thrashed: 2
Page: 790356 Thrashed: 2
Page: 790357 Thrashed: 2
Page: 790358 Thrashed: 2
Page: 790359 Thrashed: 2
Page: 790360 Thrashed: 2
Page: 790361 Thrashed: 2
Page: 790362 Thrashed: 2
Page: 790363 Thrashed: 2
Page: 790364 Thrashed: 2
Page: 790365 Thrashed: 2
Page: 790366 Thrashed: 2
Page: 790367 Thrashed: 2
Page: 790368 Thrashed: 2
Page: 790369 Thrashed: 2
Page: 790370 Thrashed: 2
Page: 790371 Thrashed: 2
Page: 790372 Thrashed: 2
Page: 790373 Thrashed: 2
Page: 790374 Thrashed: 2
Page: 790375 Thrashed: 2
Page: 790376 Thrashed: 2
Page: 790377 Thrashed: 2
Page: 790378 Thrashed: 2
Page: 790379 Thrashed: 2
Page: 790380 Thrashed: 2
Page: 790381 Thrashed: 2
Page: 790382 Thrashed: 2
Page: 790383 Thrashed: 2
Page: 790384 Thrashed: 2
Page: 790385 Thrashed: 2
Page: 790386 Thrashed: 2
Page: 790387 Thrashed: 2
Page: 790388 Thrashed: 2
Page: 790389 Thrashed: 2
Page: 790390 Thrashed: 2
Page: 790391 Thrashed: 2
Page: 790392 Thrashed: 2
Page: 790393 Thrashed: 2
Page: 790394 Thrashed: 2
Page: 790395 Thrashed: 2
Page: 790396 Thrashed: 2
Page: 790397 Thrashed: 2
Page: 790398 Thrashed: 2
Page: 790399 Thrashed: 2
Page: 790400 Thrashed: 2
Page: 790401 Thrashed: 2
Page: 790402 Thrashed: 2
Page: 790403 Thrashed: 2
Page: 790404 Thrashed: 2
Page: 790405 Thrashed: 2
Page: 790406 Thrashed: 2
Page: 790407 Thrashed: 2
Page: 790408 Thrashed: 2
Page: 790409 Thrashed: 2
Page: 790410 Thrashed: 2
Page: 790411 Thrashed: 2
Page: 790412 Thrashed: 2
Page: 790413 Thrashed: 2
Page: 790414 Thrashed: 2
Page: 790415 Thrashed: 2
Page: 790416 Thrashed: 2
Page: 790417 Thrashed: 2
Page: 790418 Thrashed: 2
Page: 790419 Thrashed: 2
Page: 790420 Thrashed: 2
Page: 790421 Thrashed: 2
Page: 790422 Thrashed: 2
Page: 790423 Thrashed: 2
Page: 790424 Thrashed: 2
Page: 790425 Thrashed: 2
Page: 790426 Thrashed: 2
Page: 790427 Thrashed: 2
Page: 790428 Thrashed: 2
Page: 790429 Thrashed: 2
Page: 790430 Thrashed: 2
Page: 790431 Thrashed: 2
Page: 790432 Thrashed: 2
Page: 790433 Thrashed: 2
Page: 790434 Thrashed: 2
Page: 790435 Thrashed: 2
Page: 790436 Thrashed: 2
Page: 790437 Thrashed: 2
Page: 790438 Thrashed: 2
Page: 790439 Thrashed: 2
Page: 790440 Thrashed: 2
Page: 790441 Thrashed: 2
Page: 790442 Thrashed: 2
Page: 790443 Thrashed: 2
Page: 790444 Thrashed: 2
Page: 790445 Thrashed: 2
Page: 790446 Thrashed: 2
Page: 790447 Thrashed: 2
Page: 790448 Thrashed: 2
Page: 790449 Thrashed: 2
Page: 790450 Thrashed: 2
Page: 790451 Thrashed: 2
Page: 790452 Thrashed: 2
Page: 790453 Thrashed: 2
Page: 790454 Thrashed: 2
Page: 790455 Thrashed: 2
Page: 790456 Thrashed: 2
Page: 790457 Thrashed: 2
Page: 790458 Thrashed: 2
Page: 790459 Thrashed: 2
Page: 790460 Thrashed: 2
Page: 790461 Thrashed: 2
Page: 790462 Thrashed: 2
Page: 790463 Thrashed: 2
Page: 790464 Thrashed: 2
Page: 790465 Thrashed: 2
Page: 790466 Thrashed: 2
Page: 790467 Thrashed: 2
Page: 790468 Thrashed: 2
Page: 790469 Thrashed: 2
Page: 790470 Thrashed: 2
Page: 790471 Thrashed: 2
Page: 790472 Thrashed: 2
Page: 790473 Thrashed: 2
Page: 790474 Thrashed: 2
Page: 790475 Thrashed: 2
Page: 790476 Thrashed: 2
Page: 790477 Thrashed: 2
Page: 790478 Thrashed: 2
Page: 790479 Thrashed: 2
Page: 790480 Thrashed: 2
Page: 790481 Thrashed: 2
Page: 790482 Thrashed: 2
Page: 790483 Thrashed: 2
Page: 790484 Thrashed: 2
Page: 790485 Thrashed: 2
Page: 790486 Thrashed: 2
Page: 790487 Thrashed: 2
Page: 790488 Thrashed: 2
Page: 790489 Thrashed: 2
Page: 790490 Thrashed: 2
Page: 790491 Thrashed: 2
Page: 790492 Thrashed: 2
Page: 790493 Thrashed: 2
Page: 790494 Thrashed: 2
Page: 790495 Thrashed: 2
Page: 790496 Thrashed: 2
Page: 790497 Thrashed: 2
Page: 790498 Thrashed: 2
Page: 790499 Thrashed: 2
Page: 790500 Thrashed: 2
Page: 790501 Thrashed: 2
Page: 790502 Thrashed: 2
Page: 790503 Thrashed: 2
Page: 790504 Thrashed: 2
Page: 790505 Thrashed: 2
Page: 790506 Thrashed: 2
Page: 790507 Thrashed: 2
Page: 790508 Thrashed: 2
Page: 790509 Thrashed: 2
Page: 790510 Thrashed: 2
Page: 790511 Thrashed: 2
Page: 790512 Thrashed: 2
Page: 790513 Thrashed: 2
Page: 790514 Thrashed: 2
Page: 790515 Thrashed: 2
Page: 790516 Thrashed: 2
Page: 790517 Thrashed: 2
Page: 790518 Thrashed: 2
Page: 790519 Thrashed: 2
Page: 790520 Thrashed: 2
Page: 790521 Thrashed: 2
Page: 790522 Thrashed: 2
Page: 790523 Thrashed: 2
Page: 790524 Thrashed: 2
Page: 790525 Thrashed: 2
Page: 790526 Thrashed: 2
Page: 790527 Thrashed: 2
Page: 790528 Thrashed: 2
Page: 790529 Thrashed: 2
Page: 790530 Thrashed: 2
Page: 790531 Thrashed: 2
Page: 790532 Thrashed: 2
Page: 790533 Thrashed: 2
Page: 790534 Thrashed: 2
Page: 790535 Thrashed: 2
Page: 790536 Thrashed: 2
Page: 790537 Thrashed: 2
Page: 790538 Thrashed: 2
Page: 790539 Thrashed: 2
Page: 790540 Thrashed: 2
Page: 790541 Thrashed: 2
Page: 790542 Thrashed: 2
Page: 790543 Thrashed: 2
Page: 790544 Thrashed: 2
Page: 790545 Thrashed: 2
Page: 790546 Thrashed: 2
Page: 790547 Thrashed: 2
Page: 790548 Thrashed: 2
Page: 790549 Thrashed: 2
Page: 790550 Thrashed: 2
Page: 790551 Thrashed: 2
Page: 790552 Thrashed: 2
Page: 790553 Thrashed: 2
Page: 790554 Thrashed: 2
Page: 790555 Thrashed: 2
Page: 790556 Thrashed: 2
Page: 790557 Thrashed: 2
Page: 790558 Thrashed: 2
Page: 790559 Thrashed: 2
Page: 790560 Thrashed: 2
Page: 790561 Thrashed: 2
Page: 790562 Thrashed: 2
Page: 790563 Thrashed: 2
Page: 790564 Thrashed: 2
Page: 790565 Thrashed: 2
Page: 790566 Thrashed: 2
Page: 790567 Thrashed: 2
Page: 790568 Thrashed: 2
Page: 790569 Thrashed: 2
Page: 790570 Thrashed: 2
Page: 790571 Thrashed: 2
Page: 790572 Thrashed: 2
Page: 790573 Thrashed: 2
Page: 790574 Thrashed: 2
Page: 790575 Thrashed: 2
Page: 790576 Thrashed: 2
Page: 790577 Thrashed: 2
Page: 790578 Thrashed: 2
Page: 790579 Thrashed: 2
Page: 790580 Thrashed: 2
Page: 790581 Thrashed: 2
Page: 790582 Thrashed: 2
Page: 790583 Thrashed: 2
Page: 790584 Thrashed: 2
Page: 790585 Thrashed: 2
Page: 790586 Thrashed: 2
Page: 790587 Thrashed: 2
Page: 790588 Thrashed: 2
Page: 790589 Thrashed: 2
Page: 790590 Thrashed: 2
Page: 790591 Thrashed: 2
Page: 790592 Thrashed: 2
Page: 790593 Thrashed: 2
Page: 790594 Thrashed: 2
Page: 790595 Thrashed: 2
Page: 790596 Thrashed: 2
Page: 790597 Thrashed: 2
Page: 790598 Thrashed: 2
Page: 790599 Thrashed: 2
Page: 790600 Thrashed: 2
Page: 790601 Thrashed: 2
Page: 790602 Thrashed: 2
Page: 790603 Thrashed: 2
Page: 790604 Thrashed: 2
Page: 790605 Thrashed: 2
Page: 790606 Thrashed: 2
Page: 790607 Thrashed: 2
Page: 790608 Thrashed: 2
Page: 790609 Thrashed: 2
Page: 790610 Thrashed: 2
Page: 790611 Thrashed: 2
Page: 790612 Thrashed: 2
Page: 790613 Thrashed: 2
Page: 790614 Thrashed: 2
Page: 790615 Thrashed: 2
Page: 790616 Thrashed: 2
Page: 790617 Thrashed: 2
Page: 790618 Thrashed: 2
Page: 790619 Thrashed: 2
Page: 790620 Thrashed: 2
Page: 790621 Thrashed: 2
Page: 790622 Thrashed: 2
Page: 790623 Thrashed: 2
Page: 790624 Thrashed: 2
Page: 790625 Thrashed: 2
Page: 790626 Thrashed: 2
Page: 790627 Thrashed: 2
Page: 790628 Thrashed: 2
Page: 790629 Thrashed: 2
Page: 790630 Thrashed: 2
Page: 790631 Thrashed: 2
Page: 790632 Thrashed: 2
Page: 790633 Thrashed: 2
Page: 790634 Thrashed: 2
Page: 790635 Thrashed: 2
Page: 790636 Thrashed: 2
Page: 790637 Thrashed: 2
Page: 790638 Thrashed: 2
Page: 790639 Thrashed: 2
Page: 790640 Thrashed: 2
Page: 790641 Thrashed: 2
Page: 790642 Thrashed: 2
Page: 790643 Thrashed: 2
Page: 790644 Thrashed: 2
Page: 790645 Thrashed: 2
Page: 790646 Thrashed: 2
Page: 790647 Thrashed: 2
Page: 790648 Thrashed: 2
Page: 790649 Thrashed: 2
Page: 790650 Thrashed: 2
Page: 790651 Thrashed: 2
Page: 790652 Thrashed: 2
Page: 790653 Thrashed: 2
Page: 790654 Thrashed: 2
Page: 790655 Thrashed: 2
Page: 790656 Thrashed: 2
Page: 790657 Thrashed: 2
Page: 790658 Thrashed: 2
Page: 790659 Thrashed: 2
Page: 790660 Thrashed: 2
Page: 790661 Thrashed: 2
Page: 790662 Thrashed: 2
Page: 790663 Thrashed: 2
Page: 790664 Thrashed: 2
Page: 790665 Thrashed: 2
Page: 790666 Thrashed: 2
Page: 790667 Thrashed: 2
Page: 790668 Thrashed: 2
Page: 790669 Thrashed: 2
Page: 790670 Thrashed: 2
Page: 790671 Thrashed: 2
Page: 790672 Thrashed: 2
Page: 790673 Thrashed: 2
Page: 790674 Thrashed: 2
Page: 790675 Thrashed: 2
Page: 790676 Thrashed: 2
Page: 790677 Thrashed: 2
Page: 790678 Thrashed: 2
Page: 790679 Thrashed: 2
Page: 790680 Thrashed: 2
Page: 790681 Thrashed: 2
Page: 790682 Thrashed: 2
Page: 790683 Thrashed: 2
Page: 790684 Thrashed: 2
Page: 790685 Thrashed: 2
Page: 790686 Thrashed: 2
Page: 790687 Thrashed: 2
Page: 790688 Thrashed: 2
Page: 790689 Thrashed: 2
Page: 790690 Thrashed: 2
Page: 790691 Thrashed: 2
Page: 790692 Thrashed: 2
Page: 790693 Thrashed: 2
Page: 790694 Thrashed: 2
Page: 790695 Thrashed: 2
Page: 790696 Thrashed: 2
Page: 790697 Thrashed: 2
Page: 790698 Thrashed: 2
Page: 790699 Thrashed: 2
Page: 790700 Thrashed: 2
Page: 790701 Thrashed: 2
Page: 790702 Thrashed: 2
Page: 790703 Thrashed: 2
Page: 790704 Thrashed: 2
Page: 790705 Thrashed: 2
Page: 790706 Thrashed: 2
Page: 790707 Thrashed: 2
Page: 790708 Thrashed: 2
Page: 790709 Thrashed: 2
Page: 790710 Thrashed: 2
Page: 790711 Thrashed: 2
Page: 790712 Thrashed: 2
Page: 790713 Thrashed: 2
Page: 790714 Thrashed: 2
Page: 790715 Thrashed: 2
Page: 790716 Thrashed: 2
Page: 790717 Thrashed: 2
Page: 790718 Thrashed: 2
Page: 790719 Thrashed: 2
Page: 790720 Thrashed: 2
Page: 790721 Thrashed: 2
Page: 790722 Thrashed: 2
Page: 790723 Thrashed: 2
Page: 790724 Thrashed: 2
Page: 790725 Thrashed: 2
Page: 790726 Thrashed: 2
Page: 790727 Thrashed: 2
Page: 790728 Thrashed: 2
Page: 790729 Thrashed: 2
Page: 790730 Thrashed: 2
Page: 790731 Thrashed: 2
Page: 790732 Thrashed: 2
Page: 790733 Thrashed: 2
Page: 790734 Thrashed: 2
Page: 790735 Thrashed: 2
Page: 790736 Thrashed: 2
Page: 790737 Thrashed: 2
Page: 790738 Thrashed: 2
Page: 790739 Thrashed: 2
Page: 790740 Thrashed: 2
Page: 790741 Thrashed: 2
Page: 790742 Thrashed: 2
Page: 790743 Thrashed: 2
Page: 790744 Thrashed: 2
Page: 790745 Thrashed: 2
Page: 790746 Thrashed: 2
Page: 790747 Thrashed: 2
Page: 790748 Thrashed: 2
Page: 790749 Thrashed: 2
Page: 790750 Thrashed: 2
Page: 790751 Thrashed: 2
Page: 790752 Thrashed: 2
Page: 790753 Thrashed: 2
Page: 790754 Thrashed: 2
Page: 790755 Thrashed: 2
Page: 790756 Thrashed: 2
Page: 790757 Thrashed: 2
Page: 790758 Thrashed: 2
Page: 790759 Thrashed: 2
Page: 790760 Thrashed: 2
Page: 790761 Thrashed: 2
Page: 790762 Thrashed: 2
Page: 790763 Thrashed: 2
Page: 790764 Thrashed: 2
Page: 790765 Thrashed: 2
Page: 790766 Thrashed: 2
Page: 790767 Thrashed: 2
Page: 790768 Thrashed: 2
Page: 790769 Thrashed: 2
Page: 790770 Thrashed: 2
Page: 790771 Thrashed: 2
Page: 790772 Thrashed: 2
Page: 790773 Thrashed: 2
Page: 790774 Thrashed: 2
Page: 790775 Thrashed: 2
Page: 790776 Thrashed: 2
Page: 790777 Thrashed: 2
Page: 790778 Thrashed: 2
Page: 790779 Thrashed: 2
Page: 790780 Thrashed: 2
Page: 790781 Thrashed: 2
Page: 790782 Thrashed: 2
Page: 790783 Thrashed: 2
Page: 790784 Thrashed: 2
Page: 790785 Thrashed: 2
Page: 790786 Thrashed: 2
Page: 790787 Thrashed: 2
Page: 790788 Thrashed: 2
Page: 790789 Thrashed: 2
Page: 790790 Thrashed: 2
Page: 790791 Thrashed: 2
Page: 790792 Thrashed: 2
Page: 790793 Thrashed: 2
Page: 790794 Thrashed: 2
Page: 790795 Thrashed: 2
Page: 790796 Thrashed: 2
Page: 790797 Thrashed: 2
Page: 790798 Thrashed: 2
Page: 790799 Thrashed: 2
Page: 790800 Thrashed: 2
Page: 790801 Thrashed: 2
Page: 790802 Thrashed: 2
Page: 790803 Thrashed: 2
Page: 790804 Thrashed: 2
Page: 790805 Thrashed: 2
Page: 790806 Thrashed: 2
Page: 790807 Thrashed: 2
Page: 790808 Thrashed: 2
Page: 790809 Thrashed: 2
Page: 790810 Thrashed: 2
Page: 790811 Thrashed: 2
Page: 790812 Thrashed: 2
Page: 790813 Thrashed: 2
Page: 790814 Thrashed: 2
Page: 790815 Thrashed: 2
Page: 790816 Thrashed: 2
Page: 790817 Thrashed: 2
Page: 790818 Thrashed: 2
Page: 790819 Thrashed: 2
Page: 790820 Thrashed: 2
Page: 790821 Thrashed: 2
Page: 790822 Thrashed: 2
Page: 790823 Thrashed: 2
Page: 790824 Thrashed: 2
Page: 790825 Thrashed: 2
Page: 790826 Thrashed: 2
Page: 790827 Thrashed: 2
Page: 790828 Thrashed: 2
Page: 790829 Thrashed: 2
Page: 790830 Thrashed: 2
Page: 790831 Thrashed: 2
Page: 790832 Thrashed: 2
Page: 790833 Thrashed: 2
Page: 790834 Thrashed: 2
Page: 790835 Thrashed: 2
Page: 790836 Thrashed: 2
Page: 790837 Thrashed: 2
Page: 790838 Thrashed: 2
Page: 790839 Thrashed: 2
Page: 790840 Thrashed: 2
Page: 790841 Thrashed: 2
Page: 790842 Thrashed: 2
Page: 790843 Thrashed: 2
Page: 790844 Thrashed: 2
Page: 790845 Thrashed: 2
Page: 790846 Thrashed: 2
Page: 790847 Thrashed: 2
Page: 790848 Thrashed: 2
Page: 790849 Thrashed: 2
Page: 790850 Thrashed: 2
Page: 790851 Thrashed: 2
Page: 790852 Thrashed: 2
Page: 790853 Thrashed: 2
Page: 790854 Thrashed: 2
Page: 790855 Thrashed: 2
Page: 790856 Thrashed: 2
Page: 790857 Thrashed: 2
Page: 790858 Thrashed: 2
Page: 790859 Thrashed: 2
Page: 790860 Thrashed: 2
Page: 790861 Thrashed: 2
Page: 790862 Thrashed: 2
Page: 790863 Thrashed: 2
Page: 790864 Thrashed: 2
Page: 790865 Thrashed: 2
Page: 790866 Thrashed: 2
Page: 790867 Thrashed: 2
Page: 790868 Thrashed: 2
Page: 790869 Thrashed: 2
Page: 790870 Thrashed: 2
Page: 790871 Thrashed: 2
Page: 790872 Thrashed: 2
Page: 790873 Thrashed: 2
Page: 790874 Thrashed: 2
Page: 790875 Thrashed: 2
Page: 790876 Thrashed: 2
Page: 790877 Thrashed: 2
Page: 790878 Thrashed: 2
Page: 790879 Thrashed: 2
Page: 790880 Thrashed: 2
Page: 790881 Thrashed: 2
Page: 790882 Thrashed: 2
Page: 790883 Thrashed: 2
Page: 790884 Thrashed: 2
Page: 790885 Thrashed: 2
Page: 790886 Thrashed: 2
Page: 790887 Thrashed: 2
Page: 790888 Thrashed: 2
Page: 790889 Thrashed: 2
Page: 790890 Thrashed: 2
Page: 790891 Thrashed: 2
Page: 790892 Thrashed: 2
Page: 790893 Thrashed: 2
Page: 790894 Thrashed: 2
Page: 790895 Thrashed: 2
Page: 790896 Thrashed: 2
Page: 790897 Thrashed: 2
Page: 790898 Thrashed: 2
Page: 790899 Thrashed: 2
Page: 790900 Thrashed: 2
Page: 790901 Thrashed: 2
Page: 790902 Thrashed: 2
Page: 790903 Thrashed: 2
Page: 790904 Thrashed: 2
Page: 790905 Thrashed: 2
Page: 790906 Thrashed: 2
Page: 790907 Thrashed: 2
Page: 790908 Thrashed: 2
Page: 790909 Thrashed: 2
Page: 790910 Thrashed: 2
Page: 790911 Thrashed: 2
Page: 790912 Thrashed: 2
Page: 790913 Thrashed: 2
Page: 790914 Thrashed: 2
Page: 790915 Thrashed: 2
Page: 790916 Thrashed: 2
Page: 790917 Thrashed: 2
Page: 790918 Thrashed: 2
Page: 790919 Thrashed: 2
Page: 790920 Thrashed: 2
Page: 790921 Thrashed: 2
Page: 790922 Thrashed: 2
Page: 790923 Thrashed: 2
Page: 790924 Thrashed: 2
Page: 790925 Thrashed: 2
Page: 790926 Thrashed: 2
Page: 790927 Thrashed: 2
Page: 790928 Thrashed: 2
Page: 790929 Thrashed: 2
Page: 790930 Thrashed: 2
Page: 790931 Thrashed: 2
Page: 790932 Thrashed: 2
Page: 790933 Thrashed: 2
Page: 790934 Thrashed: 2
Page: 790935 Thrashed: 2
Page: 790936 Thrashed: 2
Page: 790937 Thrashed: 2
Page: 790938 Thrashed: 2
Page: 790939 Thrashed: 2
Page: 790940 Thrashed: 2
Page: 790941 Thrashed: 2
Page: 790942 Thrashed: 2
Page: 790943 Thrashed: 2
Page: 790944 Thrashed: 2
Page: 790945 Thrashed: 2
Page: 790946 Thrashed: 2
Page: 790947 Thrashed: 2
Page: 790948 Thrashed: 2
Page: 790949 Thrashed: 2
Page: 790950 Thrashed: 2
Page: 790951 Thrashed: 2
Page: 790952 Thrashed: 2
Page: 790953 Thrashed: 2
Page: 790954 Thrashed: 2
Page: 790955 Thrashed: 2
Page: 790956 Thrashed: 2
Page: 790957 Thrashed: 2
Page: 790958 Thrashed: 2
Page: 790959 Thrashed: 2
Page: 790960 Thrashed: 2
Page: 790961 Thrashed: 2
Page: 790962 Thrashed: 2
Page: 790963 Thrashed: 2
Page: 790964 Thrashed: 2
Page: 790965 Thrashed: 2
Page: 790966 Thrashed: 2
Page: 790967 Thrashed: 2
Page: 790968 Thrashed: 2
Page: 790969 Thrashed: 2
Page: 790970 Thrashed: 2
Page: 790971 Thrashed: 2
Page: 790972 Thrashed: 2
Page: 790973 Thrashed: 2
Page: 790974 Thrashed: 2
Page: 790975 Thrashed: 2
Page: 790976 Thrashed: 2
Page: 790977 Thrashed: 2
Page: 790978 Thrashed: 2
Page: 790979 Thrashed: 2
Page: 790980 Thrashed: 2
Page: 790981 Thrashed: 2
Page: 790982 Thrashed: 2
Page: 790983 Thrashed: 2
Page: 790984 Thrashed: 2
Page: 790985 Thrashed: 2
Page: 790986 Thrashed: 2
Page: 790987 Thrashed: 2
Page: 790988 Thrashed: 2
Page: 790989 Thrashed: 2
Page: 790990 Thrashed: 2
Page: 790991 Thrashed: 2
Page: 790992 Thrashed: 2
Page: 790993 Thrashed: 2
Page: 790994 Thrashed: 2
Page: 790995 Thrashed: 2
Page: 790996 Thrashed: 2
Page: 790997 Thrashed: 2
Page: 790998 Thrashed: 2
Page: 790999 Thrashed: 2
Page: 791000 Thrashed: 2
Page: 791001 Thrashed: 2
Page: 791002 Thrashed: 2
Page: 791003 Thrashed: 2
Page: 791004 Thrashed: 2
Page: 791005 Thrashed: 2
Page: 791006 Thrashed: 2
Page: 791007 Thrashed: 2
Page: 791008 Thrashed: 2
Page: 791009 Thrashed: 2
Page: 791010 Thrashed: 2
Page: 791011 Thrashed: 2
Page: 791012 Thrashed: 2
Page: 791013 Thrashed: 2
Page: 791014 Thrashed: 2
Page: 791015 Thrashed: 2
Page: 791016 Thrashed: 2
Page: 791017 Thrashed: 2
Page: 791018 Thrashed: 2
Page: 791019 Thrashed: 2
Page: 791020 Thrashed: 2
Page: 791021 Thrashed: 2
Page: 791022 Thrashed: 2
Page: 791023 Thrashed: 2
Page: 791024 Thrashed: 2
Page: 791025 Thrashed: 2
Page: 791026 Thrashed: 2
Page: 791027 Thrashed: 2
Page: 791028 Thrashed: 2
Page: 791029 Thrashed: 2
Page: 791030 Thrashed: 2
Page: 791031 Thrashed: 2
Page: 791032 Thrashed: 2
Page: 791033 Thrashed: 2
Page: 791034 Thrashed: 2
Page: 791035 Thrashed: 2
Page: 791036 Thrashed: 2
Page: 791037 Thrashed: 2
Page: 791038 Thrashed: 2
Page: 791039 Thrashed: 2
Page: 791040 Thrashed: 2
Page: 791041 Thrashed: 2
Page: 791042 Thrashed: 2
Page: 791043 Thrashed: 2
Page: 791044 Thrashed: 2
Page: 791045 Thrashed: 2
Page: 791046 Thrashed: 2
Page: 791047 Thrashed: 2
Page: 791048 Thrashed: 2
Page: 791049 Thrashed: 2
Page: 791050 Thrashed: 2
Page: 791051 Thrashed: 2
Page: 791052 Thrashed: 2
Page: 791053 Thrashed: 2
Page: 791054 Thrashed: 2
Page: 791055 Thrashed: 2
Page: 791056 Thrashed: 2
Page: 791057 Thrashed: 2
Page: 791058 Thrashed: 2
Page: 791059 Thrashed: 2
Page: 791060 Thrashed: 2
Page: 791061 Thrashed: 2
Page: 791062 Thrashed: 2
Page: 791063 Thrashed: 2
Page: 791064 Thrashed: 2
Page: 791065 Thrashed: 2
Page: 791066 Thrashed: 2
Page: 791067 Thrashed: 2
Page: 791068 Thrashed: 2
Page: 791069 Thrashed: 2
Page: 791070 Thrashed: 2
Page: 791071 Thrashed: 2
Page: 791072 Thrashed: 2
Page: 791073 Thrashed: 2
Page: 791074 Thrashed: 2
Page: 791075 Thrashed: 2
Page: 791076 Thrashed: 2
Page: 791077 Thrashed: 2
Page: 791078 Thrashed: 2
Page: 791079 Thrashed: 2
Page: 791080 Thrashed: 2
Page: 791081 Thrashed: 2
Page: 791082 Thrashed: 2
Page: 791083 Thrashed: 2
Page: 791084 Thrashed: 2
Page: 791085 Thrashed: 2
Page: 791086 Thrashed: 2
Page: 791087 Thrashed: 2
Page: 791088 Thrashed: 2
Page: 791089 Thrashed: 2
Page: 791090 Thrashed: 2
Page: 791091 Thrashed: 2
Page: 791092 Thrashed: 2
Page: 791093 Thrashed: 2
Page: 791094 Thrashed: 2
Page: 791095 Thrashed: 2
Page: 791096 Thrashed: 2
Page: 791097 Thrashed: 2
Page: 791098 Thrashed: 2
Page: 791099 Thrashed: 2
Page: 791100 Thrashed: 2
Page: 791101 Thrashed: 2
Page: 791102 Thrashed: 2
Page: 791103 Thrashed: 2
Page: 791104 Thrashed: 2
Page: 791105 Thrashed: 2
Page: 791106 Thrashed: 2
Page: 791107 Thrashed: 2
Page: 791108 Thrashed: 2
Page: 791109 Thrashed: 2
Page: 791110 Thrashed: 2
Page: 791111 Thrashed: 2
Page: 791112 Thrashed: 2
Page: 791113 Thrashed: 2
Page: 791114 Thrashed: 2
Page: 791115 Thrashed: 2
Page: 791116 Thrashed: 2
Page: 791117 Thrashed: 2
Page: 791118 Thrashed: 2
Page: 791119 Thrashed: 2
Page: 791120 Thrashed: 2
Page: 791121 Thrashed: 2
Page: 791122 Thrashed: 2
Page: 791123 Thrashed: 2
Page: 791124 Thrashed: 2
Page: 791125 Thrashed: 2
Page: 791126 Thrashed: 2
Page: 791127 Thrashed: 2
Page: 791128 Thrashed: 2
Page: 791129 Thrashed: 2
Page: 791130 Thrashed: 2
Page: 791131 Thrashed: 2
Page: 791132 Thrashed: 2
Page: 791133 Thrashed: 2
Page: 791134 Thrashed: 2
Page: 791135 Thrashed: 2
Page: 791136 Thrashed: 2
Page: 791137 Thrashed: 2
Page: 791138 Thrashed: 2
Page: 791139 Thrashed: 2
Page: 791140 Thrashed: 2
Page: 791141 Thrashed: 2
Page: 791142 Thrashed: 2
Page: 791143 Thrashed: 2
Page: 791144 Thrashed: 2
Page: 791145 Thrashed: 2
Page: 791146 Thrashed: 2
Page: 791147 Thrashed: 2
Page: 791148 Thrashed: 2
Page: 791149 Thrashed: 2
Page: 791150 Thrashed: 2
Page: 791151 Thrashed: 2
Page: 791152 Thrashed: 2
Page: 791153 Thrashed: 2
Page: 791154 Thrashed: 2
Page: 791155 Thrashed: 2
Page: 791156 Thrashed: 2
Page: 791157 Thrashed: 2
Page: 791158 Thrashed: 2
Page: 791159 Thrashed: 2
Page: 791160 Thrashed: 2
Page: 791161 Thrashed: 2
Page: 791162 Thrashed: 2
Page: 791163 Thrashed: 2
Page: 791164 Thrashed: 2
Page: 791165 Thrashed: 2
Page: 791166 Thrashed: 2
Page: 791167 Thrashed: 2
Page: 791168 Thrashed: 2
Page: 791169 Thrashed: 2
Page: 791170 Thrashed: 2
Page: 791171 Thrashed: 2
Page: 791172 Thrashed: 2
Page: 791173 Thrashed: 2
Page: 791174 Thrashed: 2
Page: 791175 Thrashed: 2
Page: 791176 Thrashed: 2
Page: 791177 Thrashed: 2
Page: 791178 Thrashed: 2
Page: 791179 Thrashed: 2
Page: 791180 Thrashed: 2
Page: 791181 Thrashed: 2
Page: 791182 Thrashed: 2
Page: 791183 Thrashed: 2
Page: 791184 Thrashed: 2
Page: 791185 Thrashed: 2
Page: 791186 Thrashed: 2
Page: 791187 Thrashed: 2
Page: 791188 Thrashed: 2
Page: 791189 Thrashed: 2
Page: 791190 Thrashed: 2
Page: 791191 Thrashed: 2
Page: 791192 Thrashed: 2
Page: 791193 Thrashed: 2
Page: 791194 Thrashed: 2
Page: 791195 Thrashed: 2
Page: 791196 Thrashed: 2
Page: 791197 Thrashed: 2
Page: 791198 Thrashed: 2
Page: 791199 Thrashed: 2
Page: 791200 Thrashed: 2
Page: 791201 Thrashed: 2
Page: 791202 Thrashed: 2
Page: 791203 Thrashed: 2
Page: 791204 Thrashed: 2
Page: 791205 Thrashed: 2
Page: 791206 Thrashed: 2
Page: 791207 Thrashed: 2
Page: 791208 Thrashed: 2
Page: 791209 Thrashed: 2
Page: 791210 Thrashed: 2
Page: 791211 Thrashed: 2
Page: 791212 Thrashed: 2
Page: 791213 Thrashed: 2
Page: 791214 Thrashed: 2
Page: 791215 Thrashed: 2
Page: 791216 Thrashed: 2
Page: 791217 Thrashed: 2
Page: 791218 Thrashed: 2
Page: 791219 Thrashed: 2
Page: 791220 Thrashed: 2
Page: 791221 Thrashed: 2
Page: 791222 Thrashed: 2
Page: 791223 Thrashed: 2
Page: 791224 Thrashed: 2
Page: 791225 Thrashed: 2
Page: 791226 Thrashed: 2
Page: 791227 Thrashed: 2
Page: 791228 Thrashed: 2
Page: 791229 Thrashed: 2
Page: 791230 Thrashed: 2
Page: 791231 Thrashed: 2
Page: 791232 Thrashed: 2
Page: 791233 Thrashed: 2
Page: 791234 Thrashed: 2
Page: 791235 Thrashed: 2
Page: 791236 Thrashed: 2
Page: 791237 Thrashed: 2
Page: 791238 Thrashed: 2
Page: 791239 Thrashed: 2
Page: 791240 Thrashed: 2
Page: 791241 Thrashed: 2
Page: 791242 Thrashed: 2
Page: 791243 Thrashed: 2
Page: 791244 Thrashed: 2
Page: 791245 Thrashed: 2
Page: 791246 Thrashed: 2
Page: 791247 Thrashed: 2
Page: 791248 Thrashed: 2
Page: 791249 Thrashed: 2
Page: 791250 Thrashed: 2
Page: 791251 Thrashed: 2
Page: 791252 Thrashed: 2
Page: 791253 Thrashed: 2
Page: 791254 Thrashed: 2
Page: 791255 Thrashed: 2
Page: 791256 Thrashed: 2
Page: 791257 Thrashed: 2
Page: 791258 Thrashed: 2
Page: 791259 Thrashed: 2
Page: 791260 Thrashed: 2
Page: 791261 Thrashed: 2
Page: 791262 Thrashed: 2
Page: 791263 Thrashed: 2
Page: 791264 Thrashed: 2
Page: 791265 Thrashed: 2
Page: 791266 Thrashed: 2
Page: 791267 Thrashed: 2
Page: 791268 Thrashed: 2
Page: 791269 Thrashed: 2
Page: 791270 Thrashed: 2
Page: 791271 Thrashed: 2
Page: 791272 Thrashed: 2
Page: 791273 Thrashed: 2
Page: 791274 Thrashed: 2
Page: 791275 Thrashed: 2
Page: 791276 Thrashed: 2
Page: 791277 Thrashed: 2
Page: 791278 Thrashed: 2
Page: 791279 Thrashed: 2
Page: 791280 Thrashed: 2
Page: 791281 Thrashed: 2
Page: 791282 Thrashed: 2
Page: 791283 Thrashed: 2
Page: 791284 Thrashed: 2
Page: 791285 Thrashed: 2
Page: 791286 Thrashed: 2
Page: 791287 Thrashed: 2
Page: 791288 Thrashed: 2
Page: 791289 Thrashed: 2
Page: 791290 Thrashed: 2
Page: 791291 Thrashed: 2
Page: 791292 Thrashed: 2
Page: 791293 Thrashed: 2
Page: 791294 Thrashed: 2
Page: 791295 Thrashed: 2
Page: 791296 Thrashed: 2
Page: 791297 Thrashed: 2
Page: 791298 Thrashed: 2
Page: 791299 Thrashed: 2
Page: 791300 Thrashed: 2
Page: 791301 Thrashed: 2
Page: 791302 Thrashed: 2
Page: 791303 Thrashed: 2
Page: 791304 Thrashed: 2
Page: 791305 Thrashed: 2
Page: 791306 Thrashed: 2
Page: 791307 Thrashed: 2
Page: 791308 Thrashed: 2
Page: 791309 Thrashed: 2
Page: 791310 Thrashed: 2
Page: 791311 Thrashed: 2
Page: 791312 Thrashed: 2
Page: 791313 Thrashed: 2
Page: 791314 Thrashed: 2
Page: 791315 Thrashed: 2
Page: 791316 Thrashed: 2
Page: 791317 Thrashed: 2
Page: 791318 Thrashed: 2
Page: 791319 Thrashed: 2
Page: 791320 Thrashed: 2
Page: 791321 Thrashed: 2
Page: 791322 Thrashed: 2
Page: 791323 Thrashed: 2
Page: 791324 Thrashed: 2
Page: 791325 Thrashed: 2
Page: 791326 Thrashed: 2
Page: 791327 Thrashed: 2
Page: 791328 Thrashed: 2
Page: 791329 Thrashed: 2
Page: 791330 Thrashed: 2
Page: 791331 Thrashed: 2
Page: 791332 Thrashed: 2
Page: 791333 Thrashed: 2
Page: 791334 Thrashed: 2
Page: 791335 Thrashed: 2
Page: 791336 Thrashed: 2
Page: 791337 Thrashed: 2
Page: 791338 Thrashed: 2
Page: 791339 Thrashed: 2
Page: 791340 Thrashed: 2
Page: 791341 Thrashed: 2
Page: 791342 Thrashed: 2
Page: 791343 Thrashed: 2
Page: 791344 Thrashed: 2
Page: 791345 Thrashed: 2
Page: 791346 Thrashed: 2
Page: 791347 Thrashed: 2
Page: 791348 Thrashed: 2
Page: 791349 Thrashed: 2
Page: 791350 Thrashed: 2
Page: 791351 Thrashed: 2
Page: 791352 Thrashed: 2
Page: 791353 Thrashed: 2
Page: 791354 Thrashed: 2
Page: 791355 Thrashed: 2
Page: 791356 Thrashed: 2
Page: 791357 Thrashed: 2
Page: 791358 Thrashed: 2
Page: 791359 Thrashed: 2
Page: 791360 Thrashed: 2
Page: 791361 Thrashed: 2
Page: 791362 Thrashed: 2
Page: 791363 Thrashed: 2
Page: 791364 Thrashed: 2
Page: 791365 Thrashed: 2
Page: 791366 Thrashed: 2
Page: 791367 Thrashed: 2
Page: 791368 Thrashed: 2
Page: 791369 Thrashed: 2
Page: 791370 Thrashed: 2
Page: 791371 Thrashed: 2
Page: 791372 Thrashed: 2
Page: 791373 Thrashed: 2
Page: 791374 Thrashed: 2
Page: 791375 Thrashed: 2
Page: 791376 Thrashed: 2
Page: 791377 Thrashed: 2
Page: 791378 Thrashed: 2
Page: 791379 Thrashed: 2
Page: 791380 Thrashed: 2
Page: 791381 Thrashed: 2
Page: 791382 Thrashed: 2
Page: 791383 Thrashed: 2
Page: 791384 Thrashed: 2
Page: 791385 Thrashed: 2
Page: 791386 Thrashed: 2
Page: 791387 Thrashed: 2
Page: 791388 Thrashed: 2
Page: 791389 Thrashed: 2
Page: 791390 Thrashed: 2
Page: 791391 Thrashed: 2
Page: 791392 Thrashed: 2
Page: 791393 Thrashed: 2
Page: 791394 Thrashed: 2
Page: 791395 Thrashed: 2
Page: 791396 Thrashed: 2
Page: 791397 Thrashed: 2
Page: 791398 Thrashed: 2
Page: 791399 Thrashed: 2
Page: 791400 Thrashed: 2
Page: 791401 Thrashed: 2
Page: 791402 Thrashed: 2
Page: 791403 Thrashed: 2
Page: 791404 Thrashed: 2
Page: 791405 Thrashed: 2
Page: 791406 Thrashed: 2
Page: 791407 Thrashed: 2
Page: 791408 Thrashed: 2
Page: 791409 Thrashed: 2
Page: 791410 Thrashed: 2
Page: 791411 Thrashed: 2
Page: 791412 Thrashed: 2
Page: 791413 Thrashed: 2
Page: 791414 Thrashed: 2
Page: 791415 Thrashed: 2
Page: 791416 Thrashed: 2
Page: 791417 Thrashed: 2
Page: 791418 Thrashed: 2
Page: 791419 Thrashed: 2
Page: 791420 Thrashed: 2
Page: 791421 Thrashed: 2
Page: 791422 Thrashed: 2
Page: 791423 Thrashed: 2
Page: 791424 Thrashed: 2
Page: 791425 Thrashed: 2
Page: 791426 Thrashed: 2
Page: 791427 Thrashed: 2
Page: 791428 Thrashed: 2
Page: 791429 Thrashed: 2
Page: 791430 Thrashed: 2
Page: 791431 Thrashed: 2
Page: 791432 Thrashed: 2
Page: 791433 Thrashed: 2
Page: 791434 Thrashed: 2
Page: 791435 Thrashed: 2
Page: 791436 Thrashed: 2
Page: 791437 Thrashed: 2
Page: 791438 Thrashed: 2
Page: 791439 Thrashed: 2
Page: 791440 Thrashed: 2
Page: 791441 Thrashed: 2
Page: 791442 Thrashed: 2
Page: 791443 Thrashed: 2
Page: 791444 Thrashed: 2
Page: 791445 Thrashed: 2
Page: 791446 Thrashed: 2
Page: 791447 Thrashed: 2
Page: 791448 Thrashed: 2
Page: 791449 Thrashed: 2
Page: 791450 Thrashed: 2
Page: 791451 Thrashed: 2
Page: 791452 Thrashed: 2
Page: 791453 Thrashed: 2
Page: 791454 Thrashed: 2
Page: 791455 Thrashed: 2
Page: 791456 Thrashed: 2
Page: 791457 Thrashed: 2
Page: 791458 Thrashed: 2
Page: 791459 Thrashed: 2
Page: 791460 Thrashed: 2
Page: 791461 Thrashed: 2
Page: 791462 Thrashed: 2
Page: 791463 Thrashed: 2
Page: 791464 Thrashed: 2
Page: 791465 Thrashed: 2
Page: 791466 Thrashed: 2
Page: 791467 Thrashed: 2
Page: 791468 Thrashed: 2
Page: 791469 Thrashed: 2
Page: 791470 Thrashed: 2
Page: 791471 Thrashed: 2
Page: 791472 Thrashed: 2
Page: 791473 Thrashed: 2
Page: 791474 Thrashed: 2
Page: 791475 Thrashed: 2
Page: 791476 Thrashed: 2
Page: 791477 Thrashed: 2
Page: 791478 Thrashed: 2
Page: 791479 Thrashed: 2
Page: 791480 Thrashed: 2
Page: 791481 Thrashed: 2
Page: 791482 Thrashed: 2
Page: 791483 Thrashed: 2
Page: 791484 Thrashed: 2
Page: 791485 Thrashed: 2
Page: 791486 Thrashed: 2
Page: 791487 Thrashed: 2
Page: 791488 Thrashed: 2
Page: 791489 Thrashed: 2
Page: 791490 Thrashed: 2
Page: 791491 Thrashed: 2
Page: 791492 Thrashed: 2
Page: 791493 Thrashed: 2
Page: 791494 Thrashed: 2
Page: 791495 Thrashed: 2
Page: 791496 Thrashed: 2
Page: 791497 Thrashed: 2
Page: 791498 Thrashed: 2
Page: 791499 Thrashed: 2
Page: 791500 Thrashed: 2
Page: 791501 Thrashed: 2
Page: 791502 Thrashed: 2
Page: 791503 Thrashed: 2
Page: 791504 Thrashed: 2
Page: 791505 Thrashed: 2
Page: 791506 Thrashed: 2
Page: 791507 Thrashed: 2
Page: 791508 Thrashed: 2
Page: 791509 Thrashed: 2
Page: 791510 Thrashed: 2
Page: 791511 Thrashed: 2
Page: 791512 Thrashed: 2
Page: 791513 Thrashed: 2
Page: 791514 Thrashed: 2
Page: 791515 Thrashed: 2
Page: 791516 Thrashed: 2
Page: 791517 Thrashed: 2
Page: 791518 Thrashed: 2
Page: 791519 Thrashed: 2
Page: 791520 Thrashed: 2
Page: 791521 Thrashed: 2
Page: 791522 Thrashed: 2
Page: 791523 Thrashed: 2
Page: 791524 Thrashed: 2
Page: 791525 Thrashed: 2
Page: 791526 Thrashed: 2
Page: 791527 Thrashed: 2
Page: 791528 Thrashed: 2
Page: 791529 Thrashed: 2
Page: 791530 Thrashed: 2
Page: 791531 Thrashed: 2
Page: 791532 Thrashed: 2
Page: 791533 Thrashed: 2
Page: 791534 Thrashed: 2
Page: 791535 Thrashed: 2
Page: 791536 Thrashed: 2
Page: 791537 Thrashed: 2
Page: 791538 Thrashed: 2
Page: 791539 Thrashed: 2
Page: 791540 Thrashed: 2
Page: 791541 Thrashed: 2
Page: 791542 Thrashed: 2
Page: 791543 Thrashed: 2
Page: 791544 Thrashed: 2
Page: 791545 Thrashed: 2
Page: 791546 Thrashed: 2
Page: 791547 Thrashed: 2
Page: 791548 Thrashed: 2
Page: 791549 Thrashed: 2
Page: 791550 Thrashed: 2
Page: 791551 Thrashed: 2
Page_tot_thrash: 6144
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 6160
dma_migration_read 244
dma_migration_write 27
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.968770
[0-25]: 0.033213, [26-50]: 0.015415, [51-75]: 0.015100, [76-100]: 0.936272
Pcie_write_utilization: 1.077869
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1706529 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(19.760973)
F:  1678106----T:  1678306 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678383----T:  1678583 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678874----T:  1679074 	 St: c0400000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1679465----T:  1679665 	 St: c0c00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1928679----T:  1970053 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.936529)
F:  2192203----T:  2221805 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(19.987846)
F:  2212511----T:  2212711 	 St: c02d1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2212786----T:  2212986 	 St: c02d15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213280----T:  2213480 	 St: c09a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213872----T:  2214072 	 St: c11a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215095----T:  2215295 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215295----T:  2215495 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215784----T:  2215984 	 St: c0a4c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216374----T:  2216574 	 St: c124c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2443955----T:  2485917 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  2708067----T:  2749543 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.005402)
F:  2709580----T:  2709780 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2709868----T:  2710068 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710361----T:  2710561 	 St: c0449ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710956----T:  2711156 	 St: c0c49ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721717----T:  2721917 	 St: c01cde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721917----T:  2722117 	 St: c01cde20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2722408----T:  2722608 	 St: c079bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2723001----T:  2723201 	 St: c0f9bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731125----T:  2731325 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731325----T:  2731525 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731823----T:  2732023 	 St: c0a210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732023----T:  2732223 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732223----T:  2735023 	 St: c0320000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2735023----T:  2735223 	 St: c12210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2735223----T:  2743003 	 St: c0322000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2743003----T:  2743203 	 St: c0a42f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2743594----T:  2743794 	 St: c1242f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971693----T:  3013617 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.307899)
F:  3235767----T:  3270714 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(23.596893)
F:  3237783----T:  3237983 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238067----T:  3238267 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238566----T:  3238766 	 St: c0470560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239161----T:  3239361 	 St: c0c70560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243443----T:  3243643 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243643----T:  3243843 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244134----T:  3244334 	 St: c05ed2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244729----T:  3244929 	 St: c0ded2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248257----T:  3248457 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248457----T:  3248657 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248657----T:  3248857 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248857----T:  3249057 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249057----T:  3249257 	 St: c071a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249336----T:  3249536 	 St: c0731640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249646----T:  3249846 	 St: c0f1a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249925----T:  3250125 	 St: c0f31640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3253872----T:  3254072 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254072----T:  3254272 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254558----T:  3254758 	 St: c0859de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3255147----T:  3255347 	 St: c1059de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257053----T:  3257253 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257253----T:  3257453 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257742----T:  3257942 	 St: c0912f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3258334----T:  3258534 	 St: c1112f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3264437----T:  3264637 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3264637----T:  3264837 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3265133----T:  3265333 	 St: c0b03160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3265725----T:  3265925 	 St: c1303160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3267705----T:  3267905 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3267905----T:  3268105 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3268402----T:  3268602 	 St: c0bbfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3268991----T:  3269191 	 St: c13bfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3492864----T:  3534821 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.330183)
F:  3756971----T:  3864600 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(72.673195)
F:  3759705----T:  3759905 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759991----T:  3760191 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760486----T:  3760686 	 St: c04a3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760831----T:  3764261 	 St: c0070000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3764261----T:  3764461 	 St: c0ca3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3764461----T:  3771326 	 St: c0074000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3771326----T:  3771526 	 St: c04e7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771739----T:  3771939 	 St: c04eed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771939----T:  3772139 	 St: c0ce7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3772333----T:  3772533 	 St: c0ceed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773169----T:  3773369 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773369----T:  3773569 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773860----T:  3774060 	 St: c054dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774454----T:  3774654 	 St: c0d4dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775740----T:  3775940 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775940----T:  3776140 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3776140----T:  3783920 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3783920----T:  3784120 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3784120----T:  3786920 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3786920----T:  3787120 	 St: c05dafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3787120----T:  3794442 	 St: c00f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3794442----T:  3794642 	 St: c05de3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3794642----T:  3794842 	 St: c0ddafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3794842----T:  3795042 	 St: c05f9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3795042----T:  3795242 	 St: c0dde3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3795242----T:  3798328 	 St: c00fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3798328----T:  3798528 	 St: c0df9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3799730----T:  3799930 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3799930----T:  3800130 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3800418----T:  3800618 	 St: c0637400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3801013----T:  3801213 	 St: c0e37400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3803182----T:  3805787 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805787----T:  3814027 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3814027----T:  3814227 	 St: c0701b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3814616----T:  3814816 	 St: c0f01b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3821203----T:  3821403 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3821403----T:  3829643 	 St: c0270000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3829643----T:  3832248 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3832248----T:  3832448 	 St: c08f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3832448----T:  3832648 	 St: c08fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3832839----T:  3833039 	 St: c10f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3833039----T:  3833239 	 St: c10fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3835657----T:  3835857 	 St: c02df240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3835857----T:  3844559 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3844854----T:  3845054 	 St: c09be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3845448----T:  3845648 	 St: c11be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847273----T:  3847473 	 St: c0a5bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847473----T:  3847673 	 St: c0a58580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847863----T:  3848063 	 St: c125bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3848063----T:  3848263 	 St: c1258580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849200----T:  3849400 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849400----T:  3849600 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849892----T:  3850092 	 St: c0ad6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3850481----T:  3850681 	 St: c12d6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3850681----T:  3857546 	 St: c0380000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3857546----T:  3860976 	 St: c038c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3860976----T:  3861176 	 St: c0b17980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3861565----T:  3861765 	 St: c1317980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4086750----T:  4128712 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  4128712----T:  4250272 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  4472423----T:  4762157 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(195.634033)
F:  4474366----T:  4478585 	 St: c0030000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4478585----T:  4484546 	 St: c0036000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4484546----T:  4484746 	 St: c046af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4485134----T:  4485334 	 St: c0c6af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4487536----T:  4487736 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4487815----T:  4488015 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4488015----T:  4491827 	 St: c00a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4491827----T:  4492027 	 St: c0528f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4492027----T:  4498439 	 St: c00a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4498439----T:  4498639 	 St: c0549720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4498639----T:  4498839 	 St: c0d28f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499027----T:  4499227 	 St: c0d49720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499349----T:  4499549 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499549----T:  4499749 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4500038----T:  4500238 	 St: c0561e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4500482----T:  4524154 	 St: c0000000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4524154----T:  4524354 	 St: c0d61e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4524354----T:  4548026 	 St: c0040000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4548026----T:  4564189 	 St: c0080000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4564189----T:  4579884 	 St: c00b0000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4579884----T:  4589048 	 St: c00cf000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  4589048----T:  4589248 	 St: c059c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4589248----T:  4650555 	 St: c0100000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  4650555----T:  4650755 	 St: c059fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4650755----T:  4650955 	 St: c0d9c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4650955----T:  4704731 	 St: c0190000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  4704731----T:  4704931 	 St: c0d9fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4706164----T:  4713486 	 St: c05d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4713486----T:  4716572 	 St: c05dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4716572----T:  4723894 	 St: c0dd0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4723894----T:  4726980 	 St: c0ddd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4728528----T:  4728728 	 St: c064df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4728864----T:  4729064 	 St: c0666ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729064----T:  4729264 	 St: c066b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729264----T:  4729464 	 St: c0e4df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729464----T:  4729664 	 St: c0e66ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729664----T:  4729864 	 St: c0e6b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729864----T:  4730064 	 St: c0694da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4730064----T:  4730264 	 St: c06a5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4730456----T:  4730656 	 St: c0e94da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4730656----T:  4730856 	 St: c0ea5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4733708----T:  4733908 	 St: c074f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4733940----T:  4734140 	 St: c0761940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734140----T:  4734340 	 St: c0762da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734340----T:  4734540 	 St: c0f4f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734540----T:  4734740 	 St: c0787fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734740----T:  4734940 	 St: c0f61940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734940----T:  4735140 	 St: c0f62da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4735140----T:  4735340 	 St: c07a3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4735340----T:  4735540 	 St: c0f87fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4735733----T:  4735933 	 St: c0fa3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4736530----T:  4736730 	 St: c07b0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4737125----T:  4737325 	 St: c0fb0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4737713----T:  4737913 	 St: c07f49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4738301----T:  4738501 	 St: c0ff49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4738502----T:  4738702 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4738702----T:  4738902 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4739198----T:  4739398 	 St: c08372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4739792----T:  4739992 	 St: c10372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4743230----T:  4743430 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4743430----T:  4743630 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4743918----T:  4744118 	 St: c09481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4744515----T:  4744715 	 St: c11481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4744788----T:  4744988 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4744988----T:  4745188 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4745512----T:  4745712 	 St: c0999740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4745760----T:  4745960 	 St: c02e0e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4745960----T:  4746160 	 St: c02e0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746160----T:  4746360 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746360----T:  4746560 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746560----T:  4746760 	 St: c1199740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746760----T:  4746960 	 St: c09c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746960----T:  4747160 	 St: c09cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747354----T:  4747554 	 St: c11c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747554----T:  4747754 	 St: c11cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747754----T:  4747954 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747954----T:  4748154 	 St: c0300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748154----T:  4748354 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748354----T:  4748554 	 St: c0300ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748554----T:  4748754 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748754----T:  4748954 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748954----T:  4749154 	 St: c0a01920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749154----T:  4749354 	 St: c0a02fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749354----T:  4749554 	 St: c09f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749554----T:  4749754 	 St: c1201920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749754----T:  4749954 	 St: c1202fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749954----T:  4750154 	 St: c11f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4751078----T:  4751278 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4751278----T:  4751478 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4751769----T:  4751969 	 St: c0a2d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752366----T:  4752566 	 St: c122d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752566----T:  4752766 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752766----T:  4752966 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4753255----T:  4753455 	 St: c0a71380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4753847----T:  4754047 	 St: c1271380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4756536----T:  4756736 	 St: c03ad7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4756736----T:  4756936 	 St: c03ad7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4757230----T:  4757430 	 St: c0b5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4757822----T:  4758022 	 St: c135afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4759294----T:  4759494 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4759494----T:  4759694 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4759973----T:  4760173 	 St: c0bf1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4760562----T:  4760762 	 St: c13f1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4984307----T:  5026319 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.367319)
F:  5248469----T:  5495916 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(167.081024)
F:  5250091----T:  5250291 	 St: c0436580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5250683----T:  5250883 	 St: c0c36580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5250883----T:  5251083 	 St: c0465e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5251083----T:  5251283 	 St: c0469180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5251283----T:  5258605 	 St: c0470000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5258605----T:  5258805 	 St: c0491de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5258805----T:  5259005 	 St: c0c65e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5259005----T:  5259205 	 St: c0c69180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5259205----T:  5259405 	 St: c0c91de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5259405----T:  5262491 	 St: c047d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5262491----T:  5269813 	 St: c0c70000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5269813----T:  5272899 	 St: c0c7d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5274233----T:  5274433 	 St: c04b5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274622----T:  5274822 	 St: c04d2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274822----T:  5275022 	 St: c0cb5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5275215----T:  5275415 	 St: c0cd2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5275502----T:  5275702 	 St: c050db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276098----T:  5276298 	 St: c0d0db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276298----T:  5276498 	 St: c052ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276744----T:  5282705 	 St: c0540000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5282705----T:  5282905 	 St: c0552700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5282905----T:  5283105 	 St: c0552920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283105----T:  5283305 	 St: c0d2ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283305----T:  5283505 	 St: c0d52700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283505----T:  5283705 	 St: c0d52920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283705----T:  5287924 	 St: c054a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5287924----T:  5293885 	 St: c0d40000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5293885----T:  5298104 	 St: c0d4a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5299060----T:  5299260 	 St: c057cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5299649----T:  5299849 	 St: c0d7cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5300824----T:  5301024 	 St: c05e3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5301024----T:  5301224 	 St: c05e79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5301224----T:  5309926 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5309926----T:  5310126 	 St: c0de3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5310126----T:  5310326 	 St: c0de79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5310326----T:  5319028 	 St: c0de0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5321202----T:  5321402 	 St: c067ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5321480----T:  5321680 	 St: c0692940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5321793----T:  5321993 	 St: c0e7ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5322068----T:  5322268 	 St: c0e92940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5322345----T:  5322545 	 St: c06c68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5322938----T:  5323138 	 St: c0ec68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5323582----T:  5323782 	 St: c070b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324148----T:  5324348 	 St: c0720c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324348----T:  5324548 	 St: c0f0b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324548----T:  5324748 	 St: c0738060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324748----T:  5324948 	 St: c0f20c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324948----T:  5325148 	 St: c074eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5325148----T:  5325348 	 St: c0f38060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5325541----T:  5325741 	 St: c0f4eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5326320----T:  5326520 	 St: c075b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5326520----T:  5334300 	 St: c0760000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5334300----T:  5334500 	 St: c0f5b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5334500----T:  5334700 	 St: c0795c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5334700----T:  5337500 	 St: c076e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5337500----T:  5337700 	 St: c0f95c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5337700----T:  5345480 	 St: c0f60000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5345480----T:  5348280 	 St: c0f6e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5349752----T:  5349952 	 St: c07c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5349952----T:  5350152 	 St: c07d7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350340----T:  5350540 	 St: c0fc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350540----T:  5350740 	 St: c07f7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350740----T:  5350940 	 St: c0fd7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350940----T:  5351140 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351140----T:  5351340 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351340----T:  5351540 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351540----T:  5351740 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351740----T:  5351940 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351940----T:  5352140 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352140----T:  5352340 	 St: c0ff7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352340----T:  5352540 	 St: c0810d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352540----T:  5352740 	 St: c08184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352740----T:  5352940 	 St: c0824040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352940----T:  5353140 	 St: c1010d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5353140----T:  5353340 	 St: c10184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5353340----T:  5353540 	 St: c1024040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5354119----T:  5360080 	 St: c0210000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5360080----T:  5360280 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5360280----T:  5360480 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5360480----T:  5364699 	 St: c021a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5364699----T:  5364899 	 St: c0832dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5364899----T:  5365099 	 St: c084e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365117----T:  5365317 	 St: c083d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365317----T:  5365517 	 St: c1032dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365517----T:  5365717 	 St: c104e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365717----T:  5365917 	 St: c103d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365917----T:  5366117 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5366117----T:  5366317 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5366616----T:  5366816 	 St: c0873800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5366984----T:  5367184 	 St: c02454a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367184----T:  5367384 	 St: c02454c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367384----T:  5367584 	 St: c1073800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367584----T:  5367784 	 St: c0254700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367784----T:  5367984 	 St: c0254720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367984----T:  5368184 	 St: c088a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368263----T:  5368463 	 St: c08a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368574----T:  5368774 	 St: c108a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368774----T:  5368974 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368974----T:  5369174 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369174----T:  5369374 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369374----T:  5369574 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369574----T:  5369774 	 St: c10a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369774----T:  5369974 	 St: c08af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369974----T:  5370174 	 St: c08c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5370364----T:  5370564 	 St: c10af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5370564----T:  5370764 	 St: c10c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5371640----T:  5374440 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5374440----T:  5382220 	 St: c0282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5382220----T:  5382420 	 St: c0902780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5382420----T:  5382620 	 St: c0901bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5382620----T:  5385420 	 St: c08f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5385420----T:  5385620 	 St: c1102780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5385620----T:  5385820 	 St: c1101bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5385820----T:  5393600 	 St: c08f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5393600----T:  5396400 	 St: c10f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5396400----T:  5404180 	 St: c10f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5406079----T:  5406279 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5406279----T:  5406479 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5406479----T:  5414259 	 St: c02c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5414259----T:  5414459 	 St: c098cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5414459----T:  5417259 	 St: c02ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5417259----T:  5417459 	 St: c099b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5417459----T:  5417659 	 St: c118cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5417850----T:  5418050 	 St: c119b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5418635----T:  5418835 	 St: c09b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5419230----T:  5419430 	 St: c11b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5419506----T:  5424580 	 St: c0300000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5424580----T:  5429654 	 St: c0308000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5429654----T:  5437894 	 St: c0a00000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5437894----T:  5440499 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5440499----T:  5448739 	 St: c1200000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5448739----T:  5451344 	 St: c120f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452454----T:  5461156 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5461156----T:  5461356 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5461356----T:  5461556 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5461556----T:  5464986 	 St: c0330000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5464986----T:  5465186 	 St: c0a810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5465186----T:  5472051 	 St: c0334000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5472051----T:  5472251 	 St: c0a66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472251----T:  5472451 	 St: c12810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472458----T:  5472658 	 St: c0a71d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472658----T:  5472858 	 St: c0a7b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472858----T:  5473058 	 St: c1266680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473058----T:  5473258 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473258----T:  5473458 	 St: c03490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473458----T:  5473658 	 St: c1271d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473658----T:  5473858 	 St: c127b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473858----T:  5474058 	 St: c0a921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5474448----T:  5474648 	 St: c12921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5475666----T:  5475866 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5475866----T:  5476066 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476066----T:  5476266 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476266----T:  5476466 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476466----T:  5476666 	 St: c0aeda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476745----T:  5476945 	 St: c0af8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477058----T:  5477258 	 St: c12eda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477334----T:  5477534 	 St: c12f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477669----T:  5477869 	 St: c0b1c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477869----T:  5478069 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478069----T:  5478269 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478269----T:  5478469 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478469----T:  5478669 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478669----T:  5478869 	 St: c131c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478869----T:  5479069 	 St: c0b30200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479069----T:  5479269 	 St: c0b43180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479460----T:  5479660 	 St: c1330200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479661----T:  5479861 	 St: c1343180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479861----T:  5483673 	 St: c03a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5483673----T:  5490085 	 St: c03a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5490085----T:  5490285 	 St: c0b48da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490498----T:  5490698 	 St: c0b5cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490698----T:  5490898 	 St: c1348da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490898----T:  5491098 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491098----T:  5491298 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491298----T:  5491498 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491498----T:  5491698 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491698----T:  5491898 	 St: c135cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491898----T:  5492098 	 St: c0b79da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492098----T:  5492298 	 St: c0b70fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492489----T:  5492689 	 St: c1379da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492689----T:  5492889 	 St: c1370fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492889----T:  5493089 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493089----T:  5493289 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493588----T:  5493788 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494181----T:  5494381 	 St: c1399fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5718066----T:  5759918 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.259285)
F:  5982068----T:  6625666 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(434.569885)
F:  5983164----T:  5983364 	 St: c040c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5983761----T:  5983961 	 St: c0c0c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5984085----T:  5984285 	 St: c044efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5984676----T:  5984876 	 St: c0c4efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5984876----T:  5993116 	 St: c0460000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5993116----T:  5993316 	 St: c0495120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5993316----T:  5995921 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5995921----T:  5996121 	 St: c0c95120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5996121----T:  6004361 	 St: c0c60000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6004361----T:  6006966 	 St: c0c6f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6008547----T:  6008747 	 St: c04ddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6008747----T:  6013821 	 St: c04e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6013821----T:  6014021 	 St: c0cddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014021----T:  6014221 	 St: c05118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014221----T:  6014421 	 St: c0516740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014421----T:  6014621 	 St: c0517820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014621----T:  6014821 	 St: c051ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014821----T:  6015021 	 St: c0d118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015021----T:  6015221 	 St: c0d16740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015221----T:  6015421 	 St: c0d17820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015421----T:  6015621 	 St: c0d1ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015621----T:  6020695 	 St: c04e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6020695----T:  6025769 	 St: c0ce0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6025769----T:  6030843 	 St: c0ce8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6031780----T:  6034580 	 St: c0520000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6034580----T:  6034780 	 St: c05364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6034780----T:  6042560 	 St: c0522000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6042560----T:  6042760 	 St: c0d364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6042760----T:  6050082 	 St: c0550000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6050082----T:  6053168 	 St: c055d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6053168----T:  6055968 	 St: c0d20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6055968----T:  6063748 	 St: c0d22000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6063748----T:  6071070 	 St: c0d50000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6071070----T:  6074156 	 St: c0d5d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6075189----T:  6121436 	 St: c0400000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6121436----T:  6167683 	 St: c0480000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6167683----T:  6191355 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6191355----T:  6200057 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6200057----T:  6208759 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6208759----T:  6255006 	 St: c0570000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6255006----T:  6255206 	 St: c0d6c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255206----T:  6255406 	 St: c0d6fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255406----T:  6255606 	 St: c0d6f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255606----T:  6255806 	 St: c0d71960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255806----T:  6256006 	 St: c0d79380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256006----T:  6256206 	 St: c0d79b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256206----T:  6264908 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6264908----T:  6267513 	 St: c0d90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267513----T:  6275753 	 St: c0d91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6277089----T:  6277289 	 St: c0db4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277289----T:  6277489 	 St: c0dbe520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277489----T:  6277689 	 St: c0dbdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277704----T:  6277904 	 St: c0601160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277904----T:  6278104 	 St: c0607820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278104----T:  6278304 	 St: c06065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278304----T:  6278504 	 St: c0609940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278504----T:  6278704 	 St: c0dfc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278704----T:  6278904 	 St: c0e01160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278904----T:  6279104 	 St: c0e07820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279104----T:  6279304 	 St: c0e065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279304----T:  6279504 	 St: c0e09940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6280867----T:  6281067 	 St: c0650840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281140----T:  6281340 	 St: c06688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281470----T:  6281670 	 St: c0e50840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281729----T:  6281929 	 St: c0e688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281929----T:  6282129 	 St: c06921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282129----T:  6282329 	 St: c06a3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282329----T:  6287403 	 St: c0690000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6287403----T:  6287603 	 St: c0e921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287603----T:  6287803 	 St: c06c01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287803----T:  6288003 	 St: c0ea3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6288003----T:  6293077 	 St: c0698000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6293077----T:  6293277 	 St: c0ec01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293277----T:  6298351 	 St: c0e90000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6298351----T:  6303425 	 St: c0e98000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6304457----T:  6304657 	 St: c06cea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305054----T:  6305254 	 St: c0ecea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305254----T:  6305454 	 St: c0705420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305454----T:  6305654 	 St: c0710860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305654----T:  6305854 	 St: c0718c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305854----T:  6306054 	 St: c072ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306054----T:  6306254 	 St: c0f05420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306254----T:  6306454 	 St: c07320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306454----T:  6306654 	 St: c0f10860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306654----T:  6306854 	 St: c0f18c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306854----T:  6307054 	 St: c0f2ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6307054----T:  6307254 	 St: c0f320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308284----T:  6311084 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6311084----T:  6311284 	 St: c075f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311284----T:  6319064 	 St: c0742000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6319064----T:  6319264 	 St: c0f410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319264----T:  6319464 	 St: c0f5f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319464----T:  6323276 	 St: c0f40000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6323276----T:  6329688 	 St: c0f45000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6331000----T:  6331200 	 St: c079d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331200----T:  6331400 	 St: c07aa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331400----T:  6331600 	 St: c07abf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331600----T:  6331800 	 St: c0f9d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331800----T:  6332000 	 St: c07ce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6332000----T:  6332200 	 St: c0faa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6332200----T:  6332400 	 St: c0fabf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6332400----T:  6332600 	 St: c0fce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6333785----T:  6340650 	 St: c0200000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6340650----T:  6340850 	 St: c0821f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6340850----T:  6344280 	 St: c020c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6344280----T:  6344480 	 St: c0816ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6344480----T:  6344680 	 St: c1021f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6344680----T:  6349321 	 St: c0830000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6349321----T:  6349521 	 St: c1016ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6349521----T:  6355036 	 St: c0837000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6355036----T:  6360551 	 St: c0810000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6360551----T:  6365192 	 St: c0819000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6365192----T:  6369833 	 St: c1030000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6369833----T:  6375348 	 St: c1037000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6375348----T:  6380863 	 St: c1010000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6380863----T:  6385504 	 St: c1019000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6386110----T:  6389540 	 St: c0220000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6389540----T:  6426377 	 St: c0224000 Sz: 311296 	 Sm: 0 	 T: memcpy_h2d(24.873058)
F:  6426377----T:  6426577 	 St: c0846d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426577----T:  6450249 	 St: c0290000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6450249----T:  6450449 	 St: c084f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6450449----T:  6450649 	 St: c1046d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6450649----T:  6466812 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6466812----T:  6467012 	 St: c104f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6467012----T:  6498205 	 St: c0340000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6498205----T:  6506907 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6506907----T:  6545626 	 St: c03b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6546610----T:  6546810 	 St: c0875360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6546810----T:  6547010 	 St: c086f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547010----T:  6547210 	 St: c0876c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547210----T:  6547410 	 St: c1075360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547410----T:  6547610 	 St: c08a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547610----T:  6547810 	 St: c106f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547810----T:  6548010 	 St: c1076c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6548010----T:  6548210 	 St: c10a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6549870----T:  6550070 	 St: c08eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550176----T:  6550376 	 St: c09009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550461----T:  6550661 	 St: c10eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550661----T:  6550861 	 St: c091d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550861----T:  6551061 	 St: c11009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551061----T:  6551261 	 St: c0936960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551261----T:  6551461 	 St: c093c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551461----T:  6551661 	 St: c111d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551661----T:  6551861 	 St: c1136960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551861----T:  6552061 	 St: c113c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553145----T:  6553345 	 St: c0957740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553515----T:  6553715 	 St: c0973340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553715----T:  6553915 	 St: c09798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553915----T:  6554115 	 St: c097e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554115----T:  6554315 	 St: c1157740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554315----T:  6554515 	 St: c098e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554515----T:  6554715 	 St: c09929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554715----T:  6554915 	 St: c1173340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554915----T:  6555115 	 St: c11798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555115----T:  6555315 	 St: c09acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555315----T:  6555515 	 St: c09ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555515----T:  6555715 	 St: c09af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555715----T:  6555915 	 St: c117e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555915----T:  6556115 	 St: c118e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556115----T:  6556315 	 St: c11929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556315----T:  6556515 	 St: c11acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556515----T:  6556715 	 St: c11ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556715----T:  6556915 	 St: c11af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6557894----T:  6558094 	 St: c09be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558094----T:  6558294 	 St: c09cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558294----T:  6558494 	 St: c09d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558494----T:  6558694 	 St: c09e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558694----T:  6558894 	 St: c11be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558894----T:  6559094 	 St: c11cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559094----T:  6559294 	 St: c09f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559294----T:  6559494 	 St: c11d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559494----T:  6559694 	 St: c11e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559694----T:  6559894 	 St: c11f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6560998----T:  6561198 	 St: c0a11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6561228----T:  6561428 	 St: c0a22300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6561428----T:  6564033 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564033----T:  6564233 	 St: c1211360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6564233----T:  6564433 	 St: c1222300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6564433----T:  6572673 	 St: c0a21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6572673----T:  6576892 	 St: c0a40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6576892----T:  6582853 	 St: c0a46000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6582853----T:  6583053 	 St: c1245bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6583053----T:  6585658 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585658----T:  6593898 	 St: c1221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6593898----T:  6600310 	 St: c1240000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6600310----T:  6604122 	 St: c124b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6605005----T:  6605205 	 St: c0a6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605205----T:  6605405 	 St: c0a682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605405----T:  6605605 	 St: c0a645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605605----T:  6605805 	 St: c0a81560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605805----T:  6606005 	 St: c0a843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606005----T:  6606205 	 St: c0a8fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606205----T:  6606405 	 St: c126c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606405----T:  6606605 	 St: c0aa03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606605----T:  6606805 	 St: c12682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606805----T:  6607005 	 St: c12645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607005----T:  6607205 	 St: c1281560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607205----T:  6607405 	 St: c12843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607405----T:  6607605 	 St: c128fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607605----T:  6607805 	 St: c12a03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6608664----T:  6608864 	 St: c0aa3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6608864----T:  6609064 	 St: c0aa34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609064----T:  6609264 	 St: c0ab2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609264----T:  6609464 	 St: c0ab8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609464----T:  6609664 	 St: c0abc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609664----T:  6609864 	 St: c0ac4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609864----T:  6610064 	 St: c0ad71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610064----T:  6610264 	 St: c12a3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610264----T:  6610464 	 St: c12a34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610464----T:  6610664 	 St: c12b2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610664----T:  6610864 	 St: c12b8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610864----T:  6611064 	 St: c12bc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6611064----T:  6611264 	 St: c12c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6611264----T:  6611464 	 St: c12d71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6612607----T:  6612807 	 St: c0afbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6612807----T:  6613007 	 St: c0afe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613007----T:  6613207 	 St: c0b0ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613207----T:  6613407 	 St: c0b1f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613407----T:  6613607 	 St: c12fbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613607----T:  6613807 	 St: c12fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613807----T:  6614007 	 St: c130ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6614007----T:  6614207 	 St: c131f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615042----T:  6615242 	 St: c0b3bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615242----T:  6615442 	 St: c0b42b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615482----T:  6615682 	 St: c0b5b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615682----T:  6615882 	 St: c133bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615882----T:  6616082 	 St: c0b6bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616082----T:  6616282 	 St: c1342b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616282----T:  6616482 	 St: c135b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616482----T:  6616682 	 St: c0b7ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616682----T:  6616882 	 St: c0b85300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616882----T:  6617082 	 St: c0b86720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617082----T:  6617282 	 St: c136bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617282----T:  6617482 	 St: c0b8f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617482----T:  6617682 	 St: c137ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617682----T:  6617882 	 St: c1385300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617882----T:  6618082 	 St: c1386720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6618082----T:  6618282 	 St: c138f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619116----T:  6619316 	 St: c0b93fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619316----T:  6619516 	 St: c0b9aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619516----T:  6619716 	 St: c0ba5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619716----T:  6619916 	 St: c0bc36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619916----T:  6620116 	 St: c1393fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620116----T:  6620316 	 St: c0bc4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620316----T:  6620516 	 St: c0bd2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620516----T:  6620716 	 St: c139aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620716----T:  6620916 	 St: c13a5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620916----T:  6621116 	 St: c13c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6621116----T:  6621316 	 St: c13c4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6621316----T:  6621516 	 St: c13d2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6622544----T:  6622744 	 St: c0becfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6622744----T:  6622944 	 St: c0be8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6622944----T:  6623144 	 St: c0bedc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623144----T:  6623344 	 St: c0bf94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623344----T:  6623544 	 St: c13ecfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623544----T:  6623744 	 St: c13e8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623744----T:  6623944 	 St: c13edc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623944----T:  6624144 	 St: c13f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847816----T:  6889729 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.300472)
F:  7111879----T:  8210878 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(742.065491)
F:  7113238----T:  7113438 	 St: c0c03ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7113438----T:  7113638 	 St: c0c17140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7113638----T:  7113838 	 St: c0c1c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7113838----T:  7114038 	 St: c0c1d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114038----T:  7114238 	 St: c0c29cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114238----T:  7114438 	 St: c0c29e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114438----T:  7114638 	 St: c0c3f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114638----T:  7117243 	 St: c0c40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7117243----T:  7132938 	 St: c0c41000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  7134718----T:  7134918 	 St: c0c86220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7134918----T:  7135118 	 St: c0c88c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135118----T:  7135318 	 St: c0c93440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135318----T:  7135518 	 St: c0c98d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135518----T:  7135718 	 St: c0cad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135718----T:  7135918 	 St: c0cb72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135918----T:  7136118 	 St: c0cbb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136118----T:  7136318 	 St: c0cc1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136318----T:  7136518 	 St: c0cc8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136518----T:  7136718 	 St: c0cca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136718----T:  7136918 	 St: c0cce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136918----T:  7137118 	 St: c0cd5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7138659----T:  7138859 	 St: c0cfea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7139016----T:  7141816 	 St: c0d10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7141816----T:  7142016 	 St: c0d30ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142016----T:  7142216 	 St: c0d38be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142216----T:  7142416 	 St: c0d3e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142416----T:  7142616 	 St: c0d3f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142616----T:  7150396 	 St: c0d12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7150396----T:  7181589 	 St: c0c00000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  7181589----T:  7227836 	 St: c0c80000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7227836----T:  7243999 	 St: c0cf0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7243999----T:  7252701 	 St: c0d30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7252701----T:  7260481 	 St: c0d60000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7260481----T:  7277582 	 St: c0d6e000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F:  7277582----T:  7301254 	 St: c0da0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7301254----T:  7309956 	 St: c0df0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7313284----T:  7313484 	 St: c061ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313484----T:  7313684 	 St: c0620ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313684----T:  7313884 	 St: c0629740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313884----T:  7314084 	 St: c062a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314084----T:  7314284 	 St: c062ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314284----T:  7314484 	 St: c0635700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314484----T:  7314684 	 St: c0637560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314684----T:  7314884 	 St: c0639160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314884----T:  7315084 	 St: c0640020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315084----T:  7315284 	 St: c0e1ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315284----T:  7315484 	 St: c064ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315484----T:  7315684 	 St: c064f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315684----T:  7315884 	 St: c0e20ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315884----T:  7316084 	 St: c065c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316084----T:  7316284 	 St: c0e29740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316284----T:  7316484 	 St: c0e2a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316484----T:  7316684 	 St: c0e2ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316684----T:  7316884 	 St: c0e35700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316884----T:  7317084 	 St: c0e37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317084----T:  7317284 	 St: c0e39160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317284----T:  7317484 	 St: c0e40020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317484----T:  7317684 	 St: c0e4ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317684----T:  7317884 	 St: c0e4f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317884----T:  7318084 	 St: c0e5c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319010----T:  7321615 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7321615----T:  7321815 	 St: c0671bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7321815----T:  7330055 	 St: c0661000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7330055----T:  7330255 	 St: c0e71bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7330255----T:  7332860 	 St: c0e60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332860----T:  7341100 	 St: c0e61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7342051----T:  7348012 	 St: c06a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7348012----T:  7348212 	 St: c06d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348212----T:  7348412 	 St: c06d9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348412----T:  7348612 	 St: c06e74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348612----T:  7348812 	 St: c0ed3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348812----T:  7349012 	 St: c0ed9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349012----T:  7349212 	 St: c0ee74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349212----T:  7353431 	 St: c06aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7353431----T:  7356231 	 St: c06c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7356231----T:  7364011 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7364011----T:  7369972 	 St: c0ea0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7369972----T:  7374191 	 St: c0eaa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7374191----T:  7376991 	 St: c0ec0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7376991----T:  7384771 	 St: c0ec2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7385867----T:  7386067 	 St: c06f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7386081----T:  7391596 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7391596----T:  7391796 	 St: c0ef3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7391796----T:  7391996 	 St: c072b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7391996----T:  7396637 	 St: c0709000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7396637----T:  7396837 	 St: c0f2b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7396837----T:  7401478 	 St: c0710000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7401478----T:  7406993 	 St: c0717000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7406993----T:  7417549 	 St: c0720000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  7417549----T:  7424414 	 St: c0734000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7424414----T:  7433116 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7433116----T:  7441818 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7441818----T:  7447333 	 St: c0f00000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7447333----T:  7451974 	 St: c0f09000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7451974----T:  7456615 	 St: c0f10000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7456615----T:  7462130 	 St: c0f17000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7462130----T:  7472686 	 St: c0f20000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  7472686----T:  7479551 	 St: c0f34000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7479551----T:  7488253 	 St: c0f50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7488253----T:  7496955 	 St: c0f70000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7498612----T:  7498812 	 St: c0782720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7498831----T:  7545078 	 St: c0600000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7545078----T:  7545278 	 St: c0f82720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7545278----T:  7561441 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7561441----T:  7570143 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7570143----T:  7593815 	 St: c06d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7593815----T:  7602979 	 St: c0780000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  7602979----T:  7656285 	 St: c0791000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  7656285----T:  7656485 	 St: c0f90aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7656673----T:  7656873 	 St: c0fbc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7656873----T:  7703120 	 St: c0e00000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7703120----T:  7719283 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7719283----T:  7727985 	 St: c0eb0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7727985----T:  7751657 	 St: c0ed0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7751657----T:  7790376 	 St: c0f80000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  7790376----T:  7814048 	 St: c0fd0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7815197----T:  7815397 	 St: c08068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7815791----T:  7815991 	 St: c10068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7816104----T:  7816304 	 St: c0840e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7816448----T:  7825150 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7825150----T:  7825350 	 St: c0859940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825350----T:  7825550 	 St: c0859520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825550----T:  7825750 	 St: c085f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825750----T:  7825950 	 St: c1040e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825950----T:  7826150 	 St: c086f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826150----T:  7826350 	 St: c1059940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826350----T:  7826550 	 St: c1059520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826550----T:  7826750 	 St: c105f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826750----T:  7826950 	 St: c106f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826950----T:  7831169 	 St: c0870000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7831169----T:  7837130 	 St: c0876000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7837130----T:  7845832 	 St: c1040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7845832----T:  7850051 	 St: c1070000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7850051----T:  7856012 	 St: c1076000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7857346----T:  7857546 	 St: c08abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7857598----T:  7857798 	 St: c08beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7857798----T:  7857998 	 St: c08c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7857998----T:  7858198 	 St: c10abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858198----T:  7858398 	 St: c08d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858398----T:  7858598 	 St: c08df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858598----T:  7858798 	 St: c08e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858798----T:  7858998 	 St: c10beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858998----T:  7859198 	 St: c10c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7859198----T:  7859398 	 St: c10d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7859398----T:  7859598 	 St: c10df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7859598----T:  7859798 	 St: c10e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7860763----T:  7860963 	 St: c09016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7860963----T:  7863763 	 St: c0910000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7863763----T:  7863963 	 St: c09202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7863963----T:  7864163 	 St: c092bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864163----T:  7864363 	 St: c092e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864363----T:  7864563 	 St: c0930100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864563----T:  7864763 	 St: c11016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864763----T:  7864963 	 St: c0944700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864963----T:  7865163 	 St: c11119c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865163----T:  7865363 	 St: c1110080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865363----T:  7865563 	 St: c11202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865563----T:  7865763 	 St: c112bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865763----T:  7865963 	 St: c112e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865963----T:  7866163 	 St: c1130100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7866163----T:  7866363 	 St: c1144700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7866363----T:  7874143 	 St: c0912000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7874533----T:  7878752 	 St: c1110000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7878752----T:  7878952 	 St: c094fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7878952----T:  7879152 	 St: c0951640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879152----T:  7879352 	 St: c095cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879352----T:  7879552 	 St: c114fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879552----T:  7879752 	 St: c1151640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879752----T:  7879952 	 St: c115cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879952----T:  7885913 	 St: c1116000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7886833----T:  7887033 	 St: c0962800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887033----T:  7887233 	 St: c09624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887233----T:  7887433 	 St: c096dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887433----T:  7887633 	 St: c0979ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887633----T:  7887833 	 St: c0985a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887833----T:  7888033 	 St: c1162800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888033----T:  7888233 	 St: c11624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888233----T:  7888433 	 St: c116dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888433----T:  7888633 	 St: c1179ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888633----T:  7888833 	 St: c1185a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888833----T:  7891633 	 St: c0990000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7891633----T:  7899413 	 St: c0992000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7899413----T:  7902018 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7902018----T:  7910258 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7910258----T:  7913058 	 St: c1190000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7913058----T:  7920838 	 St: c1192000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7920838----T:  7923443 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7923443----T:  7931683 	 St: c11a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7932778----T:  7941480 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7932778----T:  8174858 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7941480----T:  7941680 	 St: c09c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941680----T:  7941880 	 St: c09dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941880----T:  7942080 	 St: c09ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942080----T:  7942280 	 St: c09f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942280----T:  7942480 	 St: c09f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942480----T:  7942680 	 St: c11c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942680----T:  7942880 	 St: c11dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942880----T:  7943080 	 St: c11ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7943080----T:  7943280 	 St: c11f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7943280----T:  7943480 	 St: c11f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7943480----T:  7948995 	 St: c09b0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7948995----T:  7953636 	 St: c09b9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7953636----T:  7953836 	 St: c11b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7954025----T:  7954225 	 St: c11be9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8175800----T:  8176000 	 St: c09fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176088----T:  8176288 	 St: c0a13960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176288----T:  8176488 	 St: c0a14fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176488----T:  8176688 	 St: c0a148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176688----T:  8176888 	 St: c0a180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176888----T:  8177088 	 St: c0a30ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177088----T:  8177288 	 St: c11fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177288----T:  8177488 	 St: c0a351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177488----T:  8177688 	 St: c0a39aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177688----T:  8177888 	 St: c0a35be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177888----T:  8178088 	 St: c0a36820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178088----T:  8178288 	 St: c1213960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178288----T:  8178488 	 St: c1214fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178488----T:  8178688 	 St: c12148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178688----T:  8178888 	 St: c12180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178888----T:  8179088 	 St: c1230ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179088----T:  8179288 	 St: c12351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179288----T:  8179488 	 St: c1239aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179488----T:  8179688 	 St: c1235be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179688----T:  8179888 	 St: c1236820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8180651----T:  8180851 	 St: c0a5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8180851----T:  8181051 	 St: c0a5e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181051----T:  8181251 	 St: c0a65740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181251----T:  8181451 	 St: c0a62440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181451----T:  8181651 	 St: c0a6c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181651----T:  8181851 	 St: c0a6f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181851----T:  8182051 	 St: c125afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182051----T:  8182251 	 St: c125e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182251----T:  8182451 	 St: c1265740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182451----T:  8182651 	 St: c1262440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182651----T:  8182851 	 St: c126c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182851----T:  8183051 	 St: c126f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8183900----T:  8184100 	 St: c0a97760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184100----T:  8184300 	 St: c0aa0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184300----T:  8184500 	 St: c0aa5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184500----T:  8184700 	 St: c0ab18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184700----T:  8184900 	 St: c0ab2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184900----T:  8185100 	 St: c0abaf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185100----T:  8185300 	 St: c1297760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185300----T:  8185500 	 St: c0ab9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185500----T:  8185700 	 St: c0ac3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185700----T:  8185900 	 St: c12a0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185900----T:  8186100 	 St: c12a5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186100----T:  8186300 	 St: c12b18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186300----T:  8186500 	 St: c12b2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186500----T:  8186700 	 St: c12baf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186700----T:  8186900 	 St: c12b9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186900----T:  8187100 	 St: c12c3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8187954----T:  8188154 	 St: c0ad00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188154----T:  8188354 	 St: c0ae64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188354----T:  8188554 	 St: c0addfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188554----T:  8188754 	 St: c0af02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188754----T:  8188954 	 St: c0af4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188954----T:  8189154 	 St: c0af1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189154----T:  8189354 	 St: c0b02140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189354----T:  8189554 	 St: c0af9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189554----T:  8189754 	 St: c12d00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189754----T:  8189954 	 St: c0b03540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189954----T:  8190154 	 St: c12e64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190154----T:  8190354 	 St: c12ddfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190354----T:  8190554 	 St: c12f02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190554----T:  8190754 	 St: c12f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190754----T:  8190954 	 St: c12f1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190954----T:  8191154 	 St: c1302140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8191154----T:  8191354 	 St: c12f9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8191354----T:  8191554 	 St: c1303540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8192413----T:  8192613 	 St: c0b0dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8192613----T:  8192813 	 St: c0b16aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8192813----T:  8193013 	 St: c0b180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193013----T:  8193213 	 St: c0b1b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193213----T:  8193413 	 St: c0b248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193413----T:  8193613 	 St: c0b29fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193613----T:  8193813 	 St: c0b30f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193813----T:  8194013 	 St: c0b34300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194013----T:  8194213 	 St: c130dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194213----T:  8194413 	 St: c0b432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194413----T:  8194613 	 St: c0b4d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194613----T:  8194813 	 St: c1316aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194813----T:  8195013 	 St: c13180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195013----T:  8195213 	 St: c131b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195213----T:  8195413 	 St: c13248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195413----T:  8195613 	 St: c1329fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195613----T:  8195813 	 St: c1330f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195813----T:  8196013 	 St: c1334300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8196013----T:  8196213 	 St: c13432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8196213----T:  8196413 	 St: c134d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197247----T:  8197447 	 St: c0b4f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197447----T:  8197647 	 St: c0b5d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197673----T:  8197873 	 St: c0b6d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197873----T:  8198073 	 St: c0b6f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198073----T:  8198273 	 St: c0b703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198273----T:  8198473 	 St: c0b6d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198473----T:  8198673 	 St: c0b75700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198673----T:  8198873 	 St: c134f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198873----T:  8199073 	 St: c0b79de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199073----T:  8199273 	 St: c0b80ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199273----T:  8199473 	 St: c135d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199473----T:  8199673 	 St: c136d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199673----T:  8199873 	 St: c136f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199873----T:  8200073 	 St: c0b9e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200073----T:  8200273 	 St: c13703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200273----T:  8200473 	 St: c0ba0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200473----T:  8200673 	 St: c136d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200673----T:  8200873 	 St: c1375700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200873----T:  8201073 	 St: c1379de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8201073----T:  8201273 	 St: c1380ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8201273----T:  8201473 	 St: c139e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8201473----T:  8201673 	 St: c13a0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8202490----T:  8202690 	 St: c0ba8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8202690----T:  8202890 	 St: c0bad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8202890----T:  8203090 	 St: c0bb5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203090----T:  8203290 	 St: c0bcb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203290----T:  8203490 	 St: c0bcd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203490----T:  8203690 	 St: c0bcd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203690----T:  8203890 	 St: c0bd21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203890----T:  8204090 	 St: c13a8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204090----T:  8204290 	 St: c0bd39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204290----T:  8204490 	 St: c0bd32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204490----T:  8204690 	 St: c0be04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204690----T:  8204890 	 St: c0be3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204890----T:  8205090 	 St: c13ad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205090----T:  8205290 	 St: c13b5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205290----T:  8205490 	 St: c13cb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205490----T:  8205690 	 St: c13cd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205690----T:  8205890 	 St: c13cd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205890----T:  8206090 	 St: c13d21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206090----T:  8206290 	 St: c13d39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206290----T:  8206490 	 St: c13d32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206490----T:  8206690 	 St: c13e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206690----T:  8206890 	 St: c13e3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8207756----T:  8207956 	 St: c0bf23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8207956----T:  8208156 	 St: c0bfaf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208156----T:  8208356 	 St: c0bf29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208356----T:  8208556 	 St: c0bf4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208556----T:  8208756 	 St: c13f23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208756----T:  8208956 	 St: c13faf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208956----T:  8209156 	 St: c13f29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8209156----T:  8209356 	 St: c13f4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8433028----T:  8475216 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.486158)
F:  8697366----T:  8834452 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(92.563133)
F:  8705436----T:  8705636 	 St: c0600440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8705636----T:  8705836 	 St: c0604f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8705836----T:  8706036 	 St: c060daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706036----T:  8706236 	 St: c06122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706236----T:  8706436 	 St: c0614680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706436----T:  8706636 	 St: c0618ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706636----T:  8706836 	 St: c061ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706836----T:  8707036 	 St: c0619380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707036----T:  8707236 	 St: c0620580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707236----T:  8707436 	 St: c0623a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707436----T:  8707636 	 St: c062abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707636----T:  8707836 	 St: c0631000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707836----T:  8708036 	 St: c06357a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708036----T:  8708236 	 St: c06360e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708236----T:  8708436 	 St: c0638c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708436----T:  8708636 	 St: c063a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708636----T:  8708836 	 St: c063c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708836----T:  8709036 	 St: c063e9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8709921----T:  8710121 	 St: c064a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710121----T:  8710321 	 St: c06421c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710321----T:  8710521 	 St: c06415c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710521----T:  8710721 	 St: c063ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710721----T:  8710921 	 St: c0645160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710921----T:  8711121 	 St: c0643de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711121----T:  8711321 	 St: c0643d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711321----T:  8711521 	 St: c064a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711521----T:  8711721 	 St: c0647080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711721----T:  8711921 	 St: c064c2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711921----T:  8712121 	 St: c064fd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712121----T:  8712321 	 St: c064c840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712321----T:  8712521 	 St: c064e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712521----T:  8712721 	 St: c0665660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712721----T:  8712921 	 St: c066f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712921----T:  8713121 	 St: c066fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713121----T:  8713321 	 St: c0670540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713321----T:  8713521 	 St: c0672020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713521----T:  8713721 	 St: c0674740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713721----T:  8713921 	 St: c0677820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713921----T:  8714121 	 St: c067b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714121----T:  8714321 	 St: c067f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715259----T:  8715459 	 St: c0681100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715459----T:  8715659 	 St: c0682a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715659----T:  8715859 	 St: c069a640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715859----T:  8716059 	 St: c069cb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716059----T:  8716259 	 St: c069d320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716259----T:  8716459 	 St: c069ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716459----T:  8716659 	 St: c06a00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716659----T:  8716859 	 St: c06a7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716859----T:  8717059 	 St: c06afa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717059----T:  8717259 	 St: c06b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717259----T:  8717459 	 St: c06b0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717459----T:  8717659 	 St: c06b8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717659----T:  8717859 	 St: c06b9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717859----T:  8718059 	 St: c06bc920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718059----T:  8718259 	 St: c06bbb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718259----T:  8718459 	 St: c06c26a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718459----T:  8718659 	 St: c06c2ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719594----T:  8719794 	 St: c06c6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719794----T:  8719994 	 St: c06c7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719994----T:  8720194 	 St: c06c7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720194----T:  8720394 	 St: c06caf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720394----T:  8720594 	 St: c06c61c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720594----T:  8720794 	 St: c06cc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720794----T:  8720994 	 St: c06d76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720994----T:  8721194 	 St: c06db880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721194----T:  8721394 	 St: c06e2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721394----T:  8721594 	 St: c06e9800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721594----T:  8721794 	 St: c06eb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721794----T:  8721994 	 St: c06eb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721994----T:  8722194 	 St: c06ebfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722194----T:  8722394 	 St: c06ed340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722394----T:  8722594 	 St: c06ee800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722594----T:  8722794 	 St: c06f0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722794----T:  8722994 	 St: c06f48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722994----T:  8723194 	 St: c06f3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723194----T:  8723394 	 St: c06f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723394----T:  8723594 	 St: c06fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723594----T:  8723794 	 St: c0700320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723794----T:  8723994 	 St: c0703c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8724936----T:  8725136 	 St: c070a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725136----T:  8725336 	 St: c070cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725336----T:  8725536 	 St: c070c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725536----T:  8725736 	 St: c07192a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725736----T:  8725936 	 St: c0720c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725936----T:  8726136 	 St: c0725140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726136----T:  8726336 	 St: c07250a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726336----T:  8726536 	 St: c0725440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726536----T:  8726736 	 St: c072ba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726736----T:  8726936 	 St: c072af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726936----T:  8727136 	 St: c072f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727136----T:  8727336 	 St: c072d140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727336----T:  8727536 	 St: c072de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727536----T:  8727736 	 St: c072f960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727736----T:  8727936 	 St: c0736480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727936----T:  8728136 	 St: c07399c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728136----T:  8728336 	 St: c073ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728336----T:  8728536 	 St: c0746160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728536----T:  8728736 	 St: c0748580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729583----T:  8729783 	 St: c074ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729783----T:  8729983 	 St: c0752b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729983----T:  8730183 	 St: c074e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730183----T:  8730383 	 St: c0755ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730383----T:  8730583 	 St: c07569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730583----T:  8730783 	 St: c075d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730783----T:  8730983 	 St: c0765400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730983----T:  8731183 	 St: c0766660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731183----T:  8731383 	 St: c0767f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731383----T:  8731583 	 St: c076f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731583----T:  8731783 	 St: c0775580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731783----T:  8731983 	 St: c0778140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731983----T:  8732183 	 St: c0781e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732183----T:  8732383 	 St: c0785820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732383----T:  8732583 	 St: c0789340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733523----T:  8733723 	 St: c078cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733723----T:  8733923 	 St: c078be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733923----T:  8734123 	 St: c078e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734123----T:  8734323 	 St: c078cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734323----T:  8734523 	 St: c078fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734523----T:  8734723 	 St: c078ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734723----T:  8734923 	 St: c07939c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734923----T:  8735123 	 St: c07926e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735123----T:  8735323 	 St: c0795c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735323----T:  8735523 	 St: c0797b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735523----T:  8735723 	 St: c0799240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735723----T:  8735923 	 St: c07a4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735923----T:  8736123 	 St: c07a6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736123----T:  8736323 	 St: c07a9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736323----T:  8736523 	 St: c07acee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736523----T:  8736723 	 St: c07ae4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736723----T:  8736923 	 St: c07adec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736923----T:  8737123 	 St: c07b3620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737123----T:  8737323 	 St: c07b57a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737323----T:  8737523 	 St: c07bc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737523----T:  8737723 	 St: c07c9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737723----T:  8737923 	 St: c07c9c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738951----T:  8739151 	 St: c07d8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739151----T:  8739351 	 St: c07d7240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739351----T:  8739551 	 St: c07d9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739551----T:  8739751 	 St: c07df2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739751----T:  8739951 	 St: c07e5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739951----T:  8740151 	 St: c07e8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740151----T:  8740351 	 St: c07e8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740351----T:  8740551 	 St: c07ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740551----T:  8740751 	 St: c07f0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740751----T:  8740951 	 St: c07f1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740951----T:  8741151 	 St: c07f1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741151----T:  8741351 	 St: c07f6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741351----T:  8741551 	 St: c080ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741551----T:  8741751 	 St: c080ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741944----T:  8742144 	 St: c100ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742144----T:  8742344 	 St: c100ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742730----T:  8742930 	 St: c08223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742930----T:  8743130 	 St: c0826cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743130----T:  8743330 	 St: c082cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743330----T:  8743530 	 St: c082b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743530----T:  8743730 	 St: c10223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743730----T:  8743930 	 St: c1026cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743930----T:  8744130 	 St: c102cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744130----T:  8744330 	 St: c102b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745281----T:  8745481 	 St: c0853dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745481----T:  8745681 	 St: c0855fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745681----T:  8745881 	 St: c085d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745881----T:  8746081 	 St: c08613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746081----T:  8746281 	 St: c0864ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746281----T:  8746481 	 St: c0883020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746481----T:  8746681 	 St: c1053dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746681----T:  8746881 	 St: c0885a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746881----T:  8747081 	 St: c088b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747081----T:  8747281 	 St: c088c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747281----T:  8747481 	 St: c1055fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747481----T:  8747681 	 St: c0890320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747681----T:  8747881 	 St: c0890820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747881----T:  8748081 	 St: c0891f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748081----T:  8748281 	 St: c105d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748281----T:  8748481 	 St: c10613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748481----T:  8748681 	 St: c1064ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748681----T:  8748881 	 St: c1083020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748881----T:  8749081 	 St: c1085a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749081----T:  8749281 	 St: c108b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749281----T:  8749481 	 St: c108c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749481----T:  8749681 	 St: c1090320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749681----T:  8749881 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749881----T:  8750081 	 St: c1091f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751021----T:  8751221 	 St: c0895b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751221----T:  8751421 	 St: c089a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751421----T:  8751621 	 St: c0899d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751621----T:  8751821 	 St: c08a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751821----T:  8752021 	 St: c089bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752021----T:  8752221 	 St: c08a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752221----T:  8752421 	 St: c08a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752421----T:  8752621 	 St: c08b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752621----T:  8752821 	 St: c08b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752821----T:  8753021 	 St: c08b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753021----T:  8753221 	 St: c08b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753221----T:  8753421 	 St: c08b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753421----T:  8753621 	 St: c08b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753621----T:  8753821 	 St: c08bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753821----T:  8754021 	 St: c08bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754021----T:  8754221 	 St: c1095b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754221----T:  8754421 	 St: c08cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754421----T:  8754621 	 St: c08ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754621----T:  8754821 	 St: c08d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754821----T:  8755021 	 St: c109a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755021----T:  8755221 	 St: c08d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755221----T:  8755421 	 St: c08d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755421----T:  8755621 	 St: c08d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755621----T:  8755821 	 St: c1099d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755821----T:  8756021 	 St: c10a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756021----T:  8756221 	 St: c109bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756221----T:  8756421 	 St: c10a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756421----T:  8756621 	 St: c10a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756621----T:  8756821 	 St: c10b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756821----T:  8757021 	 St: c10b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757021----T:  8757221 	 St: c10b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757221----T:  8757421 	 St: c10b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757421----T:  8757621 	 St: c10b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757621----T:  8757821 	 St: c10b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757821----T:  8758021 	 St: c10bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758021----T:  8758221 	 St: c10bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758221----T:  8758421 	 St: c10cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758421----T:  8758621 	 St: c10ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758621----T:  8758821 	 St: c10d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758821----T:  8759021 	 St: c10d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759021----T:  8759221 	 St: c10d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759221----T:  8759421 	 St: c10d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760336----T:  8760536 	 St: c08da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760536----T:  8760736 	 St: c08e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760736----T:  8760936 	 St: c08e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760936----T:  8761136 	 St: c08e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761136----T:  8761336 	 St: c08ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761336----T:  8761536 	 St: c10da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761536----T:  8761736 	 St: c09039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761736----T:  8761936 	 St: c0908420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761936----T:  8762136 	 St: c10e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762136----T:  8762336 	 St: c10e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762336----T:  8762536 	 St: c10e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762536----T:  8762736 	 St: c10ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762736----T:  8762936 	 St: c11039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762936----T:  8763136 	 St: c1108420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764123----T:  8764323 	 St: c0924f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764323----T:  8764523 	 St: c092ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764523----T:  8764723 	 St: c0932fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764723----T:  8764923 	 St: c0931ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764923----T:  8765123 	 St: c092fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765123----T:  8765323 	 St: c09380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765323----T:  8765523 	 St: c0937540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765523----T:  8765723 	 St: c0938860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765723----T:  8765923 	 St: c093fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765923----T:  8766123 	 St: c0940800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766123----T:  8766323 	 St: c0943e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766323----T:  8766523 	 St: c0946a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766523----T:  8766723 	 St: c09470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766723----T:  8766923 	 St: c0946b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766923----T:  8767123 	 St: c094e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767123----T:  8767323 	 St: c1124f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767323----T:  8767523 	 St: c0959520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767523----T:  8767723 	 St: c112ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767723----T:  8767923 	 St: c09608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767923----T:  8768123 	 St: c1132fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768123----T:  8768323 	 St: c1131ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768323----T:  8768523 	 St: c112fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768523----T:  8768723 	 St: c11380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768723----T:  8768923 	 St: c1137540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768923----T:  8769123 	 St: c1138860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769123----T:  8769323 	 St: c113fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769323----T:  8769523 	 St: c1140800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769523----T:  8769723 	 St: c1143e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769723----T:  8769923 	 St: c1146a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769923----T:  8770123 	 St: c11470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770123----T:  8770323 	 St: c1146b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770323----T:  8770523 	 St: c114e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770523----T:  8770723 	 St: c1159520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770723----T:  8770923 	 St: c11608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771862----T:  8772062 	 St: c0964ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772062----T:  8772262 	 St: c0963aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772262----T:  8772462 	 St: c096d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772462----T:  8772662 	 St: c0967560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772662----T:  8772862 	 St: c0976dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772862----T:  8773062 	 St: c1164ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773062----T:  8773262 	 St: c1163aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773262----T:  8773462 	 St: c1188400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773462----T:  8773662 	 St: c1187300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773662----T:  8773862 	 St: c11876c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773862----T:  8774062 	 St: c118d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774062----T:  8774262 	 St: c118ea20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774262----T:  8774462 	 St: c116d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774462----T:  8774662 	 St: c1167560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774662----T:  8774862 	 St: c1176dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776059----T:  8776259 	 St: c09c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776259----T:  8776459 	 St: c09c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776459----T:  8776659 	 St: c09c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776659----T:  8776859 	 St: c11b39c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776859----T:  8777059 	 St: c11b7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777059----T:  8777259 	 St: c09cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777259----T:  8777459 	 St: c11bbee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777459----T:  8777659 	 St: c11bd460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777659----T:  8777859 	 St: c11b8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777859----T:  8778059 	 St: c09d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778059----T:  8778259 	 St: c09d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778259----T:  8778459 	 St: c11be460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778459----T:  8778659 	 St: c11bd280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778659----T:  8778859 	 St: c09dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778859----T:  8779059 	 St: c09df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779059----T:  8779259 	 St: c11c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779259----T:  8779459 	 St: c09e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779459----T:  8779659 	 St: c09e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779659----T:  8779859 	 St: c09ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779859----T:  8780059 	 St: c09eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780059----T:  8780259 	 St: c09eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780259----T:  8780459 	 St: c09f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780459----T:  8780659 	 St: c11c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780659----T:  8780859 	 St: c09f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780859----T:  8781059 	 St: c09faea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781059----T:  8781259 	 St: c09fb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781259----T:  8781459 	 St: c09fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781459----T:  8781659 	 St: c11c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781659----T:  8781859 	 St: c11cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781859----T:  8782059 	 St: c11d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782059----T:  8782259 	 St: c11d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782259----T:  8782459 	 St: c11dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782459----T:  8782659 	 St: c11df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782659----T:  8782859 	 St: c11e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782859----T:  8783059 	 St: c11e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783059----T:  8783259 	 St: c11ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783259----T:  8783459 	 St: c11eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783459----T:  8783659 	 St: c11eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783659----T:  8783859 	 St: c11f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783859----T:  8784059 	 St: c11f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8784059----T:  8784259 	 St: c11faea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8784259----T:  8784459 	 St: c11fb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8784459----T:  8784659 	 St: c11fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8785774----T:  8785974 	 St: c0a14860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8785974----T:  8786174 	 St: c0a14080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8786174----T:  8786374 	 St: c0a190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8786374----T:  8786574 	 St: c0a16700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8786574----T:  8786774 	 St: c0a1bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8786774----T:  8786974 	 St: c0a30b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8786974----T:  8787174 	 St: c0a37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8787174----T:  8787374 	 St: c0a343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8787374----T:  8787574 	 St: c0a3a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8787574----T:  8787774 	 St: c0a39f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8787774----T:  8787974 	 St: c1214860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8787974----T:  8788174 	 St: c0a3cd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8788174----T:  8788374 	 St: c1214080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8788374----T:  8788574 	 St: c12190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8788574----T:  8788774 	 St: c1216700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8788774----T:  8788974 	 St: c121bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8788974----T:  8789174 	 St: c1230b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8789174----T:  8789374 	 St: c1237560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8789374----T:  8789574 	 St: c12343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8789574----T:  8789774 	 St: c123a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8789774----T:  8789974 	 St: c1239f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8789974----T:  8790174 	 St: c123cd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8791008----T:  8791208 	 St: c0a59c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8791208----T:  8791408 	 St: c0a5a6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8791408----T:  8791608 	 St: c0a5f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8791608----T:  8791808 	 St: c0a66a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8791808----T:  8792008 	 St: c0a65660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8792008----T:  8792208 	 St: c0a6dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8792208----T:  8792408 	 St: c0a6fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8792408----T:  8792608 	 St: c0a77660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8792608----T:  8792808 	 St: c0a74b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8792808----T:  8793008 	 St: c0a7ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8793008----T:  8793208 	 St: c0a7f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8793208----T:  8793408 	 St: c1259c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8793408----T:  8793608 	 St: c0a7ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8793608----T:  8793808 	 St: c0a83a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8793808----T:  8794008 	 St: c0a7ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8794008----T:  8794208 	 St: c0a8cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8794208----T:  8794408 	 St: c0a8e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8794408----T:  8794608 	 St: c125a6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8794608----T:  8794808 	 St: c125f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8794808----T:  8795008 	 St: c1266a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795008----T:  8795208 	 St: c1265660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795208----T:  8795408 	 St: c126dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795408----T:  8795608 	 St: c126fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795608----T:  8795808 	 St: c1277660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795808----T:  8796008 	 St: c1274b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796008----T:  8796208 	 St: c127ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796208----T:  8796408 	 St: c127f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796408----T:  8796608 	 St: c127ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796608----T:  8796808 	 St: c1283a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796808----T:  8797008 	 St: c127ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797008----T:  8797208 	 St: c128cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797208----T:  8797408 	 St: c128e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798307----T:  8798507 	 St: c0a9d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798507----T:  8798707 	 St: c0a9d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798707----T:  8798907 	 St: c0aa45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798907----T:  8799107 	 St: c0aaa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799107----T:  8799307 	 St: c0aace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799307----T:  8799507 	 St: c0ab9360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799507----T:  8799707 	 St: c0ab6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799707----T:  8799907 	 St: c0ac26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799907----T:  8800107 	 St: c129d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800107----T:  8800307 	 St: c0ac8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800307----T:  8800507 	 St: c0ac9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800507----T:  8800707 	 St: c129d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800707----T:  8800907 	 St: c12a45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800907----T:  8801107 	 St: c12aa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801107----T:  8801307 	 St: c12ace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801307----T:  8801507 	 St: c12b9360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801507----T:  8801707 	 St: c12b6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801707----T:  8801907 	 St: c12c26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801907----T:  8802107 	 St: c12c8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8802107----T:  8802307 	 St: c12c9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803153----T:  8803353 	 St: c0ad3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803353----T:  8803553 	 St: c0ad3da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803553----T:  8803753 	 St: c0ad1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803753----T:  8803953 	 St: c0ad2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803953----T:  8804153 	 St: c0ad5680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804153----T:  8804353 	 St: c0ad7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804353----T:  8804553 	 St: c0add4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804553----T:  8804753 	 St: c0ae1460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804753----T:  8804953 	 St: c0ae9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804953----T:  8805153 	 St: c0adf1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805153----T:  8805353 	 St: c0aea9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805353----T:  8805553 	 St: c0af1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805553----T:  8805753 	 St: c0af9420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805753----T:  8805953 	 St: c0af4cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805953----T:  8806153 	 St: c0afc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806153----T:  8806353 	 St: c0afb1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806353----T:  8806553 	 St: c12d3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806553----T:  8806753 	 St: c0b073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806753----T:  8806953 	 St: c12d3da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806953----T:  8807153 	 St: c0b0f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807153----T:  8807353 	 St: c12d1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807353----T:  8807553 	 St: c12d2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807553----T:  8807753 	 St: c12d5680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807753----T:  8807953 	 St: c12d7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807953----T:  8808153 	 St: c12dd4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8808153----T:  8808353 	 St: c12e1460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8808353----T:  8808553 	 St: c12e9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8808553----T:  8808753 	 St: c12df1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8808753----T:  8808953 	 St: c12ea9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8808953----T:  8809153 	 St: c12f1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8809153----T:  8809353 	 St: c12f9420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8809353----T:  8809553 	 St: c12f4cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8809553----T:  8809753 	 St: c12fc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8809753----T:  8809953 	 St: c12fb1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8809953----T:  8810153 	 St: c13073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8810153----T:  8810353 	 St: c130f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8811207----T:  8811407 	 St: c0b15620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8811407----T:  8811607 	 St: c0b1f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8811607----T:  8811807 	 St: c0b245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8811807----T:  8812007 	 St: c0b26480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812007----T:  8812207 	 St: c0b1f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812207----T:  8812407 	 St: c0b2db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812407----T:  8812607 	 St: c0b2dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812607----T:  8812807 	 St: c0b30260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812807----T:  8813007 	 St: c0b3b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813007----T:  8813207 	 St: c0b3d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813207----T:  8813407 	 St: c0b3c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813407----T:  8813607 	 St: c0b405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813607----T:  8813807 	 St: c1315620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813807----T:  8814007 	 St: c0b422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814007----T:  8814207 	 St: c0b44e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814207----T:  8814407 	 St: c0b4e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814407----T:  8814607 	 St: c131f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814607----T:  8814807 	 St: c13245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814807----T:  8815007 	 St: c1326480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815007----T:  8815207 	 St: c131f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815207----T:  8815407 	 St: c132db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815407----T:  8815607 	 St: c132dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815607----T:  8815807 	 St: c1330260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815807----T:  8816007 	 St: c133b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816007----T:  8816207 	 St: c133d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816207----T:  8816407 	 St: c133c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816407----T:  8816607 	 St: c13405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816607----T:  8816807 	 St: c13422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816807----T:  8817007 	 St: c1344e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8817007----T:  8817207 	 St: c134e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818058----T:  8818258 	 St: c0b54320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818258----T:  8818458 	 St: c0b5f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818458----T:  8818658 	 St: c0b62100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818658----T:  8818858 	 St: c0b63380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818858----T:  8819058 	 St: c0b629c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819058----T:  8819258 	 St: c0b61200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819258----T:  8819458 	 St: c0b6f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819458----T:  8819658 	 St: c0b80220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819658----T:  8819858 	 St: c1354320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819858----T:  8820058 	 St: c0b8c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820058----T:  8820258 	 St: c0b8d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820258----T:  8820458 	 St: c0b8e240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820458----T:  8820658 	 St: c0b909c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820658----T:  8820858 	 St: c135f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820858----T:  8821058 	 St: c1362100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821058----T:  8821258 	 St: c1363380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821258----T:  8821458 	 St: c13629c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821458----T:  8821658 	 St: c1361200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821658----T:  8821858 	 St: c136f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821858----T:  8822058 	 St: c1380220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8822058----T:  8822258 	 St: c138c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8822258----T:  8822458 	 St: c138d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8822458----T:  8822658 	 St: c138e240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8822658----T:  8822858 	 St: c13909c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8823699----T:  8823899 	 St: c0b94d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8823899----T:  8824099 	 St: c0b9bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8824099----T:  8824299 	 St: c0ba3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8824299----T:  8824499 	 St: c0ba6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8824499----T:  8824699 	 St: c0bb81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8824699----T:  8824899 	 St: c0bbd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8824899----T:  8825099 	 St: c0bbfa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8825099----T:  8825299 	 St: c0bc7a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8825299----T:  8825499 	 St: c1394d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8825499----T:  8825699 	 St: c0bc3b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8825699----T:  8825899 	 St: c0bc1200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8825899----T:  8826099 	 St: c0bc9e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8826099----T:  8826299 	 St: c0bcc4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8826299----T:  8826499 	 St: c139bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8826499----T:  8826699 	 St: c13a3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8826699----T:  8826899 	 St: c13a6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8826899----T:  8827099 	 St: c13b81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8827099----T:  8827299 	 St: c13bd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8827299----T:  8827499 	 St: c13bfa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8827499----T:  8827699 	 St: c13c7a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8827699----T:  8827899 	 St: c13c3b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8827899----T:  8828099 	 St: c13c1200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8828099----T:  8828299 	 St: c13c9e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8828299----T:  8828499 	 St: c13cc4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8829329----T:  8829529 	 St: c0bd2ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8829529----T:  8829729 	 St: c0bd18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8829729----T:  8829929 	 St: c0bd4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8829929----T:  8830129 	 St: c0be7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8830129----T:  8830329 	 St: c0bebea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8830329----T:  8830529 	 St: c0bec960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8830529----T:  8830729 	 St: c0bedd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8830729----T:  8830929 	 St: c0bfafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8830929----T:  8831129 	 St: c0bff480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8831129----T:  8831329 	 St: c13d2ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8831329----T:  8831529 	 St: c13d18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8831529----T:  8831729 	 St: c13d4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8831729----T:  8831929 	 St: c13e7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8831929----T:  8832129 	 St: c13ebea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8832129----T:  8832329 	 St: c13ec960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8832329----T:  8832529 	 St: c13edd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8832529----T:  8832729 	 St: c13fafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8832729----T:  8832929 	 St: c13ff480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9056602----T:  9098992 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.622553)
F:  9098992----T:  9220552 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  9442703----T:  9687365 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(165.200546)
F:  9451029----T:  9451229 	 St: c0602b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9451229----T:  9451429 	 St: c0604920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9451429----T:  9451629 	 St: c0606640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9451629----T:  9451829 	 St: c060bd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9451829----T:  9452029 	 St: c060d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9452029----T:  9452229 	 St: c060c880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  9452229----T:  9452429 	 St: c060d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9452429----T:  9452629 	 St: c0613600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9452629----T:  9452829 	 St: c0615100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9452829----T:  9453029 	 St: c0617180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9453029----T:  9453229 	 St: c0619d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9453229----T:  9453429 	 St: c061f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9453429----T:  9453629 	 St: c0620440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9453629----T:  9453829 	 St: c0621ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9453829----T:  9454029 	 St: c0622d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9454029----T:  9454229 	 St: c0623c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9454229----T:  9454429 	 St: c0627980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9454429----T:  9454629 	 St: c0627ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9454629----T:  9454829 	 St: c0628b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9454829----T:  9455029 	 St: c06275e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9455029----T:  9455229 	 St: c062d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9455229----T:  9455429 	 St: c062eba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9455429----T:  9455629 	 St: c062ef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9455629----T:  9455829 	 St: c0631860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9455829----T:  9456029 	 St: c06327e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9456029----T:  9456229 	 St: c0633900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9456229----T:  9456429 	 St: c0634460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9456429----T:  9456629 	 St: c0633a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9456629----T:  9456829 	 St: c0637a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9456829----T:  9457029 	 St: c0637980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9457029----T:  9457229 	 St: c0638120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9457229----T:  9457429 	 St: c063e060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9457429----T:  9457629 	 St: c063b9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9457629----T:  9457829 	 St: c063f460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9458771----T:  9458971 	 St: c0645900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9458971----T:  9459171 	 St: c0641ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9459171----T:  9459371 	 St: c06451c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9459371----T:  9459571 	 St: c0646880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9459571----T:  9459771 	 St: c0649000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9459771----T:  9459971 	 St: c064bc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9459971----T:  9460171 	 St: c0648cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9460171----T:  9460371 	 St: c064df60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9460371----T:  9460571 	 St: c0651b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9460571----T:  9460771 	 St: c0650600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9460771----T:  9460971 	 St: c0647960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9460971----T:  9461171 	 St: c06497a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9461171----T:  9461371 	 St: c0653260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9461371----T:  9461571 	 St: c0658e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9461571----T:  9461771 	 St: c0658f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9461771----T:  9461971 	 St: c0661f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9461971----T:  9462171 	 St: c0664d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9462171----T:  9462371 	 St: c0664bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9462371----T:  9462571 	 St: c0664660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9462571----T:  9462771 	 St: c0667000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9462771----T:  9462971 	 St: c066d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9462971----T:  9463171 	 St: c066c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9463171----T:  9463371 	 St: c066d4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9463371----T:  9463571 	 St: c0670ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9463571----T:  9463771 	 St: c0675920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9463771----T:  9463971 	 St: c0675140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9463971----T:  9464171 	 St: c06768c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9464171----T:  9464371 	 St: c0677060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9464371----T:  9464571 	 St: c0679b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  9464571----T:  9464771 	 St: c067adc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9464771----T:  9464971 	 St: c067c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9464971----T:  9465171 	 St: c067da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9465171----T:  9465371 	 St: c067d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9465371----T:  9465571 	 St: c0681480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9465571----T:  9465771 	 St: c06843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9466717----T:  9466917 	 St: c0685720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9466917----T:  9467117 	 St: c068e160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9467117----T:  9467317 	 St: c068bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9467317----T:  9467517 	 St: c068f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9467517----T:  9467717 	 St: c0694b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9467717----T:  9467917 	 St: c069aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9467917----T:  9468117 	 St: c069cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9468117----T:  9468317 	 St: c0693e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9468317----T:  9468517 	 St: c069c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9468517----T:  9468717 	 St: c06a3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9468717----T:  9468917 	 St: c06a6540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9468917----T:  9469117 	 St: c06a94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9469117----T:  9469317 	 St: c06aa2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9469317----T:  9469517 	 St: c06ab920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9469517----T:  9469717 	 St: c06acf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9469717----T:  9469917 	 St: c06ac0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9469917----T:  9470117 	 St: c06ad240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9470117----T:  9470317 	 St: c06ae1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9470317----T:  9470517 	 St: c06af220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9470517----T:  9470717 	 St: c06b1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9470717----T:  9470917 	 St: c06b9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9470917----T:  9471117 	 St: c06c0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9471117----T:  9471317 	 St: c06bf020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9471317----T:  9471517 	 St: c06c5620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9471517----T:  9471717 	 St: c06c7d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9471717----T:  9471917 	 St: c06c84e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9472857----T:  9473057 	 St: c06c9d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9473057----T:  9473257 	 St: c06ceda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9473257----T:  9473457 	 St: c06cec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9473457----T:  9473657 	 St: c06d4580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9473657----T:  9473857 	 St: c06d4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9473857----T:  9474057 	 St: c06cffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9474057----T:  9474257 	 St: c06d81a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9474257----T:  9474457 	 St: c06d9c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9474457----T:  9474657 	 St: c06de320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9474657----T:  9474857 	 St: c06dda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9474857----T:  9475057 	 St: c06de080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9475057----T:  9475257 	 St: c06e3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9475257----T:  9475457 	 St: c06e0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9475457----T:  9475657 	 St: c06e7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9475657----T:  9475857 	 St: c06e7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9475857----T:  9476057 	 St: c06e87a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9476057----T:  9476257 	 St: c06e9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9476257----T:  9476457 	 St: c06ea2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9476457----T:  9476657 	 St: c06ea8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9476657----T:  9476857 	 St: c06eba40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9476857----T:  9477057 	 St: c06edb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9477057----T:  9477257 	 St: c06eef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9477257----T:  9477457 	 St: c06ef720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9477457----T:  9477657 	 St: c06eeaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9477657----T:  9477857 	 St: c06f2ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9477857----T:  9478057 	 St: c06f5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9478057----T:  9478257 	 St: c06f8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9478257----T:  9478457 	 St: c06fbaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9478457----T:  9478657 	 St: c06f83e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9478657----T:  9478857 	 St: c07024a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9478857----T:  9479057 	 St: c07016c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9479057----T:  9479257 	 St: c07089c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9479257----T:  9479457 	 St: c0707f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9479457----T:  9479657 	 St: c0709740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9479657----T:  9479857 	 St: c070a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9479857----T:  9480057 	 St: c070b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9480057----T:  9480257 	 St: c070be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9481218----T:  9481418 	 St: c0710500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9481418----T:  9481618 	 St: c071b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9481618----T:  9481818 	 St: c07142a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9481818----T:  9482018 	 St: c07116e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9482018----T:  9482218 	 St: c070df60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9482218----T:  9482418 	 St: c0715780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9482418----T:  9482618 	 St: c0714400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9482618----T:  9482818 	 St: c0719800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9482818----T:  9483018 	 St: c0719bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9483018----T:  9483218 	 St: c071e700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9483218----T:  9483418 	 St: c071f9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9483418----T:  9483618 	 St: c0723440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9483618----T:  9483818 	 St: c07234c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9483818----T:  9484018 	 St: c0724180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9484018----T:  9484218 	 St: c07273e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9484218----T:  9484418 	 St: c0727ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9484418----T:  9484618 	 St: c0728780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9484618----T:  9484818 	 St: c072d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9484818----T:  9485018 	 St: c072c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9485018----T:  9485218 	 St: c073b760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9485218----T:  9485418 	 St: c0731e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9485418----T:  9485618 	 St: c0735140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9485618----T:  9485818 	 St: c0736280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9485818----T:  9486018 	 St: c0735720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9486018----T:  9486218 	 St: c073b5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9486218----T:  9486418 	 St: c073d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9486418----T:  9486618 	 St: c073c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9486618----T:  9486818 	 St: c073d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9486818----T:  9487018 	 St: c073f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9487018----T:  9487218 	 St: c073e8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9487218----T:  9487418 	 St: c073f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9487418----T:  9487618 	 St: c07428c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9487618----T:  9487818 	 St: c0741040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9487818----T:  9488018 	 St: c0743280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9488018----T:  9488218 	 St: c0743a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9488218----T:  9488418 	 St: c0747c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9488418----T:  9488618 	 St: c0748320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9488618----T:  9488818 	 St: c074a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9488818----T:  9489018 	 St: c074b060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9489018----T:  9489218 	 St: c074cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9489218----T:  9489418 	 St: c074e720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9489418----T:  9489618 	 St: c07502e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9489618----T:  9489818 	 St: c074ff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9489818----T:  9490018 	 St: c074ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9490955----T:  9491155 	 St: c0754ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9491155----T:  9491355 	 St: c0757c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9491355----T:  9491555 	 St: c0754b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9491555----T:  9491755 	 St: c0759560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9491755----T:  9491955 	 St: c075bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9491955----T:  9492155 	 St: c0758bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9492155----T:  9492355 	 St: c075cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9492355----T:  9492555 	 St: c075e920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9492555----T:  9492755 	 St: c07641e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9492755----T:  9492955 	 St: c075c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9492955----T:  9493155 	 St: c07688e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9493155----T:  9493355 	 St: c0761560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9493355----T:  9493555 	 St: c0764ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9493555----T:  9493755 	 St: c076c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9493755----T:  9493955 	 St: c076d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9493955----T:  9494155 	 St: c076d9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9494155----T:  9494355 	 St: c076f340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9494355----T:  9494555 	 St: c0770340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9494555----T:  9494755 	 St: c0771cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9494755----T:  9494955 	 St: c0774dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9494955----T:  9495155 	 St: c0774760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9495155----T:  9495355 	 St: c07790a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9495355----T:  9495555 	 St: c077f180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9495555----T:  9495755 	 St: c0781240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9495755----T:  9495955 	 St: c077da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9495955----T:  9496155 	 St: c0782d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9496155----T:  9496355 	 St: c0786420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9496355----T:  9496555 	 St: c0787ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9496555----T:  9496755 	 St: c078ab60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9496755----T:  9496955 	 St: c078c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9496955----T:  9497155 	 St: c078e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9497155----T:  9497355 	 St: c0791440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9497355----T:  9497555 	 St: c0791680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9498521----T:  9498721 	 St: c0797860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9498721----T:  9498921 	 St: c07985c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9498921----T:  9499121 	 St: c07a1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9499121----T:  9499321 	 St: c079fae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9499321----T:  9499521 	 St: c07a4c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9499521----T:  9499721 	 St: c07a6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9499721----T:  9499921 	 St: c07a6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9499921----T:  9500121 	 St: c07aa8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9500121----T:  9500321 	 St: c07a6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9500321----T:  9500521 	 St: c07a8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9500521----T:  9500721 	 St: c07a9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9500721----T:  9500921 	 St: c07aba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9500921----T:  9501121 	 St: c07ae380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9501121----T:  9501321 	 St: c07b1440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9501321----T:  9501521 	 St: c07b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9501521----T:  9501721 	 St: c07b4c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9501721----T:  9501921 	 St: c07bca00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9501921----T:  9502121 	 St: c07bdde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9502121----T:  9502321 	 St: c07bf540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9502321----T:  9502521 	 St: c07bfea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9502521----T:  9502721 	 St: c07c3460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9502721----T:  9502921 	 St: c07c2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9502921----T:  9503121 	 St: c07c9cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9503121----T:  9503321 	 St: c07cbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9503321----T:  9503521 	 St: c07cc160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9503521----T:  9503721 	 St: c07ce9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9503721----T:  9503921 	 St: c07d0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9503921----T:  9504121 	 St: c07d04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9504121----T:  9504321 	 St: c07d13a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9504321----T:  9504521 	 St: c07d51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9505469----T:  9505669 	 St: c07db520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9505669----T:  9505869 	 St: c07dda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9505869----T:  9506069 	 St: c07e0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9506069----T:  9506269 	 St: c07e3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9506269----T:  9506469 	 St: c07e6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9506469----T:  9506669 	 St: c07e6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9506669----T:  9506869 	 St: c07e68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9506869----T:  9507069 	 St: c07e7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9507069----T:  9507269 	 St: c07e76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9507269----T:  9507469 	 St: c07e88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9507469----T:  9507669 	 St: c07e92e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9507669----T:  9507869 	 St: c07e9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9507869----T:  9508069 	 St: c07e4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9508069----T:  9508269 	 St: c07f1920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9508269----T:  9508469 	 St: c07f32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9508469----T:  9508669 	 St: c07ed900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9508669----T:  9508869 	 St: c07f6460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9508869----T:  9509069 	 St: c07f6700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9509069----T:  9509269 	 St: c07f6660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9509269----T:  9509469 	 St: c07f7a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9509469----T:  9509669 	 St: c07fc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9509669----T:  9509869 	 St: c07fdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9509869----T:  9510069 	 St: c07fac60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9510069----T:  9510269 	 St: c07fcf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9510269----T:  9510469 	 St: c07fce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9510469----T:  9510669 	 St: c07fee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9510669----T:  9510869 	 St: c07fffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9510869----T:  9511069 	 St: c0809e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9511069----T:  9511269 	 St: c0809b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9511269----T:  9511469 	 St: c0809c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9511469----T:  9511669 	 St: c080ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9511669----T:  9511869 	 St: c080f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9511869----T:  9512069 	 St: c1009e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9512069----T:  9512269 	 St: c1009b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9512269----T:  9512469 	 St: c1009c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9512469----T:  9512669 	 St: c100ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9512669----T:  9512869 	 St: c100f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9513827----T:  9514027 	 St: c0824560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9514027----T:  9514227 	 St: c0829220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9514227----T:  9514427 	 St: c08241a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9514427----T:  9514627 	 St: c0826560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9514627----T:  9514827 	 St: c0828040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9514827----T:  9515027 	 St: c082e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9515027----T:  9515227 	 St: c082dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9515227----T:  9515427 	 St: c0829ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9515427----T:  9515627 	 St: c082be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9515627----T:  9515827 	 St: c1024560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9515827----T:  9516027 	 St: c0852560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9516027----T:  9516227 	 St: c0855bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9516227----T:  9516427 	 St: c0855f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9516427----T:  9516627 	 St: c085cf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9516627----T:  9516827 	 St: c1029220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9516827----T:  9517027 	 St: c085faa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9517027----T:  9517227 	 St: c085f560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9517227----T:  9517427 	 St: c10241a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9517427----T:  9517627 	 St: c1026560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9517627----T:  9517827 	 St: c1028040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9517827----T:  9518027 	 St: c102e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9518027----T:  9518227 	 St: c102dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9518227----T:  9518427 	 St: c1029ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9518427----T:  9518627 	 St: c102be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9518627----T:  9518827 	 St: c1052560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9518827----T:  9519027 	 St: c1055bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9519027----T:  9519227 	 St: c1055f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9519227----T:  9519427 	 St: c105cf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9519427----T:  9519627 	 St: c105faa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9519627----T:  9519827 	 St: c105f560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9520809----T:  9521009 	 St: c086a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9521103----T:  9521303 	 St: c08803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9521303----T:  9521503 	 St: c0880c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9521503----T:  9521703 	 St: c0882e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9521703----T:  9521903 	 St: c0886cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9521903----T:  9522103 	 St: c0888220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9522103----T:  9522303 	 St: c088ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9522303----T:  9522503 	 St: c088fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9522503----T:  9522703 	 St: c0892700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9522703----T:  9522903 	 St: c0896780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9522903----T:  9523103 	 St: c0896180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9523103----T:  9523303 	 St: c0897520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9523303----T:  9523503 	 St: c106a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9523503----T:  9523703 	 St: c0899380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9523703----T:  9523903 	 St: c089a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9523903----T:  9524103 	 St: c089c100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9524103----T:  9524303 	 St: c089ed40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9524303----T:  9524503 	 St: c089d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9524503----T:  9524703 	 St: c089da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9524703----T:  9524903 	 St: c089d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9524903----T:  9525103 	 St: c089cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9525103----T:  9525303 	 St: c08a23a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9525303----T:  9525503 	 St: c08a2680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9525503----T:  9525703 	 St: c08a5b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9525703----T:  9525903 	 St: c08a77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9525903----T:  9526103 	 St: c10803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9526103----T:  9526303 	 St: c08a72c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9526303----T:  9526503 	 St: c1080c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9526503----T:  9526703 	 St: c08acea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9526703----T:  9526903 	 St: c08b07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9526903----T:  9527103 	 St: c08b2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9527103----T:  9527303 	 St: c08b1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9527303----T:  9527503 	 St: c08b85e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9527503----T:  9527703 	 St: c08bb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9527703----T:  9527903 	 St: c1082e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9527903----T:  9528103 	 St: c1086cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9528103----T:  9528303 	 St: c1088220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9528303----T:  9528503 	 St: c108ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9528503----T:  9528703 	 St: c108fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9528703----T:  9528903 	 St: c1092700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9528903----T:  9529103 	 St: c1096780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9529103----T:  9529303 	 St: c1096180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9529303----T:  9529503 	 St: c1097520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9529503----T:  9529703 	 St: c1099380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9529703----T:  9529903 	 St: c109a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9529903----T:  9530103 	 St: c109c100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9530103----T:  9530303 	 St: c109ed40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9530303----T:  9530503 	 St: c109d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9530503----T:  9530703 	 St: c109da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9530703----T:  9530903 	 St: c109d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9530903----T:  9531103 	 St: c109cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9531103----T:  9531303 	 St: c10a23a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9531303----T:  9531503 	 St: c10a2680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9531503----T:  9531703 	 St: c10a5b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9531703----T:  9531903 	 St: c10a77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9531903----T:  9532103 	 St: c10a72c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9532103----T:  9532303 	 St: c10acea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9532303----T:  9532503 	 St: c10b07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9532503----T:  9532703 	 St: c10b2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9532703----T:  9532903 	 St: c10b1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9532903----T:  9533103 	 St: c10b85e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9533103----T:  9533303 	 St: c10bb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534241----T:  9534441 	 St: c08c1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534441----T:  9534641 	 St: c08c2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534641----T:  9534841 	 St: c08c3000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534841----T:  9535041 	 St: c08c19c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535041----T:  9535241 	 St: c08c6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535241----T:  9535441 	 St: c08c7fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535441----T:  9535641 	 St: c08c9060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535641----T:  9535841 	 St: c08d0c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535841----T:  9536041 	 St: c08d1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536041----T:  9536241 	 St: c08d1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536241----T:  9536441 	 St: c08d2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536441----T:  9536641 	 St: c08d91a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536641----T:  9536841 	 St: c08d62e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536841----T:  9537041 	 St: c08da8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9537041----T:  9537241 	 St: c08df800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9537241----T:  9537441 	 St: c08df880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9537441----T:  9537641 	 St: c08e1380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9537641----T:  9537841 	 St: c08e0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9537841----T:  9538041 	 St: c08e1cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9538041----T:  9538241 	 St: c08e29c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9538241----T:  9538441 	 St: c08e4f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9538441----T:  9538641 	 St: c08e5180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9538641----T:  9538841 	 St: c08e6f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9538841----T:  9539041 	 St: c08e7a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9539041----T:  9539241 	 St: c08eaec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9539241----T:  9539441 	 St: c08ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9539441----T:  9539641 	 St: c10c1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9539641----T:  9539841 	 St: c08ee160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9539841----T:  9540041 	 St: c10c2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9540041----T:  9540241 	 St: c09009e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9540241----T:  9540441 	 St: c10c3000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9540441----T:  9540641 	 St: c10c19c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9540641----T:  9540841 	 St: c10c6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9540841----T:  9541041 	 St: c10c7fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9541041----T:  9541241 	 St: c10c9060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9541241----T:  9541441 	 St: c10d0c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9541441----T:  9541641 	 St: c10d1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9541641----T:  9541841 	 St: c10d1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9541841----T:  9542041 	 St: c10d2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9542041----T:  9542241 	 St: c10d91a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9542241----T:  9542441 	 St: c10d62e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9542441----T:  9542641 	 St: c10da8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9542641----T:  9542841 	 St: c10df800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9542841----T:  9543041 	 St: c10df880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9543041----T:  9543241 	 St: c10e1380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9543241----T:  9543441 	 St: c10e0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9543441----T:  9543641 	 St: c10e1cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9543641----T:  9543841 	 St: c10e29c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9543841----T:  9544041 	 St: c10e4f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9544041----T:  9544241 	 St: c10e5180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9544241----T:  9544441 	 St: c10e6f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9544441----T:  9544641 	 St: c10e7a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9544641----T:  9544841 	 St: c10eaec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9544841----T:  9545041 	 St: c10ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9545041----T:  9545241 	 St: c10ee160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9545241----T:  9545441 	 St: c11009e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9546397----T:  9546597 	 St: c09057e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9546597----T:  9546797 	 St: c090c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9546797----T:  9546997 	 St: c090e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9546997----T:  9547197 	 St: c090b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9547197----T:  9547397 	 St: c0920220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9547397----T:  9547597 	 St: c0921ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9547597----T:  9547797 	 St: c0924240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9547797----T:  9547997 	 St: c0925140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9547997----T:  9548197 	 St: c09274e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9548197----T:  9548397 	 St: c0928480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9548397----T:  9548597 	 St: c0928c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9548597----T:  9548797 	 St: c0927120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9548797----T:  9548997 	 St: c0937560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9548997----T:  9549197 	 St: c092b7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9549197----T:  9549397 	 St: c092eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9549397----T:  9549597 	 St: c09346c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9549597----T:  9549797 	 St: c11057e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9549797----T:  9549997 	 St: c0933d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9549997----T:  9550197 	 St: c0934080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550197----T:  9550397 	 St: c0939ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550397----T:  9550597 	 St: c093b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550597----T:  9550797 	 St: c093de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550797----T:  9550997 	 St: c093f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9550997----T:  9551197 	 St: c110c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551197----T:  9551397 	 St: c0940e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551397----T:  9551597 	 St: c09418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551597----T:  9551797 	 St: c09428e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551797----T:  9551997 	 St: c0944200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9551997----T:  9552197 	 St: c0944c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9552197----T:  9552397 	 St: c110e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9552397----T:  9552597 	 St: c110b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9552597----T:  9552797 	 St: c1120220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9552797----T:  9552997 	 St: c1121ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9552997----T:  9553197 	 St: c1124240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9553197----T:  9553397 	 St: c1125140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9553397----T:  9553597 	 St: c11274e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9553597----T:  9553797 	 St: c1128480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9553797----T:  9553997 	 St: c1128c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9553997----T:  9554197 	 St: c1127120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9554197----T:  9554397 	 St: c1137560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9554397----T:  9554597 	 St: c112b7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9554597----T:  9554797 	 St: c112eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9554797----T:  9554997 	 St: c11346c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9554997----T:  9555197 	 St: c1133d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9555197----T:  9555397 	 St: c1134080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9555397----T:  9555597 	 St: c1139ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9555597----T:  9555797 	 St: c113b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9555797----T:  9555997 	 St: c113de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9555997----T:  9556197 	 St: c113f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9556197----T:  9556397 	 St: c1140e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9556397----T:  9556597 	 St: c11418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9556597----T:  9556797 	 St: c11428e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9556797----T:  9556997 	 St: c1144200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9556997----T:  9557197 	 St: c1144c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9558129----T:  9558329 	 St: c09488a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9558329----T:  9558529 	 St: c094dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9558529----T:  9558729 	 St: c0951a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9558729----T:  9558929 	 St: c0953c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9558929----T:  9559129 	 St: c0954280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9559129----T:  9559329 	 St: c095a700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9559329----T:  9559529 	 St: c095fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9559529----T:  9559729 	 St: c095e0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9559729----T:  9559929 	 St: c095ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9559929----T:  9560129 	 St: c095e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9560129----T:  9560329 	 St: c0962920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9560329----T:  9560529 	 St: c095eae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9560529----T:  9560729 	 St: c0962c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9560729----T:  9560929 	 St: c0963320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9560929----T:  9561129 	 St: c0964240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9561129----T:  9561329 	 St: c0966920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9561329----T:  9561529 	 St: c0977ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9561529----T:  9561729 	 St: c096bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9561729----T:  9561929 	 St: c0971ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9561929----T:  9562129 	 St: c09745c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562129----T:  9562329 	 St: c11488a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562329----T:  9562529 	 St: c0977c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562529----T:  9562729 	 St: c097d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562729----T:  9562929 	 St: c097e420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9562929----T:  9563129 	 St: c097f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9563129----T:  9563329 	 St: c114dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9563329----T:  9563529 	 St: c1151a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9563529----T:  9563729 	 St: c11817c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9563729----T:  9563929 	 St: c11832a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9563929----T:  9564129 	 St: c1153c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9564129----T:  9564329 	 St: c1154280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9564329----T:  9564529 	 St: c115a700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9564529----T:  9564729 	 St: c115fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9564729----T:  9564929 	 St: c115e0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9564929----T:  9565129 	 St: c115ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9565129----T:  9565329 	 St: c115e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9565329----T:  9565529 	 St: c1162920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9565529----T:  9565729 	 St: c115eae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9565729----T:  9565929 	 St: c1162c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9565929----T:  9566129 	 St: c1163320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9566129----T:  9566329 	 St: c1164240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9566329----T:  9566529 	 St: c1166920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9566529----T:  9566729 	 St: c1177ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9566729----T:  9566929 	 St: c116bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9566929----T:  9567129 	 St: c1171ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9567129----T:  9567329 	 St: c11745c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9567329----T:  9567529 	 St: c1177c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9567529----T:  9567729 	 St: c117d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9567729----T:  9567929 	 St: c117e420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9567929----T:  9568129 	 St: c117f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9569484----T:  9569684 	 St: c118ca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9569684----T:  9569884 	 St: c118d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9569884----T:  9570084 	 St: c118cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9570084----T:  9570284 	 St: c118ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9570284----T:  9570484 	 St: c09c5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9570484----T:  9570684 	 St: c09c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9570684----T:  9570884 	 St: c09c5c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9570884----T:  9571084 	 St: c09c7a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9571084----T:  9571284 	 St: c09c70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9571284----T:  9571484 	 St: c09c8d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9571484----T:  9571684 	 St: c09cb340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9571684----T:  9571884 	 St: c09d2880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9571884----T:  9572084 	 St: c09ccb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9572084----T:  9572284 	 St: c11b17a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9572284----T:  9572484 	 St: c09cef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9572484----T:  9572684 	 St: c11b89a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9572684----T:  9572884 	 St: c11bb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9572884----T:  9573084 	 St: c11bb120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9573084----T:  9573284 	 St: c09d8180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9573284----T:  9573484 	 St: c11b8280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9573484----T:  9573684 	 St: c09d6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9573684----T:  9573884 	 St: c09d7780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9573884----T:  9574084 	 St: c11bf000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9574084----T:  9574284 	 St: c11b7160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9574284----T:  9574484 	 St: c11bd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9574484----T:  9574684 	 St: c09db340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9574684----T:  9574884 	 St: c09db700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9574884----T:  9575084 	 St: c09e0b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9575084----T:  9575284 	 St: c09de7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9575284----T:  9575484 	 St: c11c5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9575484----T:  9575684 	 St: c11c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9575684----T:  9575884 	 St: c11c5c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9575884----T:  9576084 	 St: c11c7a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9576084----T:  9576284 	 St: c11c70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9576284----T:  9576484 	 St: c11c8d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9576484----T:  9576684 	 St: c11cb340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9576684----T:  9576884 	 St: c11d2880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9576884----T:  9577084 	 St: c11ccb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9577084----T:  9577284 	 St: c11cef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9577284----T:  9577484 	 St: c11d8180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9577484----T:  9577684 	 St: c11d6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9577684----T:  9577884 	 St: c11d7780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9577884----T:  9578084 	 St: c11db340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9578084----T:  9578284 	 St: c11db700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9578284----T:  9578484 	 St: c11e0b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9578484----T:  9578684 	 St: c11de7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9579648----T:  9579848 	 St: c09f1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9579848----T:  9580048 	 St: c09ecf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9580048----T:  9580248 	 St: c09f4380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9580248----T:  9580448 	 St: c09f6e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9580448----T:  9580648 	 St: c09f6fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9580648----T:  9580848 	 St: c09f9b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9580848----T:  9581048 	 St: c09f1d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9581048----T:  9581248 	 St: c09fe880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9581248----T:  9581448 	 St: c09ff220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9581448----T:  9581648 	 St: c09f8c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9581648----T:  9581848 	 St: c0a10ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9581848----T:  9582048 	 St: c0a12760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9582048----T:  9582248 	 St: c0a10de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9582248----T:  9582448 	 St: c0a10aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9582448----T:  9582648 	 St: c0a138c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9582648----T:  9582848 	 St: c0a13840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9582848----T:  9583048 	 St: c0a16a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9583048----T:  9583248 	 St: c0a18500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9583248----T:  9583448 	 St: c0a15f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9583448----T:  9583648 	 St: c0a172e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9583648----T:  9583848 	 St: c11f1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9583848----T:  9584048 	 St: c0a1cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9584048----T:  9584248 	 St: c0a1ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9584248----T:  9584448 	 St: c11ecf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9584448----T:  9584648 	 St: c11f4380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9584648----T:  9584848 	 St: c11f6e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9584848----T:  9585048 	 St: c11f6fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9585048----T:  9585248 	 St: c11f9b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9585248----T:  9585448 	 St: c11f1d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9585448----T:  9585648 	 St: c11fe880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9585648----T:  9585848 	 St: c11ff220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9585848----T:  9586048 	 St: c11f8c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9586048----T:  9586248 	 St: c1210ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9586248----T:  9586448 	 St: c1212760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9586448----T:  9586648 	 St: c1210de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9586648----T:  9586848 	 St: c1210aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9586848----T:  9587048 	 St: c12138c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9587048----T:  9587248 	 St: c1213840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9587248----T:  9587448 	 St: c1216a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9587448----T:  9587648 	 St: c1218500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9587648----T:  9587848 	 St: c1215f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9587848----T:  9588048 	 St: c12172e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9588048----T:  9588248 	 St: c121cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9588248----T:  9588448 	 St: c121ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9589320----T:  9589520 	 St: c0a3a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9589520----T:  9589720 	 St: c0a3da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9589720----T:  9589920 	 St: c0a30e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9589920----T:  9590120 	 St: c0a3be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9590120----T:  9590320 	 St: c0a3f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9590320----T:  9590520 	 St: c0a3cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9590520----T:  9590720 	 St: c0a3e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9590720----T:  9590920 	 St: c0a50d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9590920----T:  9591120 	 St: c0a62e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9591120----T:  9591320 	 St: c123a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9591320----T:  9591520 	 St: c0a5f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9591520----T:  9591720 	 St: c0a5d8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9591720----T:  9591920 	 St: c0a633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9591920----T:  9592120 	 St: c0a5d480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9592120----T:  9592320 	 St: c0a64160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9592320----T:  9592520 	 St: c0a620e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9592520----T:  9592720 	 St: c123da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9592720----T:  9592920 	 St: c0a69a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9592920----T:  9593120 	 St: c0a6a840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9593120----T:  9593320 	 St: c0a6c5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9593320----T:  9593520 	 St: c0a6f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9593520----T:  9593720 	 St: c1230e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9593720----T:  9593920 	 St: c123be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9593920----T:  9594120 	 St: c123f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9594120----T:  9594320 	 St: c123cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9594320----T:  9594520 	 St: c123e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9594520----T:  9594720 	 St: c1250d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9594720----T:  9594920 	 St: c1262e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9594920----T:  9595120 	 St: c125f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9595120----T:  9595320 	 St: c125d8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9595320----T:  9595520 	 St: c12633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9595520----T:  9595720 	 St: c125d480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9595720----T:  9595920 	 St: c1264160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9595920----T:  9596120 	 St: c12620e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9596120----T:  9596320 	 St: c1269a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9596320----T:  9596520 	 St: c126a840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9596520----T:  9596720 	 St: c126c5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9596720----T:  9596920 	 St: c126f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9597772----T:  9597972 	 St: c0a703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9597972----T:  9598172 	 St: c0a73600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9598172----T:  9598372 	 St: c0a78200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9598372----T:  9598572 	 St: c0a76b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9598572----T:  9598772 	 St: c0a768e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9598772----T:  9598972 	 St: c0a7e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9598972----T:  9599172 	 St: c0a72060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9599172----T:  9599372 	 St: c0a78c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9599372----T:  9599572 	 St: c0a72e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9599572----T:  9599772 	 St: c0a74960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9599772----T:  9599972 	 St: c0a7a1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9599972----T:  9600172 	 St: c0a85880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9600172----T:  9600372 	 St: c0a795e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9600372----T:  9600572 	 St: c0a7ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9600572----T:  9600772 	 St: c0a7ed00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9600772----T:  9600972 	 St: c0a82f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9600972----T:  9601172 	 St: c0a7d660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9601172----T:  9601372 	 St: c0a8c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9601372----T:  9601572 	 St: c0a84c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9601572----T:  9601772 	 St: c0a86d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9601772----T:  9601972 	 St: c0a8aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9601972----T:  9602172 	 St: c0a8e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9602172----T:  9602372 	 St: c0a8de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9602372----T:  9602572 	 St: c0a91d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9602572----T:  9602772 	 St: c0a95780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9602772----T:  9602972 	 St: c0a96880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9602972----T:  9603172 	 St: c0aa5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9603172----T:  9603372 	 St: c0a95f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9603372----T:  9603572 	 St: c12703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9603572----T:  9603772 	 St: c0aa4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9603772----T:  9603972 	 St: c0aa3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9603972----T:  9604172 	 St: c0a9ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9604172----T:  9604372 	 St: c0aa6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9604372----T:  9604572 	 St: c0aa5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9604572----T:  9604772 	 St: c0aa5200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9604772----T:  9604972 	 St: c0aa4b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9604972----T:  9605172 	 St: c0aab420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9605172----T:  9605372 	 St: c0aaca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9605372----T:  9605572 	 St: c0aaff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9605572----T:  9605772 	 St: c1273600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9605772----T:  9605972 	 St: c1278200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9605972----T:  9606172 	 St: c1276b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9606172----T:  9606372 	 St: c12768e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9606372----T:  9606572 	 St: c127e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9606572----T:  9606772 	 St: c1272060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9606772----T:  9606972 	 St: c1278c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9606972----T:  9607172 	 St: c1272e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9607172----T:  9607372 	 St: c1274960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9607372----T:  9607572 	 St: c127a1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9607572----T:  9607772 	 St: c1285880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9607772----T:  9607972 	 St: c12795e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9607972----T:  9608172 	 St: c127ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9608172----T:  9608372 	 St: c127ed00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9608372----T:  9608572 	 St: c1282f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9608572----T:  9608772 	 St: c127d660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9608772----T:  9608972 	 St: c128c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9608972----T:  9609172 	 St: c1284c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9609172----T:  9609372 	 St: c1286d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9609372----T:  9609572 	 St: c128aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9609572----T:  9609772 	 St: c128e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9609772----T:  9609972 	 St: c128de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9609972----T:  9610172 	 St: c1291d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9610172----T:  9610372 	 St: c1295780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9610372----T:  9610572 	 St: c1296880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9610572----T:  9610772 	 St: c12a5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9610772----T:  9610972 	 St: c1295f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9610972----T:  9611172 	 St: c12a4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9611172----T:  9611372 	 St: c12a3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9611372----T:  9611572 	 St: c129ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9611572----T:  9611772 	 St: c12a6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9611772----T:  9611972 	 St: c12a5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9611972----T:  9612172 	 St: c12a5200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9612172----T:  9612372 	 St: c12a4b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9612372----T:  9612572 	 St: c12ab420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9612572----T:  9612772 	 St: c12aca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9612772----T:  9612972 	 St: c12aff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9613829----T:  9614029 	 St: c0ab9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9614029----T:  9614229 	 St: c0ab93a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9614229----T:  9614429 	 St: c0ab5480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9614429----T:  9614629 	 St: c0abc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9614629----T:  9614829 	 St: c0ab0520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9614829----T:  9615029 	 St: c0abf2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615029----T:  9615229 	 St: c0abf340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615229----T:  9615429 	 St: c0ac2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615429----T:  9615629 	 St: c0ac4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615629----T:  9615829 	 St: c0ac76c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615829----T:  9616029 	 St: c0ac7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616029----T:  9616229 	 St: c0acaac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616229----T:  9616429 	 St: c0acdcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616429----T:  9616629 	 St: c0ad3200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616629----T:  9616829 	 St: c0adc860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616829----T:  9617029 	 St: c0acd440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9617029----T:  9617229 	 St: c0ad4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9617229----T:  9617429 	 St: c0ad4ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9617429----T:  9617629 	 St: c0acfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9617629----T:  9617829 	 St: c0ad77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9617829----T:  9618029 	 St: c0add240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9618029----T:  9618229 	 St: c0ade500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9618229----T:  9618429 	 St: c0addce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9618429----T:  9618629 	 St: c0ad4460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9618629----T:  9618829 	 St: c0ae0240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9618829----T:  9619029 	 St: c0adfaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9619029----T:  9619229 	 St: c0ae0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9619229----T:  9619429 	 St: c0ae0640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9619429----T:  9619629 	 St: c12b9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9619629----T:  9619829 	 St: c0ae8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9619829----T:  9620029 	 St: c0ae4780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9620029----T:  9620229 	 St: c0ae22a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9620229----T:  9620429 	 St: c0ae5d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9620429----T:  9620629 	 St: c0aeda40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9620629----T:  9620829 	 St: c0ae7820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9620829----T:  9621029 	 St: c0aeee00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9621029----T:  9621229 	 St: c0af00c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9621229----T:  9621429 	 St: c12b93a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9621429----T:  9621629 	 St: c12b5480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9621629----T:  9621829 	 St: c12bc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9621829----T:  9622029 	 St: c12b0520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9622029----T:  9622229 	 St: c12bf2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9622229----T:  9622429 	 St: c12bf340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9622429----T:  9622629 	 St: c12c2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9622629----T:  9622829 	 St: c12c4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9622829----T:  9623029 	 St: c12c76c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9623029----T:  9623229 	 St: c12c7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9623229----T:  9623429 	 St: c12caac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9623429----T:  9623629 	 St: c12cdcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9623629----T:  9623829 	 St: c12d3200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9623829----T:  9624029 	 St: c12dc860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9624029----T:  9624229 	 St: c12cd440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9624229----T:  9624429 	 St: c12d4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9624429----T:  9624629 	 St: c12d4ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9624629----T:  9624829 	 St: c12cfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9624829----T:  9625029 	 St: c12d77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9625029----T:  9625229 	 St: c12dd240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9625229----T:  9625429 	 St: c12de500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9625429----T:  9625629 	 St: c12ddce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9625629----T:  9625829 	 St: c12d4460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9625829----T:  9626029 	 St: c12e0240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9626029----T:  9626229 	 St: c12dfaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9626229----T:  9626429 	 St: c12e0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9626429----T:  9626629 	 St: c12e0640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9626629----T:  9626829 	 St: c12e8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9626829----T:  9627029 	 St: c12e4780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9627029----T:  9627229 	 St: c12e22a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9627229----T:  9627429 	 St: c12e5d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9627429----T:  9627629 	 St: c12eda40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9627629----T:  9627829 	 St: c12e7820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9627829----T:  9628029 	 St: c12eee00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9628029----T:  9628229 	 St: c12f00c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9629077----T:  9629277 	 St: c0b02540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9629277----T:  9629477 	 St: c0af79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9629477----T:  9629677 	 St: c0afd3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9629677----T:  9629877 	 St: c0af4c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9629877----T:  9630077 	 St: c0b01f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9630077----T:  9630277 	 St: c0b037c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9630277----T:  9630477 	 St: c0af2f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9630477----T:  9630677 	 St: c0b097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9630677----T:  9630877 	 St: c0b00c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9630877----T:  9631077 	 St: c0affd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9631077----T:  9631277 	 St: c0b045a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9631277----T:  9631477 	 St: c0b08640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9631477----T:  9631677 	 St: c0b0cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9631677----T:  9631877 	 St: c0b0c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9631877----T:  9632077 	 St: c0b0ea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9632077----T:  9632277 	 St: c0b0e540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9632277----T:  9632477 	 St: c0b10000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9632477----T:  9632677 	 St: c0b113c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9632677----T:  9632877 	 St: c0b0d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9632877----T:  9633077 	 St: c0b0f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9633077----T:  9633277 	 St: c0b17c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9633277----T:  9633477 	 St: c0b21d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9633477----T:  9633677 	 St: c1302540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9633677----T:  9633877 	 St: c0b21a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9633877----T:  9634077 	 St: c0b19420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9634077----T:  9634277 	 St: c0b19160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9634277----T:  9634477 	 St: c0b19c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9634477----T:  9634677 	 St: c0b1d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9634677----T:  9634877 	 St: c0b1f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9634877----T:  9635077 	 St: c0b2a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9635077----T:  9635277 	 St: c0b2c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9635277----T:  9635477 	 St: c0b279c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9635477----T:  9635677 	 St: c12f79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9635677----T:  9635877 	 St: c12fd3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9635877----T:  9636077 	 St: c12f4c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9636077----T:  9636277 	 St: c1301f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9636277----T:  9636477 	 St: c13037c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9636477----T:  9636677 	 St: c12f2f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9636677----T:  9636877 	 St: c13097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9636877----T:  9637077 	 St: c1300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9637077----T:  9637277 	 St: c12ffd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9637277----T:  9637477 	 St: c13045a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9637477----T:  9637677 	 St: c1308640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9637677----T:  9637877 	 St: c130cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9637877----T:  9638077 	 St: c130c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9638077----T:  9638277 	 St: c130ea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9638277----T:  9638477 	 St: c130e540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9638477----T:  9638677 	 St: c1310000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9638677----T:  9638877 	 St: c13113c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9638877----T:  9639077 	 St: c130d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9639077----T:  9639277 	 St: c130f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9639277----T:  9639477 	 St: c1317c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9639477----T:  9639677 	 St: c1321d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9639677----T:  9639877 	 St: c1321a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9639877----T:  9640077 	 St: c1319420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9640077----T:  9640277 	 St: c1319160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9640277----T:  9640477 	 St: c1319c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9640477----T:  9640677 	 St: c131d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9640677----T:  9640877 	 St: c131f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9640877----T:  9641077 	 St: c132a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9641077----T:  9641277 	 St: c132c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9641277----T:  9641477 	 St: c13279c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9642302----T:  9642502 	 St: c0b33140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9642502----T:  9642702 	 St: c0b3a540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9642702----T:  9642902 	 St: c0b389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9642902----T:  9643102 	 St: c0b33c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9643102----T:  9643302 	 St: c0b3be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9643302----T:  9643502 	 St: c0b35660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9643502----T:  9643702 	 St: c0b37a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9643702----T:  9643902 	 St: c0b37c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9643902----T:  9644102 	 St: c0b41220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9644102----T:  9644302 	 St: c0b42d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9644302----T:  9644502 	 St: c0b39140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9644502----T:  9644702 	 St: c0b44cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9644702----T:  9644902 	 St: c0b3b520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9644902----T:  9645102 	 St: c0b437c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9645102----T:  9645302 	 St: c0b482e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9645302----T:  9645502 	 St: c0b4c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9645502----T:  9645702 	 St: c0b4a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9645702----T:  9645902 	 St: c0b4d0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9645902----T:  9646102 	 St: c0b511a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9646102----T:  9646302 	 St: c0b54c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9646302----T:  9646502 	 St: c0b596c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9646502----T:  9646702 	 St: c0b58480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9646702----T:  9646902 	 St: c0b5be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9646902----T:  9647102 	 St: c0b60a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9647102----T:  9647302 	 St: c1333140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9647302----T:  9647502 	 St: c0b62500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9647502----T:  9647702 	 St: c0b680e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9647702----T:  9647902 	 St: c0b6b620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9647902----T:  9648102 	 St: c0b6bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9648102----T:  9648302 	 St: c0b6de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9648302----T:  9648502 	 St: c133a540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9648502----T:  9648702 	 St: c13389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9648702----T:  9648902 	 St: c1333c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9648902----T:  9649102 	 St: c133be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9649102----T:  9649302 	 St: c1335660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9649302----T:  9649502 	 St: c1337a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9649502----T:  9649702 	 St: c1337c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9649702----T:  9649902 	 St: c1341220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9649902----T:  9650102 	 St: c1342d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9650102----T:  9650302 	 St: c1339140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9650302----T:  9650502 	 St: c1344cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9650502----T:  9650702 	 St: c133b520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9650702----T:  9650902 	 St: c13437c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9650902----T:  9651102 	 St: c13482e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9651102----T:  9651302 	 St: c134c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9651302----T:  9651502 	 St: c134a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9651502----T:  9651702 	 St: c134d0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9651702----T:  9651902 	 St: c13511a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9651902----T:  9652102 	 St: c1354c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9652102----T:  9652302 	 St: c13596c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9652302----T:  9652502 	 St: c1358480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9652502----T:  9652702 	 St: c135be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9652702----T:  9652902 	 St: c1360a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9652902----T:  9653102 	 St: c1362500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9653102----T:  9653302 	 St: c13680e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9653302----T:  9653502 	 St: c136b620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9653502----T:  9653702 	 St: c136bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9653702----T:  9653902 	 St: c136de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9654741----T:  9654941 	 St: c0b6f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9654941----T:  9655141 	 St: c0b711a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9655141----T:  9655341 	 St: c0b75800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9655341----T:  9655541 	 St: c0b6f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9655541----T:  9655741 	 St: c0b74300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9655741----T:  9655941 	 St: c0b77820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9655941----T:  9656141 	 St: c0b7b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9656141----T:  9656341 	 St: c0b79d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9656341----T:  9656541 	 St: c0b88b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9656541----T:  9656741 	 St: c0b7de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9656741----T:  9656941 	 St: c0b814c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9656941----T:  9657141 	 St: c0b817a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9657141----T:  9657341 	 St: c0b895c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9657341----T:  9657541 	 St: c0b87d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9657541----T:  9657741 	 St: c0b8cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9657741----T:  9657941 	 St: c0b93a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9657941----T:  9658141 	 St: c0b91400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9658141----T:  9658341 	 St: c0b92800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9658341----T:  9658541 	 St: c0b95b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9658541----T:  9658741 	 St: c0b998e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9658741----T:  9658941 	 St: c0b96120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9658941----T:  9659141 	 St: c0b97200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9659141----T:  9659341 	 St: c0b9cec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9659341----T:  9659541 	 St: c0b9de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9659541----T:  9659741 	 St: c0b9ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9659741----T:  9659941 	 St: c136f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9659941----T:  9660141 	 St: c0ba04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9660141----T:  9660341 	 St: c0ba6c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9660341----T:  9660541 	 St: c0bab320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9660541----T:  9660741 	 St: c13711a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9660741----T:  9660941 	 St: c1375800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9660941----T:  9661141 	 St: c136f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9661141----T:  9661341 	 St: c1374300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9661341----T:  9661541 	 St: c1377820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9661541----T:  9661741 	 St: c137b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9661741----T:  9661941 	 St: c1379d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9661941----T:  9662141 	 St: c1388b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9662141----T:  9662341 	 St: c137de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9662341----T:  9662541 	 St: c13814c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9662541----T:  9662741 	 St: c13817a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9662741----T:  9662941 	 St: c13895c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9662941----T:  9663141 	 St: c1387d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9663141----T:  9663341 	 St: c138cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9663341----T:  9663541 	 St: c1393a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9663541----T:  9663741 	 St: c1391400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9663741----T:  9663941 	 St: c1392800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9663941----T:  9664141 	 St: c1395b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9664141----T:  9664341 	 St: c13998e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9664341----T:  9664541 	 St: c1396120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9664541----T:  9664741 	 St: c1397200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9664741----T:  9664941 	 St: c139cec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9664941----T:  9665141 	 St: c139de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9665141----T:  9665341 	 St: c139ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9665341----T:  9665541 	 St: c13a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9665541----T:  9665741 	 St: c13a6c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9665741----T:  9665941 	 St: c13ab320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9666774----T:  9666974 	 St: c0bb2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9666974----T:  9667174 	 St: c0bb7b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9667174----T:  9667374 	 St: c0bb6420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9667374----T:  9667574 	 St: c0bbafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9667574----T:  9667774 	 St: c0bb3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9667774----T:  9667974 	 St: c0bbb680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9667974----T:  9668174 	 St: c0bb55a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9668174----T:  9668374 	 St: c0bc0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9668374----T:  9668574 	 St: c0bc24a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9668574----T:  9668774 	 St: c0bba3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9668774----T:  9668974 	 St: c0bba8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9668974----T:  9669174 	 St: c0bba220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9669174----T:  9669374 	 St: c0bbc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9669374----T:  9669574 	 St: c0bc47e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9669574----T:  9669774 	 St: c0bc6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9669774----T:  9669974 	 St: c0bc3380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9669974----T:  9670174 	 St: c0bc5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9670174----T:  9670374 	 St: c0bcb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9670374----T:  9670574 	 St: c0bd2340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9670574----T:  9670774 	 St: c0bcdd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9670774----T:  9670974 	 St: c0bd53a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9670974----T:  9671174 	 St: c0bd3f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9671174----T:  9671374 	 St: c0bdb980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9671374----T:  9671574 	 St: c0bdef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9671574----T:  9671774 	 St: c13b2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9671774----T:  9671974 	 St: c0be2100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9671974----T:  9672174 	 St: c0be22e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9672174----T:  9672374 	 St: c0be3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9672374----T:  9672574 	 St: c0be0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9672574----T:  9672774 	 St: c0be0ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9672774----T:  9672974 	 St: c0be6100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9672974----T:  9673174 	 St: c0be9140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9673174----T:  9673374 	 St: c0be6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9673374----T:  9673574 	 St: c0be6340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9673574----T:  9673774 	 St: c0be6a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9673774----T:  9673974 	 St: c0beb2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9673974----T:  9674174 	 St: c0beba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9674174----T:  9674374 	 St: c0beb460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9674374----T:  9674574 	 St: c0bed9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9674574----T:  9674774 	 St: c13b7b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9674774----T:  9674974 	 St: c13b6420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9674974----T:  9675174 	 St: c13bafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9675174----T:  9675374 	 St: c13b3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9675374----T:  9675574 	 St: c13bb680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9675574----T:  9675774 	 St: c13b55a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9675774----T:  9675974 	 St: c13c0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9675974----T:  9676174 	 St: c13c24a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9676174----T:  9676374 	 St: c13ba3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9676374----T:  9676574 	 St: c13ba8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9676574----T:  9676774 	 St: c13ba220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9676774----T:  9676974 	 St: c13bc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9676974----T:  9677174 	 St: c13c47e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9677174----T:  9677374 	 St: c13c6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9677374----T:  9677574 	 St: c13c3380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9677574----T:  9677774 	 St: c13c5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9677774----T:  9677974 	 St: c13cb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9677974----T:  9678174 	 St: c13d2340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9678174----T:  9678374 	 St: c13cdd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9678374----T:  9678574 	 St: c13d53a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9678574----T:  9678774 	 St: c13d3f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9678774----T:  9678974 	 St: c13db980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9678974----T:  9679174 	 St: c13def00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9679174----T:  9679374 	 St: c13e2100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9679374----T:  9679574 	 St: c13e22e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9679574----T:  9679774 	 St: c13e3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9679774----T:  9679974 	 St: c13e0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9679974----T:  9680174 	 St: c13e0ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9680174----T:  9680374 	 St: c13e6100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9680374----T:  9680574 	 St: c13e9140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9680574----T:  9680774 	 St: c13e6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9680774----T:  9680974 	 St: c13e6340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9680974----T:  9681174 	 St: c13e6a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9681174----T:  9681374 	 St: c13eb2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9681374----T:  9681574 	 St: c13eba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9681574----T:  9681774 	 St: c13eb460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9681774----T:  9681974 	 St: c13ed9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9682655----T:  9682855 	 St: c0bf31a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9682855----T:  9683055 	 St: c0bee720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9683055----T:  9683255 	 St: c0bf35e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9683255----T:  9683455 	 St: c0bfdca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9683455----T:  9683655 	 St: c0bfcc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9683655----T:  9683855 	 St: c0bf9b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9683855----T:  9684055 	 St: c0bf3940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9684055----T:  9684255 	 St: c0bfe780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9684255----T:  9684455 	 St: c13f31a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9684455----T:  9684655 	 St: c13ee720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9684655----T:  9684855 	 St: c13f35e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9684855----T:  9685055 	 St: c13fdca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9685055----T:  9685255 	 St: c13fcc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9685255----T:  9685455 	 St: c13f9b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9685455----T:  9685655 	 St: c13f3940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9685655----T:  9685855 	 St: c13fe780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9909515----T:  9952613 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.100607)
F: 10174763----T: 10673682 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(336.879822)
F: 10183527----T: 10183727 	 St: c0602820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10183727----T: 10183927 	 St: c0600ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10183927----T: 10184127 	 St: c0605740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10184127----T: 10184327 	 St: c0605e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10184327----T: 10184527 	 St: c06039e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10184527----T: 10184727 	 St: c0605a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10184727----T: 10184927 	 St: c0606fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10184927----T: 10185127 	 St: c0605520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10185127----T: 10185327 	 St: c0608d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10185327----T: 10185527 	 St: c060a540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10185527----T: 10185727 	 St: c06091a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10185727----T: 10185927 	 St: c060b8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10185927----T: 10186127 	 St: c060cda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186127----T: 10186327 	 St: c060ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186327----T: 10186527 	 St: c060e4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186527----T: 10186727 	 St: c060f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186727----T: 10186927 	 St: c060e980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186927----T: 10187127 	 St: c060e1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187127----T: 10187327 	 St: c0612fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187327----T: 10187527 	 St: c0614840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187527----T: 10187727 	 St: c0615e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187727----T: 10187927 	 St: c0613c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187927----T: 10188127 	 St: c06166c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188127----T: 10188327 	 St: c061a100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188327----T: 10188527 	 St: c061b920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188527----T: 10188727 	 St: c061d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188727----T: 10188927 	 St: c061b7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188927----T: 10189127 	 St: c061da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189127----T: 10189327 	 St: c061ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189327----T: 10189527 	 St: c0620580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189527----T: 10189727 	 St: c0622f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10189727----T: 10189927 	 St: c06217e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189927----T: 10190127 	 St: c0624ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190127----T: 10190327 	 St: c0624600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190327----T: 10190527 	 St: c0624f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190527----T: 10190727 	 St: c0624900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190727----T: 10190927 	 St: c0623880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190927----T: 10191127 	 St: c06258e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191127----T: 10191327 	 St: c0627620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191327----T: 10191527 	 St: c0628e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191527----T: 10191727 	 St: c0629ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191727----T: 10191927 	 St: c06295a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191927----T: 10192127 	 St: c06298a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192127----T: 10192327 	 St: c062aa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192327----T: 10192527 	 St: c062cc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192527----T: 10192727 	 St: c062cd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192727----T: 10192927 	 St: c062be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192927----T: 10193127 	 St: c062c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193127----T: 10193327 	 St: c062e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193327----T: 10193527 	 St: c062e060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193527----T: 10193727 	 St: c062e720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193727----T: 10193927 	 St: c06310c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193927----T: 10194127 	 St: c06312c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194127----T: 10194327 	 St: c0632500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194327----T: 10194527 	 St: c0636460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194527----T: 10194727 	 St: c0635620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194727----T: 10194927 	 St: c0636e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194927----T: 10195127 	 St: c0637540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195127----T: 10195327 	 St: c0637e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195327----T: 10195527 	 St: c0639b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195527----T: 10195727 	 St: c063a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195727----T: 10195927 	 St: c06383a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10196858----T: 10197058 	 St: c063b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10197058----T: 10197258 	 St: c0640d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10197258----T: 10197458 	 St: c063d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10197458----T: 10197658 	 St: c0642fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10197658----T: 10197858 	 St: c0640260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10197858----T: 10198058 	 St: c06400a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10198058----T: 10198258 	 St: c063ec40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10198258----T: 10198458 	 St: c0642b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10198458----T: 10198658 	 St: c0643e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10198658----T: 10198858 	 St: c0643200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10198858----T: 10199058 	 St: c063bf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10199058----T: 10199258 	 St: c0645280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10199258----T: 10199458 	 St: c0643b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10199458----T: 10199658 	 St: c0644920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10199658----T: 10199858 	 St: c0650460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10199858----T: 10200058 	 St: c0645fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10200058----T: 10200258 	 St: c0647ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10200258----T: 10200458 	 St: c0644b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10200458----T: 10200658 	 St: c0647640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10200658----T: 10200858 	 St: c0647c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10200858----T: 10201058 	 St: c064aaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10201058----T: 10201258 	 St: c0646ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10201258----T: 10201458 	 St: c0648e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10201458----T: 10201658 	 St: c0649c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10201658----T: 10201858 	 St: c064ac80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10201858----T: 10202058 	 St: c064dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10202058----T: 10202258 	 St: c064fd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10202258----T: 10202458 	 St: c0651700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10202458----T: 10202658 	 St: c0652d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10202658----T: 10202858 	 St: c06553e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10202858----T: 10203058 	 St: c0654b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10203058----T: 10203258 	 St: c0656120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10203258----T: 10203458 	 St: c06568e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10203458----T: 10203658 	 St: c06572c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10203658----T: 10203858 	 St: c0659ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10203858----T: 10204058 	 St: c0659a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10204058----T: 10204258 	 St: c0660b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10204258----T: 10204458 	 St: c065c000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10204458----T: 10204658 	 St: c065c800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10204658----T: 10204858 	 St: c065cca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10204858----T: 10205058 	 St: c065fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10205058----T: 10205258 	 St: c065cc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10205258----T: 10205458 	 St: c065f4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10205458----T: 10205658 	 St: c06620a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10205658----T: 10205858 	 St: c066ec40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10205858----T: 10206058 	 St: c065f820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10206058----T: 10206258 	 St: c06631a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10206258----T: 10206458 	 St: c0662b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10206458----T: 10206658 	 St: c0663a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10206658----T: 10206858 	 St: c0664800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10206858----T: 10207058 	 St: c0666b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10207058----T: 10207258 	 St: c06699c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10207258----T: 10207458 	 St: c0667540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10207458----T: 10207658 	 St: c0665840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10207658----T: 10207858 	 St: c0665920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10207858----T: 10208058 	 St: c066be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10208058----T: 10208258 	 St: c066d1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10208258----T: 10208458 	 St: c066d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10208458----T: 10208658 	 St: c066d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10208658----T: 10208858 	 St: c066ed00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10208858----T: 10209058 	 St: c066c480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10209058----T: 10209258 	 St: c066b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10209258----T: 10209458 	 St: c0674040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10209458----T: 10209658 	 St: c0673b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10209658----T: 10209858 	 St: c06746a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10209858----T: 10210058 	 St: c0674740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10210058----T: 10210258 	 St: c0675760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10210258----T: 10210458 	 St: c0676840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10210458----T: 10210658 	 St: c0679d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10210658----T: 10210858 	 St: c067ac20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10210858----T: 10211058 	 St: c067b1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10211989----T: 10212189 	 St: c067cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10212189----T: 10212389 	 St: c067f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10212389----T: 10212589 	 St: c067fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10212589----T: 10212789 	 St: c06845e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10212789----T: 10212989 	 St: c0683f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10212989----T: 10213189 	 St: c0684ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10213189----T: 10213389 	 St: c0682980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10213389----T: 10213589 	 St: c0686840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10213589----T: 10213789 	 St: c068b680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10213789----T: 10213989 	 St: c068d6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10213989----T: 10214189 	 St: c068caa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10214189----T: 10214389 	 St: c068a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10214389----T: 10214589 	 St: c0689140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10214589----T: 10214789 	 St: c068e180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10214789----T: 10214989 	 St: c0691d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10214989----T: 10215189 	 St: c0691ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10215189----T: 10215389 	 St: c0694e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10215389----T: 10215589 	 St: c06966e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10215589----T: 10215789 	 St: c0696940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10215789----T: 10215989 	 St: c069abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10215989----T: 10216189 	 St: c069a720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10216189----T: 10216389 	 St: c069a440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10216389----T: 10216589 	 St: c06a1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10216589----T: 10216789 	 St: c069b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10216789----T: 10216989 	 St: c069ba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10216989----T: 10217189 	 St: c069cd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10217189----T: 10217389 	 St: c06a8840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10217389----T: 10217589 	 St: c06a0020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10217589----T: 10217789 	 St: c06a3040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10217789----T: 10217989 	 St: c06a2b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10217989----T: 10218189 	 St: c06a14c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218189----T: 10218389 	 St: c06a4d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218389----T: 10218589 	 St: c06a43c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218589----T: 10218789 	 St: c06a56e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218789----T: 10218989 	 St: c06a8260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218989----T: 10219189 	 St: c06a60a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219189----T: 10219389 	 St: c06a9ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219389----T: 10219589 	 St: c06a9ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219589----T: 10219789 	 St: c06a9180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219789----T: 10219989 	 St: c06ac400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219989----T: 10220189 	 St: c06ac800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220189----T: 10220389 	 St: c06a8c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220389----T: 10220589 	 St: c06ad5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220589----T: 10220789 	 St: c06ae700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220789----T: 10220989 	 St: c06ad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220989----T: 10221189 	 St: c06b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221189----T: 10221389 	 St: c06b1660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221389----T: 10221589 	 St: c06afe20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221589----T: 10221789 	 St: c06affc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221789----T: 10221989 	 St: c06b01c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221989----T: 10222189 	 St: c06b30c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222189----T: 10222389 	 St: c06b4c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222389----T: 10222589 	 St: c06b6400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222589----T: 10222789 	 St: c06b6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222789----T: 10222989 	 St: c06b7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222989----T: 10223189 	 St: c06b7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223189----T: 10223389 	 St: c06b73e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223389----T: 10223589 	 St: c06b9ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223589----T: 10223789 	 St: c06b8f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223789----T: 10223989 	 St: c06bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223989----T: 10224189 	 St: c06bc360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10224189----T: 10224389 	 St: c06bc900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10224389----T: 10224589 	 St: c06bdb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10224589----T: 10224789 	 St: c06bd6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225727----T: 10225927 	 St: c06beea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225927----T: 10226127 	 St: c06c3960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226127----T: 10226327 	 St: c06c0920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226327----T: 10226527 	 St: c06c4880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226527----T: 10226727 	 St: c06c5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226727----T: 10226927 	 St: c06c43e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226927----T: 10227127 	 St: c06c92c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227127----T: 10227327 	 St: c06bff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227327----T: 10227527 	 St: c06ca4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227527----T: 10227727 	 St: c06cebe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227727----T: 10227927 	 St: c06d15c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227927----T: 10228127 	 St: c06d0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228127----T: 10228327 	 St: c06d22c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228327----T: 10228527 	 St: c06d29c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228527----T: 10228727 	 St: c06d42a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228727----T: 10228927 	 St: c06d5160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228927----T: 10229127 	 St: c06da460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229127----T: 10229327 	 St: c06db400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229327----T: 10229527 	 St: c06dbf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229527----T: 10229727 	 St: c06dd180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229727----T: 10229927 	 St: c06dae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229927----T: 10230127 	 St: c06de280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230127----T: 10230327 	 St: c06dea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230327----T: 10230527 	 St: c06e1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230527----T: 10230727 	 St: c06eb7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230727----T: 10230927 	 St: c06e6040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230927----T: 10231127 	 St: c06e7e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10231127----T: 10231327 	 St: c06ee320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10231327----T: 10231527 	 St: c06ee400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10231527----T: 10231727 	 St: c06ea800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10231727----T: 10231927 	 St: c06ebdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10231927----T: 10232127 	 St: c06eec40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10232127----T: 10232327 	 St: c06f1b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10232327----T: 10232527 	 St: c06f2740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10232527----T: 10232727 	 St: c06f5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10232727----T: 10232927 	 St: c06f5d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10232927----T: 10233127 	 St: c06f66c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10233127----T: 10233327 	 St: c06f6ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10233327----T: 10233527 	 St: c06f7f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10233527----T: 10233727 	 St: c06f8f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10233727----T: 10233927 	 St: c06f84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10233927----T: 10234127 	 St: c06fc120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10234127----T: 10234327 	 St: c06fca00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10234327----T: 10234527 	 St: c06fc220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10234527----T: 10234727 	 St: c06fe0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10234727----T: 10234927 	 St: c06fe1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10234927----T: 10235127 	 St: c06fff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10236068----T: 10236268 	 St: c07027a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10236268----T: 10236468 	 St: c0701e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10236468----T: 10236668 	 St: c0704920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10236668----T: 10236868 	 St: c0705f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10236868----T: 10237068 	 St: c07082a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10237068----T: 10237268 	 St: c0703680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10237268----T: 10237468 	 St: c07090a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10237468----T: 10237668 	 St: c0701640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10237668----T: 10237868 	 St: c070a180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10237868----T: 10238068 	 St: c070d7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10238068----T: 10238268 	 St: c0710a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10238268----T: 10238468 	 St: c0710480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10238468----T: 10238668 	 St: c0713060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10238668----T: 10238868 	 St: c0712100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10238868----T: 10239068 	 St: c07120e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10239068----T: 10239268 	 St: c0715b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10239268----T: 10239468 	 St: c0715180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10239468----T: 10239668 	 St: c0713c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10239668----T: 10239868 	 St: c0716580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10239868----T: 10240068 	 St: c0711ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10240068----T: 10240268 	 St: c0719660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10240268----T: 10240468 	 St: c07170e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10240468----T: 10240668 	 St: c071ace0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10240668----T: 10240868 	 St: c071af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10240868----T: 10241068 	 St: c071ab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10241068----T: 10241268 	 St: c071e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10241268----T: 10241468 	 St: c07204a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10241468----T: 10241668 	 St: c0722520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10241668----T: 10241868 	 St: c0721140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10241868----T: 10242068 	 St: c0723820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10242068----T: 10242268 	 St: c0724840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10242268----T: 10242468 	 St: c0723220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10242468----T: 10242668 	 St: c0728820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10242668----T: 10242868 	 St: c0732e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10242868----T: 10243068 	 St: c0727b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10243068----T: 10243268 	 St: c0728d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10243268----T: 10243468 	 St: c072ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10243468----T: 10243668 	 St: c072b9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10243668----T: 10243868 	 St: c072c1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10243868----T: 10244068 	 St: c0731760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10244068----T: 10244268 	 St: c0730360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10244268----T: 10244468 	 St: c0734460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10244468----T: 10244668 	 St: c0732460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10244668----T: 10244868 	 St: c07321c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10244868----T: 10245068 	 St: c07360a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10245068----T: 10245268 	 St: c0737940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10245268----T: 10245468 	 St: c0737ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10245468----T: 10245668 	 St: c0737820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10245668----T: 10245868 	 St: c0738720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10245868----T: 10246068 	 St: c0738560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10246068----T: 10246268 	 St: c0739140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10246268----T: 10246468 	 St: c073a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10246468----T: 10246668 	 St: c073cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10246668----T: 10246868 	 St: c073b880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10246868----T: 10247068 	 St: c073fa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10247068----T: 10247268 	 St: c073ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10247268----T: 10247468 	 St: c0741040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10247468----T: 10247668 	 St: c0740fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10247668----T: 10247868 	 St: c0741760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10247868----T: 10248068 	 St: c07407c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10248068----T: 10248268 	 St: c0742280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249121----T: 10249321 	 St: c07445a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249321----T: 10249521 	 St: c074dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249521----T: 10249721 	 St: c074cde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249721----T: 10249921 	 St: c0743460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249921----T: 10250121 	 St: c0743f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250121----T: 10250321 	 St: c0744840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250321----T: 10250521 	 St: c0744940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250521----T: 10250721 	 St: c0748300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250721----T: 10250921 	 St: c074bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250921----T: 10251121 	 St: c0747de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251121----T: 10251321 	 St: c074ddc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251321----T: 10251521 	 St: c074dfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251521----T: 10251721 	 St: c0753580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251721----T: 10251921 	 St: c0752600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251921----T: 10252121 	 St: c07565a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252121----T: 10252321 	 St: c0756680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252321----T: 10252521 	 St: c07580a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252521----T: 10252721 	 St: c0756960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252721----T: 10252921 	 St: c0757160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252921----T: 10253121 	 St: c075aa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253121----T: 10253321 	 St: c075ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253321----T: 10253521 	 St: c075c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253521----T: 10253721 	 St: c075b1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253721----T: 10253921 	 St: c075c700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10253921----T: 10254121 	 St: c075e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254121----T: 10254321 	 St: c0760d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254321----T: 10254521 	 St: c075dd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254521----T: 10254721 	 St: c0769340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254721----T: 10254921 	 St: c0764920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254921----T: 10255121 	 St: c0764d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10255121----T: 10255321 	 St: c076fbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10255321----T: 10255521 	 St: c0769ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10255521----T: 10255721 	 St: c07681a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10255721----T: 10255921 	 St: c076ca00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10255921----T: 10256121 	 St: c076af80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10256121----T: 10256321 	 St: c076d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10256321----T: 10256521 	 St: c076c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10256521----T: 10256721 	 St: c0773560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10256721----T: 10256921 	 St: c0771d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10256921----T: 10257121 	 St: c0773420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10257121----T: 10257321 	 St: c0772ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10257321----T: 10257521 	 St: c07748a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10257521----T: 10257721 	 St: c0773200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10257721----T: 10257921 	 St: c07793c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10257921----T: 10258121 	 St: c0776ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10258121----T: 10258321 	 St: c0776fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10258321----T: 10258521 	 St: c077a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10258521----T: 10258721 	 St: c077a280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10258721----T: 10258921 	 St: c077c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10258921----T: 10259121 	 St: c077d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10259121----T: 10259321 	 St: c077dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10259321----T: 10259521 	 St: c077e7c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10259521----T: 10259721 	 St: c077f400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10260647----T: 10260847 	 St: c0781be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10260847----T: 10261047 	 St: c0781a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10261047----T: 10261247 	 St: c0782ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10261247----T: 10261447 	 St: c07902c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10261447----T: 10261647 	 St: c0782d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10261647----T: 10261847 	 St: c07873c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10261847----T: 10262047 	 St: c0780680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10262047----T: 10262247 	 St: c0783aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10262247----T: 10262447 	 St: c0785800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10262447----T: 10262647 	 St: c0786f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10262647----T: 10262847 	 St: c078b3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10262847----T: 10263047 	 St: c078c560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10263047----T: 10263247 	 St: c07968e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10263247----T: 10263447 	 St: c0790100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10263447----T: 10263647 	 St: c0797d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10263647----T: 10263847 	 St: c0798bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10263847----T: 10264047 	 St: c0798d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10264047----T: 10264247 	 St: c0799360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10264247----T: 10264447 	 St: c0795160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10264447----T: 10264647 	 St: c079d1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10264647----T: 10264847 	 St: c079cb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10264847----T: 10265047 	 St: c079e160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10265047----T: 10265247 	 St: c079e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10265247----T: 10265447 	 St: c07a0ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10265447----T: 10265647 	 St: c07a4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10265647----T: 10265847 	 St: c07af1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10265847----T: 10266047 	 St: c07a58c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10266047----T: 10266247 	 St: c07a4a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10266247----T: 10266447 	 St: c07a6420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10266447----T: 10266647 	 St: c07a7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10266647----T: 10266847 	 St: c07a7900 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10266847----T: 10267047 	 St: c07a96a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10267047----T: 10267247 	 St: c07adbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10267247----T: 10267447 	 St: c07ac320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10267447----T: 10267647 	 St: c07adce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10267647----T: 10267847 	 St: c07ae800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10267847----T: 10268047 	 St: c07abd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268047----T: 10268247 	 St: c07aeca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268247----T: 10268447 	 St: c07ac220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268447----T: 10268647 	 St: c07b3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268647----T: 10268847 	 St: c07b3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268847----T: 10269047 	 St: c07b4da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269047----T: 10269247 	 St: c07b7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269247----T: 10269447 	 St: c07b7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269447----T: 10269647 	 St: c07b88e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269647----T: 10269847 	 St: c07ba320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269847----T: 10270047 	 St: c07ba1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270047----T: 10270247 	 St: c07bb160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270247----T: 10270447 	 St: c07be520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270447----T: 10270647 	 St: c07be960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270647----T: 10270847 	 St: c07bf4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271719----T: 10271919 	 St: c07c7440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271919----T: 10272119 	 St: c07c51a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272119----T: 10272319 	 St: c07c4bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272319----T: 10272519 	 St: c07c2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272519----T: 10272719 	 St: c07c8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272719----T: 10272919 	 St: c07c9040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272919----T: 10273119 	 St: c07c5480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273119----T: 10273319 	 St: c07cb100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273319----T: 10273519 	 St: c07cd760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273519----T: 10273719 	 St: c07d7fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273719----T: 10273919 	 St: c07d0ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273919----T: 10274119 	 St: c07d1c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274119----T: 10274319 	 St: c07d3220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274319----T: 10274519 	 St: c07d2ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274519----T: 10274719 	 St: c07d4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274719----T: 10274919 	 St: c07d4c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274919----T: 10275119 	 St: c07d57c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275119----T: 10275319 	 St: c07d69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275319----T: 10275519 	 St: c07d6280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275519----T: 10275719 	 St: c07dba40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275719----T: 10275919 	 St: c07d97e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275919----T: 10276119 	 St: c07d9120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10276119----T: 10276319 	 St: c07dc7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10276319----T: 10276519 	 St: c07dc680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10276519----T: 10276719 	 St: c07d9d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10276719----T: 10276919 	 St: c07df280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10276919----T: 10277119 	 St: c07e27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10277119----T: 10277319 	 St: c07de180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10277319----T: 10277519 	 St: c07e19e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10277519----T: 10277719 	 St: c07e3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10277719----T: 10277919 	 St: c07e4e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10277919----T: 10278119 	 St: c07e4180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10278119----T: 10278319 	 St: c07e5160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10278319----T: 10278519 	 St: c07e6600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10278519----T: 10278719 	 St: c07e8be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10278719----T: 10278919 	 St: c07f7440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10278919----T: 10279119 	 St: c07ea260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10279119----T: 10279319 	 St: c07ea280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10279319----T: 10279519 	 St: c07ee200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10279519----T: 10279719 	 St: c07ec600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10279719----T: 10279919 	 St: c07edca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10279919----T: 10280119 	 St: c07f21c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10280119----T: 10280319 	 St: c07f3ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10280319----T: 10280519 	 St: c07f6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10280519----T: 10280719 	 St: c07f8400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10280719----T: 10280919 	 St: c07fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10280919----T: 10281119 	 St: c07fa980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10281119----T: 10281319 	 St: c07fe2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10281319----T: 10281519 	 St: c0800000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10281519----T: 10281719 	 St: c0800340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10281912----T: 10282112 	 St: c1000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10282112----T: 10282312 	 St: c1000340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10282654----T: 10282854 	 St: c0801460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10282854----T: 10283054 	 St: c0805ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10283054----T: 10283254 	 St: c08025c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10283254----T: 10283454 	 St: c0806420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10283454----T: 10283654 	 St: c0807a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10283654----T: 10283854 	 St: c0804c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10283854----T: 10284054 	 St: c0808ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10284054----T: 10284254 	 St: c080b1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10284254----T: 10284454 	 St: c08022e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10284454----T: 10284654 	 St: c080c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10284654----T: 10284854 	 St: c080a940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10284854----T: 10285054 	 St: c080cc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10285054----T: 10285254 	 St: c0807520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10285254----T: 10285454 	 St: c080b920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10285454----T: 10285654 	 St: c080be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10285654----T: 10285854 	 St: c08089e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10285854----T: 10286054 	 St: c08052a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10286054----T: 10286254 	 St: c080fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10286254----T: 10286454 	 St: c080fb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10286454----T: 10286654 	 St: c080ef80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10286654----T: 10286854 	 St: c08257a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10286854----T: 10287054 	 St: c0829640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287054----T: 10287254 	 St: c0821f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287254----T: 10287454 	 St: c08231c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287454----T: 10287654 	 St: c0823140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287654----T: 10287854 	 St: c0823060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287854----T: 10288054 	 St: c1001460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288054----T: 10288254 	 St: c0825d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288254----T: 10288454 	 St: c0822b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288454----T: 10288654 	 St: c08226e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288654----T: 10288854 	 St: c0822660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288854----T: 10289054 	 St: c0824c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289054----T: 10289254 	 St: c0827b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289254----T: 10289454 	 St: c0826620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289454----T: 10289654 	 St: c0829700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289654----T: 10289854 	 St: c0827720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289854----T: 10290054 	 St: c082a660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290054----T: 10290254 	 St: c082a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290254----T: 10290454 	 St: c082aec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290454----T: 10290654 	 St: c082d5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290654----T: 10290854 	 St: c082d720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290854----T: 10291054 	 St: c082b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291054----T: 10291254 	 St: c082de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291254----T: 10291454 	 St: c082e400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291454----T: 10291654 	 St: c1005ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291654----T: 10291854 	 St: c10025c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291854----T: 10292054 	 St: c1006420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292054----T: 10292254 	 St: c1007a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292254----T: 10292454 	 St: c1004c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292454----T: 10292654 	 St: c1008ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292654----T: 10292854 	 St: c100b1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292854----T: 10293054 	 St: c10022e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293054----T: 10293254 	 St: c100c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293254----T: 10293454 	 St: c100a940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293454----T: 10293654 	 St: c100cc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293654----T: 10293854 	 St: c1007520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293854----T: 10294054 	 St: c100b920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294054----T: 10294254 	 St: c100be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294254----T: 10294454 	 St: c10089e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294454----T: 10294654 	 St: c10052a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294654----T: 10294854 	 St: c100fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294854----T: 10295054 	 St: c100fb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295054----T: 10295254 	 St: c100ef80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295254----T: 10295454 	 St: c10257a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295454----T: 10295654 	 St: c1029640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295654----T: 10295854 	 St: c1021f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295854----T: 10296054 	 St: c10231c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296054----T: 10296254 	 St: c1023140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296254----T: 10296454 	 St: c1023060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296454----T: 10296654 	 St: c1025d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296654----T: 10296854 	 St: c1022b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296854----T: 10297054 	 St: c10226e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297054----T: 10297254 	 St: c1022660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297254----T: 10297454 	 St: c1024c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297454----T: 10297654 	 St: c1027b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297654----T: 10297854 	 St: c1026620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297854----T: 10298054 	 St: c1029700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298054----T: 10298254 	 St: c1027720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298254----T: 10298454 	 St: c102a660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298454----T: 10298654 	 St: c102a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298654----T: 10298854 	 St: c102aec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298854----T: 10299054 	 St: c102d5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299054----T: 10299254 	 St: c102d720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299254----T: 10299454 	 St: c102b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299454----T: 10299654 	 St: c102de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299654----T: 10299854 	 St: c102e400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10301026----T: 10301226 	 St: c0850480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10301226----T: 10301426 	 St: c0851260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10301426----T: 10301626 	 St: c0850760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10301626----T: 10301826 	 St: c08517e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10301826----T: 10302026 	 St: c08588e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10302026----T: 10302226 	 St: c0855980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10302226----T: 10302426 	 St: c0856900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10302426----T: 10302626 	 St: c0854120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10302626----T: 10302826 	 St: c0858ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10302826----T: 10303026 	 St: c085c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10303026----T: 10303226 	 St: c085bf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10303226----T: 10303426 	 St: c085ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10303426----T: 10303626 	 St: c085eda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10303626----T: 10303826 	 St: c085ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10303826----T: 10304026 	 St: c0860b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10304026----T: 10304226 	 St: c08636a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10304226----T: 10304426 	 St: c0867f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10304426----T: 10304626 	 St: c08645e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10304626----T: 10304826 	 St: c086cbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10304826----T: 10305026 	 St: c086aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10305026----T: 10305226 	 St: c0866ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10305226----T: 10305426 	 St: c086c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10305426----T: 10305626 	 St: c0869460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10305626----T: 10305826 	 St: c0868e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10305826----T: 10306026 	 St: c086a0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10306026----T: 10306226 	 St: c0868c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10306226----T: 10306426 	 St: c086aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10306426----T: 10306626 	 St: c086c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10306626----T: 10306826 	 St: c086b6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10306826----T: 10307026 	 St: c086ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10307026----T: 10307226 	 St: c086fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10307226----T: 10307426 	 St: c086f6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10307426----T: 10307626 	 St: c086fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10307626----T: 10307826 	 St: c1050480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10307826----T: 10308026 	 St: c0880160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10308026----T: 10308226 	 St: c0880ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10308226----T: 10308426 	 St: c0881420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10308426----T: 10308626 	 St: c08830c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10308626----T: 10308826 	 St: c0881ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10308826----T: 10309026 	 St: c1051260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309026----T: 10309226 	 St: c0884880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309226----T: 10309426 	 St: c08877c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309426----T: 10309626 	 St: c0884ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309626----T: 10309826 	 St: c0887aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309826----T: 10310026 	 St: c0887ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310026----T: 10310226 	 St: c08890c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310226----T: 10310426 	 St: c0889c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310426----T: 10310626 	 St: c088a180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310626----T: 10310826 	 St: c1050760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310826----T: 10311026 	 St: c10517e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10311026----T: 10311226 	 St: c10588e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10311226----T: 10311426 	 St: c1055980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10311426----T: 10311626 	 St: c1056900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10311626----T: 10311826 	 St: c1054120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10311826----T: 10312026 	 St: c1058ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10312026----T: 10312226 	 St: c105c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10312226----T: 10312426 	 St: c105bf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10312426----T: 10312626 	 St: c105ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10312626----T: 10312826 	 St: c105eda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10312826----T: 10313026 	 St: c105ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10313026----T: 10313226 	 St: c1060b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10313226----T: 10313426 	 St: c10636a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10313426----T: 10313626 	 St: c1067f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10313626----T: 10313826 	 St: c10645e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10313826----T: 10314026 	 St: c106cbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10314026----T: 10314226 	 St: c106aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10314226----T: 10314426 	 St: c1066ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10314426----T: 10314626 	 St: c106c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10314626----T: 10314826 	 St: c1069460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10314826----T: 10315026 	 St: c1068e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10315026----T: 10315226 	 St: c106a0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10315226----T: 10315426 	 St: c1068c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10315426----T: 10315626 	 St: c106aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10315626----T: 10315826 	 St: c106c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10315826----T: 10316026 	 St: c106b6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10316026----T: 10316226 	 St: c106ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10316226----T: 10316426 	 St: c106fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10316426----T: 10316626 	 St: c106f6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10316626----T: 10316826 	 St: c106fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10316826----T: 10317026 	 St: c1080160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10317026----T: 10317226 	 St: c1080ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10317226----T: 10317426 	 St: c1081420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10317426----T: 10317626 	 St: c10830c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10317626----T: 10317826 	 St: c1081ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10317826----T: 10318026 	 St: c1084880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10318026----T: 10318226 	 St: c10877c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10318226----T: 10318426 	 St: c1084ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10318426----T: 10318626 	 St: c1087aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10318626----T: 10318826 	 St: c1087ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10318826----T: 10319026 	 St: c10890c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10319026----T: 10319226 	 St: c1089c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10319226----T: 10319426 	 St: c108a180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10320362----T: 10320562 	 St: c088e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10320562----T: 10320762 	 St: c088dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10320762----T: 10320962 	 St: c088f740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10320962----T: 10321162 	 St: c0893140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10321162----T: 10321362 	 St: c08900a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10321362----T: 10321562 	 St: c08941c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10321562----T: 10321762 	 St: c08943e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10321762----T: 10321962 	 St: c088d400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10321962----T: 10322162 	 St: c088f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10322162----T: 10322362 	 St: c0896da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10322362----T: 10322562 	 St: c0897f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10322562----T: 10322762 	 St: c0890820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10322762----T: 10322962 	 St: c08972c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10322962----T: 10323162 	 St: c0898c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10323162----T: 10323362 	 St: c089dd00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10323362----T: 10323562 	 St: c089ab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10323562----T: 10323762 	 St: c089aea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10323762----T: 10323962 	 St: c089a480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10323962----T: 10324162 	 St: c089b7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10324162----T: 10324362 	 St: c089a160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10324362----T: 10324562 	 St: c089a8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10324562----T: 10324762 	 St: c089d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10324762----T: 10324962 	 St: c089d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10324962----T: 10325162 	 St: c089bf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10325162----T: 10325362 	 St: c089fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10325362----T: 10325562 	 St: c089f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10325562----T: 10325762 	 St: c08a0f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10325762----T: 10325962 	 St: c08a28c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10325962----T: 10326162 	 St: c08a3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10326162----T: 10326362 	 St: c08a33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10326362----T: 10326562 	 St: c08a56e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10326562----T: 10326762 	 St: c08a8100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10326762----T: 10326962 	 St: c08a9140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10326962----T: 10327162 	 St: c08abb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10327162----T: 10327362 	 St: c08abd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10327362----T: 10327562 	 St: c08ab0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10327562----T: 10327762 	 St: c08ae840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10327762----T: 10327962 	 St: c08ac320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10327962----T: 10328162 	 St: c08ad860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10328162----T: 10328362 	 St: c08b0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10328362----T: 10328562 	 St: c08b0a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10328562----T: 10328762 	 St: c08b1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10328762----T: 10328962 	 St: c08b2860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10328962----T: 10329162 	 St: c08b4ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10329162----T: 10329362 	 St: c08b9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10329362----T: 10329562 	 St: c08bc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10329562----T: 10329762 	 St: c108e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10329762----T: 10329962 	 St: c08bd300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10329962----T: 10330162 	 St: c08be140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10330162----T: 10330362 	 St: c08c2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10330362----T: 10330562 	 St: c08c4800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10330562----T: 10330762 	 St: c08c40a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10330762----T: 10330962 	 St: c08c46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10330962----T: 10331162 	 St: c08c51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10331162----T: 10331362 	 St: c08c4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10331362----T: 10331562 	 St: c08c67a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10331562----T: 10331762 	 St: c08c5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10331762----T: 10331962 	 St: c08c6500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10331962----T: 10332162 	 St: c08c7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10332162----T: 10332362 	 St: c08c7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10332362----T: 10332562 	 St: c08c70c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10332562----T: 10332762 	 St: c108dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10332762----T: 10332962 	 St: c08ca6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10332962----T: 10333162 	 St: c08ca700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10333162----T: 10333362 	 St: c08ca7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10333362----T: 10333562 	 St: c08ce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10333562----T: 10333762 	 St: c108f740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10333762----T: 10333962 	 St: c1093140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10333962----T: 10334162 	 St: c10900a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10334162----T: 10334362 	 St: c10941c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10334362----T: 10334562 	 St: c10943e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10334562----T: 10334762 	 St: c108d400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10334762----T: 10334962 	 St: c108f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10334962----T: 10335162 	 St: c1096da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10335162----T: 10335362 	 St: c1097f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10335362----T: 10335562 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10335562----T: 10335762 	 St: c10972c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10335762----T: 10335962 	 St: c1098c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10335962----T: 10336162 	 St: c109dd00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10336162----T: 10336362 	 St: c109ab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10336362----T: 10336562 	 St: c109aea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10336562----T: 10336762 	 St: c109a480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10336762----T: 10336962 	 St: c109b7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10336962----T: 10337162 	 St: c109a160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10337162----T: 10337362 	 St: c109a8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10337362----T: 10337562 	 St: c109d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10337562----T: 10337762 	 St: c109d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10337762----T: 10337962 	 St: c109bf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10337962----T: 10338162 	 St: c109fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10338162----T: 10338362 	 St: c109f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10338362----T: 10338562 	 St: c10a0f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10338562----T: 10338762 	 St: c10a28c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10338762----T: 10338962 	 St: c10a3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10338962----T: 10339162 	 St: c10a33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10339162----T: 10339362 	 St: c10a56e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10339362----T: 10339562 	 St: c10a8100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10339562----T: 10339762 	 St: c10a9140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10339762----T: 10339962 	 St: c10abb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10339962----T: 10340162 	 St: c10abd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10340162----T: 10340362 	 St: c10ab0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10340362----T: 10340562 	 St: c10ae840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10340562----T: 10340762 	 St: c10ac320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10340762----T: 10340962 	 St: c10ad860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10340962----T: 10341162 	 St: c10b0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10341162----T: 10341362 	 St: c10b0a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10341362----T: 10341562 	 St: c10b1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10341562----T: 10341762 	 St: c10b2860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10341762----T: 10341962 	 St: c10b4ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10341962----T: 10342162 	 St: c10b9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10342162----T: 10342362 	 St: c10bc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10342362----T: 10342562 	 St: c10bd300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10342562----T: 10342762 	 St: c10be140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10342762----T: 10342962 	 St: c10c2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10342962----T: 10343162 	 St: c10c4800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10343162----T: 10343362 	 St: c10c40a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10343362----T: 10343562 	 St: c10c46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10343562----T: 10343762 	 St: c10c51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10343762----T: 10343962 	 St: c10c4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10343962----T: 10344162 	 St: c10c67a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10344162----T: 10344362 	 St: c10c5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10344362----T: 10344562 	 St: c10c6500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10344562----T: 10344762 	 St: c10c7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10344762----T: 10344962 	 St: c10c7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10344962----T: 10345162 	 St: c10c70c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10345162----T: 10345362 	 St: c10ca6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10345362----T: 10345562 	 St: c10ca700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10345562----T: 10345762 	 St: c10ca7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10345762----T: 10345962 	 St: c10ce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10346905----T: 10347105 	 St: c08d20a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10347105----T: 10347305 	 St: c08d13c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10347305----T: 10347505 	 St: c08d1d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10347505----T: 10347705 	 St: c08d44c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10347705----T: 10347905 	 St: c08d54a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10347905----T: 10348105 	 St: c08cfce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10348105----T: 10348305 	 St: c08d80c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10348305----T: 10348505 	 St: c08da260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10348505----T: 10348705 	 St: c08d1a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10348705----T: 10348905 	 St: c08deac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10348905----T: 10349105 	 St: c08d99e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10349105----T: 10349305 	 St: c08dc660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10349305----T: 10349505 	 St: c08d6ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10349505----T: 10349705 	 St: c08e0c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10349705----T: 10349905 	 St: c08e1120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10349905----T: 10350105 	 St: c08e1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10350105----T: 10350305 	 St: c08e2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10350305----T: 10350505 	 St: c08e5fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10350505----T: 10350705 	 St: c08e6820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10350705----T: 10350905 	 St: c08e49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10350905----T: 10351105 	 St: c08ea380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10351105----T: 10351305 	 St: c08ecc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10351305----T: 10351505 	 St: c08ebbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10351505----T: 10351705 	 St: c08ee3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10351705----T: 10351905 	 St: c08efae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10351905----T: 10352105 	 St: c08eea80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10352105----T: 10352305 	 St: c08ef140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10352305----T: 10352505 	 St: c10d20a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10352505----T: 10352705 	 St: c09035e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10352705----T: 10352905 	 St: c0901520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10352905----T: 10353105 	 St: c0901fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10353105----T: 10353305 	 St: c0905b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10353305----T: 10353505 	 St: c0907800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10353505----T: 10353705 	 St: c0907660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10353705----T: 10353905 	 St: c09072e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10353905----T: 10354105 	 St: c090d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10354105----T: 10354305 	 St: c0908000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10354305----T: 10354505 	 St: c0907f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10354505----T: 10354705 	 St: c09099a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10354705----T: 10354905 	 St: c0909de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10354905----T: 10355105 	 St: c090a800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10355105----T: 10355305 	 St: c10d13c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10355305----T: 10355505 	 St: c090cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10355505----T: 10355705 	 St: c090c9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10355705----T: 10355905 	 St: c090c700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10355905----T: 10356105 	 St: c090db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10356105----T: 10356305 	 St: c090d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10356305----T: 10356505 	 St: c090e400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10356505----T: 10356705 	 St: c090e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10356705----T: 10356905 	 St: c090ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10356905----T: 10357105 	 St: c10d1d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10357105----T: 10357305 	 St: c10d44c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10357305----T: 10357505 	 St: c10d54a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10357505----T: 10357705 	 St: c10cfce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10357705----T: 10357905 	 St: c10d80c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10357905----T: 10358105 	 St: c10da260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10358105----T: 10358305 	 St: c10d1a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10358305----T: 10358505 	 St: c10deac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10358505----T: 10358705 	 St: c10d99e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10358705----T: 10358905 	 St: c10dc660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10358905----T: 10359105 	 St: c10d6ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10359105----T: 10359305 	 St: c10e0c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10359305----T: 10359505 	 St: c10e1120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10359505----T: 10359705 	 St: c10e1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10359705----T: 10359905 	 St: c10e2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10359905----T: 10360105 	 St: c10e5fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10360105----T: 10360305 	 St: c10e6820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10360305----T: 10360505 	 St: c10e49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10360505----T: 10360705 	 St: c10ea380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10360705----T: 10360905 	 St: c10ecc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10360905----T: 10361105 	 St: c10ebbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10361105----T: 10361305 	 St: c10ee3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10361305----T: 10361505 	 St: c10efae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10361505----T: 10361705 	 St: c10eea80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10361705----T: 10361905 	 St: c10ef140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10361905----T: 10362105 	 St: c11035e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10362105----T: 10362305 	 St: c1101520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10362305----T: 10362505 	 St: c1101fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10362505----T: 10362705 	 St: c1105b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10362705----T: 10362905 	 St: c1107800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10362905----T: 10363105 	 St: c1107660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10363105----T: 10363305 	 St: c11072e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10363305----T: 10363505 	 St: c110d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10363505----T: 10363705 	 St: c1108000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10363705----T: 10363905 	 St: c1107f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10363905----T: 10364105 	 St: c11099a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10364105----T: 10364305 	 St: c1109de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10364305----T: 10364505 	 St: c110a800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10364505----T: 10364705 	 St: c110cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10364705----T: 10364905 	 St: c110c9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10364905----T: 10365105 	 St: c110c700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10365105----T: 10365305 	 St: c110db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10365305----T: 10365505 	 St: c110d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10365505----T: 10365705 	 St: c110e400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10365705----T: 10365905 	 St: c110e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10365905----T: 10366105 	 St: c110ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10367148----T: 10367348 	 St: c0922300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10367348----T: 10367548 	 St: c0921d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10367548----T: 10367748 	 St: c0922fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10367748----T: 10367948 	 St: c09235e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10367948----T: 10368148 	 St: c0923a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10368148----T: 10368348 	 St: c0922e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10368348----T: 10368548 	 St: c09253a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10368548----T: 10368748 	 St: c0927680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10368748----T: 10368948 	 St: c092b4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10368948----T: 10369148 	 St: c09262c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10369148----T: 10369348 	 St: c09292a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10369348----T: 10369548 	 St: c092bec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10369548----T: 10369748 	 St: c0927d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10369748----T: 10369948 	 St: c0928f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10369948----T: 10370148 	 St: c0928ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10370148----T: 10370348 	 St: c092af60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10370348----T: 10370548 	 St: c092afe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10370548----T: 10370748 	 St: c09226e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10370748----T: 10370948 	 St: c092d280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10370948----T: 10371148 	 St: c092da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10371148----T: 10371348 	 St: c092ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10371348----T: 10371548 	 St: c0930d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10371548----T: 10371748 	 St: c092fda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10371748----T: 10371948 	 St: c09311e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10371948----T: 10372148 	 St: c0931120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10372148----T: 10372348 	 St: c09358a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10372348----T: 10372548 	 St: c0934260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10372548----T: 10372748 	 St: c0933b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10372748----T: 10372948 	 St: c0938ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10372948----T: 10373148 	 St: c093d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10373148----T: 10373348 	 St: c0938000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10373348----T: 10373548 	 St: c093a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10373548----T: 10373748 	 St: c093b160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10373748----T: 10373948 	 St: c0939dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10373948----T: 10374148 	 St: c093c240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10374148----T: 10374348 	 St: c093e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10374348----T: 10374548 	 St: c0941e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10374548----T: 10374748 	 St: c093fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10374748----T: 10374948 	 St: c093e600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10374948----T: 10375148 	 St: c093e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10375148----T: 10375348 	 St: c0946b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10375348----T: 10375548 	 St: c094c520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10375548----T: 10375748 	 St: c0947720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10375748----T: 10375948 	 St: c0948700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10375948----T: 10376148 	 St: c1122300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10376148----T: 10376348 	 St: c0948980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10376348----T: 10376548 	 St: c0947da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10376548----T: 10376748 	 St: c0948b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10376748----T: 10376948 	 St: c0949cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10376948----T: 10377148 	 St: c0948f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10377148----T: 10377348 	 St: c0948be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10377348----T: 10377548 	 St: c0950940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10377548----T: 10377748 	 St: c094d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10377748----T: 10377948 	 St: c094d300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10377948----T: 10378148 	 St: c094e1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10378148----T: 10378348 	 St: c094e4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10378348----T: 10378548 	 St: c094f540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10378548----T: 10378748 	 St: c094ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10378748----T: 10378948 	 St: c0955660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10378948----T: 10379148 	 St: c094fae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10379148----T: 10379348 	 St: c0951380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10379348----T: 10379548 	 St: c0952080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10379548----T: 10379748 	 St: c0953200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10379748----T: 10379948 	 St: c0954b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10379948----T: 10380148 	 St: c1121d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10380148----T: 10380348 	 St: c0957ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10380348----T: 10380548 	 St: c0956a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10380548----T: 10380748 	 St: c09592e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10380748----T: 10380948 	 St: c0959dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10380948----T: 10381148 	 St: c095af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10381148----T: 10381348 	 St: c095c120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10381348----T: 10381548 	 St: c095cb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10381548----T: 10381748 	 St: c095cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10381748----T: 10381948 	 St: c1122fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10381948----T: 10382148 	 St: c11235e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10382148----T: 10382348 	 St: c1123a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10382348----T: 10382548 	 St: c1122e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10382548----T: 10382748 	 St: c11253a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10382748----T: 10382948 	 St: c1127680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10382948----T: 10383148 	 St: c112b4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10383148----T: 10383348 	 St: c11262c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10383348----T: 10383548 	 St: c11292a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10383548----T: 10383748 	 St: c112bec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10383748----T: 10383948 	 St: c1127d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10383948----T: 10384148 	 St: c1128f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10384148----T: 10384348 	 St: c1128ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10384348----T: 10384548 	 St: c112af60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10384548----T: 10384748 	 St: c112afe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10384748----T: 10384948 	 St: c11226e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10384948----T: 10385148 	 St: c112d280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10385148----T: 10385348 	 St: c112da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10385348----T: 10385548 	 St: c112ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10385548----T: 10385748 	 St: c1130d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10385748----T: 10385948 	 St: c112fda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10385948----T: 10386148 	 St: c11311e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10386148----T: 10386348 	 St: c1131120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10386348----T: 10386548 	 St: c11358a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10386548----T: 10386748 	 St: c1134260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10386748----T: 10386948 	 St: c1133b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10386948----T: 10387148 	 St: c1138ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10387148----T: 10387348 	 St: c113d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10387348----T: 10387548 	 St: c1138000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10387548----T: 10387748 	 St: c113a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10387748----T: 10387948 	 St: c113b160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10387948----T: 10388148 	 St: c1139dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10388148----T: 10388348 	 St: c113c240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10388348----T: 10388548 	 St: c113e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10388548----T: 10388748 	 St: c1141e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10388748----T: 10388948 	 St: c113fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10388948----T: 10389148 	 St: c113e600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10389148----T: 10389348 	 St: c113e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10389348----T: 10389548 	 St: c1146b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10389548----T: 10389748 	 St: c114c520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10389748----T: 10389948 	 St: c1147720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10389948----T: 10390148 	 St: c1148700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10390148----T: 10390348 	 St: c1148980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10390348----T: 10390548 	 St: c1147da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10390548----T: 10390748 	 St: c1148b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10390748----T: 10390948 	 St: c1149cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10390948----T: 10391148 	 St: c1148f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10391148----T: 10391348 	 St: c1148be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10391348----T: 10391548 	 St: c1150940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10391548----T: 10391748 	 St: c114d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10391748----T: 10391948 	 St: c114d300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10391948----T: 10392148 	 St: c114e1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10392148----T: 10392348 	 St: c114e4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10392348----T: 10392548 	 St: c114f540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10392548----T: 10392748 	 St: c114ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10392748----T: 10392948 	 St: c1155660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10392948----T: 10393148 	 St: c114fae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10393148----T: 10393348 	 St: c1151380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10393348----T: 10393548 	 St: c1152080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10393548----T: 10393748 	 St: c1153200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10393748----T: 10393948 	 St: c1154b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10393948----T: 10394148 	 St: c1157ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10394148----T: 10394348 	 St: c1156a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10394348----T: 10394548 	 St: c11592e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10394548----T: 10394748 	 St: c1159dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10394748----T: 10394948 	 St: c115af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10394948----T: 10395148 	 St: c115c120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10395148----T: 10395348 	 St: c115cb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10395348----T: 10395548 	 St: c115cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10396381----T: 10396581 	 St: c095db80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10396581----T: 10396781 	 St: c095de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10396781----T: 10396981 	 St: c095f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10396981----T: 10397181 	 St: c0963280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10397181----T: 10397381 	 St: c0961c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10397381----T: 10397581 	 St: c0963160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10397581----T: 10397781 	 St: c09656c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10397781----T: 10397981 	 St: c0960c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10397981----T: 10398181 	 St: c096a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10398181----T: 10398381 	 St: c096c500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10398381----T: 10398581 	 St: c0969d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10398581----T: 10398781 	 St: c0965900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10398781----T: 10398981 	 St: c096d140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10398981----T: 10399181 	 St: c096f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10399181----T: 10399381 	 St: c0970940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10399381----T: 10399581 	 St: c09679a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10399581----T: 10399781 	 St: c0971700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10399781----T: 10399981 	 St: c0971640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10399981----T: 10400181 	 St: c0973480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10400181----T: 10400381 	 St: c0976960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10400381----T: 10400581 	 St: c0972a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10400581----T: 10400781 	 St: c0978520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10400781----T: 10400981 	 St: c097c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10400981----T: 10401181 	 St: c097d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10401181----T: 10401381 	 St: c097ec40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10401381----T: 10401581 	 St: c097e6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10401581----T: 10401781 	 St: c097f0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10401781----T: 10401981 	 St: c097ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10401981----T: 10402181 	 St: c115db80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10402181----T: 10402381 	 St: c115de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10402381----T: 10402581 	 St: c11803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10402581----T: 10402781 	 St: c1181560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10402781----T: 10402981 	 St: c1181080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10402981----T: 10403181 	 St: c1181740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10403181----T: 10403381 	 St: c1181940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10403381----T: 10403581 	 St: c118dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10403581----T: 10403781 	 St: c115f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10403781----T: 10403981 	 St: c1184c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10403981----T: 10404181 	 St: c1185b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10404181----T: 10404381 	 St: c11851c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10404381----T: 10404581 	 St: c11858e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10404581----T: 10404781 	 St: c1187ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10404781----T: 10404981 	 St: c11855e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10404981----T: 10405181 	 St: c118bae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10405181----T: 10405381 	 St: c118d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10405381----T: 10405581 	 St: c118d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10405581----T: 10405781 	 St: c1163280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10405781----T: 10405981 	 St: c1161c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10405981----T: 10406181 	 St: c1163160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10406181----T: 10406381 	 St: c11656c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10406381----T: 10406581 	 St: c1160c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10406581----T: 10406781 	 St: c116a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10406781----T: 10406981 	 St: c116c500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10406981----T: 10407181 	 St: c1169d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10407181----T: 10407381 	 St: c1165900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10407381----T: 10407581 	 St: c116d140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10407581----T: 10407781 	 St: c116f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10407781----T: 10407981 	 St: c1170940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10407981----T: 10408181 	 St: c11679a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10408181----T: 10408381 	 St: c1171700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10408381----T: 10408581 	 St: c1171640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10408581----T: 10408781 	 St: c1173480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10408781----T: 10408981 	 St: c1176960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10408981----T: 10409181 	 St: c1172a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10409181----T: 10409381 	 St: c1178520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10409381----T: 10409581 	 St: c117c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10409581----T: 10409781 	 St: c117d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10409781----T: 10409981 	 St: c117ec40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10409981----T: 10410181 	 St: c117e6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10410181----T: 10410381 	 St: c117f0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10410381----T: 10410581 	 St: c117ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10412035----T: 10412235 	 St: c09c09a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10412235----T: 10412435 	 St: c09c0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10412435----T: 10412635 	 St: c09c0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10412635----T: 10412835 	 St: c09c4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10412835----T: 10413035 	 St: c11b0740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10413035----T: 10413235 	 St: c09c2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10413235----T: 10413435 	 St: c09c3920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10413435----T: 10413635 	 St: c11b1480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10413635----T: 10413835 	 St: c11b1800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10413835----T: 10414035 	 St: c11b1cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10414035----T: 10414235 	 St: c11b48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10414235----T: 10414435 	 St: c11b29e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10414435----T: 10414635 	 St: c09ca840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10414635----T: 10414835 	 St: c09ca0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10414835----T: 10415035 	 St: c11b1260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10415035----T: 10415235 	 St: c09c9e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10415235----T: 10415435 	 St: c09ce8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10415435----T: 10415635 	 St: c09c7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10415635----T: 10415835 	 St: c11b2080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10415835----T: 10416035 	 St: c09c9200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10416035----T: 10416235 	 St: c09d0a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10416235----T: 10416435 	 St: c09d0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10416435----T: 10416635 	 St: c11b59e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10416635----T: 10416835 	 St: c09d1700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10416835----T: 10417035 	 St: c11b9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10417035----T: 10417235 	 St: c09d13a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10417235----T: 10417435 	 St: c11b3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10417435----T: 10417635 	 St: c09d1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10417635----T: 10417835 	 St: c11ba460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10417835----T: 10418035 	 St: c09d1f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10418035----T: 10418235 	 St: c09d2f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10418235----T: 10418435 	 St: c09d3e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10418435----T: 10418635 	 St: c09d4fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10418635----T: 10418835 	 St: c11b7280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10418835----T: 10419035 	 St: c09d7040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10419035----T: 10419235 	 St: c09d8780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10419235----T: 10419435 	 St: c11b8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10419435----T: 10419635 	 St: c11bc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10419635----T: 10419835 	 St: c09d90a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10419835----T: 10420035 	 St: c09d8a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10420035----T: 10420235 	 St: c11bdce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10420235----T: 10420435 	 St: c11bd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10420435----T: 10420635 	 St: c11bdfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10420635----T: 10420835 	 St: c11b9ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10420835----T: 10421035 	 St: c11be1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10421035----T: 10421235 	 St: c11be8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10421235----T: 10421435 	 St: c09dc9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10421435----T: 10421635 	 St: c09dd480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10421635----T: 10421835 	 St: c09dfaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10421835----T: 10422035 	 St: c09df580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10422035----T: 10422235 	 St: c09e1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10422235----T: 10422435 	 St: c09dfe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10422435----T: 10422635 	 St: c09e1480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10422635----T: 10422835 	 St: c09e18a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10422835----T: 10423035 	 St: c09e2e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10423035----T: 10423235 	 St: c09e2a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10423235----T: 10423435 	 St: c09e3980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10423435----T: 10423635 	 St: c09e4ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10423635----T: 10423835 	 St: c09e5340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10423835----T: 10424035 	 St: c09e8780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10424035----T: 10424235 	 St: c09e8400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10424235----T: 10424435 	 St: c09e5e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10424435----T: 10424635 	 St: c09e8a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10424635----T: 10424835 	 St: c09e8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10424835----T: 10425035 	 St: c09e90a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10425035----T: 10425235 	 St: c09eb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10425235----T: 10425435 	 St: c09ed440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10425435----T: 10425635 	 St: c11c09a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10425635----T: 10425835 	 St: c09edb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10425835----T: 10426035 	 St: c09ef880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10426035----T: 10426235 	 St: c09ef740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10426235----T: 10426435 	 St: c09f2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10426435----T: 10426635 	 St: c09f9520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10426635----T: 10426835 	 St: c09f1b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10426835----T: 10427035 	 St: c09f23e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10427035----T: 10427235 	 St: c09f43a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10427235----T: 10427435 	 St: c09f2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10427435----T: 10427635 	 St: c09f31c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10427635----T: 10427835 	 St: c09f33a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10427835----T: 10428035 	 St: c09f8300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10428035----T: 10428235 	 St: c09f8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10428235----T: 10428435 	 St: c09f9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10428435----T: 10428635 	 St: c11c0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10428635----T: 10428835 	 St: c09fbe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10428835----T: 10429035 	 St: c09fb5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10429035----T: 10429235 	 St: c09fcfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10429235----T: 10429435 	 St: c09fde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10429435----T: 10429635 	 St: c11c0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10429635----T: 10429835 	 St: c11c4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10429835----T: 10430035 	 St: c11c2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10430035----T: 10430235 	 St: c11c3920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10430235----T: 10430435 	 St: c11ca840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10430435----T: 10430635 	 St: c11ca0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10430635----T: 10430835 	 St: c11c9e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10430835----T: 10431035 	 St: c11ce8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10431035----T: 10431235 	 St: c11c7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10431235----T: 10431435 	 St: c11c9200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10431435----T: 10431635 	 St: c11d0a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10431635----T: 10431835 	 St: c11d0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10431835----T: 10432035 	 St: c11d1700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10432035----T: 10432235 	 St: c11d13a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10432235----T: 10432435 	 St: c11d1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10432435----T: 10432635 	 St: c11d1f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10432635----T: 10432835 	 St: c11d2f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10432835----T: 10433035 	 St: c11d3e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10433035----T: 10433235 	 St: c11d4fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10433235----T: 10433435 	 St: c11d7040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10433435----T: 10433635 	 St: c11d8780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10433635----T: 10433835 	 St: c11d90a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10433835----T: 10434035 	 St: c11d8a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10434035----T: 10434235 	 St: c11dc9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10434235----T: 10434435 	 St: c11dd480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10434435----T: 10434635 	 St: c11dfaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10434635----T: 10434835 	 St: c11df580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10434835----T: 10435035 	 St: c11e1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10435035----T: 10435235 	 St: c11dfe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10435235----T: 10435435 	 St: c11e1480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10435435----T: 10435635 	 St: c11e18a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10435635----T: 10435835 	 St: c11e2e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10435835----T: 10436035 	 St: c11e2a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10436035----T: 10436235 	 St: c11e3980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10436235----T: 10436435 	 St: c11e4ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10436435----T: 10436635 	 St: c11e5340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10436635----T: 10436835 	 St: c11e8780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10436835----T: 10437035 	 St: c11e8400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10437035----T: 10437235 	 St: c11e5e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10437235----T: 10437435 	 St: c11e8a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10437435----T: 10437635 	 St: c11e8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10437635----T: 10437835 	 St: c11e90a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10437835----T: 10438035 	 St: c11eb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10438035----T: 10438235 	 St: c11ed440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10438235----T: 10438435 	 St: c11edb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10438435----T: 10438635 	 St: c11ef880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10438635----T: 10438835 	 St: c11ef740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10438835----T: 10439035 	 St: c11f2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10439035----T: 10439235 	 St: c11f9520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10439235----T: 10439435 	 St: c11f1b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10439435----T: 10439635 	 St: c11f23e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10439635----T: 10439835 	 St: c11f43a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10439835----T: 10440035 	 St: c11f2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10440035----T: 10440235 	 St: c11f31c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10440235----T: 10440435 	 St: c11f33a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10440435----T: 10440635 	 St: c11f8300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10440635----T: 10440835 	 St: c11f8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10440835----T: 10441035 	 St: c11f9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10441035----T: 10441235 	 St: c11fbe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10441235----T: 10441435 	 St: c11fb5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10441435----T: 10441635 	 St: c11fcfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10441635----T: 10441835 	 St: c11fde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10442887----T: 10443087 	 St: c0a11e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10443087----T: 10443287 	 St: c0a11e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10443287----T: 10443487 	 St: c0a123e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10443487----T: 10443687 	 St: c0a14400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10443687----T: 10443887 	 St: c0a10a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10443887----T: 10444087 	 St: c0a13f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10444087----T: 10444287 	 St: c0a13220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10444287----T: 10444487 	 St: c0a15940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10444487----T: 10444687 	 St: c0a13ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10444687----T: 10444887 	 St: c0a15a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10444887----T: 10445087 	 St: c0a19ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10445087----T: 10445287 	 St: c0a19fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10445287----T: 10445487 	 St: c0a187a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10445487----T: 10445687 	 St: c0a16ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10445687----T: 10445887 	 St: c0a1aee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10445887----T: 10446087 	 St: c0a1c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10446087----T: 10446287 	 St: c0a1da40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10446287----T: 10446487 	 St: c0a1fb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10446487----T: 10446687 	 St: c0a334a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10446687----T: 10446887 	 St: c0a323e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10446887----T: 10447087 	 St: c0a32e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10447087----T: 10447287 	 St: c0a31760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10447287----T: 10447487 	 St: c0a36760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10447487----T: 10447687 	 St: c1211e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10447687----T: 10447887 	 St: c0a3a4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10447887----T: 10448087 	 St: c0a3d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10448087----T: 10448287 	 St: c0a3f560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10448287----T: 10448487 	 St: c0a3ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10448487----T: 10448687 	 St: c1211e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10448687----T: 10448887 	 St: c12123e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10448887----T: 10449087 	 St: c1214400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10449087----T: 10449287 	 St: c1210a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10449287----T: 10449487 	 St: c1213f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10449487----T: 10449687 	 St: c1213220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10449687----T: 10449887 	 St: c1215940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10449887----T: 10450087 	 St: c1213ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10450087----T: 10450287 	 St: c1215a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10450287----T: 10450487 	 St: c1219ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10450487----T: 10450687 	 St: c1219fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10450687----T: 10450887 	 St: c12187a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10450887----T: 10451087 	 St: c1216ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10451087----T: 10451287 	 St: c121aee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10451287----T: 10451487 	 St: c121c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10451487----T: 10451687 	 St: c121da40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10451687----T: 10460389 	 St: c1210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10460389----T: 10469091 	 St: c1230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10469091----T: 10492763 	 St: c1250000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10493641----T: 10493841 	 St: c0a51900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10493841----T: 10494041 	 St: c0a50680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10494041----T: 10494241 	 St: c0a5ca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10494241----T: 10494441 	 St: c0a50c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10494441----T: 10494641 	 St: c0a52e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10494641----T: 10494841 	 St: c0a52f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10494841----T: 10495041 	 St: c0a527e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10495041----T: 10495241 	 St: c0a54220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10495241----T: 10495441 	 St: c0a54840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10495441----T: 10495641 	 St: c0a581c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10495641----T: 10495841 	 St: c0a59ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10495841----T: 10496041 	 St: c0a5b060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10496041----T: 10496241 	 St: c0a59600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10496241----T: 10496441 	 St: c0a554e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10496441----T: 10496641 	 St: c0a5cb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10496641----T: 10496841 	 St: c0a5ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10496841----T: 10497041 	 St: c0a5ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10497041----T: 10497241 	 St: c0a58e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10497241----T: 10497441 	 St: c0a61ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10497441----T: 10497641 	 St: c0a5a0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10497641----T: 10497841 	 St: c0a5c7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10497841----T: 10498041 	 St: c0a5f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10498041----T: 10498241 	 St: c0a662e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10498241----T: 10498441 	 St: c0a5e1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10498441----T: 10498641 	 St: c0a613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10498641----T: 10498841 	 St: c0a670a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10498841----T: 10499041 	 St: c0a61840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10499041----T: 10499241 	 St: c0a63580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10499241----T: 10499441 	 St: c0a636c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10499441----T: 10499641 	 St: c0a66580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10499641----T: 10499841 	 St: c0a69c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10499841----T: 10500041 	 St: c0a693a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10500041----T: 10500241 	 St: c0a696e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10500241----T: 10500441 	 St: c0a69b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10500441----T: 10500641 	 St: c0a6c3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10500641----T: 10500841 	 St: c0a6e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10500841----T: 10501041 	 St: c0a6c1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10501041----T: 10501241 	 St: c0a6fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10501241----T: 10501441 	 St: c0a6fda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10501441----T: 10501641 	 St: c0a6f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10501641----T: 10501841 	 St: c0a74040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10501841----T: 10502041 	 St: c0a6f9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10502041----T: 10502241 	 St: c0a713e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10502241----T: 10502441 	 St: c0a736e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10502441----T: 10502641 	 St: c0a71680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10502641----T: 10502841 	 St: c0a735e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10502841----T: 10503041 	 St: c0a71800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10503041----T: 10503241 	 St: c0a77020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10503241----T: 10503441 	 St: c0a819a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10503441----T: 10503641 	 St: c0a77600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10503641----T: 10503841 	 St: c0a787c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10503841----T: 10504041 	 St: c0a7c880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10504041----T: 10504241 	 St: c0a79920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10504241----T: 10504441 	 St: c0a7d260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10504441----T: 10504641 	 St: c0a7eac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10504641----T: 10504841 	 St: c0a822c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10504841----T: 10505041 	 St: c0a83b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10505041----T: 10505241 	 St: c0a89180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10505241----T: 10505441 	 St: c0a89fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10505441----T: 10505641 	 St: c12819a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10505641----T: 10505841 	 St: c12822c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10505841----T: 10506041 	 St: c1283b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10506041----T: 10506241 	 St: c1289180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10506241----T: 10506441 	 St: c1289fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10507288----T: 10507488 	 St: c0a90900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10507488----T: 10507688 	 St: c0a90b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10507688----T: 10507888 	 St: c0a9a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10507888----T: 10508088 	 St: c0a8de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10508088----T: 10508288 	 St: c0a97420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10508288----T: 10508488 	 St: c0a91ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10508488----T: 10508688 	 St: c0a8ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10508688----T: 10508888 	 St: c0a90140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10508888----T: 10509088 	 St: c0a93c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10509088----T: 10509288 	 St: c0a90380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10509288----T: 10509488 	 St: c0a93420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10509488----T: 10509688 	 St: c0a8db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10509688----T: 10509888 	 St: c0a94620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10509888----T: 10510088 	 St: c0a9a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10510088----T: 10510288 	 St: c0a94000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10510288----T: 10510488 	 St: c0a98c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10510488----T: 10510688 	 St: c0a959a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10510688----T: 10510888 	 St: c0a99780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10510888----T: 10511088 	 St: c0a996e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511088----T: 10511288 	 St: c0a9ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511288----T: 10511488 	 St: c0a992e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511488----T: 10511688 	 St: c0a9a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511688----T: 10511888 	 St: c0a9ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511888----T: 10512088 	 St: c0aa12c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512088----T: 10512288 	 St: c0a9f440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10512288----T: 10512488 	 St: c0a9f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512488----T: 10512688 	 St: c0a9ffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512688----T: 10512888 	 St: c0a9f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512888----T: 10513088 	 St: c0aa4600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513088----T: 10513288 	 St: c0aa6780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513288----T: 10513488 	 St: c0aa1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513488----T: 10513688 	 St: c0aa5a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513688----T: 10513888 	 St: c0aa72a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513888----T: 10514088 	 St: c0aa6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10514088----T: 10514288 	 St: c0a9b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10514288----T: 10514488 	 St: c0aa7c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10514488----T: 10514688 	 St: c0ab0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10514688----T: 10514888 	 St: c0aa9600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10514888----T: 10515088 	 St: c0aadec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10515088----T: 10515288 	 St: c0aac680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10515288----T: 10515488 	 St: c0aaeaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10515488----T: 10515688 	 St: c0aacf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10515688----T: 10515888 	 St: c0aad9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10515888----T: 10516088 	 St: c0ab52c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10516088----T: 10516288 	 St: c0ab33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10516288----T: 10516488 	 St: c0ab9fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10516488----T: 10516688 	 St: c1290900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10516688----T: 10516888 	 St: c0ac1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10516888----T: 10517088 	 St: c0ab3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10517088----T: 10517288 	 St: c0ac0520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10517288----T: 10517488 	 St: c0ab72a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10517488----T: 10517688 	 St: c0abb000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10517688----T: 10517888 	 St: c0ab99e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10517888----T: 10518088 	 St: c0abc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10518088----T: 10518288 	 St: c0abb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10518288----T: 10518488 	 St: c0abca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10518488----T: 10518688 	 St: c0ac1120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10518688----T: 10518888 	 St: c0ac69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10518888----T: 10519088 	 St: c0ac1560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10519088----T: 10519288 	 St: c0abd440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10519288----T: 10519488 	 St: c0ac2860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10519488----T: 10519688 	 St: c0ac24e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10519688----T: 10519888 	 St: c0ac9020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10519888----T: 10520088 	 St: c0ac9780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10520088----T: 10520288 	 St: c1290b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10520288----T: 10520488 	 St: c0ac5500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10520488----T: 10520688 	 St: c0ac7fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10520688----T: 10520888 	 St: c0ac7de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10520888----T: 10521088 	 St: c129a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10521088----T: 10521288 	 St: c128de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10521288----T: 10521488 	 St: c1297420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10521488----T: 10521688 	 St: c1291ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10521688----T: 10521888 	 St: c128ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10521888----T: 10522088 	 St: c1290140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10522088----T: 10522288 	 St: c1293c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10522288----T: 10522488 	 St: c1290380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10522488----T: 10522688 	 St: c1293420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10522688----T: 10522888 	 St: c128db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10522888----T: 10523088 	 St: c1294620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10523088----T: 10523288 	 St: c129a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10523288----T: 10523488 	 St: c1294000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10523488----T: 10523688 	 St: c1298c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10523688----T: 10523888 	 St: c12959a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10523888----T: 10524088 	 St: c1299780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10524088----T: 10524288 	 St: c12996e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10524288----T: 10524488 	 St: c129ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10524488----T: 10524688 	 St: c12992e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10524688----T: 10524888 	 St: c129a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10524888----T: 10525088 	 St: c129ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10525088----T: 10525288 	 St: c12a12c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10525288----T: 10525488 	 St: c129f440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10525488----T: 10525688 	 St: c129f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10525688----T: 10525888 	 St: c129ffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10525888----T: 10526088 	 St: c129f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10526088----T: 10526288 	 St: c12a4600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10526288----T: 10526488 	 St: c12a6780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10526488----T: 10526688 	 St: c12a1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10526688----T: 10526888 	 St: c12a5a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10526888----T: 10527088 	 St: c12a72a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10527088----T: 10527288 	 St: c12a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10527288----T: 10527488 	 St: c129b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10527488----T: 10527688 	 St: c12a7c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10527688----T: 10527888 	 St: c12b0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10527888----T: 10528088 	 St: c12a9600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10528088----T: 10528288 	 St: c12adec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10528288----T: 10528488 	 St: c12ac680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10528488----T: 10528688 	 St: c12aeaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10528688----T: 10528888 	 St: c12acf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10528888----T: 10529088 	 St: c12ad9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10529088----T: 10529288 	 St: c12b52c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10529288----T: 10529488 	 St: c12b33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10529488----T: 10529688 	 St: c12b9fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10529688----T: 10529888 	 St: c12c1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10529888----T: 10530088 	 St: c12b3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10530088----T: 10530288 	 St: c12c0520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10530288----T: 10530488 	 St: c12b72a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10530488----T: 10530688 	 St: c12bb000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10530688----T: 10530888 	 St: c12b99e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10530888----T: 10531088 	 St: c12bc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10531088----T: 10531288 	 St: c12bb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10531288----T: 10531488 	 St: c12bca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10531488----T: 10531688 	 St: c12c1120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10531688----T: 10531888 	 St: c12c69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10531888----T: 10532088 	 St: c12c1560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10532088----T: 10532288 	 St: c12bd440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10532288----T: 10532488 	 St: c12c2860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10532488----T: 10532688 	 St: c12c24e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10532688----T: 10532888 	 St: c12c9020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10532888----T: 10533088 	 St: c12c9780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10533088----T: 10533288 	 St: c12c5500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10533288----T: 10533488 	 St: c12c7fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10533488----T: 10533688 	 St: c12c7de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10534522----T: 10534722 	 St: c0ad1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10534722----T: 10534922 	 St: c0aca1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10534922----T: 10535122 	 St: c0ac9f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10535122----T: 10535322 	 St: c0acc800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10535322----T: 10535522 	 St: c0ace940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10535522----T: 10535722 	 St: c0ad3d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10535722----T: 10535922 	 St: c0ace6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10535922----T: 10536122 	 St: c0ad5d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10536122----T: 10536322 	 St: c0ad6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10536322----T: 10536522 	 St: c0ad5760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10536522----T: 10536722 	 St: c0ad9160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10536722----T: 10536922 	 St: c0ad8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10536922----T: 10537122 	 St: c0ad0140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10537122----T: 10537322 	 St: c0add5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10537322----T: 10537522 	 St: c0add200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10537522----T: 10537722 	 St: c0ae10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10537722----T: 10537922 	 St: c0ad3f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10537922----T: 10538122 	 St: c0ae04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10538122----T: 10538322 	 St: c0ae4220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10538322----T: 10538522 	 St: c0ae57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10538522----T: 10538722 	 St: c0ae3c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10538722----T: 10538922 	 St: c0ade6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10538922----T: 10539122 	 St: c0ae0060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10539122----T: 10539322 	 St: c0ae6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10539322----T: 10539522 	 St: c0ae6f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10539522----T: 10539722 	 St: c0aeba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10539722----T: 10539922 	 St: c0aec1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10539922----T: 10540122 	 St: c0af74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10540122----T: 10540322 	 St: c0aeece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10540322----T: 10540522 	 St: c12d1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10540522----T: 10540722 	 St: c0af1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10540722----T: 10540922 	 St: c0aff280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10540922----T: 10541122 	 St: c0af3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10541122----T: 10541322 	 St: c0af3a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10541322----T: 10541522 	 St: c0b00620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10541522----T: 10541722 	 St: c0b009c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10541722----T: 10541922 	 St: c0b00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10541922----T: 10542122 	 St: c0af5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10542122----T: 10542322 	 St: c0af5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10542322----T: 10542522 	 St: c0af7ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10542522----T: 10542722 	 St: c0b00880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10542722----T: 10542922 	 St: c0af9e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10542922----T: 10543122 	 St: c0af8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10543122----T: 10543322 	 St: c0afb620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10543322----T: 10543522 	 St: c0b00f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10543522----T: 10543722 	 St: c12ca1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10543722----T: 10543922 	 St: c0b04b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10543922----T: 10544122 	 St: c0b04360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10544122----T: 10544322 	 St: c0b04d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10544322----T: 10544522 	 St: c0b08040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10544522----T: 10544722 	 St: c12c9f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10544722----T: 10544922 	 St: c12cc800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10544922----T: 10545122 	 St: c12ce940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10545122----T: 10545322 	 St: c12d3d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10545322----T: 10545522 	 St: c12ce6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10545522----T: 10545722 	 St: c12d5d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10545722----T: 10545922 	 St: c12d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10545922----T: 10546122 	 St: c12d5760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10546122----T: 10546322 	 St: c12d9160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10546322----T: 10546522 	 St: c12d8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10546522----T: 10546722 	 St: c12d0140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10546722----T: 10546922 	 St: c12dd5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10546922----T: 10547122 	 St: c12dd200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10547122----T: 10547322 	 St: c12e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10547322----T: 10547522 	 St: c12d3f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10547522----T: 10547722 	 St: c12e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10547722----T: 10547922 	 St: c12e4220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10547922----T: 10548122 	 St: c12e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10548122----T: 10548322 	 St: c12e3c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10548322----T: 10548522 	 St: c12de6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10548522----T: 10548722 	 St: c12e0060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10548722----T: 10548922 	 St: c12e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10548922----T: 10549122 	 St: c12e6f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10549122----T: 10549322 	 St: c12eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10549322----T: 10549522 	 St: c12ec1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10549522----T: 10549722 	 St: c12f74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10549722----T: 10549922 	 St: c12eece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10549922----T: 10550122 	 St: c12f1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10550122----T: 10550322 	 St: c12ff280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10550322----T: 10550522 	 St: c12f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10550522----T: 10550722 	 St: c12f3a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10550722----T: 10550922 	 St: c1300620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10550922----T: 10551122 	 St: c13009c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10551122----T: 10551322 	 St: c1300000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10551322----T: 10551522 	 St: c12f5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10551522----T: 10551722 	 St: c12f5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10551722----T: 10551922 	 St: c12f7ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10551922----T: 10552122 	 St: c1300880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10552122----T: 10552322 	 St: c12f9e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10552322----T: 10552522 	 St: c12f8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10552522----T: 10552722 	 St: c12fb620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10552722----T: 10552922 	 St: c1300f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10552922----T: 10553122 	 St: c1304b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10553122----T: 10553322 	 St: c1304360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10553322----T: 10553522 	 St: c1304d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10553522----T: 10553722 	 St: c1308040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10554595----T: 10554795 	 St: c0b11ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10554795----T: 10554995 	 St: c0b16460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10554995----T: 10555195 	 St: c0b10b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10555195----T: 10555395 	 St: c0b0d820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10555395----T: 10555595 	 St: c0b0b080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10555595----T: 10555795 	 St: c0b0f2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10555795----T: 10555995 	 St: c0b11980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10555995----T: 10556195 	 St: c0b0b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10556195----T: 10556395 	 St: c0b10dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10556395----T: 10556595 	 St: c0b13d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10556595----T: 10556795 	 St: c0b0ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10556795----T: 10556995 	 St: c0b15c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10556995----T: 10557195 	 St: c0b17620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10557195----T: 10557395 	 St: c0b1c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10557395----T: 10557595 	 St: c0b1d420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10557595----T: 10557795 	 St: c0b22100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10557795----T: 10557995 	 St: c0b20040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10557995----T: 10558195 	 St: c0b1ff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10558195----T: 10558395 	 St: c0b1d1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10558395----T: 10558595 	 St: c0b23160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10558595----T: 10558795 	 St: c0b20a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10558795----T: 10558995 	 St: c0b20d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10558995----T: 10559195 	 St: c0b22420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10559195----T: 10559395 	 St: c0b24620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10559395----T: 10559595 	 St: c0b34080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10559595----T: 10559795 	 St: c0b25840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10559795----T: 10559995 	 St: c0b34060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10559995----T: 10560195 	 St: c0b25300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10560195----T: 10560395 	 St: c0b2b4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10560395----T: 10560595 	 St: c0b250e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10560595----T: 10560795 	 St: c0b2e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10560795----T: 10560995 	 St: c0b34340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10560995----T: 10561195 	 St: c0b2bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10561195----T: 10561395 	 St: c0b36e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10561395----T: 10561595 	 St: c0b2d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10561595----T: 10561795 	 St: c0b2d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10561795----T: 10561995 	 St: c0b2ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10561995----T: 10562195 	 St: c0b36c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10562195----T: 10562395 	 St: c0b3ce20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10562395----T: 10562595 	 St: c0b396c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10562595----T: 10562795 	 St: c1311ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10562795----T: 10562995 	 St: c0b344c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10562995----T: 10563195 	 St: c0b392c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10563195----T: 10563395 	 St: c0b34de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10563395----T: 10563595 	 St: c0b393a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10563595----T: 10563795 	 St: c0b38160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10563795----T: 10563995 	 St: c0b37600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10563995----T: 10564195 	 St: c0b41a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10564195----T: 10564395 	 St: c0b3d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10564395----T: 10564595 	 St: c0b438e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10564595----T: 10564795 	 St: c0b41380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10564795----T: 10564995 	 St: c0b45300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10564995----T: 10565195 	 St: c0b417a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10565195----T: 10565395 	 St: c1316460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10565395----T: 10565595 	 St: c0b42920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10565595----T: 10565795 	 St: c0b425a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10565795----T: 10565995 	 St: c0b45560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10565995----T: 10566195 	 St: c0b45860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10566195----T: 10566395 	 St: c0b46e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10566395----T: 10566595 	 St: c1310b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10566595----T: 10566795 	 St: c130d820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10566795----T: 10566995 	 St: c130b080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10566995----T: 10567195 	 St: c130f2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10567195----T: 10567395 	 St: c1311980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10567395----T: 10567595 	 St: c130b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10567595----T: 10567795 	 St: c1310dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10567795----T: 10567995 	 St: c1313d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10567995----T: 10568195 	 St: c130ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10568195----T: 10568395 	 St: c1315c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10568395----T: 10568595 	 St: c1317620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10568595----T: 10568795 	 St: c131c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10568795----T: 10568995 	 St: c131d420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10568995----T: 10569195 	 St: c1322100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10569195----T: 10569395 	 St: c1320040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10569395----T: 10569595 	 St: c131ff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10569595----T: 10569795 	 St: c131d1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10569795----T: 10569995 	 St: c1323160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10569995----T: 10570195 	 St: c1320a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10570195----T: 10570395 	 St: c1320d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10570395----T: 10570595 	 St: c1322420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10570595----T: 10570795 	 St: c1324620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10570795----T: 10570995 	 St: c1334080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10570995----T: 10571195 	 St: c1325840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10571195----T: 10571395 	 St: c1334060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10571395----T: 10571595 	 St: c1325300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10571595----T: 10571795 	 St: c132b4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10571795----T: 10571995 	 St: c13250e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10571995----T: 10572195 	 St: c132e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10572195----T: 10572395 	 St: c1334340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10572395----T: 10572595 	 St: c132bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10572595----T: 10572795 	 St: c1336e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10572795----T: 10572995 	 St: c132d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10572995----T: 10573195 	 St: c132d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10573195----T: 10573395 	 St: c132ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10573395----T: 10573595 	 St: c1336c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10573595----T: 10573795 	 St: c133ce20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10573795----T: 10573995 	 St: c13396c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10573995----T: 10574195 	 St: c13344c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10574195----T: 10574395 	 St: c13392c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10574395----T: 10574595 	 St: c1334de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10574595----T: 10574795 	 St: c13393a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10574795----T: 10574995 	 St: c1338160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10574995----T: 10575195 	 St: c1337600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10575195----T: 10575395 	 St: c1341a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10575395----T: 10575595 	 St: c133d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10575595----T: 10575795 	 St: c13438e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10575795----T: 10575995 	 St: c1341380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10575995----T: 10576195 	 St: c1345300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10576195----T: 10576395 	 St: c13417a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10576395----T: 10576595 	 St: c1342920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10576595----T: 10576795 	 St: c13425a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10576795----T: 10576995 	 St: c1345560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10576995----T: 10577195 	 St: c1345860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10577195----T: 10577395 	 St: c1346e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10578217----T: 10578417 	 St: c0b4a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10578417----T: 10578617 	 St: c0b480a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10578617----T: 10578817 	 St: c0b4f080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10578817----T: 10579017 	 St: c0b59ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10579017----T: 10579217 	 St: c0b49ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10579217----T: 10579417 	 St: c0b4e860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10579417----T: 10579617 	 St: c0b4a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10579617----T: 10579817 	 St: c0b484a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10579817----T: 10580017 	 St: c0b50300 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10580017----T: 10580217 	 St: c0b518e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10580217----T: 10580417 	 St: c0b57e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10580417----T: 10580617 	 St: c0b52f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10580617----T: 10580817 	 St: c0b5f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10580817----T: 10581017 	 St: c0b5e920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10581017----T: 10581217 	 St: c0b5e260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10581217----T: 10581417 	 St: c0b5db20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10581417----T: 10581617 	 St: c0b5d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10581617----T: 10581817 	 St: c0b5d460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10581817----T: 10582017 	 St: c0b5ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10582017----T: 10582217 	 St: c0b5e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10582217----T: 10582417 	 St: c0b608c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10582417----T: 10582617 	 St: c0b67dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10582617----T: 10582817 	 St: c0b68fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10582817----T: 10583017 	 St: c0b63ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10583017----T: 10583217 	 St: c0b68180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10583217----T: 10583417 	 St: c0b65ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10583417----T: 10583617 	 St: c0b6cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10583617----T: 10583817 	 St: c0b65420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10583817----T: 10584017 	 St: c0b67460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10584017----T: 10584217 	 St: c0b6ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10584217----T: 10584417 	 St: c0b69440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10584417----T: 10584617 	 St: c0b6fb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10584617----T: 10584817 	 St: c0b6e980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10584817----T: 10585017 	 St: c0b70c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10585017----T: 10585217 	 St: c0b6a0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10585217----T: 10585417 	 St: c0b74700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10585417----T: 10585617 	 St: c0b781e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10585617----T: 10585817 	 St: c134a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10585817----T: 10586017 	 St: c0b6d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10586017----T: 10586217 	 St: c0b6be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10586217----T: 10586417 	 St: c0b76be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10586417----T: 10586617 	 St: c0b6ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10586617----T: 10586817 	 St: c0b6ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10586817----T: 10587017 	 St: c0b7d4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10587017----T: 10587217 	 St: c0b79980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10587217----T: 10587417 	 St: c0b73fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10587417----T: 10587617 	 St: c0b7ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10587617----T: 10587817 	 St: c0b727e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10587817----T: 10588017 	 St: c0b765c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10588017----T: 10588217 	 St: c0b7dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10588217----T: 10588417 	 St: c0b73d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10588417----T: 10588617 	 St: c0b80160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10588617----T: 10588817 	 St: c0b77940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10588817----T: 10589017 	 St: c0b7a280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10589017----T: 10589217 	 St: c0b7c8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10589217----T: 10589417 	 St: c0b78700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10589417----T: 10589617 	 St: c0b7df40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10589617----T: 10589817 	 St: c0b81500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10589817----T: 10590017 	 St: c0b82fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10590017----T: 10590217 	 St: c13480a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10590217----T: 10590417 	 St: c134f080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10590417----T: 10590617 	 St: c1359ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10590617----T: 10590817 	 St: c1349ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10590817----T: 10591017 	 St: c134e860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10591017----T: 10591217 	 St: c134a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10591217----T: 10591417 	 St: c13484a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10591417----T: 10591617 	 St: c1350300 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10591617----T: 10591817 	 St: c13518e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10591817----T: 10592017 	 St: c1357e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10592017----T: 10592217 	 St: c1352f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10592217----T: 10592417 	 St: c135f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10592417----T: 10592617 	 St: c135e920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10592617----T: 10592817 	 St: c135e260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10592817----T: 10593017 	 St: c135db20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10593017----T: 10593217 	 St: c135d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10593217----T: 10593417 	 St: c135d460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10593417----T: 10593617 	 St: c135ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10593617----T: 10593817 	 St: c135e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10593817----T: 10594017 	 St: c13608c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10594017----T: 10594217 	 St: c1367dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10594217----T: 10594417 	 St: c1368fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10594417----T: 10594617 	 St: c1363ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10594617----T: 10594817 	 St: c1368180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10594817----T: 10595017 	 St: c1365ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10595017----T: 10595217 	 St: c136cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10595217----T: 10595417 	 St: c1365420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10595417----T: 10595617 	 St: c1367460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10595617----T: 10595817 	 St: c136ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10595817----T: 10596017 	 St: c1369440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10596017----T: 10596217 	 St: c136fb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10596217----T: 10596417 	 St: c136e980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10596417----T: 10596617 	 St: c1370c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10596617----T: 10596817 	 St: c136a0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10596817----T: 10597017 	 St: c1374700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10597017----T: 10597217 	 St: c13781e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10597217----T: 10597417 	 St: c136d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10597417----T: 10597617 	 St: c136be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10597617----T: 10597817 	 St: c1376be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10597817----T: 10598017 	 St: c136ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10598017----T: 10598217 	 St: c136ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10598217----T: 10598417 	 St: c137d4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10598417----T: 10598617 	 St: c1379980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10598617----T: 10598817 	 St: c1373fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10598817----T: 10599017 	 St: c137ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10599017----T: 10599217 	 St: c13727e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10599217----T: 10599417 	 St: c13765c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10599417----T: 10599617 	 St: c137dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10599617----T: 10599817 	 St: c1373d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10599817----T: 10600017 	 St: c1380160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10600017----T: 10600217 	 St: c1377940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10600217----T: 10600417 	 St: c137a280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10600417----T: 10600617 	 St: c137c8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10600617----T: 10600817 	 St: c1378700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10600817----T: 10601017 	 St: c137df40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10601017----T: 10601217 	 St: c1381500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10601217----T: 10601417 	 St: c1382fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10602251----T: 10602451 	 St: c0b83f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10602451----T: 10602651 	 St: c0b84440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10602651----T: 10602851 	 St: c0b8ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10602851----T: 10603051 	 St: c0b88080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10603051----T: 10603251 	 St: c0b8d120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10603251----T: 10603451 	 St: c0b92940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10603451----T: 10603651 	 St: c0b8af80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10603651----T: 10603851 	 St: c0b8c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10603851----T: 10604051 	 St: c0b95860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10604051----T: 10604251 	 St: c0b8fb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10604251----T: 10604451 	 St: c0b87f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10604451----T: 10604651 	 St: c0b994a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10604651----T: 10604851 	 St: c0b8bd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10604851----T: 10605051 	 St: c0b88d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10605051----T: 10605251 	 St: c0b93540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10605251----T: 10605451 	 St: c0b8e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10605451----T: 10605651 	 St: c0b8a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10605651----T: 10605851 	 St: c0b92260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10605851----T: 10606051 	 St: c0b940c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10606051----T: 10606251 	 St: c0b962c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10606251----T: 10606451 	 St: c0b8c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10606451----T: 10606651 	 St: c0b93ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10606651----T: 10606851 	 St: c0b9a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10606851----T: 10607051 	 St: c0ba07c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10607051----T: 10607251 	 St: c0b9c4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10607251----T: 10607451 	 St: c0b96b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10607451----T: 10607651 	 St: c0ba1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10607651----T: 10607851 	 St: c0b98800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10607851----T: 10608051 	 St: c0ba2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10608051----T: 10608251 	 St: c0ba27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10608251----T: 10608451 	 St: c0ba3f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10608451----T: 10608651 	 St: c0ba2e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10608651----T: 10608851 	 St: c0ba6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10608851----T: 10609051 	 St: c0ba5760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10609051----T: 10609251 	 St: c0ba74c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10609251----T: 10609451 	 St: c0ba8400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10609451----T: 10609651 	 St: c0ba8ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10609651----T: 10609851 	 St: c0bab160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10609851----T: 10610051 	 St: c0ba8340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10610051----T: 10610251 	 St: c0ba4360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10610251----T: 10610451 	 St: c0ba4dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10610451----T: 10610651 	 St: c0bacea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10610651----T: 10610851 	 St: c0bade20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10610851----T: 10611051 	 St: c0bac660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10611051----T: 10611251 	 St: c0bb0ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10611251----T: 10611451 	 St: c0bac000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10611451----T: 10611651 	 St: c0bb3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10611651----T: 10611851 	 St: c0bb31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10611851----T: 10612051 	 St: c1383f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10612051----T: 10612251 	 St: c0bb5ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10612251----T: 10612451 	 St: c0bbe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10612451----T: 10612651 	 St: c0bb89c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10612651----T: 10612851 	 St: c0bb6820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10612851----T: 10613051 	 St: c0bb8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10613051----T: 10613251 	 St: c0bb4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10613251----T: 10613451 	 St: c0baecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10613451----T: 10613651 	 St: c0bb1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10613651----T: 10613851 	 St: c0bba600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10613851----T: 10614051 	 St: c0bb5d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10614051----T: 10614251 	 St: c0bb1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10614251----T: 10614451 	 St: c0bb4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10614451----T: 10614651 	 St: c0bb4ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10614651----T: 10614851 	 St: c0bbf0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10614851----T: 10615051 	 St: c0bb9080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10615051----T: 10615251 	 St: c0bbaf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10615251----T: 10615451 	 St: c0bb8760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10615451----T: 10615651 	 St: c0bbd5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10615651----T: 10615851 	 St: c0bb9e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10615851----T: 10616051 	 St: c0bc2240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10616051----T: 10616251 	 St: c0bc3700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10616251----T: 10616451 	 St: c1384440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10616451----T: 10616651 	 St: c0bc2c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10616651----T: 10616851 	 St: c138ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10616851----T: 10617051 	 St: c1388080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10617051----T: 10617251 	 St: c138d120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10617251----T: 10617451 	 St: c1392940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10617451----T: 10617651 	 St: c138af80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10617651----T: 10617851 	 St: c138c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10617851----T: 10618051 	 St: c1395860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10618051----T: 10618251 	 St: c138fb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10618251----T: 10618451 	 St: c1387f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10618451----T: 10618651 	 St: c13994a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10618651----T: 10618851 	 St: c138bd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10618851----T: 10619051 	 St: c1388d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10619051----T: 10619251 	 St: c1393540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10619251----T: 10619451 	 St: c138e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10619451----T: 10619651 	 St: c138a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10619651----T: 10619851 	 St: c1392260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10619851----T: 10620051 	 St: c13940c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10620051----T: 10620251 	 St: c13962c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10620251----T: 10620451 	 St: c138c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10620451----T: 10620651 	 St: c1393ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10620651----T: 10620851 	 St: c139a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10620851----T: 10621051 	 St: c13a07c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10621051----T: 10621251 	 St: c139c4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10621251----T: 10621451 	 St: c1396b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10621451----T: 10621651 	 St: c13a1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10621651----T: 10621851 	 St: c1398800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10621851----T: 10622051 	 St: c13a2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10622051----T: 10622251 	 St: c13a27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10622251----T: 10622451 	 St: c13a3f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10622451----T: 10622651 	 St: c13a2e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10622651----T: 10622851 	 St: c13a6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10622851----T: 10623051 	 St: c13a5760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10623051----T: 10623251 	 St: c13a74c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10623251----T: 10623451 	 St: c13a8400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10623451----T: 10623651 	 St: c13a8ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10623651----T: 10623851 	 St: c13ab160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10623851----T: 10624051 	 St: c13a8340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10624051----T: 10624251 	 St: c13a4360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10624251----T: 10624451 	 St: c13a4dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10624451----T: 10624651 	 St: c13acea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10624651----T: 10624851 	 St: c13ade20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10624851----T: 10625051 	 St: c13ac660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10625051----T: 10625251 	 St: c13b0ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10625251----T: 10625451 	 St: c13ac000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10625451----T: 10625651 	 St: c13b3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10625651----T: 10625851 	 St: c13b31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10625851----T: 10626051 	 St: c13b5ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10626051----T: 10626251 	 St: c13be440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10626251----T: 10626451 	 St: c13b89c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10626451----T: 10626651 	 St: c13b6820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10626651----T: 10626851 	 St: c13b8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10626851----T: 10627051 	 St: c13b4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10627051----T: 10627251 	 St: c13aecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10627251----T: 10627451 	 St: c13b1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10627451----T: 10627651 	 St: c13ba600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10627651----T: 10627851 	 St: c13b5d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10627851----T: 10628051 	 St: c13b1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10628051----T: 10628251 	 St: c13b4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10628251----T: 10628451 	 St: c13b4ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10628451----T: 10628651 	 St: c13bf0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10628651----T: 10628851 	 St: c13b9080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10628851----T: 10629051 	 St: c13baf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10629051----T: 10629251 	 St: c13b8760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10629251----T: 10629451 	 St: c13bd5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10629451----T: 10629651 	 St: c13b9e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10629651----T: 10629851 	 St: c13c2240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10629851----T: 10630051 	 St: c13c3700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10630051----T: 10630251 	 St: c13c2c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10631027----T: 10631227 	 St: c0bc7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10631227----T: 10631427 	 St: c0bcc7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10631427----T: 10631627 	 St: c0bc6740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10631627----T: 10631827 	 St: c0bc7380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10631827----T: 10632027 	 St: c0bc9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10632027----T: 10632227 	 St: c0bc7c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10632227----T: 10632427 	 St: c0bc8f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10632427----T: 10632627 	 St: c0bd3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10632627----T: 10632827 	 St: c0bd18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10632827----T: 10633027 	 St: c0bcb7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10633027----T: 10633227 	 St: c0bd4700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10633227----T: 10633427 	 St: c0bd7340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10633427----T: 10633627 	 St: c0bd6c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10633627----T: 10633827 	 St: c0bd0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10633827----T: 10634027 	 St: c0bdac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10634027----T: 10634227 	 St: c0bd4440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10634227----T: 10634427 	 St: c0bd6180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10634427----T: 10634627 	 St: c0bde600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10634627----T: 10634827 	 St: c0bd2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10634827----T: 10635027 	 St: c0bdf740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10635027----T: 10635227 	 St: c0bd8a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10635227----T: 10635427 	 St: c0bdbac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10635427----T: 10635627 	 St: c0be07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10635627----T: 10635827 	 St: c0bda340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10635827----T: 10636027 	 St: c0be0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10636027----T: 10636227 	 St: c0bd6580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10636227----T: 10636427 	 St: c0be0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10636427----T: 10636627 	 St: c0bdc320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10636627----T: 10636827 	 St: c0be5600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10636827----T: 10637027 	 St: c0be3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10637027----T: 10637227 	 St: c0be4160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10637227----T: 10637427 	 St: c13c7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10637427----T: 10637627 	 St: c0bf0d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10637627----T: 10637827 	 St: c0bf4160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10637827----T: 10638027 	 St: c0bf6380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10638027----T: 10638227 	 St: c0bfc7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10638227----T: 10638427 	 St: c0bf5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10638427----T: 10638627 	 St: c0bfd700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10638627----T: 10638827 	 St: c0bf6600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10638827----T: 10639027 	 St: c0bf5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10639027----T: 10639227 	 St: c13cc7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10639227----T: 10639427 	 St: c13c6740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10639427----T: 10639627 	 St: c13c7380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10639627----T: 10639827 	 St: c13c9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10639827----T: 10640027 	 St: c13c7c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10640027----T: 10640227 	 St: c13c8f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10640227----T: 10640427 	 St: c13d3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10640427----T: 10640627 	 St: c13d18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10640627----T: 10640827 	 St: c13cb7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10640827----T: 10641027 	 St: c13d4700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10641027----T: 10641227 	 St: c13d7340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10641227----T: 10641427 	 St: c13d6c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10641427----T: 10641627 	 St: c13d0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10641627----T: 10641827 	 St: c13dac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10641827----T: 10642027 	 St: c13d4440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10642027----T: 10642227 	 St: c13d6180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10642227----T: 10642427 	 St: c13de600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10642427----T: 10642627 	 St: c13d2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10642627----T: 10642827 	 St: c13df740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10642827----T: 10643027 	 St: c13d8a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10643027----T: 10643227 	 St: c13dbac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10643227----T: 10643427 	 St: c13e07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10643427----T: 10643627 	 St: c13da340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10643627----T: 10643827 	 St: c13e0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10643827----T: 10644027 	 St: c13d6580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10644027----T: 10644227 	 St: c13e0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10644227----T: 10644427 	 St: c13dc320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10644427----T: 10644627 	 St: c13e5600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10644627----T: 10644827 	 St: c13e3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10644827----T: 10645027 	 St: c13e4160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10645027----T: 10645227 	 St: c13f0d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10645227----T: 10645427 	 St: c13f4160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10645427----T: 10645627 	 St: c13f6380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10645627----T: 10645827 	 St: c13fc7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10645827----T: 10646027 	 St: c13f5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10646027----T: 10646227 	 St: c13fd700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10646227----T: 10646427 	 St: c13f6600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10646427----T: 10646627 	 St: c13f5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10646627----T: 10653039 	 St: c0be0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10653039----T: 10656851 	 St: c0beb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10656851----T: 10660281 	 St: c13e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10660281----T: 10663367 	 St: c13e4000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10663367----T: 10666797 	 St: c13e7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10666797----T: 10670609 	 St: c13eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10671371----T: 10671571 	 St: c0bfff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10671960----T: 10672160 	 St: c13fff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10895832----T: 10940202 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.959486)
F: 11162352----T: 12410209 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(842.577332)
F: 11172395----T: 11172595 	 St: c06010a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11172595----T: 11172795 	 St: c0602060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11172795----T: 11172995 	 St: c0601dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11172995----T: 11173195 	 St: c0602600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11173195----T: 11173395 	 St: c0603600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11173395----T: 11173595 	 St: c0602500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11173595----T: 11173795 	 St: c06076a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11173795----T: 11173995 	 St: c0606700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11173995----T: 11174195 	 St: c06048c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11174195----T: 11174395 	 St: c06064a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11174395----T: 11174595 	 St: c0604300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11174595----T: 11174795 	 St: c0605980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11174795----T: 11174995 	 St: c0606880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11174995----T: 11175195 	 St: c0606100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11175195----T: 11175395 	 St: c0601a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11175395----T: 11175595 	 St: c0606d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11175595----T: 11175795 	 St: c060c180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11175795----T: 11175995 	 St: c06092c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11175995----T: 11176195 	 St: c0606060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11176195----T: 11176395 	 St: c06075e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11176395----T: 11176595 	 St: c060a800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11176595----T: 11176795 	 St: c060a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11176795----T: 11176995 	 St: c060ace0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11176995----T: 11177195 	 St: c060c480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11177195----T: 11177395 	 St: c060c7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11177395----T: 11177595 	 St: c060fbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11177595----T: 11177795 	 St: c060e460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11177795----T: 11177995 	 St: c060ed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11177995----T: 11178195 	 St: c060ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11178195----T: 11178395 	 St: c060e760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11178395----T: 11178595 	 St: c060e7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11178595----T: 11178795 	 St: c060e3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11178795----T: 11178995 	 St: c0610f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11178995----T: 11179195 	 St: c0610a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11179195----T: 11179395 	 St: c06113a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11179395----T: 11179595 	 St: c06109a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11179595----T: 11179795 	 St: c06103e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11179795----T: 11179995 	 St: c0610d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11179995----T: 11180195 	 St: c0612460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11180195----T: 11180395 	 St: c0612a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11180395----T: 11180595 	 St: c06134a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11180595----T: 11180795 	 St: c0615ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11180795----T: 11180995 	 St: c0613580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11180995----T: 11181195 	 St: c0614240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11181195----T: 11181395 	 St: c06154e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11181395----T: 11181595 	 St: c0615200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11181595----T: 11181795 	 St: c06144e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11181795----T: 11181995 	 St: c0615ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11181995----T: 11182195 	 St: c06139a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11182195----T: 11182395 	 St: c0614ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11182395----T: 11182595 	 St: c06164e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11182595----T: 11182795 	 St: c0616520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11182795----T: 11182995 	 St: c0617800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11182995----T: 11183195 	 St: c061a0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11183195----T: 11183395 	 St: c06198a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11183395----T: 11183595 	 St: c061ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11183595----T: 11183795 	 St: c0621060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11183795----T: 11183995 	 St: c0622080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11183995----T: 11184195 	 St: c061b780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11184195----T: 11184395 	 St: c061e460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11184395----T: 11184595 	 St: c061d8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11184595----T: 11184795 	 St: c061b540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11184795----T: 11184995 	 St: c0623d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11184995----T: 11185195 	 St: c061d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11185195----T: 11185395 	 St: c0626200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11185395----T: 11185595 	 St: c061ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11185595----T: 11185795 	 St: c0620b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11185795----T: 11185995 	 St: c0620e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11185995----T: 11186195 	 St: c061f260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11186195----T: 11186395 	 St: c0620800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11186395----T: 11186595 	 St: c0621620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11186595----T: 11186795 	 St: c0622d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11186795----T: 11186995 	 St: c0623c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11186995----T: 11187195 	 St: c0624c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187195----T: 11187395 	 St: c0623780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187395----T: 11187595 	 St: c0624cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187595----T: 11187795 	 St: c0622840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187795----T: 11187995 	 St: c0624040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187995----T: 11188195 	 St: c06261c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188195----T: 11188395 	 St: c0626500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188395----T: 11188595 	 St: c0627e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188595----T: 11188795 	 St: c0628180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188795----T: 11188995 	 St: c0626a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188995----T: 11189195 	 St: c0629520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189195----T: 11189395 	 St: c062d600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189395----T: 11189595 	 St: c06291e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189595----T: 11189795 	 St: c06284e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189795----T: 11189995 	 St: c062fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189995----T: 11190195 	 St: c0627460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190195----T: 11190395 	 St: c0628980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190395----T: 11190595 	 St: c062a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190595----T: 11190795 	 St: c062f960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190795----T: 11190995 	 St: c062f9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190995----T: 11191195 	 St: c0628d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191195----T: 11191395 	 St: c062b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191395----T: 11191595 	 St: c062b820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191595----T: 11191795 	 St: c062ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191795----T: 11191995 	 St: c062cd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191995----T: 11192195 	 St: c062d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192195----T: 11192395 	 St: c062e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192395----T: 11192595 	 St: c062fd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192595----T: 11192795 	 St: c062f260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192795----T: 11192995 	 St: c0630be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192995----T: 11193195 	 St: c0630c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11194056----T: 11194256 	 St: c0634f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11194256----T: 11194456 	 St: c0631ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194456----T: 11194656 	 St: c06313c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194656----T: 11194856 	 St: c0631b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194856----T: 11195056 	 St: c06329c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195056----T: 11195256 	 St: c06389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195256----T: 11195456 	 St: c0633ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195456----T: 11195656 	 St: c0638960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195656----T: 11195856 	 St: c06333a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195856----T: 11196056 	 St: c0637ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196056----T: 11196256 	 St: c06358a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196256----T: 11196456 	 St: c06349c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196456----T: 11196656 	 St: c0635e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196656----T: 11196856 	 St: c0647680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196856----T: 11197056 	 St: c06377e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197056----T: 11197256 	 St: c06340c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197256----T: 11197456 	 St: c06325e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197456----T: 11197656 	 St: c063c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197656----T: 11197856 	 St: c063fba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197856----T: 11198056 	 St: c063f960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198056----T: 11198256 	 St: c063c9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198256----T: 11198456 	 St: c063d720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198456----T: 11198656 	 St: c063f360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198656----T: 11198856 	 St: c063f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198856----T: 11199056 	 St: c06431e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199056----T: 11199256 	 St: c063f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199256----T: 11199456 	 St: c06423e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199456----T: 11199656 	 St: c0642300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199656----T: 11199856 	 St: c06427e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199856----T: 11200056 	 St: c0642bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11200056----T: 11200256 	 St: c0643460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11200256----T: 11200456 	 St: c063cd40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11200456----T: 11200656 	 St: c06464a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11200656----T: 11200856 	 St: c0644300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11200856----T: 11201056 	 St: c06448c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11201056----T: 11201256 	 St: c0645620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11201256----T: 11201456 	 St: c0648900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11201456----T: 11201656 	 St: c0648660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11201656----T: 11201856 	 St: c063b1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11201856----T: 11202056 	 St: c064ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11202056----T: 11202256 	 St: c0649d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11202256----T: 11202456 	 St: c0649480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11202456----T: 11202656 	 St: c064a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11202656----T: 11202856 	 St: c064e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11202856----T: 11203056 	 St: c0651280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11203056----T: 11203256 	 St: c0650c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11203256----T: 11203456 	 St: c0658520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11203456----T: 11203656 	 St: c0654180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11203656----T: 11203856 	 St: c0653320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11203856----T: 11204056 	 St: c0654340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11204056----T: 11204256 	 St: c0654d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11204256----T: 11204456 	 St: c0653d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11204456----T: 11204656 	 St: c0655920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11204656----T: 11204856 	 St: c0653c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11204856----T: 11205056 	 St: c06567e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11205056----T: 11205256 	 St: c0656140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11205256----T: 11205456 	 St: c0656300 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11205456----T: 11205656 	 St: c0656a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11205656----T: 11205856 	 St: c0657220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11205856----T: 11206056 	 St: c0657e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11206056----T: 11206256 	 St: c065e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11206256----T: 11206456 	 St: c0657720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11206456----T: 11206656 	 St: c0657f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11206656----T: 11206856 	 St: c065a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11206856----T: 11207056 	 St: c065bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11207056----T: 11207256 	 St: c0664ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11207256----T: 11207456 	 St: c06595a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11207456----T: 11207656 	 St: c0664d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11207656----T: 11207856 	 St: c065b0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11207856----T: 11208056 	 St: c065b280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11208056----T: 11208256 	 St: c0659120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11208256----T: 11208456 	 St: c065be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11208456----T: 11208656 	 St: c065d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11208656----T: 11208856 	 St: c06622a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11208856----T: 11209056 	 St: c065d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11209056----T: 11209256 	 St: c065f2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11209256----T: 11209456 	 St: c065e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11209456----T: 11209656 	 St: c065c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11209656----T: 11209856 	 St: c0662360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11209856----T: 11210056 	 St: c065e2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11210056----T: 11210256 	 St: c06632c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11210256----T: 11210456 	 St: c065e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11210456----T: 11210656 	 St: c0663720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11210656----T: 11210856 	 St: c065e380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11210856----T: 11211056 	 St: c06625c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11211056----T: 11211256 	 St: c0661d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11211256----T: 11211456 	 St: c0662e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11211456----T: 11211656 	 St: c0663140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11211656----T: 11211856 	 St: c0662d80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11211856----T: 11212056 	 St: c06647c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11212056----T: 11212256 	 St: c0661560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11212256----T: 11212456 	 St: c065e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11212456----T: 11212656 	 St: c06655c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11212656----T: 11212856 	 St: c0663c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11212856----T: 11213056 	 St: c0666980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11213056----T: 11213256 	 St: c066ce20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11213256----T: 11213456 	 St: c0666e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11213456----T: 11213656 	 St: c0666ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11213656----T: 11213856 	 St: c06683a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11213856----T: 11214056 	 St: c0669d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11214056----T: 11214256 	 St: c0669680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11214256----T: 11214456 	 St: c066bf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11214456----T: 11214656 	 St: c066ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11214656----T: 11220617 	 St: c0640000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11220617----T: 11224836 	 St: c064a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11225673----T: 11225873 	 St: c066daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11225873----T: 11226073 	 St: c06729e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11226073----T: 11226273 	 St: c0671120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11226273----T: 11226473 	 St: c066fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11226473----T: 11226673 	 St: c066fee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11226673----T: 11226873 	 St: c066df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11226873----T: 11227073 	 St: c066ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11227073----T: 11227273 	 St: c06708e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11227273----T: 11227473 	 St: c0672380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11227473----T: 11227673 	 St: c0674c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11227673----T: 11227873 	 St: c0677300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11227873----T: 11228073 	 St: c06752e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11228073----T: 11228273 	 St: c0677800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11228273----T: 11228473 	 St: c06778a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11228473----T: 11228673 	 St: c0675f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11228673----T: 11228873 	 St: c066ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11228873----T: 11229073 	 St: c0673f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11229073----T: 11229273 	 St: c0677aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11229273----T: 11229473 	 St: c0678c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11229473----T: 11229673 	 St: c067a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11229673----T: 11229873 	 St: c0678700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11229873----T: 11230073 	 St: c067b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11230073----T: 11230273 	 St: c067d420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11230273----T: 11230473 	 St: c0684540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11230473----T: 11230673 	 St: c067d3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11230673----T: 11230873 	 St: c0688700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11230873----T: 11231073 	 St: c067e020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11231073----T: 11231273 	 St: c067e260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11231273----T: 11231473 	 St: c067d9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11231473----T: 11231673 	 St: c067f900 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11231673----T: 11231873 	 St: c0682b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11231873----T: 11232073 	 St: c0681680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11232073----T: 11232273 	 St: c0682100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11232273----T: 11232473 	 St: c0681c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11232473----T: 11232673 	 St: c0681a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11232673----T: 11232873 	 St: c0683700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11232873----T: 11233073 	 St: c06823a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11233073----T: 11233273 	 St: c06863a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11233273----T: 11233473 	 St: c06818e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11233473----T: 11233673 	 St: c0686820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11233673----T: 11233873 	 St: c0686c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11233873----T: 11234073 	 St: c06839c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11234073----T: 11234273 	 St: c06843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11234273----T: 11234473 	 St: c0683800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11234473----T: 11234673 	 St: c0684b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11234673----T: 11234873 	 St: c06860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11234873----T: 11235073 	 St: c0685060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11235073----T: 11235273 	 St: c06878a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11235273----T: 11235473 	 St: c0688840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11235473----T: 11235673 	 St: c06888a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11235673----T: 11235873 	 St: c0688d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11235873----T: 11236073 	 St: c0689b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11236073----T: 11236273 	 St: c06914a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11236273----T: 11236473 	 St: c0689bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11236473----T: 11236673 	 St: c0689f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11236673----T: 11236873 	 St: c068a280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11236873----T: 11237073 	 St: c0692620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11237073----T: 11237273 	 St: c068c7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11237273----T: 11237473 	 St: c068bde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11237473----T: 11237673 	 St: c068ce20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11237673----T: 11237873 	 St: c068c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11237873----T: 11238073 	 St: c068d260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11238073----T: 11238273 	 St: c068c8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11238273----T: 11238473 	 St: c068cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11238473----T: 11238673 	 St: c068e6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11238673----T: 11238873 	 St: c068fd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11238873----T: 11239073 	 St: c068f500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11239073----T: 11239273 	 St: c0690200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11239273----T: 11239473 	 St: c069bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11239473----T: 11239673 	 St: c0692420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11239673----T: 11239873 	 St: c069af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11239873----T: 11240073 	 St: c069a460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11240073----T: 11240273 	 St: c0693d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11240273----T: 11240473 	 St: c0692180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11240473----T: 11240673 	 St: c06956e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11240673----T: 11240873 	 St: c0695c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11240873----T: 11241073 	 St: c0698940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11241073----T: 11241273 	 St: c0699520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11241273----T: 11241473 	 St: c0697da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11241473----T: 11241673 	 St: c0699c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11241673----T: 11241873 	 St: c069ba20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11241873----T: 11242073 	 St: c069d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11242073----T: 11242273 	 St: c069c300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11242273----T: 11242473 	 St: c069d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11242473----T: 11242673 	 St: c069e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11242673----T: 11242873 	 St: c069ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11242873----T: 11243073 	 St: c069aa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11243073----T: 11243273 	 St: c06a0780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11243273----T: 11243473 	 St: c06a0480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11243473----T: 11243673 	 St: c069c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11243673----T: 11243873 	 St: c0699bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11243873----T: 11244073 	 St: c06a23a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11244073----T: 11244273 	 St: c069e480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11244273----T: 11244473 	 St: c06a18a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11244473----T: 11244673 	 St: c06a0ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11244673----T: 11244873 	 St: c06a33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11244873----T: 11245073 	 St: c06a52c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11245073----T: 11245273 	 St: c06a49e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11245273----T: 11245473 	 St: c06a5fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11245473----T: 11245673 	 St: c06a7100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11245673----T: 11245873 	 St: c06a7a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11245873----T: 11246073 	 St: c06a7f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11246913----T: 11247113 	 St: c06a89c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11247113----T: 11247313 	 St: c06ac4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11247313----T: 11247513 	 St: c06b0540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11247513----T: 11247713 	 St: c06afc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11247713----T: 11247913 	 St: c06a9fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11247913----T: 11248113 	 St: c06aa9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11248113----T: 11248313 	 St: c06ab240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11248313----T: 11248513 	 St: c06a9100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11248513----T: 11248713 	 St: c06aaea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11248713----T: 11248913 	 St: c06aae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11248913----T: 11249113 	 St: c06aca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11249113----T: 11249313 	 St: c06ac1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11249313----T: 11249513 	 St: c06ac780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11249513----T: 11249713 	 St: c06ad760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11249713----T: 11249913 	 St: c06b13e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11249913----T: 11250113 	 St: c06b2440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11250113----T: 11250313 	 St: c06af020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11250313----T: 11250513 	 St: c06b4140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11250513----T: 11250713 	 St: c06b73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11250713----T: 11250913 	 St: c06b4940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11250913----T: 11251113 	 St: c06b4e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11251113----T: 11251313 	 St: c06b7ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11251313----T: 11251513 	 St: c06afd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11251513----T: 11251713 	 St: c06b19e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11251713----T: 11251913 	 St: c06c1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11251913----T: 11252113 	 St: c06b78c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11252113----T: 11252313 	 St: c06c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11252313----T: 11252513 	 St: c06c29c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11252513----T: 11252713 	 St: c06b8980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11252713----T: 11252913 	 St: c06b6f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11252913----T: 11253113 	 St: c06b9300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11253113----T: 11253313 	 St: c06b4440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11253313----T: 11253513 	 St: c06b9ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11253513----T: 11253713 	 St: c06bc460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11253713----T: 11253913 	 St: c06bc260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11253913----T: 11254113 	 St: c06b9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11254113----T: 11254313 	 St: c06b46a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11254313----T: 11254513 	 St: c06bff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11254513----T: 11254713 	 St: c06bce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11254713----T: 11254913 	 St: c06c2ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11254913----T: 11255113 	 St: c06c1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11255113----T: 11255313 	 St: c06c3f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11255313----T: 11255513 	 St: c06c3ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11255513----T: 11255713 	 St: c06c8820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11255713----T: 11255913 	 St: c06c4ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11255913----T: 11256113 	 St: c06c4840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11256113----T: 11256313 	 St: c06c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11256313----T: 11256513 	 St: c06c5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11256513----T: 11256713 	 St: c06c6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11256713----T: 11256913 	 St: c06c6800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11256913----T: 11257113 	 St: c06c68c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11257113----T: 11257313 	 St: c06c8ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11257313----T: 11257513 	 St: c06c8b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11257513----T: 11257713 	 St: c06c7380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11257713----T: 11257913 	 St: c06ca620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11257913----T: 11258113 	 St: c06ca300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11258113----T: 11258313 	 St: c06c9ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11258313----T: 11258513 	 St: c06cb2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11258513----T: 11258713 	 St: c06cbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11258713----T: 11258913 	 St: c06cb140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11258913----T: 11259113 	 St: c06cc400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11259113----T: 11259313 	 St: c06cc540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11259313----T: 11259513 	 St: c06d55a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11259513----T: 11259713 	 St: c06cd480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11259713----T: 11259913 	 St: c06cc0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11259913----T: 11260113 	 St: c06cc3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11260113----T: 11260313 	 St: c06ccea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11260313----T: 11260513 	 St: c06cdf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11260513----T: 11260713 	 St: c06cdaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11260713----T: 11260913 	 St: c06cf160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11260913----T: 11261113 	 St: c06cec60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11261113----T: 11261313 	 St: c06dcf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11261313----T: 11261513 	 St: c06d3120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11261513----T: 11261713 	 St: c06d0d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11261713----T: 11261913 	 St: c06d0ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11261913----T: 11262113 	 St: c06d36c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11262113----T: 11262313 	 St: c06d06e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11262313----T: 11262513 	 St: c06d27a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11262513----T: 11262713 	 St: c06d25a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11262713----T: 11262913 	 St: c06d41c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11262913----T: 11263113 	 St: c06d4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11263113----T: 11263313 	 St: c06d6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11263313----T: 11263513 	 St: c06d6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11263513----T: 11263713 	 St: c06d9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11263713----T: 11263913 	 St: c06d8aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11263913----T: 11264113 	 St: c06d7120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11264113----T: 11264313 	 St: c06d90a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11264313----T: 11264513 	 St: c06d9980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11264513----T: 11264713 	 St: c06d9260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11264713----T: 11264913 	 St: c06d77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11264913----T: 11265113 	 St: c06d9600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11265113----T: 11265313 	 St: c06db540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11265313----T: 11265513 	 St: c06dabe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11265513----T: 11265713 	 St: c06d6580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11265713----T: 11265913 	 St: c06d8de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11265913----T: 11266113 	 St: c06d5600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11266113----T: 11266313 	 St: c06da6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11266313----T: 11266513 	 St: c06d9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11266513----T: 11266713 	 St: c06da640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11266713----T: 11266913 	 St: c06dd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11266913----T: 11267113 	 St: c06dbca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11267113----T: 11267313 	 St: c06dcda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11267313----T: 11267513 	 St: c06de300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11267513----T: 11267713 	 St: c06dece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11267713----T: 11267913 	 St: c06df3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11267913----T: 11268113 	 St: c06dfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11268113----T: 11268313 	 St: c06e2360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11268313----T: 11268513 	 St: c06df420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11268513----T: 11268713 	 St: c06e0a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11268713----T: 11268913 	 St: c06e20e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11268913----T: 11269113 	 St: c06e45c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11269997----T: 11270197 	 St: c06ec980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11270197----T: 11270397 	 St: c06ef4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11270397----T: 11270597 	 St: c06ef9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11270597----T: 11270797 	 St: c06e5420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11270797----T: 11270997 	 St: c06e6520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11270997----T: 11271197 	 St: c06e95a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11271197----T: 11271397 	 St: c06e60c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11271397----T: 11271597 	 St: c06e4da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11271597----T: 11271797 	 St: c06e59e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11271797----T: 11271997 	 St: c06e4b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11271997----T: 11272197 	 St: c06f4300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11272197----T: 11272397 	 St: c06ea0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11272397----T: 11272597 	 St: c06ed020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11272597----T: 11272797 	 St: c06efc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11272797----T: 11272997 	 St: c06ec7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11272997----T: 11273197 	 St: c06ee500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11273197----T: 11273397 	 St: c06e5da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11273397----T: 11273597 	 St: c06edda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11273597----T: 11273797 	 St: c06f1a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11273797----T: 11273997 	 St: c06e8b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11273997----T: 11274197 	 St: c06f1e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11274197----T: 11274397 	 St: c06e5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11274397----T: 11274597 	 St: c06f0d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11274597----T: 11274797 	 St: c06ea100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11274797----T: 11274997 	 St: c06efac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11274997----T: 11275197 	 St: c06f1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11275197----T: 11275397 	 St: c06f3940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11275397----T: 11275597 	 St: c06f3600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11275597----T: 11275797 	 St: c06f4520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11275797----T: 11275997 	 St: c06f4c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11275997----T: 11276197 	 St: c06f35c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11276197----T: 11276397 	 St: c06f6e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11276397----T: 11276597 	 St: c06f6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11276597----T: 11276797 	 St: c06fa440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11276797----T: 11276997 	 St: c06f9000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11276997----T: 11277197 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11277197----T: 11277397 	 St: c06ffc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11277397----T: 11277597 	 St: c06fc800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11277597----T: 11277797 	 St: c06fb2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11277797----T: 11277997 	 St: c06fce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11277997----T: 11278197 	 St: c06fc280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11278197----T: 11278397 	 St: c06fbca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11278397----T: 11278597 	 St: c06feae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11278597----T: 11278797 	 St: c0700360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11278797----T: 11278997 	 St: c0701580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11278997----T: 11279197 	 St: c07023e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11279197----T: 11279397 	 St: c0703860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11279397----T: 11279597 	 St: c0702460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11279597----T: 11279797 	 St: c0703ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11279797----T: 11279997 	 St: c0703fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11279997----T: 11280197 	 St: c0704c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11280197----T: 11280397 	 St: c0704ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11280397----T: 11280597 	 St: c0705ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11280597----T: 11280797 	 St: c07043c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11280797----T: 11280997 	 St: c070bba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11280997----T: 11281197 	 St: c0706980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11281197----T: 11281397 	 St: c0707a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11281397----T: 11281597 	 St: c0706520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11281597----T: 11281797 	 St: c07088c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11281797----T: 11281997 	 St: c0710aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11281997----T: 11282197 	 St: c0708460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11282197----T: 11282397 	 St: c0707540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11282397----T: 11282597 	 St: c0715440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11282597----T: 11282797 	 St: c0713340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11282797----T: 11282997 	 St: c070bf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11282997----T: 11283197 	 St: c070e7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11283197----T: 11283397 	 St: c0707100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11283397----T: 11283597 	 St: c070b7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11283597----T: 11283797 	 St: c0712180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11283797----T: 11283997 	 St: c0710700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11283997----T: 11284197 	 St: c07123c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11284197----T: 11284397 	 St: c070ffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11284397----T: 11284597 	 St: c07178a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11284597----T: 11284797 	 St: c0715ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11284797----T: 11284997 	 St: c0717200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11284997----T: 11285197 	 St: c0717c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11285197----T: 11285397 	 St: c0713a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11285397----T: 11285597 	 St: c0713ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11285597----T: 11285797 	 St: c07189e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11285797----T: 11285997 	 St: c0719f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11285997----T: 11286197 	 St: c0716320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11286197----T: 11286397 	 St: c071d160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11286397----T: 11286597 	 St: c071e420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11286597----T: 11286797 	 St: c071dca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11286797----T: 11286997 	 St: c071fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11286997----T: 11287197 	 St: c07201e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11287197----T: 11287397 	 St: c0720700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11287397----T: 11287597 	 St: c0720be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11288434----T: 11288634 	 St: c07217a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11288634----T: 11288834 	 St: c07222c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11288834----T: 11289034 	 St: c0723280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11289034----T: 11289234 	 St: c0725a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11289234----T: 11289434 	 St: c0723720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11289434----T: 11289634 	 St: c0723200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11289634----T: 11289834 	 St: c0722aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11289834----T: 11290034 	 St: c0726e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11290034----T: 11290234 	 St: c0726b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11290234----T: 11290434 	 St: c0729860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11290434----T: 11290634 	 St: c0725e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11290634----T: 11290834 	 St: c0727fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11290834----T: 11291034 	 St: c0722800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11291034----T: 11291234 	 St: c072bac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11291234----T: 11291434 	 St: c0733760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11291434----T: 11291634 	 St: c072bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11291634----T: 11291834 	 St: c07288a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11291834----T: 11292034 	 St: c07262e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11292034----T: 11292234 	 St: c072b7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11292234----T: 11292434 	 St: c072b740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11292434----T: 11292634 	 St: c0731220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11292634----T: 11292834 	 St: c0722960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11292834----T: 11293034 	 St: c072d9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11293034----T: 11293234 	 St: c07296c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11293234----T: 11293434 	 St: c0727be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11293434----T: 11293634 	 St: c0730c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11293634----T: 11293834 	 St: c07317e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11293834----T: 11294034 	 St: c0732a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11294034----T: 11294234 	 St: c0733ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11294234----T: 11294434 	 St: c0736660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11294434----T: 11294634 	 St: c0729400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11294634----T: 11294834 	 St: c0733560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11294834----T: 11295034 	 St: c072ec60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11295034----T: 11295234 	 St: c0736360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11295234----T: 11295434 	 St: c0733020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11295434----T: 11295634 	 St: c0734040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11295634----T: 11295834 	 St: c0731a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11295834----T: 11296034 	 St: c0734560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11296034----T: 11296234 	 St: c0737ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11296234----T: 11296434 	 St: c0736f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11296434----T: 11296634 	 St: c0736f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11296634----T: 11296834 	 St: c0734e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11296834----T: 11297034 	 St: c073bb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11297034----T: 11297234 	 St: c0736e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11297234----T: 11297434 	 St: c07347c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11297434----T: 11297634 	 St: c0734860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11297634----T: 11297834 	 St: c0739d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11297834----T: 11298034 	 St: c073ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11298034----T: 11298234 	 St: c073adc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11298234----T: 11298434 	 St: c0739c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11298434----T: 11298634 	 St: c0733c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11298634----T: 11298834 	 St: c0739300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11298834----T: 11299034 	 St: c07388a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11299034----T: 11299234 	 St: c0739700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11299234----T: 11299434 	 St: c073d120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11299434----T: 11299634 	 St: c073b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11299634----T: 11299834 	 St: c073cfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11299834----T: 11300034 	 St: c0740500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11300034----T: 11300234 	 St: c0740fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11300234----T: 11300434 	 St: c073f620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11300434----T: 11300634 	 St: c073ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11300634----T: 11300834 	 St: c073f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11300834----T: 11301034 	 St: c07424c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11301034----T: 11301234 	 St: c0740860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11301234----T: 11301434 	 St: c0741320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11301434----T: 11301634 	 St: c07404e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11301634----T: 11301834 	 St: c0741b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11301834----T: 11302034 	 St: c0741600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11302034----T: 11302234 	 St: c0740720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11302234----T: 11302434 	 St: c0746400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11302434----T: 11302634 	 St: c0745d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11302634----T: 11302834 	 St: c0743200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11302834----T: 11303034 	 St: c074b060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11303034----T: 11303234 	 St: c074c980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11303234----T: 11303434 	 St: c07473a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11303434----T: 11303634 	 St: c074c900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11303634----T: 11303834 	 St: c0747100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11303834----T: 11304034 	 St: c0746800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11304034----T: 11304234 	 St: c0748840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11304234----T: 11304434 	 St: c0747600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11304434----T: 11304634 	 St: c0748880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11304634----T: 11304834 	 St: c07474e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11304834----T: 11305034 	 St: c0747780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11305034----T: 11305234 	 St: c07481e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11305234----T: 11305434 	 St: c0749320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11305434----T: 11305634 	 St: c074b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11305634----T: 11305834 	 St: c07486c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11305834----T: 11306034 	 St: c074a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11306034----T: 11306234 	 St: c0753d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11306234----T: 11306434 	 St: c074b720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11306434----T: 11306634 	 St: c0749460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11306634----T: 11306834 	 St: c07494c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11306834----T: 11307034 	 St: c074b4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11307034----T: 11307234 	 St: c074b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11307234----T: 11307434 	 St: c07497e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11307434----T: 11307634 	 St: c074d6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11307634----T: 11307834 	 St: c074dba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11307834----T: 11308034 	 St: c074ab00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11308034----T: 11308234 	 St: c074c8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11308234----T: 11308434 	 St: c074ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11308434----T: 11308634 	 St: c0750a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11308634----T: 11308834 	 St: c0750ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11308834----T: 11309034 	 St: c074ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11309034----T: 11309234 	 St: c07529c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11309234----T: 11309434 	 St: c0751520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11309434----T: 11309634 	 St: c0750900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11309634----T: 11309834 	 St: c074fc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11309834----T: 11310034 	 St: c074e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11310034----T: 11310234 	 St: c0752a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11310234----T: 11310434 	 St: c074e760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11310434----T: 11310634 	 St: c0752be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11310634----T: 11310834 	 St: c07524e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11310834----T: 11311034 	 St: c0754da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11311034----T: 11311234 	 St: c0756120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11311234----T: 11311434 	 St: c07546e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11311434----T: 11311634 	 St: c07540e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11311634----T: 11311834 	 St: c0758120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11311834----T: 11312034 	 St: c0757840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11312034----T: 11312234 	 St: c0757a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11312234----T: 11312434 	 St: c0757aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11312434----T: 11312634 	 St: c0757b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11312634----T: 11312834 	 St: c0758840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11312834----T: 11313034 	 St: c0758400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11313034----T: 11313234 	 St: c075b1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11314096----T: 11314296 	 St: c0765980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11314296----T: 11314496 	 St: c07622e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11314496----T: 11314696 	 St: c075e9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11314696----T: 11314896 	 St: c0764320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11314896----T: 11315096 	 St: c075d820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11315096----T: 11315296 	 St: c075d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11315296----T: 11315496 	 St: c075e4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11315496----T: 11315696 	 St: c075e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11315696----T: 11315896 	 St: c0760920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11315896----T: 11316096 	 St: c07624e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11316096----T: 11316296 	 St: c075f940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11316296----T: 11316496 	 St: c0765e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11316496----T: 11316696 	 St: c0763b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11316696----T: 11316896 	 St: c0761bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11316896----T: 11317096 	 St: c0761c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11317096----T: 11317296 	 St: c076efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11317296----T: 11317496 	 St: c0766040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11317496----T: 11317696 	 St: c0764f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11317696----T: 11317896 	 St: c076ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11317896----T: 11318096 	 St: c0768580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11318096----T: 11318296 	 St: c076a620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11318296----T: 11318496 	 St: c07656a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11318496----T: 11318696 	 St: c076a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11318696----T: 11318896 	 St: c0765380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11318896----T: 11319096 	 St: c07669c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11319096----T: 11319296 	 St: c076aac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11319296----T: 11319496 	 St: c076a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11319496----T: 11319696 	 St: c076dd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11319696----T: 11319896 	 St: c076cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11319896----T: 11320096 	 St: c0768fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11320096----T: 11320296 	 St: c07690c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11320296----T: 11320496 	 St: c076ac20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11320496----T: 11320696 	 St: c076fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11320696----T: 11320896 	 St: c076f380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11320896----T: 11321096 	 St: c07725c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11321096----T: 11321296 	 St: c0774000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11321296----T: 11321496 	 St: c0774600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11321496----T: 11321696 	 St: c07764a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11321696----T: 11321896 	 St: c0773620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11321896----T: 11322096 	 St: c0772e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11322096----T: 11322296 	 St: c0774900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11322296----T: 11322496 	 St: c0773c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11322496----T: 11322696 	 St: c0775b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11322696----T: 11322896 	 St: c0777b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11322896----T: 11323096 	 St: c077b160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11323096----T: 11323296 	 St: c0779ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11323296----T: 11323496 	 St: c077a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11323496----T: 11323696 	 St: c077bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11323696----T: 11323896 	 St: c077aec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11323896----T: 11324096 	 St: c077a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11324096----T: 11324296 	 St: c0779ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11324296----T: 11324496 	 St: c077c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11324496----T: 11324696 	 St: c077e460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11324696----T: 11324896 	 St: c0784e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11324896----T: 11325096 	 St: c077fec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11325096----T: 11325296 	 St: c077fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11325296----T: 11325496 	 St: c07877c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11325496----T: 11325696 	 St: c077f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11325696----T: 11325896 	 St: c0780cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11325896----T: 11326096 	 St: c07814c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11326096----T: 11326296 	 St: c078b460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11326296----T: 11326496 	 St: c0782500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11326496----T: 11326696 	 St: c0781940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11326696----T: 11326896 	 St: c078d940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11326896----T: 11327096 	 St: c07826c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11327096----T: 11327296 	 St: c078ddc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11327296----T: 11327496 	 St: c0790420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11327496----T: 11327696 	 St: c0784620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11327696----T: 11327896 	 St: c0784140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11327896----T: 11328096 	 St: c0786b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11328096----T: 11328296 	 St: c0788d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11328296----T: 11328496 	 St: c0786920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11328496----T: 11328696 	 St: c0788b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11328696----T: 11328896 	 St: c07886c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11328896----T: 11329096 	 St: c07891a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11329096----T: 11329296 	 St: c0788c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11329296----T: 11329496 	 St: c0786e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11329496----T: 11329696 	 St: c078b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11329696----T: 11329896 	 St: c078bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11329896----T: 11330096 	 St: c078be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11330096----T: 11330296 	 St: c07903e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11330296----T: 11330496 	 St: c07914e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11330496----T: 11330696 	 St: c078c480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11330696----T: 11330896 	 St: c078d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11330896----T: 11331096 	 St: c0790f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11331096----T: 11331296 	 St: c07912c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11331296----T: 11331496 	 St: c078eb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11331496----T: 11331696 	 St: c0790ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11331696----T: 11331896 	 St: c0795600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11331896----T: 11332096 	 St: c07942c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11332096----T: 11332296 	 St: c0793fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11332296----T: 11332496 	 St: c0794340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11332496----T: 11332696 	 St: c07934a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11332696----T: 11332896 	 St: c0794120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11332896----T: 11333096 	 St: c0795040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11333096----T: 11333296 	 St: c0796180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11333296----T: 11333496 	 St: c07994e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11334390----T: 11334590 	 St: c07a5840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11334590----T: 11334790 	 St: c079f200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11334790----T: 11334990 	 St: c079d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11334990----T: 11335190 	 St: c079c5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11335190----T: 11335390 	 St: c079db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11335390----T: 11335590 	 St: c079e7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11335590----T: 11335790 	 St: c079d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11335790----T: 11335990 	 St: c079f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11335990----T: 11336190 	 St: c079d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11336190----T: 11336390 	 St: c07a01c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11336390----T: 11336590 	 St: c07a1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11336590----T: 11336790 	 St: c079fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11336790----T: 11336990 	 St: c07a1960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11336990----T: 11337190 	 St: c07a3980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11337190----T: 11337390 	 St: c07a5cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11337390----T: 11337590 	 St: c07b0da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11337590----T: 11337790 	 St: c07a6680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11337790----T: 11337990 	 St: c07a7380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11337990----T: 11338190 	 St: c07a5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11338190----T: 11338390 	 St: c07a6800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11338390----T: 11338590 	 St: c07a2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11338590----T: 11338790 	 St: c07a8240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11338790----T: 11338990 	 St: c07b2860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11338990----T: 11339190 	 St: c07a9a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11339190----T: 11339390 	 St: c07a9f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11339390----T: 11339590 	 St: c07aa460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11339590----T: 11339790 	 St: c07b5380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11339790----T: 11339990 	 St: c07b2740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11339990----T: 11340190 	 St: c07a9d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11340190----T: 11340390 	 St: c07aaa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11340390----T: 11340590 	 St: c07a96c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11340590----T: 11340790 	 St: c07ad720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11340790----T: 11340990 	 St: c07ac800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11340990----T: 11341190 	 St: c07a7520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11341190----T: 11341390 	 St: c07ac400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11341390----T: 11341590 	 St: c07adda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11341590----T: 11341790 	 St: c07aa2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11341790----T: 11341990 	 St: c07af060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11341990----T: 11342190 	 St: c07af5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11342190----T: 11342390 	 St: c07adb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11342390----T: 11342590 	 St: c07b1800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11342590----T: 11342790 	 St: c07b32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11342790----T: 11342990 	 St: c07b2e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11342990----T: 11343190 	 St: c07afa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11343190----T: 11343390 	 St: c07b2b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11343390----T: 11343590 	 St: c07b41c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11343590----T: 11343790 	 St: c07b4e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11343790----T: 11343990 	 St: c07b5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11343990----T: 11344190 	 St: c07b4a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11344190----T: 11344390 	 St: c07b7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11344390----T: 11344590 	 St: c07b7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11344590----T: 11344790 	 St: c07b73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11344790----T: 11344990 	 St: c07b8540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11344990----T: 11345190 	 St: c07b8d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11345190----T: 11345390 	 St: c07b9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11345390----T: 11345590 	 St: c07b7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11345590----T: 11345790 	 St: c07ba3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11345790----T: 11345990 	 St: c07b9da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11345990----T: 11346190 	 St: c07b9b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11346190----T: 11346390 	 St: c07b9ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11346390----T: 11346590 	 St: c07c2480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11346590----T: 11346790 	 St: c07baf00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11346790----T: 11346990 	 St: c07bbf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11346990----T: 11347190 	 St: c07bda40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11347190----T: 11347390 	 St: c07c0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11347390----T: 11347590 	 St: c07caa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11347590----T: 11347790 	 St: c07c21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11347790----T: 11347990 	 St: c07c2640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11347990----T: 11348190 	 St: c07c2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11348190----T: 11348390 	 St: c07c28e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11348390----T: 11348590 	 St: c07c5900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11348590----T: 11348790 	 St: c07c4f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11348790----T: 11348990 	 St: c07c4d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11348990----T: 11349190 	 St: c07c6f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11349190----T: 11349390 	 St: c07c50e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11349390----T: 11349590 	 St: c07c6820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11349590----T: 11349790 	 St: c07c8ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11349790----T: 11349990 	 St: c07c8300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11349990----T: 11350190 	 St: c07cb320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11350190----T: 11350390 	 St: c07cb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11350390----T: 11350590 	 St: c07cd960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11350590----T: 11350790 	 St: c07cefa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11350790----T: 11350990 	 St: c07cd500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11350990----T: 11351190 	 St: c07cea80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11351190----T: 11351390 	 St: c07cf200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11351390----T: 11351590 	 St: c07ca0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11351590----T: 11351790 	 St: c07caca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11351790----T: 11351990 	 St: c07d3200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11351990----T: 11352190 	 St: c07d0a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11352190----T: 11352390 	 St: c07d1360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11352390----T: 11352590 	 St: c07d1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11352590----T: 11352790 	 St: c07d72c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11352790----T: 11352990 	 St: c07d1600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11352990----T: 11353190 	 St: c07d1b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11353190----T: 11353390 	 St: c07d3060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11353390----T: 11353590 	 St: c07d2520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11353590----T: 11353790 	 St: c07d2ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11353790----T: 11353990 	 St: c07d35a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11353990----T: 11354190 	 St: c07d33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11354190----T: 11354390 	 St: c07d5220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11354390----T: 11354590 	 St: c07d46a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11354590----T: 11354790 	 St: c07d4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11354790----T: 11354990 	 St: c07d6f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11354990----T: 11355190 	 St: c07d44e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11356059----T: 11356259 	 St: c07ddc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11356259----T: 11356459 	 St: c07e5160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11356459----T: 11356659 	 St: c07d8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11356659----T: 11356859 	 St: c07ea400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11356859----T: 11357059 	 St: c07d8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11357059----T: 11357259 	 St: c07d8d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11357259----T: 11357459 	 St: c07ddde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11357459----T: 11357659 	 St: c07dfec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11357659----T: 11357859 	 St: c07dd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11357859----T: 11358059 	 St: c07dc2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11358059----T: 11358259 	 St: c07de060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11358259----T: 11358459 	 St: c07d9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11358459----T: 11358659 	 St: c07db6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11358659----T: 11358859 	 St: c07e2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11358859----T: 11359059 	 St: c07e0dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11359059----T: 11359259 	 St: c07e5ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11359259----T: 11359459 	 St: c07dba20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11359459----T: 11359659 	 St: c07e0f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11359659----T: 11359859 	 St: c07e44e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11359859----T: 11360059 	 St: c07e5500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11360059----T: 11360259 	 St: c07e0400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11360259----T: 11360459 	 St: c07e5980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11360459----T: 11360659 	 St: c07e5300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11360659----T: 11360859 	 St: c07e4940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11360859----T: 11361059 	 St: c07e6d40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 11361059----T: 11361259 	 St: c07e5260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11361259----T: 11361459 	 St: c07e1fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11361459----T: 11361659 	 St: c07e62c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11361659----T: 11361859 	 St: c07e4f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11361859----T: 11362059 	 St: c07e9c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11362059----T: 11362259 	 St: c07e9a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11362259----T: 11362459 	 St: c07f2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11362459----T: 11362659 	 St: c07e85a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11362659----T: 11362859 	 St: c07e8520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11362859----T: 11363059 	 St: c07e64e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11363059----T: 11363259 	 St: c07f3160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11363259----T: 11363459 	 St: c07e8b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11363459----T: 11363659 	 St: c07ea6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11363659----T: 11363859 	 St: c07ea2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11363859----T: 11364059 	 St: c07e9f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11364059----T: 11364259 	 St: c07ed0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11364259----T: 11364459 	 St: c07ebdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11364459----T: 11364659 	 St: c07ed300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11364659----T: 11364859 	 St: c07f0540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11364859----T: 11365059 	 St: c07ebae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11365059----T: 11365259 	 St: c07f0960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11365259----T: 11365459 	 St: c07ef520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11365459----T: 11365659 	 St: c07efd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11365659----T: 11365859 	 St: c07f1b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11365859----T: 11366059 	 St: c07f3680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11366059----T: 11366259 	 St: c07ee9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11366259----T: 11366459 	 St: c07f3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11366459----T: 11366659 	 St: c07f4a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11366659----T: 11366859 	 St: c07f46a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11366859----T: 11367059 	 St: c07f5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11367059----T: 11367259 	 St: c07f66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11367259----T: 11367459 	 St: c07f5960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11367459----T: 11367659 	 St: c07f5d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11367659----T: 11367859 	 St: c07f5140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11367859----T: 11368059 	 St: c07f8280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11368059----T: 11368259 	 St: c07f5e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 11368259----T: 11368459 	 St: c07f7fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11368459----T: 11368659 	 St: c07fd5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11368659----T: 11368859 	 St: c07fa260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11368859----T: 11369059 	 St: c07f7780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11369059----T: 11369259 	 St: c07f78a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11369259----T: 11369459 	 St: c07fab00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11369459----T: 11369659 	 St: c07faba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11369659----T: 11369859 	 St: c07f90c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11369859----T: 11370059 	 St: c07f86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11370059----T: 11370259 	 St: c07f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11370259----T: 11370459 	 St: c07fde40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11370459----T: 11370659 	 St: c07fde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11370659----T: 11370859 	 St: c07f8e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11370859----T: 11371059 	 St: c07f9640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11371059----T: 11371259 	 St: c07fbba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11371259----T: 11371459 	 St: c07fe9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11371459----T: 11371659 	 St: c07fd700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11371659----T: 11371859 	 St: c07fe880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11371859----T: 11372059 	 St: c07fc280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11372059----T: 11372259 	 St: c07fe820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11372259----T: 11372459 	 St: c07fd4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11372459----T: 11372659 	 St: c07ffd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11372659----T: 11372859 	 St: c07fed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11372859----T: 11373059 	 St: c07fd040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11373059----T: 11373259 	 St: c07fd220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11373259----T: 11376059 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11376059----T: 11383839 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11376448----T: 11618528 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11383839----T: 11392541 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11392541----T: 11408704 	 St: c0850000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11408704----T: 11462480 	 St: c0880000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 11462480----T: 11471182 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11471182----T: 11517429 	 St: c0920000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 11517429----T: 11548622 	 St: c09c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 11548622----T: 11551422 	 St: c1000000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11551422----T: 11559202 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11559202----T: 11567904 	 St: c1020000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11567904----T: 11584067 	 St: c1050000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11584067----T: 11637843 	 St: c1080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 11637843----T: 11646545 	 St: c1100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11646545----T: 11700321 	 St: c1120000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 11700321----T: 11739040 	 St: c11b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F: 11748740----T: 11751540 	 St: c0a10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11751540----T: 11759320 	 St: c0a12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11759320----T: 11768022 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11768022----T: 11791694 	 St: c0a50000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11793387----T: 11793587 	 St: c0a834a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11793528----T: 12035608 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11793587----T: 11793787 	 St: c0a80580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11793787----T: 11793987 	 St: c0a806a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11793987----T: 11794187 	 St: c0a827e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11794187----T: 11794387 	 St: c0a80de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11794387----T: 11794587 	 St: c0a80a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11794587----T: 11794787 	 St: c12834a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11794787----T: 11794987 	 St: c1280580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11794987----T: 11795187 	 St: c12806a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11795187----T: 11795387 	 St: c12827e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11795387----T: 11795587 	 St: c1280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11795587----T: 11795787 	 St: c1280a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11795787----T: 11799599 	 St: c0a80000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11799599----T: 11963999 	 St: c0a85000 Sz: 1421312 	 Sm: 0 	 T: memcpy_h2d(111.006081)
F: 11963999----T: 11964199 	 St: c12841a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11964199----T: 11972901 	 St: c0bf0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11972901----T: 11977120 	 St: c1280000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12035609----T: 12199538 	 St: c1286000 Sz: 1417216 	 Sm: 0 	 T: memcpy_h2d(110.688049)
F: 12035609----T: 12277689 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12199538----T: 12208240 	 St: c13f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12208240----T: 12208440 	 St: c0a91580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12208440----T: 12208640 	 St: c0aa36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12208640----T: 12208840 	 St: c0a913a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12208840----T: 12209040 	 St: c0a953c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12209040----T: 12209240 	 St: c0a89540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12209240----T: 12209440 	 St: c0a98920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12209440----T: 12209640 	 St: c0a8ffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12209640----T: 12209840 	 St: c0a92aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12209840----T: 12210040 	 St: c0aae820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12210040----T: 12210240 	 St: c0aacea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12210240----T: 12210440 	 St: c0a8a360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12210440----T: 12210640 	 St: c0a8a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12210640----T: 12210840 	 St: c0a89f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12210840----T: 12211040 	 St: c0a8dc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12211040----T: 12211240 	 St: c0a8c320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12211240----T: 12211440 	 St: c0a8b340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12211440----T: 12211640 	 St: c0a8a2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12211640----T: 12211840 	 St: c0aac4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12211840----T: 12212040 	 St: c0a87c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12212040----T: 12212240 	 St: c0ab38e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12212240----T: 12212440 	 St: c0aad7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12212440----T: 12212640 	 St: c0aa8320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12212640----T: 12212840 	 St: c0aa2fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12212840----T: 12213040 	 St: c0a8ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12213040----T: 12213240 	 St: c0a8fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12213240----T: 12213440 	 St: c0aaf960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12213440----T: 12213640 	 St: c0a88620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12213640----T: 12213840 	 St: c0aaa5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12213840----T: 12214040 	 St: c0a8ed40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12214040----T: 12214240 	 St: c0aab800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12214240----T: 12214440 	 St: c0aadfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12214440----T: 12214640 	 St: c0aa6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12214640----T: 12214840 	 St: c0aa67a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12214840----T: 12215040 	 St: c0a8d820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12215040----T: 12215240 	 St: c0aa3d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12215240----T: 12215440 	 St: c0aa6340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12215440----T: 12215640 	 St: c0aafca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12215640----T: 12215840 	 St: c0aae9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12215840----T: 12216040 	 St: c0aa1b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12216040----T: 12216240 	 St: c0aa4640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12216240----T: 12216440 	 St: c0aa5d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12216440----T: 12216640 	 St: c0aa64a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12216640----T: 12216840 	 St: c0ab2ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12216840----T: 12217040 	 St: c0ab2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12217040----T: 12217240 	 St: c0aa50c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12217240----T: 12217440 	 St: c0aa5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12217440----T: 12222081 	 St: c0a90000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12222081----T: 12227596 	 St: c0a97000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12278541----T: 12278741 	 St: c0ab8500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12278741----T: 12278941 	 St: c0abd8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12278941----T: 12279141 	 St: c0abbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12279141----T: 12279341 	 St: c0abb920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12279341----T: 12279541 	 St: c0ac2f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12279541----T: 12279741 	 St: c0ab8260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12279741----T: 12279941 	 St: c0ac2a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12279941----T: 12280141 	 St: c0ab4ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12280141----T: 12280341 	 St: c0ab4fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12280341----T: 12280541 	 St: c0abbb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12280541----T: 12280741 	 St: c0ab7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12280741----T: 12280941 	 St: c0ab5680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12280941----T: 12281141 	 St: c0ab7ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12281141----T: 12281341 	 St: c0abd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12281341----T: 12281541 	 St: c0ab91a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12281541----T: 12281741 	 St: c0ab5820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12281741----T: 12281941 	 St: c0abe0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12281941----T: 12282141 	 St: c0abd620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12282141----T: 12282341 	 St: c0ab5aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12282341----T: 12282541 	 St: c0ab6300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12282541----T: 12282741 	 St: c0ab96e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12282741----T: 12282941 	 St: c0abf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12282941----T: 12283141 	 St: c0abb260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12283141----T: 12283341 	 St: c0ac8ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12283341----T: 12283541 	 St: c0abcc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12283541----T: 12283741 	 St: c0ac36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12283741----T: 12283941 	 St: c0ac51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12283941----T: 12284141 	 St: c0ac6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12284141----T: 12284341 	 St: c0abeca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12284341----T: 12284541 	 St: c0abe680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12284541----T: 12284741 	 St: c0ac6ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12284741----T: 12284941 	 St: c0ac0360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12284941----T: 12285141 	 St: c0aca3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12285141----T: 12285341 	 St: c0ac0b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12285341----T: 12285541 	 St: c0ac1f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12285541----T: 12285741 	 St: c0aca6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12285741----T: 12285941 	 St: c0ac6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12285941----T: 12286141 	 St: c0acd860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12286141----T: 12286341 	 St: c0acda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12286341----T: 12286541 	 St: c0acf920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12286541----T: 12286741 	 St: c0acdcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12286741----T: 12286941 	 St: c0acbbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12286941----T: 12287141 	 St: c0ac5480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 12287141----T: 12287341 	 St: c0acee00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12287341----T: 12287541 	 St: c0ac3fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12287541----T: 12287741 	 St: c0ac59c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12287741----T: 12287941 	 St: c0acf840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12287941----T: 12288141 	 St: c0ac79e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12288141----T: 12288341 	 St: c0ac7140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12288341----T: 12288541 	 St: c0ac77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12288541----T: 12288741 	 St: c0ac9060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12288741----T: 12288941 	 St: c0ac8f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12288941----T: 12289141 	 St: c0ac9420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12289141----T: 12289341 	 St: c0acc620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12289341----T: 12289541 	 St: c0acc440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12289541----T: 12289741 	 St: c0ad2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12289741----T: 12289941 	 St: c0ad04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12289941----T: 12290141 	 St: c0ace340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12290141----T: 12290341 	 St: c0ad06c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12290341----T: 12290541 	 St: c0ad0020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12290541----T: 12290741 	 St: c0ad8040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12290741----T: 12290941 	 St: c0ad1040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12290941----T: 12291141 	 St: c0ad2420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12291141----T: 12291341 	 St: c0ad1dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12291341----T: 12291541 	 St: c0ad2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12291541----T: 12291741 	 St: c0ad1d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12291741----T: 12291941 	 St: c0ad1e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12291941----T: 12292141 	 St: c0ad2940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12292141----T: 12292341 	 St: c0ad5660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12292341----T: 12292541 	 St: c0ad5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12292541----T: 12292741 	 St: c0ad62e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12292741----T: 12292941 	 St: c0ad42c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12292941----T: 12293141 	 St: c0ad4420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12293141----T: 12293341 	 St: c0ad48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12293341----T: 12293541 	 St: c0ad6420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12293541----T: 12293741 	 St: c0ad71a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12293741----T: 12293941 	 St: c0adfcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12293941----T: 12294141 	 St: c0ad9e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12294141----T: 12294341 	 St: c0ad9e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12294341----T: 12294541 	 St: c0ae1e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12294541----T: 12294741 	 St: c0adad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12294741----T: 12294941 	 St: c0adb360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12294941----T: 12295141 	 St: c0adc500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12295141----T: 12295341 	 St: c0ae61c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12295341----T: 12295541 	 St: c0add860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12295541----T: 12295741 	 St: c0addb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12295741----T: 12295941 	 St: c0ae0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12295941----T: 12296141 	 St: c0adf900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12296141----T: 12296341 	 St: c0adfee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12296341----T: 12296541 	 St: c0ae06c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12296541----T: 12296741 	 St: c0ae2540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12296741----T: 12296941 	 St: c0ae1920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12296941----T: 12297141 	 St: c0ae2a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12297141----T: 12297341 	 St: c0ae1500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12297341----T: 12297541 	 St: c0ae3a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12297541----T: 12297741 	 St: c0ae29e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12297741----T: 12297941 	 St: c0ae42e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12297941----T: 12298141 	 St: c0ae3920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12298141----T: 12298341 	 St: c0ae6680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12298341----T: 12298541 	 St: c0ae5020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12298541----T: 12298741 	 St: c0aed300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12298741----T: 12298941 	 St: c0aeda00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12298941----T: 12299141 	 St: c0ae7a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12299141----T: 12299341 	 St: c0ae85e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12299341----T: 12299541 	 St: c0ae9780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12299541----T: 12299741 	 St: c0aea300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12299741----T: 12299941 	 St: c0af15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12299941----T: 12300141 	 St: c0ae8840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12300141----T: 12300341 	 St: c0aeb920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12300341----T: 12300541 	 St: c0aeaaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12300541----T: 12300741 	 St: c0aebca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12300741----T: 12300941 	 St: c0aebb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12300941----T: 12301141 	 St: c0aeabc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12301141----T: 12301341 	 St: c0aec100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12301341----T: 12301541 	 St: c0aedee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12301541----T: 12301741 	 St: c0aee120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12301741----T: 12301941 	 St: c0aedfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12301941----T: 12302141 	 St: c0aef8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12302141----T: 12302341 	 St: c0af05c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12302341----T: 12302541 	 St: c0aefc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12302541----T: 12302741 	 St: c0aef040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12302741----T: 12302941 	 St: c0af03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12303779----T: 12303979 	 St: c0af39c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12303979----T: 12304179 	 St: c0af5d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12304179----T: 12304379 	 St: c0af8ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12304379----T: 12304579 	 St: c0b00340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12304579----T: 12304779 	 St: c0b024c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12304779----T: 12304979 	 St: c0af9580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12304979----T: 12305179 	 St: c0af2a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12305179----T: 12305379 	 St: c0af3f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12305379----T: 12305579 	 St: c0af5100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12305579----T: 12305779 	 St: c0af9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12305779----T: 12305979 	 St: c0af2fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12305979----T: 12306179 	 St: c0af27e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12306179----T: 12306379 	 St: c0af8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12306379----T: 12306579 	 St: c0afb0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12306579----T: 12306779 	 St: c0afcd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12306779----T: 12306979 	 St: c0afc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12306979----T: 12307179 	 St: c0afbf00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12307179----T: 12307379 	 St: c0afe7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12307379----T: 12307579 	 St: c0afbe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12307579----T: 12307779 	 St: c0aff380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12307779----T: 12307979 	 St: c0b00280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12307979----T: 12308179 	 St: c0b009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12308179----T: 12308379 	 St: c0afc9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12308379----T: 12308579 	 St: c0afe540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12308579----T: 12308779 	 St: c0b08920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12308779----T: 12308979 	 St: c0b03360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12308979----T: 12309179 	 St: c0afe420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12309179----T: 12309379 	 St: c0b03480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12309379----T: 12309579 	 St: c0b04740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12309579----T: 12309779 	 St: c0b016a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12309779----T: 12309979 	 St: c0b021a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12309979----T: 12310179 	 St: c0b0c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12310179----T: 12310379 	 St: c0b04d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12310379----T: 12310579 	 St: c0b035e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12310579----T: 12310779 	 St: c0b07aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12310779----T: 12310979 	 St: c0b07e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12310979----T: 12311179 	 St: c0b06d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12311179----T: 12311379 	 St: c0b05500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12311379----T: 12311579 	 St: c0b09d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12311579----T: 12311779 	 St: c0b0c800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12311779----T: 12311979 	 St: c0b0efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12311979----T: 12312179 	 St: c0b0f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12312179----T: 12312379 	 St: c0b0d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12312379----T: 12312579 	 St: c0b0fbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12312579----T: 12312779 	 St: c0b104a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12312779----T: 12312979 	 St: c0b10560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12312979----T: 12313179 	 St: c0b105c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 12313179----T: 12313379 	 St: c0b0f3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12313379----T: 12313579 	 St: c0b16c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12313579----T: 12313779 	 St: c0b10ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12313779----T: 12313979 	 St: c0b0ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12313979----T: 12314179 	 St: c0b11880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12314179----T: 12314379 	 St: c0b144a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12314379----T: 12314579 	 St: c0b11ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12314579----T: 12314779 	 St: c0b12280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12314779----T: 12314979 	 St: c0b113a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12314979----T: 12315179 	 St: c0b129e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12315179----T: 12315379 	 St: c0b109e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12315379----T: 12315579 	 St: c0b13de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12315579----T: 12315779 	 St: c0b149c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12315779----T: 12315979 	 St: c0b16260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12315979----T: 12316179 	 St: c0b13440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12316179----T: 12316379 	 St: c0b210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12316379----T: 12316579 	 St: c0b17940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12316579----T: 12316779 	 St: c0b180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12316779----T: 12316979 	 St: c0b172a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12316979----T: 12317179 	 St: c0b1a440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12317179----T: 12317379 	 St: c0b18a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12317379----T: 12317579 	 St: c0b24d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12317579----T: 12317779 	 St: c0b225a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12317779----T: 12317979 	 St: c0b1aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12317979----T: 12318179 	 St: c0b1ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12318179----T: 12318379 	 St: c0b1e600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12318379----T: 12318579 	 St: c0b1e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12318579----T: 12318779 	 St: c0b1df20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12318779----T: 12318979 	 St: c0b1c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12318979----T: 12319179 	 St: c0b20720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12319179----T: 12319379 	 St: c0b202e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12319379----T: 12319579 	 St: c0b23320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12319579----T: 12319779 	 St: c0b22d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12319779----T: 12319979 	 St: c0b26580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12319979----T: 12320179 	 St: c0b26740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12320179----T: 12320379 	 St: c0b264c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12320379----T: 12320579 	 St: c0b27600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12320579----T: 12320779 	 St: c0b26f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12320779----T: 12320979 	 St: c0b236e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12320979----T: 12321179 	 St: c0b260e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12321179----T: 12321379 	 St: c0b2be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12321379----T: 12321579 	 St: c0b27e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12321579----T: 12321779 	 St: c0b28ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12321779----T: 12321979 	 St: c0b29b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12321979----T: 12322179 	 St: c0b29760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12322179----T: 12322379 	 St: c0b29e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12322379----T: 12322579 	 St: c0b2a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12322579----T: 12322779 	 St: c0b2b100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12322779----T: 12322979 	 St: c0b2c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12322979----T: 12323179 	 St: c0b2c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12323179----T: 12323379 	 St: c0b2c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12323379----T: 12323579 	 St: c0b2c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12323579----T: 12323779 	 St: c0b2c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12324633----T: 12324833 	 St: c0b2de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12324833----T: 12325033 	 St: c0b31ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12325033----T: 12325233 	 St: c0b35f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12325233----T: 12325433 	 St: c0b2f0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12325433----T: 12325633 	 St: c0b32020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12325633----T: 12325833 	 St: c0b39660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12325833----T: 12326033 	 St: c0b2eda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12326033----T: 12326233 	 St: c0b2e7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12326233----T: 12326433 	 St: c0b32700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12326433----T: 12326633 	 St: c0b2e120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12326633----T: 12326833 	 St: c0b32b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12326833----T: 12327033 	 St: c0b2dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12327033----T: 12327233 	 St: c0b343c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12327233----T: 12327433 	 St: c0b35540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12327433----T: 12327633 	 St: c0b365c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12327633----T: 12327833 	 St: c0b35280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12327833----T: 12328033 	 St: c0b33520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12328033----T: 12328233 	 St: c0b31000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12328233----T: 12328433 	 St: c0b36be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12328433----T: 12328633 	 St: c0b2d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12328633----T: 12328833 	 St: c0b38a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12328833----T: 12329033 	 St: c0b34e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12329033----T: 12329233 	 St: c0b37e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12329233----T: 12329433 	 St: c0b33a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12329433----T: 12329633 	 St: c0b36a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12329633----T: 12329833 	 St: c0b37a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12329833----T: 12330033 	 St: c0b39720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12330033----T: 12330233 	 St: c0b36fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12330233----T: 12330433 	 St: c0b38640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12330433----T: 12330633 	 St: c0b38900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12330633----T: 12330833 	 St: c0b41c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12330833----T: 12331033 	 St: c0b32dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12331033----T: 12331233 	 St: c0b3bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12331233----T: 12331433 	 St: c0b348a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12331433----T: 12331633 	 St: c0b3dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12331633----T: 12331833 	 St: c0b3f200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12331833----T: 12332033 	 St: c0b3efa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12332033----T: 12332233 	 St: c0b3ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12332233----T: 12332433 	 St: c0b3e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12332433----T: 12332633 	 St: c0b3e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12332633----T: 12332833 	 St: c0b41620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12332833----T: 12333033 	 St: c0b41720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12333033----T: 12333233 	 St: c0b411e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12333233----T: 12333433 	 St: c0b3f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12333433----T: 12333633 	 St: c0b418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12333633----T: 12333833 	 St: c0b47320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12333833----T: 12334033 	 St: c0b43ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12334033----T: 12334233 	 St: c0b45860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12334233----T: 12334433 	 St: c0b47800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12334433----T: 12334633 	 St: c0b45e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12334633----T: 12334833 	 St: c0b456a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12334833----T: 12335033 	 St: c0b471c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12335033----T: 12335233 	 St: c0b47700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12335233----T: 12335433 	 St: c0b46d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12335433----T: 12335633 	 St: c0b458e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12335633----T: 12335833 	 St: c0b46120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12335833----T: 12336033 	 St: c0b47e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12336033----T: 12336233 	 St: c0b4d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12336233----T: 12336433 	 St: c0b49020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12336433----T: 12336633 	 St: c0b49640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12336633----T: 12336833 	 St: c0b49a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12336833----T: 12337033 	 St: c0b4a280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12337033----T: 12337233 	 St: c0b49f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12337233----T: 12337433 	 St: c0b4a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12337433----T: 12337633 	 St: c0b4a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12337633----T: 12337833 	 St: c0b4ae60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12337833----T: 12338033 	 St: c0b4c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12338033----T: 12338233 	 St: c0b4dee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12338233----T: 12338433 	 St: c0b4d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12338433----T: 12338633 	 St: c0b543c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12338633----T: 12338833 	 St: c0b4e8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12338833----T: 12339033 	 St: c0b4e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12339033----T: 12339233 	 St: c0b4cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12339233----T: 12339433 	 St: c0b4cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12339433----T: 12339633 	 St: c0b4f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12339633----T: 12339833 	 St: c0b50620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12339833----T: 12340033 	 St: c0b51ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12340033----T: 12340233 	 St: c0b4ff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12340233----T: 12340433 	 St: c0b51380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12340433----T: 12340633 	 St: c0b537c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12340633----T: 12340833 	 St: c0b52820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12340833----T: 12341033 	 St: c0b53860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12341033----T: 12341233 	 St: c0b53080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12341233----T: 12341433 	 St: c0b54e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12341433----T: 12341633 	 St: c0b54520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12341633----T: 12341833 	 St: c0b61b00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 12341833----T: 12342033 	 St: c0b564c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12342033----T: 12342233 	 St: c0b55260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12342233----T: 12342433 	 St: c0b56ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12342433----T: 12342633 	 St: c0b58e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12342633----T: 12342833 	 St: c0b56e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12342833----T: 12343033 	 St: c0b56c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12343033----T: 12343233 	 St: c0b56760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12343233----T: 12343433 	 St: c0b5ca40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12343433----T: 12343633 	 St: c0b57a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12343633----T: 12343833 	 St: c0b579c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12343833----T: 12344033 	 St: c0b5a500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12344033----T: 12344233 	 St: c0b58b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12344233----T: 12344433 	 St: c0b59140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12344433----T: 12344633 	 St: c0b59a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12344633----T: 12344833 	 St: c0b5ae40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12344833----T: 12345033 	 St: c0b5dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12345033----T: 12345233 	 St: c0b60940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12345233----T: 12345433 	 St: c0b5f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12345433----T: 12345633 	 St: c0b61ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12345633----T: 12345833 	 St: c0b60280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12345833----T: 12346033 	 St: c0b5fda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12346033----T: 12346233 	 St: c0b603e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12346233----T: 12346433 	 St: c0b625e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12346433----T: 12346633 	 St: c0b65fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12346633----T: 12346833 	 St: c0b66b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12346833----T: 12347033 	 St: c0b66500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12347033----T: 12347233 	 St: c0b66280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12348096----T: 12348296 	 St: c0b71aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12348296----T: 12348496 	 St: c0b6c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12348496----T: 12348696 	 St: c0b75000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12348696----T: 12348896 	 St: c0b70ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12348896----T: 12349096 	 St: c0b723c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12349096----T: 12349296 	 St: c0b68da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12349296----T: 12349496 	 St: c0b692a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12349496----T: 12349696 	 St: c0b6d400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12349696----T: 12349896 	 St: c0b6e8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12349896----T: 12350096 	 St: c0b6cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12350096----T: 12350296 	 St: c0b6a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12350296----T: 12350496 	 St: c0b6d520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12350496----T: 12350696 	 St: c0b6e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12350696----T: 12350896 	 St: c0b6f080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12350896----T: 12351096 	 St: c0b698a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12351096----T: 12351296 	 St: c0b6fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12351296----T: 12351496 	 St: c0b71960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12351496----T: 12351696 	 St: c0b705e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12351696----T: 12351896 	 St: c0b6a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12351896----T: 12352096 	 St: c0b73d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12352096----T: 12352296 	 St: c0b6bf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12352296----T: 12352496 	 St: c0b74fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12352496----T: 12352696 	 St: c0b744c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12352696----T: 12352896 	 St: c0b752c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12352896----T: 12353096 	 St: c0b722a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12353096----T: 12353296 	 St: c0b70ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12353296----T: 12353496 	 St: c0b75de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12353496----T: 12353696 	 St: c0b76a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12353696----T: 12353896 	 St: c0b75d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12353896----T: 12354096 	 St: c0b78040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12354096----T: 12354296 	 St: c0b80fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12354296----T: 12354496 	 St: c0b77120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12354496----T: 12354696 	 St: c0b71240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12354696----T: 12354896 	 St: c0b78a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12354896----T: 12355096 	 St: c0b77440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12355096----T: 12355296 	 St: c0b7b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12355296----T: 12355496 	 St: c0b7c760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12355496----T: 12355696 	 St: c0b785c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12355696----T: 12355896 	 St: c0b74000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 12355896----T: 12356096 	 St: c0b74320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12356096----T: 12356296 	 St: c0b7bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12356296----T: 12356496 	 St: c0b7caa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12356496----T: 12356696 	 St: c0b7f6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12356696----T: 12356896 	 St: c0b7c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12356896----T: 12357096 	 St: c0b80140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12357096----T: 12357296 	 St: c0b7f160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12357296----T: 12357496 	 St: c0b7da00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12357496----T: 12357696 	 St: c0b82520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12357696----T: 12357896 	 St: c0b7f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12357896----T: 12358096 	 St: c0b7f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12358096----T: 12358296 	 St: c0b81820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12358296----T: 12358496 	 St: c0b82740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12358496----T: 12358696 	 St: c0b81c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12358696----T: 12358896 	 St: c0b808c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12358896----T: 12359096 	 St: c0b81be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12359096----T: 12359296 	 St: c0b81e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12359296----T: 12359496 	 St: c0b7dba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12359496----T: 12359696 	 St: c0b7bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12359696----T: 12359896 	 St: c0b81120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12359896----T: 12360096 	 St: c0b783a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12360096----T: 12360296 	 St: c0b7cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12360296----T: 12360496 	 St: c0b82ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12360496----T: 12360696 	 St: c0b7e860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12360696----T: 12360896 	 St: c0b7d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12360896----T: 12361096 	 St: c0b88820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12361096----T: 12361296 	 St: c0b84a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12361296----T: 12361496 	 St: c0b85f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12361496----T: 12361696 	 St: c0b85740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12361696----T: 12361896 	 St: c0b85060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12361896----T: 12362096 	 St: c0b865c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12362096----T: 12362296 	 St: c0b866e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12362296----T: 12362496 	 St: c0b89b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12362496----T: 12362696 	 St: c0b89820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12362696----T: 12362896 	 St: c0b89ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12362896----T: 12363096 	 St: c0b89d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12363096----T: 12363296 	 St: c0b8ada0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12363296----T: 12363496 	 St: c0b89c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12363496----T: 12363696 	 St: c0b884e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12363696----T: 12363896 	 St: c0b8aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12363896----T: 12364096 	 St: c0b8c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12364096----T: 12364296 	 St: c0b93ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12364296----T: 12364496 	 St: c0b8b160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12364496----T: 12364696 	 St: c0b919e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12364696----T: 12364896 	 St: c0b963a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12364896----T: 12365096 	 St: c0b8c760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12365096----T: 12365296 	 St: c0b956c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12365296----T: 12365496 	 St: c0b97a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12365496----T: 12365696 	 St: c0b90320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12365696----T: 12365896 	 St: c0b97a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12365896----T: 12366096 	 St: c0b8eb80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12366096----T: 12366296 	 St: c0b908e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12366296----T: 12366496 	 St: c0b90b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12366496----T: 12366696 	 St: c0b8faa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12366696----T: 12366896 	 St: c0b917c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12366896----T: 12367096 	 St: c0b8f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12367096----T: 12367296 	 St: c0b9ab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12367296----T: 12367496 	 St: c0b8fb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12367496----T: 12367696 	 St: c0b93b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12367696----T: 12367896 	 St: c0b949a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12367896----T: 12368096 	 St: c0b92f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12368096----T: 12368296 	 St: c0b90500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12368296----T: 12368496 	 St: c0b96c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12368496----T: 12368696 	 St: c0b94c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12368696----T: 12368896 	 St: c0b95080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12368896----T: 12369096 	 St: c0b94260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12369096----T: 12369296 	 St: c0b9c4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12369296----T: 12369496 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12369496----T: 12369696 	 St: c0b94120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12369696----T: 12369896 	 St: c0b9a180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12369896----T: 12370096 	 St: c0b9a000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12370096----T: 12370296 	 St: c0b9bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12370296----T: 12370496 	 St: c0b9aae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12370496----T: 12370696 	 St: c0b9c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12370696----T: 12370896 	 St: c0ba2e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12370896----T: 12371096 	 St: c0b9eda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12371096----T: 12371296 	 St: c0b9e420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12371296----T: 12371496 	 St: c0b9fbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12371496----T: 12371696 	 St: c0ba06c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12371696----T: 12371896 	 St: c0ba1780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12371896----T: 12372096 	 St: c0ba2640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12372096----T: 12372296 	 St: c0ba27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12372296----T: 12372496 	 St: c0ba2a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12372496----T: 12372696 	 St: c0ba3cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12372696----T: 12372896 	 St: c0ba3b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12372896----T: 12373096 	 St: c0ba41e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12373096----T: 12373296 	 St: c0ba47a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12373296----T: 12373496 	 St: c0ba4700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12374345----T: 12374545 	 St: c0ba5140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12374545----T: 12374745 	 St: c0baa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12374745----T: 12374945 	 St: c0ba9ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12374945----T: 12375145 	 St: c0bb3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12375145----T: 12375345 	 St: c0ba7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12375345----T: 12375545 	 St: c0ba7400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12375545----T: 12375745 	 St: c0ba8aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12375745----T: 12375945 	 St: c0baac80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12375945----T: 12376145 	 St: c0bb5a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12376145----T: 12376345 	 St: c0baa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12376345----T: 12376545 	 St: c0ba6160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12376545----T: 12376745 	 St: c0ba91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12376745----T: 12376945 	 St: c0babfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12376945----T: 12377145 	 St: c0bae540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12377145----T: 12377345 	 St: c0baa780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12377345----T: 12377545 	 St: c0ba8460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12377545----T: 12377745 	 St: c0ba6040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12377745----T: 12377945 	 St: c0bad5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12377945----T: 12378145 	 St: c0bba440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12378145----T: 12378345 	 St: c0baeaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12378345----T: 12378545 	 St: c0bab900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12378545----T: 12378745 	 St: c0bb14e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12378745----T: 12378945 	 St: c0bb1ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12378945----T: 12379145 	 St: c0bb30c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12379145----T: 12379345 	 St: c0bad200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12379345----T: 12379545 	 St: c0bb6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12379545----T: 12379745 	 St: c0bb3f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12379745----T: 12379945 	 St: c0bb7200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12379945----T: 12380145 	 St: c0bb7e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12380145----T: 12380345 	 St: c0bb75c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12380345----T: 12380545 	 St: c0bb9ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12380545----T: 12380745 	 St: c0bb82a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12380745----T: 12380945 	 St: c0bb7d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12380945----T: 12381145 	 St: c0bb8960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12381145----T: 12381345 	 St: c0bbc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12381345----T: 12381545 	 St: c0bb4240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12381545----T: 12381745 	 St: c0bbdfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12381745----T: 12381945 	 St: c0bbda20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12381945----T: 12382145 	 St: c0bbd5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12382145----T: 12382345 	 St: c0bbfb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12382345----T: 12382545 	 St: c0bbc580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12382545----T: 12382745 	 St: c0bbea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12382745----T: 12382945 	 St: c0bc0120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12382945----T: 12383145 	 St: c0bc0600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12383145----T: 12383345 	 St: c0bc8b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12383345----T: 12383545 	 St: c0bc2920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12383545----T: 12383745 	 St: c0bc4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12383745----T: 12383945 	 St: c0bc2e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12383945----T: 12384145 	 St: c0bc47c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12384145----T: 12384345 	 St: c0bc1ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12384345----T: 12384545 	 St: c0bc7c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12384545----T: 12384745 	 St: c0bc2f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12384745----T: 12384945 	 St: c0bc48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12384945----T: 12385145 	 St: c0bcca40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12385145----T: 12385345 	 St: c0bcd020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12385345----T: 12385545 	 St: c0bc6400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12385545----T: 12385745 	 St: c0bca320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12385745----T: 12385945 	 St: c0bc4e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12385945----T: 12386145 	 St: c0bc4ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12386145----T: 12386345 	 St: c0bcda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12386345----T: 12386545 	 St: c0bc51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12386545----T: 12386745 	 St: c0bc7000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12386745----T: 12386945 	 St: c0bc5040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12386945----T: 12387145 	 St: c0bc50e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12387145----T: 12387345 	 St: c0bc73e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12387345----T: 12387545 	 St: c0bca4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12387545----T: 12387745 	 St: c0bcb500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12387745----T: 12387945 	 St: c0bc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12387945----T: 12388145 	 St: c0bc91a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12388145----T: 12388345 	 St: c0bd1300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12388345----T: 12388545 	 St: c0bd4c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12388545----T: 12388745 	 St: c0bcb080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12388745----T: 12388945 	 St: c0bcf380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12388945----T: 12389145 	 St: c0bcff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12389145----T: 12389345 	 St: c0bd1760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12389345----T: 12389545 	 St: c0bd3700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12389545----T: 12389745 	 St: c0bd26c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12389745----T: 12389945 	 St: c0be1fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12389945----T: 12390145 	 St: c0bd06c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12390145----T: 12390345 	 St: c0bd3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12390345----T: 12390545 	 St: c0bd6000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12390545----T: 12390745 	 St: c0bd4640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12390745----T: 12390945 	 St: c0bd49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12390945----T: 12391145 	 St: c0bd73a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12391145----T: 12391345 	 St: c0bd65a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12391345----T: 12391545 	 St: c0bd7880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12391545----T: 12391745 	 St: c0bd5a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12391745----T: 12391945 	 St: c0bd7ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12391945----T: 12392145 	 St: c0bd9be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12392145----T: 12392345 	 St: c0bd9dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12392345----T: 12392545 	 St: c0bd9e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12392545----T: 12392745 	 St: c0bda280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12392745----T: 12392945 	 St: c0be0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12392945----T: 12393145 	 St: c0bdb440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12393145----T: 12393345 	 St: c0bdbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12393345----T: 12393545 	 St: c0bdc560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12393545----T: 12393745 	 St: c0bdbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12393745----T: 12393945 	 St: c0bdbe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12393945----T: 12394145 	 St: c0bdc860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12394145----T: 12394345 	 St: c0bdcd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12394345----T: 12394545 	 St: c0bdfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12394545----T: 12394745 	 St: c0bddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12394745----T: 12394945 	 St: c0bdea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12394945----T: 12395145 	 St: c0bdfaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12395145----T: 12395345 	 St: c0bdf980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12395345----T: 12395545 	 St: c0bdf4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12395545----T: 12395745 	 St: c0bdde60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12395745----T: 12395945 	 St: c0bdf5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12395945----T: 12396145 	 St: c0be0e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12396852----T: 12397052 	 St: c0be23a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12397052----T: 12397252 	 St: c0be31c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12397252----T: 12397452 	 St: c0be3ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12397452----T: 12397652 	 St: c0beb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12397652----T: 12397852 	 St: c0beb700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12397852----T: 12398052 	 St: c0be7380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12398052----T: 12398252 	 St: c0be2c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12398252----T: 12398452 	 St: c0be6820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12398452----T: 12398652 	 St: c0be6aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12398652----T: 12398852 	 St: c0be3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12398852----T: 12399052 	 St: c0be4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12399052----T: 12399252 	 St: c0be5f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 12399252----T: 12399452 	 St: c0be4640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12399452----T: 12399652 	 St: c0be9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12399652----T: 12399852 	 St: c0be4da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12399852----T: 12400052 	 St: c0be6760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12400052----T: 12400252 	 St: c0be9c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12400252----T: 12400452 	 St: c0be9ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12400452----T: 12400652 	 St: c0be7da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12400652----T: 12400852 	 St: c0be6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12400852----T: 12401052 	 St: c0beafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12401052----T: 12401252 	 St: c0bf6e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12401252----T: 12401452 	 St: c0be56a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12401452----T: 12401652 	 St: c0be3a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12401652----T: 12401852 	 St: c0be9a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12401852----T: 12402052 	 St: c0bf9120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12402052----T: 12402252 	 St: c0bed200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12402252----T: 12402452 	 St: c0bfc5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12402452----T: 12402652 	 St: c0bebb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12402652----T: 12402852 	 St: c0bef360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12402852----T: 12403052 	 St: c0bf1d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12403052----T: 12403252 	 St: c0beffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12403252----T: 12403452 	 St: c0befc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12403452----T: 12403652 	 St: c0bf2f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12403652----T: 12403852 	 St: c0bf19e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12403852----T: 12404052 	 St: c0bf2c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12404052----T: 12404252 	 St: c0bf4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12404252----T: 12404452 	 St: c0bf5fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12404452----T: 12404652 	 St: c0bf5900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12404652----T: 12404852 	 St: c0bf4e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12404852----T: 12405052 	 St: c0bf5da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12405052----T: 12405252 	 St: c0bf7ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12405252----T: 12405452 	 St: c0bf6f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12405452----T: 12405652 	 St: c0bf8760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12405652----T: 12405852 	 St: c0bf5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12405852----T: 12406052 	 St: c0bf7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12406052----T: 12406252 	 St: c0bf8000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12406252----T: 12406452 	 St: c0bf7d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12406452----T: 12406652 	 St: c0bf9640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12406652----T: 12406852 	 St: c0bfdd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12406852----T: 12407052 	 St: c0bfaee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12407052----T: 12407252 	 St: c0bfcf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12407252----T: 12407452 	 St: c0bface0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12407452----T: 12407652 	 St: c0bfa460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12407652----T: 12407852 	 St: c0bfb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12407852----T: 12408052 	 St: c0bfe3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12408052----T: 12408252 	 St: c0bfdba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12408252----T: 12408452 	 St: c0bffca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12632359----T: 12679569 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.877110)
F: 12901719----T: 14872072 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(1330.420654)
F: 12914012----T: 12916812 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12916812----T: 12917012 	 St: c06121a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12917012----T: 12917212 	 St: c06100c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12917212----T: 12917412 	 St: c0610000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12917412----T: 12917612 	 St: c0613300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12917612----T: 12917812 	 St: c0612940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12917812----T: 12918012 	 St: c06129a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12918012----T: 12918212 	 St: c0e101e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12918212----T: 12918412 	 St: c0e126e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12918412----T: 12918612 	 St: c0e15ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12918612----T: 12918812 	 St: c0e14d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12918812----T: 12919012 	 St: c0e16ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12919012----T: 12919212 	 St: c0e191e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12919212----T: 12919412 	 St: c0e121a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12919412----T: 12919612 	 St: c0e100c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12919612----T: 12919812 	 St: c0e10000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12919812----T: 12920012 	 St: c0e13300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12920012----T: 12920212 	 St: c0e12940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12920212----T: 12920412 	 St: c0e129a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12920412----T: 12928192 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12928192----T: 12931278 	 St: c0e00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12931278----T: 12938600 	 St: c0e03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12938600----T: 12941205 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12941205----T: 12949445 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12949445----T: 12952050 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12952050----T: 12967745 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 12967745----T: 12991417 	 St: c0650000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 12991417----T: 12994022 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12994022----T: 13002262 	 St: c0e21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13002262----T: 13004867 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13004867----T: 13013107 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13013107----T: 13021809 	 St: c0e30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 13023140----T: 13025940 	 St: c0e40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13025940----T: 13056193 	 St: c0e42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 13057027----T: 13057227 	 St: c0682380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13057122----T: 13299202 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13057227----T: 13064549 	 St: c0680000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 13064549----T: 13064749 	 St: c0e81540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13064749----T: 13064949 	 St: c0e81ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13064949----T: 13065149 	 St: c0e845a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13065149----T: 13065349 	 St: c0e85600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13065349----T: 13065549 	 St: c0e86940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13065549----T: 13065749 	 St: c0e8a700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 13065749----T: 13065949 	 St: c0e8a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13065949----T: 13066149 	 St: c0e8cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13066149----T: 13066349 	 St: c0e8d9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13066349----T: 13066549 	 St: c0e8d660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13066549----T: 13066749 	 St: c0e82380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13066749----T: 13066949 	 St: c0e94240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13066949----T: 13067149 	 St: c0e9dc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13067149----T: 13067349 	 St: c0e9caa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13067349----T: 13067549 	 St: c0e9ab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13067549----T: 13067749 	 St: c0e9c000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13067749----T: 13067949 	 St: c0e9a480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13067949----T: 13123137 	 St: c068d000 Sz: 471040 	 Sm: 0 	 T: memcpy_h2d(37.264011)
F: 13123137----T: 13142583 	 St: c0e80000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F: 13142583----T: 13185536 	 St: c0ea7000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F: 13301291----T: 13301491 	 St: c0700140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13301491----T: 13301691 	 St: c07005a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13301691----T: 13301891 	 St: c0700420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13301891----T: 13302091 	 St: c0701140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13302091----T: 13302291 	 St: c07021c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13302291----T: 13302491 	 St: c0701940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13302312----T: 13544392 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13302491----T: 13302691 	 St: c0700d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13302691----T: 13302891 	 St: c0702bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13302891----T: 13303091 	 St: c0705040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13303091----T: 13303291 	 St: c0f047c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13303291----T: 13303491 	 St: c0f03240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13303491----T: 13303691 	 St: c0f0ad40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13303691----T: 13303891 	 St: c0f0bc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13303891----T: 13304091 	 St: c0f0bf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13304091----T: 13304291 	 St: c0f10460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13304291----T: 13304491 	 St: c0f00140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13304491----T: 13304691 	 St: c0f0ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13304691----T: 13304891 	 St: c0f12e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13304891----T: 13305091 	 St: c0f155c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13305091----T: 13305291 	 St: c0f005a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13305291----T: 13305491 	 St: c0f17ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13305491----T: 13305691 	 St: c0f19240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13305691----T: 13305891 	 St: c0f1b100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13305891----T: 13306091 	 St: c0f1eda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13306091----T: 13306291 	 St: c0f00420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13306291----T: 13306491 	 St: c0f1ec20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13306491----T: 13310710 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13310710----T: 13429445 	 St: c0706000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F: 13429445----T: 13447015 	 St: c0f00000 Sz: 143360 	 Sm: 0 	 T: memcpy_h2d(11.863605)
F: 13447015----T: 13552098 	 St: c0f23000 Sz: 905216 	 Sm: 0 	 T: memcpy_h2d(70.954086)
F: 13557553----T: 13557753 	 St: c0800da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13557753----T: 13557953 	 St: c0800f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13557953----T: 13558153 	 St: c0802680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13558153----T: 13558353 	 St: c1000da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13558353----T: 13558553 	 St: c1000f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13558553----T: 13558753 	 St: c1002680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13558753----T: 13562565 	 St: c0800000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 13562565----T: 13568977 	 St: c0805000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 13568977----T: 13569177 	 St: c10029a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13569177----T: 13569377 	 St: c1003e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13569377----T: 13569577 	 St: c1003c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13569577----T: 13569777 	 St: c10046e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13569777----T: 13569977 	 St: c1001500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13569977----T: 13570177 	 St: c1002f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13570177----T: 13570377 	 St: c1001f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13570377----T: 13570577 	 St: c1004040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13570577----T: 13570777 	 St: c1004500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13570777----T: 13570977 	 St: c10036a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13570977----T: 13571177 	 St: c1001240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13571177----T: 13571377 	 St: c1004a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13571377----T: 13571577 	 St: c1001460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13571577----T: 13571777 	 St: c10020e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13571777----T: 13571977 	 St: c1004080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13571977----T: 13574582 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13574582----T: 13582822 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13582822----T: 13585622 	 St: c0820000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13585622----T: 13600848 	 St: c0822000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 13600848----T: 13605489 	 St: c1000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13605489----T: 13611004 	 St: c1007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13611004----T: 13613609 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13613609----T: 13621849 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13621849----T: 13624454 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13624454----T: 13640149 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 13641187----T: 13641387 	 St: c0840740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13641387----T: 13644187 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13644187----T: 13644387 	 St: c1040740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13644387----T: 13674640 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 13674640----T: 13677245 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13677245----T: 13679850 	 St: c1041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13679850----T: 13710103 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 13711096----T: 13711296 	 St: c08807a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13711203----T: 13953283 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13711296----T: 13711496 	 St: c0880720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13711496----T: 13711696 	 St: c0882260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13711696----T: 13711896 	 St: c0882280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13711896----T: 13712096 	 St: c0880da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13712096----T: 13712296 	 St: c10807a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13712296----T: 13712496 	 St: c1080720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13712496----T: 13712696 	 St: c1082260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13712696----T: 13712896 	 St: c1082280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13712896----T: 13713096 	 St: c1080da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13713096----T: 13715896 	 St: c0880000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13715896----T: 13776261 	 St: c0882000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 13776261----T: 13779061 	 St: c1080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13779061----T: 13839426 	 St: c1082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 13955516----T: 13958946 	 St: c0900000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 13958946----T: 14078623 	 St: c0904000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 13959335----T: 14201415 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14078623----T: 14081228 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14081228----T: 14084028 	 St: c1101000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14084028----T: 14086633 	 St: c1103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14086633----T: 14206310 	 St: c1104000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 14211830----T: 14214630 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14214630----T: 14214830 	 St: c0a20460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14214830----T: 14215030 	 St: c0a21780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14215030----T: 14215230 	 St: c0a23a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14215230----T: 14215430 	 St: c1220460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14215430----T: 14215630 	 St: c1221780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14215630----T: 14215830 	 St: c1223a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14215830----T: 14223610 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 14223610----T: 14226410 	 St: c0a10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14226410----T: 14234190 	 St: c0a12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 14234190----T: 14236795 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14236795----T: 14252490 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 14252490----T: 14252690 	 St: c12206a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14252690----T: 14252890 	 St: c1220220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14252890----T: 14253090 	 St: c12208a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14253090----T: 14253290 	 St: c12200a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14253290----T: 14255895 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14255895----T: 14258500 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14258500----T: 14266280 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 14266280----T: 14268885 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14268885----T: 14277125 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 14277125----T: 14279925 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14279925----T: 14282530 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14282530----T: 14285616 	 St: c1223000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14285616----T: 14298971 	 St: c1226000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 14300084----T: 14303170 	 St: c0a40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14303170----T: 14340478 	 St: c0a43000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F: 14303558----T: 14545638 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14340478----T: 14386725 	 St: c0aa0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 14386725----T: 14389330 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14389330----T: 14391935 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14391935----T: 14422188 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14546946----T: 14547146 	 St: c1281fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14547146----T: 14547346 	 St: c128c820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14547346----T: 14547546 	 St: c1280520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14547546----T: 14547746 	 St: c12804e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14547746----T: 14547946 	 St: c1285400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14547946----T: 14548146 	 St: c128a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14548146----T: 14550751 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14550751----T: 14611587 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 14613655----T: 14613855 	 St: c0b016c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14613855----T: 14614055 	 St: c0b01dc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 14614055----T: 14614255 	 St: c1303c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14614255----T: 14614455 	 St: c13016c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14614455----T: 14614655 	 St: c1310880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14614655----T: 14614855 	 St: c1310ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14614855----T: 14615055 	 St: c13146e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14615055----T: 14615255 	 St: c1317580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14615255----T: 14615455 	 St: c1301dc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 14615455----T: 14615655 	 St: c131e880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 14615655----T: 14615855 	 St: c1322e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14615855----T: 14616055 	 St: c1322640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 14616055----T: 14619141 	 St: c0b00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14619141----T: 14621746 	 St: c0b03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14619529----T: 14861609 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14621746----T: 14741423 	 St: c0b04000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 14741423----T: 14744509 	 St: c1300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14744509----T: 14864657 	 St: c1303000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 15094222----T: 15145136 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.378124)
F: 15367286----T: 17338749 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(1331.170166)
F: 15384251----T: 15386856 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15386856----T: 15395096 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15395096----T: 15397701 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15397701----T: 15405941 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15405941----T: 15408546 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15408546----T: 15416786 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15416786----T: 15419391 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15419391----T: 15427631 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15428482----T: 15431087 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15431087----T: 15446782 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 15446782----T: 15449868 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15449868----T: 15479651 	 St: c0643000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 15479651----T: 15482256 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15482256----T: 15497951 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 15497951----T: 15500556 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15500556----T: 15503161 	 St: c0e41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15503161----T: 15505766 	 St: c0e42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15505766----T: 15535549 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 15537269----T: 15539874 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15537269----T: 15779349 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15539874----T: 15600710 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 15600710----T: 15603315 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15603315----T: 15664151 	 St: c0e81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 15782591----T: 15785391 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15785391----T: 15906009 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 15785767----T: 16027847 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15906009----T: 15908809 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15908809----T: 16029427 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 16037281----T: 16039886 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16039886----T: 16048126 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16048126----T: 16050926 	 St: c0810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16050926----T: 16058706 	 St: c0812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16058706----T: 16061311 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16061311----T: 16069551 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16069551----T: 16072351 	 St: c1010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16072351----T: 16080131 	 St: c1012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16080980----T: 16083780 	 St: c0820000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16083780----T: 16099006 	 St: c0822000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 16099006----T: 16102092 	 St: c0840000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16102092----T: 16131875 	 St: c0843000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 16131875----T: 16134480 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16134480----T: 16150175 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 16150175----T: 16152975 	 St: c1040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16152975----T: 16183228 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 16184940----T: 16187545 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16184940----T: 16427020 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16187545----T: 16248381 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 16248381----T: 16250986 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16250986----T: 16311822 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 16429891----T: 16432496 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16432496----T: 16553585 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 16432884----T: 16674964 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16553585----T: 16556190 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16556190----T: 16677279 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 16685249----T: 16687854 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16687854----T: 16696094 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16696094----T: 16698699 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16698699----T: 16706939 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16706939----T: 16709544 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16709544----T: 16717784 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16717784----T: 16720389 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16720389----T: 16728629 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16729490----T: 16732290 	 St: c0a20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16732290----T: 16747516 	 St: c0a22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 16747516----T: 16750121 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16750121----T: 16780844 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 16780844----T: 16783449 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16783449----T: 16786054 	 St: c1221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16786054----T: 16801280 	 St: c1222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 16801280----T: 16803885 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16803885----T: 16834608 	 St: c1241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 16836332----T: 16839132 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16836332----T: 17078412 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16839132----T: 16899497 	 St: c0a82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 16899497----T: 16902102 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16902102----T: 16904707 	 St: c1281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16904707----T: 16965072 	 St: c1282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 17081421----T: 17084026 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17084026----T: 17205115 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 17084415----T: 17326495 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17205115----T: 17207720 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17207720----T: 17328809 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 17560899----T: 17615864 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.113438)
F: 17615864----T: 17737424 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 17737425----T: 17740030 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17737425----T: 17745665 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 17748270----T: 17750875 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17748270----T: 17756510 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 17759115----T: 17761720 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17759115----T: 17774810 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 17777415----T: 17780020 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17777415----T: 17808138 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 17810743----T: 17813348 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17810743----T: 17871579 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 17874184----T: 17876789 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17874184----T: 17995273 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 17997878----T: 18000483 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 17997878----T: 18006118 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 18008723----T: 18011328 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18008723----T: 18016963 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 18019568----T: 18022173 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18019568----T: 18035263 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 18037868----T: 18040473 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18037868----T: 18068591 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 18071196----T: 18073801 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18071196----T: 18132032 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 18134637----T: 18137242 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18134637----T: 18255726 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 18258331----T: 18260936 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18258331----T: 18266571 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 18269176----T: 18271781 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18269176----T: 18277416 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 18280021----T: 18282626 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18280021----T: 18295716 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 18298321----T: 18300926 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18298321----T: 18329044 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 18331649----T: 18334254 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18331649----T: 18392485 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 18395090----T: 18397695 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18395090----T: 18516179 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 18518784----T: 18521389 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18518784----T: 18527024 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 18529629----T: 18532234 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18529629----T: 18537869 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 18540474----T: 18543079 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18540474----T: 18556169 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 18558774----T: 18561379 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18558774----T: 18589497 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 18592102----T: 18594707 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18592102----T: 18652938 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 18655543----T: 18658148 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 18655543----T: 18776632 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 10364531(cycle), 6998.333008(us)
Tot_kernel_exec_time_and_fault_time: 23760176(cycle), 16043.333008(us)
Tot_memcpy_h2d_time: 6902212(cycle), 4660.507812(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 7388452(cycle), 4988.826660(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 3873280(cycle), 2615.313965(us)
Tot_dma_time: 1232000(cycle), 831.870361(us)
Tot_memcpy_d2h_sync_wb_time: 5401332(cycle), 3647.084473(us)
GPGPU-Sim: *** exit detected ***
