DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "SPI_test"
duName "spiTransceiver_slave_tester"
elements [
(GiElement
name "spiDataBitNb"
type "integer"
value "spiDataBitNb"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
mwi 0
uid 175,0
)
(Instance
name "I_DUT"
duLibraryName "SPI"
duName "spiTransceiver_slave"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "spiDataBitNb"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
mwi 0
uid 3173,0
)
(Instance
name "I_master"
duLibraryName "SPI"
duName "spiFifo_master"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "spiDataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "spiFifoDepth"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
mwi 0
uid 3311,0
)
]
embeddedInstances [
(EmbeddedInstance
name "inv_SS1"
number "3"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@transceiver_slave_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@transceiver_slave_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@transceiver_slave_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spiTransceiver_slave_tb"
)
(vvPair
variable "date"
value "02/16/21"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "spiTransceiver_slave_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "02/16/21"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphrodite"
)
(vvPair
variable "graphical_source_time"
value "11:18:18"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphrodite"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SPI_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/SPI_test"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "spiTransceiver_slave_tb"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@transceiver_slave_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spiTransceiver_slave_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "D:\\Projects\\Trypano\\ControlBoard\\IglooTester\\Board\\actel\\boardTester"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:18:18"
)
(vvPair
variable "unit"
value "spiTransceiver_slave_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 20,0
optionalChildren [
*1 (Grouping
uid 77,0
optionalChildren [
*2 (CommentText
uid 79,0
shape (Rectangle
uid 80,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "92000,66000,111000,68000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 81,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "92200,66500,107800,67500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 82,0
shape (Rectangle
uid 83,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,66000,86000,68000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 84,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "67750,66350,78250,67650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 85,0
shape (Rectangle
uid 86,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,72000,86000,74000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 87,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,72500,81400,73500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 88,0
shape (Rectangle
uid 89,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,66000,92000,68000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 90,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,66500,91000,67500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 91,0
shape (Rectangle
uid 92,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,68000,86000,70000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 93,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,68500,81400,69500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 94,0
shape (Rectangle
uid 95,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,68000,65000,70000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 96,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,68500,63800,69500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 97,0
shape (Rectangle
uid 98,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,70000,65000,72000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 99,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,70500,63200,71500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 100,0
shape (Rectangle
uid 101,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,68000,111000,74000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 102,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,68200,99400,69200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 103,0
shape (Rectangle
uid 104,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,70000,86000,72000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 105,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,70500,75400,71500"
st "

%library/%unit/%view

"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 106,0
shape (Rectangle
uid 107,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,72000,65000,74000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 108,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,72500,64400,73500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 78,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "60000,66000,111000,74000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 175,0
shape (Rectangle
uid 176,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "12000,54000,107000,62000"
)
oxt "24000,40000,84000,48000"
ttg (MlTextGroup
uid 177,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 178,0
va (VaSet
font "courier,8,1"
)
xt "12300,62500,16300,63400"
st "SPI_test"
blo "12300,63200"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 179,0
va (VaSet
font "courier,8,1"
)
xt "12300,63400,26300,64300"
st "spiTransceiver_slave_tester"
blo "12300,64100"
tm "BlkNameMgr"
)
*15 (Text
uid 180,0
va (VaSet
font "courier,8,1"
)
xt "12300,64300,16300,65200"
st "I_tester"
blo "12300,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 181,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 182,0
text (MLText
uid 183,0
va (VaSet
font "courier,8,0"
)
xt "12000,66300,36000,69000"
st "spiDataBitNb = spiDataBitNb    ( integer    )  
cPol         = cPol            ( std_ulogic )  
cPha         = cPha            ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "spiDataBitNb"
type "integer"
value "spiDataBitNb"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
)
viewicon (ZoomableIcon
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,60250,13750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 625,0
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 15,0
)
declText (MLText
uid 626,0
va (VaSet
font "courier,8,0"
)
xt "2000,27600,17500,28500"
st "SIGNAL reset      : std_ulogic"
)
)
*17 (Net
uid 633,0
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 16,0
)
declText (MLText
uid 634,0
va (VaSet
font "courier,8,0"
)
xt "2000,21300,17500,22200"
st "SIGNAL clock      : std_ulogic"
)
)
*18 (Net
uid 641,0
decl (Decl
n "slaveRd"
t "std_ulogic"
o 14
suid 17,0
)
declText (MLText
uid 642,0
va (VaSet
font "courier,8,0"
)
xt "2000,31200,17500,32100"
st "SIGNAL slaveRd    : std_ulogic"
)
)
*19 (Net
uid 649,0
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 13
suid 18,0
)
declText (MLText
uid 650,0
va (VaSet
font "courier,8,0"
)
xt "2000,30300,17500,31200"
st "SIGNAL slaveEmpty : std_ulogic"
)
)
*20 (Net
uid 657,0
decl (Decl
n "masterWr"
t "std_ulogic"
o 9
suid 19,0
)
declText (MLText
uid 658,0
va (VaSet
font "courier,8,0"
)
xt "2000,26700,17500,27600"
st "SIGNAL masterWr   : std_ulogic"
)
)
*21 (Net
uid 665,0
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 20,0
)
declText (MLText
uid 666,0
va (VaSet
font "courier,8,0"
)
xt "2000,25800,17500,26700"
st "SIGNAL masterFull : std_ulogic"
)
)
*22 (Net
uid 673,0
decl (Decl
n "SS_n"
t "std_ulogic"
o 4
suid 21,0
)
declText (MLText
uid 674,0
va (VaSet
font "courier,8,0"
)
xt "2000,20400,17500,21300"
st "SIGNAL SS_n       : std_ulogic"
)
)
*23 (Net
uid 681,0
decl (Decl
n "MISO"
t "std_logic"
o 1
suid 22,0
)
declText (MLText
uid 682,0
va (VaSet
font "courier,8,0"
)
xt "2000,18600,17000,19500"
st "SIGNAL MISO       : std_logic"
)
)
*24 (Net
uid 689,0
decl (Decl
n "MOSI"
t "std_ulogic"
o 3
suid 23,0
)
declText (MLText
uid 690,0
va (VaSet
font "courier,8,0"
)
xt "2000,19500,17500,20400"
st "SIGNAL MOSI       : std_ulogic"
)
)
*25 (Net
uid 697,0
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 24,0
)
declText (MLText
uid 698,0
va (VaSet
font "courier,8,0"
)
xt "2000,28500,17500,29400"
st "SIGNAL sClk       : std_ulogic"
)
)
*26 (Net
uid 705,0
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 12
suid 25,0
)
declText (MLText
uid 706,0
va (VaSet
font "courier,8,0"
)
xt "2000,29400,33500,30300"
st "SIGNAL slaveData  : std_ulogic_vector(spiDataBitNb-1 DOWNTO 0)"
)
)
*27 (Net
uid 713,0
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 7
suid 26,0
)
declText (MLText
uid 714,0
va (VaSet
font "courier,8,0"
)
xt "2000,24900,33500,25800"
st "SIGNAL masterData : std_ulogic_vector(spiDataBitNb-1 DOWNTO 0)"
)
)
*28 (Net
uid 2950,0
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 13
suid 38,0
)
declText (MLText
uid 2951,0
va (VaSet
font "courier,8,0"
)
xt "2000,22200,33500,23100"
st "SIGNAL dataIn     : std_ulogic_vector(spiDataBitNb-1 DOWNTO 0)"
)
)
*29 (Net
uid 2958,0
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 14
suid 39,0
)
declText (MLText
uid 2959,0
va (VaSet
font "courier,8,0"
)
xt "2000,23100,33500,24000"
st "SIGNAL dataOut    : std_ulogic_vector(spiDataBitNb-1 DOWNTO 0)"
)
)
*30 (Net
uid 2966,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 15
suid 40,0
)
declText (MLText
uid 2967,0
va (VaSet
font "courier,8,0"
)
xt "2000,24000,17500,24900"
st "SIGNAL dataValid  : std_ulogic"
)
)
*31 (SaComponent
uid 3173,0
optionalChildren [
*32 (CptPort
uid 3137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,29625,73000,30375"
)
tg (CPTG
uid 3139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3140,0
va (VaSet
font "courier,9,0"
)
xt "74000,29700,76000,30600"
st "sClk"
blo "74000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "sClk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*33 (CptPort
uid 3141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,37625,73000,38375"
)
tg (CPTG
uid 3143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3144,0
va (VaSet
font "courier,9,0"
)
xt "74000,37400,76500,38300"
st "clock"
blo "74000,38100"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*34 (CptPort
uid 3145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,39625,73000,40375"
)
tg (CPTG
uid 3147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3148,0
va (VaSet
font "courier,9,0"
)
xt "74000,39400,76500,40300"
st "reset"
blo "74000,40100"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 3149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,27625,89750,28375"
)
tg (CPTG
uid 3151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3152,0
va (VaSet
font "courier,9,0"
)
xt "84501,27700,88001,28600"
st "dataOut"
ju 2
blo "88001,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*36 (CptPort
uid 3153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,33625,89750,34375"
)
tg (CPTG
uid 3155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3156,0
va (VaSet
font "courier,9,0"
)
xt "85000,33700,88000,34600"
st "dataIn"
ju 2
blo "88000,34400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2006,0
)
)
)
*37 (CptPort
uid 3157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,31625,73000,32375"
)
tg (CPTG
uid 3159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3160,0
va (VaSet
font "courier,9,0"
)
xt "74000,31700,76000,32600"
st "MOSI"
blo "74000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 2008,0
)
)
)
*38 (CptPort
uid 3161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3162,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,33625,73000,34375"
)
tg (CPTG
uid 3163,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3164,0
va (VaSet
font "courier,9,0"
)
xt "74000,33700,76000,34600"
st "MISO"
blo "74000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MISO"
t "std_ulogic"
o 7
suid 2009,0
)
)
)
*39 (CptPort
uid 3165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,27625,73000,28375"
)
tg (CPTG
uid 3167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3168,0
va (VaSet
font "courier,9,0"
)
xt "74000,27700,78000,28600"
st "slaveSel"
blo "74000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "slaveSel"
t "std_ulogic"
o 8
suid 2010,0
)
)
)
*40 (CptPort
uid 3169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,29625,89750,30375"
)
tg (CPTG
uid 3171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3172,0
va (VaSet
font "courier,9,0"
)
xt "83500,29700,88000,30600"
st "dataValid"
ju 2
blo "88000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 9
suid 2011,0
)
)
)
]
shape (Rectangle
uid 3174,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,24000,89000,42000"
)
oxt "39000,14000,55000,32000"
ttg (MlTextGroup
uid 3175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 3176,0
va (VaSet
font "courier,9,1"
)
xt "73600,41800,75100,42700"
st "SPI"
blo "73600,42500"
tm "BdLibraryNameMgr"
)
*42 (Text
uid 3177,0
va (VaSet
font "courier,9,1"
)
xt "73600,42700,84100,43600"
st "spiTransceiver_slave"
blo "73600,43400"
tm "CptNameMgr"
)
*43 (Text
uid 3178,0
va (VaSet
font "courier,9,1"
)
xt "73600,43600,76100,44500"
st "I_DUT"
blo "73600,44300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3180,0
text (MLText
uid 3181,0
va (VaSet
font "courier,8,0"
)
xt "73000,45600,95500,48300"
st "dataBitNb = spiDataBitNb    ( positive   )  
cPol      = cPol            ( std_ulogic )  
cPha      = cPha            ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "spiDataBitNb"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
)
viewicon (ZoomableIcon
uid 3182,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,40250,74750,41750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*44 (HdlText
uid 3183,0
optionalChildren [
*45 (EmbeddedText
uid 3188,0
commentText (CommentText
uid 3189,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3190,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "61000,23000,69000,25000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3191,0
va (VaSet
)
xt "61200,23200,69000,25200"
st "
slaveSel <= not SS_n;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 3184,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "61000,22000,69000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 3186,0
va (VaSet
)
xt "61200,25000,65400,26000"
st "inv_SS1"
blo "61200,25800"
tm "HdlTextNameMgr"
)
*47 (Text
uid 3187,0
va (VaSet
)
xt "61200,26000,61800,27000"
st "3"
blo "61200,26800"
tm "HdlTextNumberMgr"
)
]
)
)
*48 (Net
uid 3192,0
decl (Decl
n "slaveSel"
t "std_ulogic"
o 16
suid 41,0
)
declText (MLText
uid 3193,0
va (VaSet
font "courier,8,0"
)
xt "2000,32100,17500,33000"
st "SIGNAL slaveSel   : std_ulogic"
)
)
*49 (SaComponent
uid 3311,0
optionalChildren [
*50 (CptPort
uid 3263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,29625,57750,30375"
)
tg (CPTG
uid 3265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3266,0
va (VaSet
)
xt "53600,29400,56000,30400"
st "sClk"
ju 2
blo "56000,30200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 1,0
)
)
)
*51 (CptPort
uid 3267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,41625,40000,42375"
)
tg (CPTG
uid 3269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3270,0
va (VaSet
)
xt "41000,41400,44000,42400"
st "clock"
blo "41000,42200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*52 (CptPort
uid 3271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,43625,40000,44375"
)
tg (CPTG
uid 3273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3274,0
va (VaSet
)
xt "41000,43400,44000,44400"
st "reset"
blo "41000,44200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*53 (CptPort
uid 3275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3276,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,35625,40000,36375"
)
tg (CPTG
uid 3277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "41000,35400,47600,36400"
st "slaveEmpty"
blo "41000,36200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
suid 6,0
)
)
)
*54 (CptPort
uid 3279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3280,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,29625,40000,30375"
)
tg (CPTG
uid 3281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3282,0
va (VaSet
)
xt "41000,29400,47600,30400"
st "masterFull"
blo "41000,30200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*55 (CptPort
uid 3283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,37625,40000,38375"
)
tg (CPTG
uid 3285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3286,0
va (VaSet
)
xt "41000,37400,45200,38400"
st "slaveRd"
blo "41000,38200"
)
)
thePort (LogicalPort
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*56 (CptPort
uid 3287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,31625,40000,32375"
)
tg (CPTG
uid 3289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3290,0
va (VaSet
)
xt "41000,31400,45800,32400"
st "masterWr"
blo "41000,32200"
)
)
thePort (LogicalPort
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*57 (CptPort
uid 3291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3292,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,33625,40000,34375"
)
tg (CPTG
uid 3293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3294,0
va (VaSet
)
xt "41000,33400,46400,34400"
st "slaveData"
blo "41000,34200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2011,0
)
)
)
*58 (CptPort
uid 3295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,27625,40000,28375"
)
tg (CPTG
uid 3297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3298,0
va (VaSet
)
xt "41000,27400,47600,28400"
st "masterData"
blo "41000,28200"
)
)
thePort (LogicalPort
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 2012,0
)
)
)
*59 (CptPort
uid 3299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,31625,57750,32375"
)
tg (CPTG
uid 3301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3302,0
va (VaSet
)
xt "53600,31400,56000,32400"
st "MOSI"
ju 2
blo "56000,32200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 2013,0
)
)
)
*60 (CptPort
uid 3303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3304,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,33625,57750,34375"
)
tg (CPTG
uid 3305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3306,0
va (VaSet
)
xt "53600,33400,56000,34400"
st "MISO"
ju 2
blo "56000,34200"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 4
suid 2014,0
)
)
)
*61 (CptPort
uid 3307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,27625,57750,28375"
)
tg (CPTG
uid 3309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3310,0
va (VaSet
)
xt "53600,27400,56000,28400"
st "SS_n"
ju 2
blo "56000,28200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SS_n"
t "std_ulogic"
o 12
suid 2018,0
)
)
)
]
shape (Rectangle
uid 3312,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,24000,57000,46000"
)
oxt "39000,8000,56000,30000"
ttg (MlTextGroup
uid 3313,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 3314,0
va (VaSet
font "courier,9,1"
)
xt "40600,45800,42100,46700"
st "SPI"
blo "40600,46500"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 3315,0
va (VaSet
font "courier,9,1"
)
xt "40600,46700,48100,47600"
st "spiFifo_master"
blo "40600,47400"
tm "CptNameMgr"
)
*64 (Text
uid 3316,0
va (VaSet
font "courier,9,1"
)
xt "40600,47600,44600,48500"
st "I_master"
blo "40600,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3317,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3318,0
text (MLText
uid 3319,0
va (VaSet
font "courier,8,0"
)
xt "40000,49200,66000,54600"
st "dataBitNb      = spiDataBitNb      ( positive   )  
fifoDepth      = spiFifoDepth      ( positive   )  
clockFrequency = clockFrequency    ( real       )  
spiFrequency   = spiFrequency      ( real       )  
cPol           = cPol              ( std_ulogic )  
cPha           = cPha              ( std_ulogic )  
"
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "spiDataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "spiFifoDepth"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "spiFrequency"
type "real"
value "spiFrequency"
)
(GiElement
name "cPol"
type "std_ulogic"
value "cPol"
)
(GiElement
name "cPha"
type "std_ulogic"
value "cPha"
)
]
)
viewicon (ZoomableIcon
uid 3320,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "40250,44250,41750,45750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*65 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
)
xt "38000,44000,39250,54000"
pts [
"39250,44000"
"38000,44000"
"38000,54000"
]
)
start &52
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 632,0
va (VaSet
)
xt "36250,43000,39250,44000"
st "reset"
blo "36250,43800"
tm "WireNameMgr"
)
)
on &16
)
*66 (Wire
uid 635,0
shape (OrthoPolyLine
uid 636,0
va (VaSet
vasetType 3
)
xt "36000,42000,39250,54000"
pts [
"39250,42000"
"36000,42000"
"36000,54000"
]
)
start &51
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 640,0
va (VaSet
)
xt "36250,41000,39250,42000"
st "clock"
blo "36250,41800"
tm "WireNameMgr"
)
)
on &17
)
*67 (Wire
uid 643,0
shape (OrthoPolyLine
uid 644,0
va (VaSet
vasetType 3
)
xt "30000,38000,39250,54000"
pts [
"39250,38000"
"30000,38000"
"30000,54000"
]
)
start &55
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 648,0
va (VaSet
)
xt "35250,37000,39450,38000"
st "slaveRd"
blo "35250,37800"
tm "WireNameMgr"
)
)
on &18
)
*68 (Wire
uid 651,0
shape (OrthoPolyLine
uid 652,0
va (VaSet
vasetType 3
)
xt "28000,36000,39250,54000"
pts [
"39250,36000"
"28000,36000"
"28000,54000"
]
)
start &53
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 656,0
va (VaSet
)
xt "33250,35000,39850,36000"
st "slaveEmpty"
blo "33250,35800"
tm "WireNameMgr"
)
)
on &19
)
*69 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "24000,32000,39250,54000"
pts [
"39250,32000"
"24000,32000"
"24000,54000"
]
)
start &56
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
)
xt "34250,31000,39050,32000"
st "masterWr"
blo "34250,31800"
tm "WireNameMgr"
)
)
on &20
)
*70 (Wire
uid 667,0
shape (OrthoPolyLine
uid 668,0
va (VaSet
vasetType 3
)
xt "22000,30000,39250,54000"
pts [
"39250,30000"
"22000,30000"
"22000,54000"
]
)
start &54
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 672,0
va (VaSet
)
xt "34250,29000,40850,30000"
st "masterFull"
blo "34250,29800"
tm "WireNameMgr"
)
)
on &21
)
*71 (Wire
uid 675,0
optionalChildren [
*72 (BdJunction
uid 3032,0
ps "OnConnectorStrategy"
shape (Circle
uid 3033,0
va (VaSet
vasetType 1
)
xt "66600,27600,67400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "57750,28000,69000,28000"
pts [
"57750,28000"
"69000,28000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "59750,27000,62150,28000"
st "SS_n"
blo "59750,27800"
tm "WireNameMgr"
)
)
on &22
)
*73 (Wire
uid 691,0
optionalChildren [
*74 (BdJunction
uid 1059,0
ps "OnConnectorStrategy"
shape (Circle
uid 1060,0
va (VaSet
vasetType 1
)
xt "62600,31600,63400,32400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 692,0
va (VaSet
vasetType 3
)
xt "57750,32000,72250,32000"
pts [
"57750,32000"
"72250,32000"
]
)
start &59
end &37
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 696,0
va (VaSet
)
xt "59750,31000,62150,32000"
st "MOSI"
blo "59750,31800"
tm "WireNameMgr"
)
)
on &24
)
*75 (Wire
uid 699,0
optionalChildren [
*76 (BdJunction
uid 2932,0
ps "OnConnectorStrategy"
shape (Circle
uid 2933,0
va (VaSet
vasetType 1
)
xt "64600,29600,65400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 700,0
va (VaSet
vasetType 3
)
xt "57750,30000,72250,30000"
pts [
"57750,30000"
"72250,30000"
]
)
start &50
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 704,0
va (VaSet
)
xt "59750,29000,62150,30000"
st "sClk"
blo "59750,29800"
tm "WireNameMgr"
)
)
on &25
)
*77 (Wire
uid 707,0
shape (OrthoPolyLine
uid 708,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,34000,39250,54000"
pts [
"39250,34000"
"26000,34000"
"26000,54000"
]
)
start &57
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
)
xt "34250,33000,39650,34000"
st "slaveData"
blo "34250,33800"
tm "WireNameMgr"
)
)
on &26
)
*78 (Wire
uid 715,0
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,28000,39250,54000"
pts [
"39250,28000"
"20000,28000"
"20000,54000"
]
)
start &58
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
)
xt "33250,27000,39850,28000"
st "masterData"
blo "33250,27800"
tm "WireNameMgr"
)
)
on &27
)
*79 (Wire
uid 1053,0
shape (OrthoPolyLine
uid 1054,0
va (VaSet
vasetType 3
)
xt "63000,32000,63000,54000"
pts [
"63000,32000"
"63000,54000"
]
)
start &74
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
isHidden 1
)
xt "63000,51000,65400,52000"
st "MOSI"
blo "63000,51800"
tm "WireNameMgr"
)
)
on &24
)
*80 (Wire
uid 1061,0
shape (OrthoPolyLine
uid 1062,0
va (VaSet
vasetType 3
)
xt "61000,34000,61000,54000"
pts [
"61000,34000"
"61000,54000"
]
)
start *81 (BdJunction
uid 2551,0
ps "OnConnectorStrategy"
shape (Circle
uid 2552,0
va (VaSet
vasetType 1
)
xt "60600,33600,61400,34400"
radius 400
)
)
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1066,0
va (VaSet
isHidden 1
)
xt "61000,50000,63400,51000"
st "MISO"
blo "61000,50800"
tm "WireNameMgr"
)
)
on &23
)
*82 (Wire
uid 2545,0
optionalChildren [
&81
]
shape (OrthoPolyLine
uid 2546,0
va (VaSet
vasetType 3
)
xt "57750,34000,72250,34000"
pts [
"72250,34000"
"57750,34000"
]
)
start &38
end &60
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2550,0
va (VaSet
)
xt "60000,33000,62400,34000"
st "MISO"
blo "60000,33800"
tm "WireNameMgr"
)
)
on &23
)
*83 (Wire
uid 2926,0
shape (OrthoPolyLine
uid 2927,0
va (VaSet
vasetType 3
)
xt "65000,30000,65000,54000"
pts [
"65000,30000"
"65000,54000"
]
)
start &76
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2931,0
ro 270
va (VaSet
)
xt "64000,51000,65000,53400"
st "sClk"
blo "64800,53400"
tm "WireNameMgr"
)
)
on &25
)
*84 (Wire
uid 2934,0
shape (OrthoPolyLine
uid 2935,0
va (VaSet
vasetType 3
)
xt "69000,40000,72250,40000"
pts [
"72250,40000"
"69000,40000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2941,0
va (VaSet
)
xt "69250,39000,72250,40000"
st "reset"
blo "69250,39800"
tm "WireNameMgr"
)
)
on &16
)
*85 (Wire
uid 2942,0
shape (OrthoPolyLine
uid 2943,0
va (VaSet
vasetType 3
)
xt "69000,38000,72250,38000"
pts [
"72250,38000"
"69000,38000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2949,0
va (VaSet
)
xt "69250,37000,72250,38000"
st "clock"
blo "69250,37800"
tm "WireNameMgr"
)
)
on &17
)
*86 (Wire
uid 2952,0
shape (OrthoPolyLine
uid 2953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89750,34000,93000,54000"
pts [
"89750,34000"
"93000,34000"
"93000,54000"
]
)
start &36
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2957,0
va (VaSet
)
xt "91750,33000,95350,34000"
st "dataIn"
blo "91750,33800"
tm "WireNameMgr"
)
)
on &28
)
*87 (Wire
uid 2960,0
shape (OrthoPolyLine
uid 2961,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89750,28000,99000,54000"
pts [
"89750,28000"
"99000,28000"
"99000,54000"
]
)
start &35
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2965,0
va (VaSet
)
xt "91750,27000,95950,28000"
st "dataOut"
blo "91750,27800"
tm "WireNameMgr"
)
)
on &29
)
*88 (Wire
uid 2968,0
shape (OrthoPolyLine
uid 2969,0
va (VaSet
vasetType 3
)
xt "89750,30000,97000,54000"
pts [
"89750,30000"
"97000,30000"
"97000,54000"
]
)
start &40
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2973,0
va (VaSet
)
xt "91750,29000,97150,30000"
st "dataValid"
blo "91750,29800"
tm "WireNameMgr"
)
)
on &30
)
*89 (Wire
uid 3026,0
shape (OrthoPolyLine
uid 3027,0
va (VaSet
vasetType 3
)
xt "67000,28000,67000,54000"
pts [
"67000,28000"
"67000,54000"
]
)
start &72
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3031,0
ro 270
va (VaSet
)
xt "66000,51000,67000,53400"
st "SS_n"
blo "66800,53400"
tm "WireNameMgr"
)
)
on &22
)
*90 (Wire
uid 3194,0
shape (OrthoPolyLine
uid 3195,0
va (VaSet
vasetType 3
)
xt "71000,28000,72250,28000"
pts [
"72250,28000"
"71000,28000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3199,0
va (VaSet
)
xt "67250,27000,72050,28000"
st "slaveSel"
blo "67250,27800"
tm "WireNameMgr"
)
)
on &48
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *91 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 10,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*93 (MLText
uid 11,0
va (VaSet
)
xt "0,1000,18600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 13,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*95 (Text
uid 14,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,1000,31500,1900"
st "Pre-module directives:"
blo "20000,1700"
)
*96 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2000,32000,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*97 (Text
uid 16,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4000,32000,4900"
st "Post-module directives:"
blo "20000,4700"
)
*98 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*99 (Text
uid 18,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,5000,31500,5900"
st "End-module directives:"
blo "20000,5700"
)
*100 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "3037,145,5048,1481"
viewArea "-4016,8439,126452,95490"
cachedDiagramExtent "0,0,111000,74000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 3320,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*102 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*103 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "courier,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*105 (Text
va (VaSet
font "courier,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*106 (Text
va (VaSet
font "courier,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "courier,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*108 (Text
va (VaSet
font "courier,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*109 (Text
va (VaSet
font "courier,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*111 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*112 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "courier,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*114 (Text
va (VaSet
font "courier,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*115 (Text
va (VaSet
font "courier,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "courier,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*117 (Text
va (VaSet
font "courier,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1200,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,17400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*119 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,10800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*121 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,6000,6500,6900"
st "Declarations"
blo "0,6700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,6900,3000,7800"
st "Ports:"
blo "0,7600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "0,7800,4500,8700"
st "Pre User:"
blo "0,8500"
)
preUserText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "2000,8700,22500,17700"
st "constant cPol: std_ulogic := '0';
--constant cPol: std_ulogic := '1';
--constant cPHa: std_ulogic := '0';
constant cPHa: std_ulogic := '1';

constant clockFrequency: real := 20.0E6;
constant spiFrequency: real := 5.0E6;

constant spiDataBitNb: positive := 8;
constant spiFifoDepth: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,17700,8500,18600"
st "Diagram Signals:"
blo "0,18400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,6000,5500,6900"
st "Post User:"
blo "0,6700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,6000,0,6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 41,0
usingSuid 1
emptyRow *122 (LEmptyRow
)
uid 22,0
optionalChildren [
*123 (RefLabelRowHdr
)
*124 (TitleRowHdr
)
*125 (FilterRowHdr
)
*126 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*127 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*128 (GroupColHdr
tm "GroupColHdrMgr"
)
*129 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*130 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*131 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*132 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*133 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*134 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 15,0
)
)
uid 737,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 16,0
)
)
uid 739,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveRd"
t "std_ulogic"
o 14
suid 17,0
)
)
uid 741,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 13
suid 18,0
)
)
uid 743,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterWr"
t "std_ulogic"
o 9
suid 19,0
)
)
uid 745,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 20,0
)
)
uid 747,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SS_n"
t "std_ulogic"
o 4
suid 21,0
)
)
uid 749,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MISO"
t "std_logic"
o 1
suid 22,0
)
)
uid 751,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MOSI"
t "std_ulogic"
o 3
suid 23,0
)
)
uid 753,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 24,0
)
)
uid 755,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 12
suid 25,0
)
)
uid 757,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 7
suid 26,0
)
)
uid 759,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 13
suid 38,0
)
)
uid 2974,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 14
suid 39,0
)
)
uid 2976,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 15
suid 40,0
)
)
uid 2978,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveSel"
t "std_ulogic"
o 16
suid 41,0
)
)
uid 3200,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*151 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *152 (MRCItem
litem &122
pos 16
dimension 20
)
uid 37,0
optionalChildren [
*153 (MRCItem
litem &123
pos 0
dimension 20
uid 38,0
)
*154 (MRCItem
litem &124
pos 1
dimension 23
uid 39,0
)
*155 (MRCItem
litem &125
pos 2
hidden 1
dimension 20
uid 40,0
)
*156 (MRCItem
litem &135
pos 0
dimension 20
uid 738,0
)
*157 (MRCItem
litem &136
pos 1
dimension 20
uid 740,0
)
*158 (MRCItem
litem &137
pos 2
dimension 20
uid 742,0
)
*159 (MRCItem
litem &138
pos 3
dimension 20
uid 744,0
)
*160 (MRCItem
litem &139
pos 4
dimension 20
uid 746,0
)
*161 (MRCItem
litem &140
pos 5
dimension 20
uid 748,0
)
*162 (MRCItem
litem &141
pos 6
dimension 20
uid 750,0
)
*163 (MRCItem
litem &142
pos 7
dimension 20
uid 752,0
)
*164 (MRCItem
litem &143
pos 8
dimension 20
uid 754,0
)
*165 (MRCItem
litem &144
pos 9
dimension 20
uid 756,0
)
*166 (MRCItem
litem &145
pos 10
dimension 20
uid 758,0
)
*167 (MRCItem
litem &146
pos 11
dimension 20
uid 760,0
)
*168 (MRCItem
litem &147
pos 12
dimension 20
uid 2975,0
)
*169 (MRCItem
litem &148
pos 13
dimension 20
uid 2977,0
)
*170 (MRCItem
litem &149
pos 14
dimension 20
uid 2979,0
)
*171 (MRCItem
litem &150
pos 15
dimension 20
uid 3201,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 41,0
optionalChildren [
*172 (MRCItem
litem &126
pos 0
dimension 20
uid 42,0
)
*173 (MRCItem
litem &128
pos 1
dimension 50
uid 43,0
)
*174 (MRCItem
litem &129
pos 2
dimension 100
uid 44,0
)
*175 (MRCItem
litem &130
pos 3
dimension 50
uid 45,0
)
*176 (MRCItem
litem &131
pos 4
dimension 100
uid 46,0
)
*177 (MRCItem
litem &132
pos 5
dimension 100
uid 47,0
)
*178 (MRCItem
litem &133
pos 6
dimension 50
uid 48,0
)
*179 (MRCItem
litem &134
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *180 (LEmptyRow
)
uid 51,0
optionalChildren [
*181 (RefLabelRowHdr
)
*182 (TitleRowHdr
)
*183 (FilterRowHdr
)
*184 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*185 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*186 (GroupColHdr
tm "GroupColHdrMgr"
)
*187 (NameColHdr
tm "GenericNameColHdrMgr"
)
*188 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*189 (InitColHdr
tm "GenericValueColHdrMgr"
)
*190 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*191 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*192 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *193 (MRCItem
litem &180
pos 0
dimension 20
)
uid 65,0
optionalChildren [
*194 (MRCItem
litem &181
pos 0
dimension 20
uid 66,0
)
*195 (MRCItem
litem &182
pos 1
dimension 23
uid 67,0
)
*196 (MRCItem
litem &183
pos 2
hidden 1
dimension 20
uid 68,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 69,0
optionalChildren [
*197 (MRCItem
litem &184
pos 0
dimension 20
uid 70,0
)
*198 (MRCItem
litem &186
pos 1
dimension 50
uid 71,0
)
*199 (MRCItem
litem &187
pos 2
dimension 100
uid 72,0
)
*200 (MRCItem
litem &188
pos 3
dimension 100
uid 73,0
)
*201 (MRCItem
litem &189
pos 4
dimension 50
uid 74,0
)
*202 (MRCItem
litem &190
pos 5
dimension 50
uid 75,0
)
*203 (MRCItem
litem &191
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
