Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MMU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MMU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MMU"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : MMU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\CAM_unit.v" into library work
Parsing module <CAM_unit>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Decoder.v" into library work
Parsing module <Decoder>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\CAM_16.v" into library work
Parsing module <CAM_16>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\TLB_16.v" into library work
Parsing module <TLB_16>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\MMU.v" into library work
Parsing module <MMU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MMU>.

Elaborating module <TLB_16>.

Elaborating module <CAM_16(DATA_SIZE=19)>.

Elaborating module <CAM_unit(DATA_SIZE=19)>.

Elaborating module <CAM_16(DATA_SIZE=8)>.

Elaborating module <CAM_unit(DATA_SIZE=8)>.

Elaborating module <Decoder>.
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\MMU.v" Line 88: Assignment to Ikuseg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\MMU.v" Line 89: Assignment to Iksseg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\MMU.v" Line 90: Assignment to Ikseg3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\MMU.v" Line 91: Assignment to Dkuseg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\MMU.v" Line 92: Assignment to Dksseg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\MMU.v" Line 93: Assignment to Dkseg3 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MMU>.
    Related source file is "F:\MyProgramme\0arch\PCPU\MMU.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <MMU> synthesized.

Synthesizing Unit <TLB_16>.
    Related source file is "F:\MyProgramme\0arch\PCPU\TLB_16.v".
WARNING:Xst:647 - Input <INDEX<30:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RANDOM<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENTRY_HI<12:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENTRY_LO0<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENTRY_LO0<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENTRY_LO1<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENTRY_LO1<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 704-bit register for signal <n0153[703:0]>.
    Found 16-bit register for signal <G>.
    Found 1-bit 16-to-1 multiplexer for signal <hitaddr0[3]_DATA[15][0]_Mux_41_o> created at line 273.
    Found 20-bit 16-to-1 multiplexer for signal <hitaddr0[3]_DATA[15][21]_wide_mux_42_OUT> created at line 274.
    Found 1-bit 16-to-1 multiplexer for signal <hitaddr0[3]_DATA[15][22]_Mux_44_o> created at line 278.
    Found 20-bit 16-to-1 multiplexer for signal <hitaddr0[3]_DATA[15][43]_wide_mux_45_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <hitaddr1[3]_DATA[15][0]_Mux_50_o> created at line 294.
    Found 1-bit 16-to-1 multiplexer for signal <hitaddr1[3]_DATA[15][1]_Mux_51_o> created at line 296.
    Found 20-bit 16-to-1 multiplexer for signal <hitaddr1[3]_DATA[15][21]_wide_mux_54_OUT> created at line 302.
    Found 1-bit 16-to-1 multiplexer for signal <hitaddr1[3]_DATA[15][22]_Mux_57_o> created at line 308.
    Found 1-bit 16-to-1 multiplexer for signal <hitaddr1[3]_DATA[15][23]_Mux_58_o> created at line 310.
    Found 20-bit 16-to-1 multiplexer for signal <hitaddr1[3]_DATA[15][43]_wide_mux_61_OUT> created at line 316.
    Found 20-bit 16-to-1 multiplexer for signal <raddr[3]_DATA[15][43]_wide_mux_71_OUT> created at line 353.
    Found 20-bit 16-to-1 multiplexer for signal <raddr[3]_DATA[15][21]_wide_mux_74_OUT> created at line 355.
    Found 1-bit 16-to-1 multiplexer for signal <raddr[3]_G[15]_Mux_77_o> created at line 357.
    Found 2-bit 16-to-1 multiplexer for signal <n0215> created at line 350.
    Found 2-bit 16-to-1 multiplexer for signal <n0214> created at line 350.
    Summary:
	inferred 720 D-type flip-flop(s).
	inferred  85 Multiplexer(s).
Unit <TLB_16> synthesized.

Synthesizing Unit <CAM_16_1>.
    Related source file is "F:\MyProgramme\0arch\PCPU\CAM_16.v".
        DATA_SIZE = 19
    Found 19-bit 16-to-1 multiplexer for signal <data> created at line 50.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CAM_16_1> synthesized.

Synthesizing Unit <CAM_unit_1>.
    Related source file is "F:\MyProgramme\0arch\PCPU\CAM_unit.v".
        DATA_SIZE = 19
    Found 19-bit register for signal <temp>.
    Found 19-bit comparator equal for signal <hit0> created at line 44
    Found 19-bit comparator equal for signal <hit1> created at line 45
    Found 19-bit comparator equal for signal <hit2> created at line 46
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <CAM_unit_1> synthesized.

Synthesizing Unit <CAM_16_2>.
    Related source file is "F:\MyProgramme\0arch\PCPU\CAM_16.v".
        DATA_SIZE = 8
    Found 8-bit 16-to-1 multiplexer for signal <data> created at line 50.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CAM_16_2> synthesized.

Synthesizing Unit <CAM_unit_2>.
    Related source file is "F:\MyProgramme\0arch\PCPU\CAM_unit.v".
        DATA_SIZE = 8
    Found 8-bit register for signal <temp>.
    Found 8-bit comparator equal for signal <hit0> created at line 44
    Found 8-bit comparator equal for signal <hit1> created at line 45
    Found 8-bit comparator equal for signal <hit2> created at line 46
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <CAM_unit_2> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Decoder.v".
    Summary:
	no macro.
Unit <Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 34
 16-bit register                                       : 1
 19-bit register                                       : 16
 704-bit register                                      : 1
 8-bit register                                        : 16
# Comparators                                          : 96
 19-bit comparator equal                               : 48
 8-bit comparator equal                                : 48
# Multiplexers                                         : 94
 1-bit 16-to-1 multiplexer                             : 7
 1-bit 2-to-1 multiplexer                              : 36
 16-bit 2-to-1 multiplexer                             : 1
 19-bit 16-to-1 multiplexer                            : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 16-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 16-to-1 multiplexer                            : 6
 20-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 3
 44-bit 2-to-1 multiplexer                             : 16
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1152
 Flip-Flops                                            : 1152
# Comparators                                          : 96
 19-bit comparator equal                               : 48
 8-bit comparator equal                                : 48
# Multiplexers                                         : 93
 1-bit 16-to-1 multiplexer                             : 7
 1-bit 2-to-1 multiplexer                              : 35
 16-bit 2-to-1 multiplexer                             : 1
 19-bit 16-to-1 multiplexer                            : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 16-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 16-to-1 multiplexer                            : 6
 20-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 3
 44-bit 2-to-1 multiplexer                             : 16
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CAM_16_1> ...

Optimizing unit <MMU> ...

Optimizing unit <TLB_16> ...

Optimizing unit <CAM_16_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MMU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1152
 Flip-Flops                                            : 1152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MMU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2844
#      GND                         : 1
#      LUT2                        : 52
#      LUT3                        : 145
#      LUT4                        : 17
#      LUT5                        : 19
#      LUT6                        : 1799
#      MUXCY                       : 336
#      MUXF7                       : 316
#      MUXF8                       : 158
#      VCC                         : 1
# FlipFlops/Latches                : 1152
#      FDRE                        : 1152
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 302
#      IBUF                        : 156
#      OBUF                        : 146

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1152  out of  407600     0%  
 Number of Slice LUTs:                 2032  out of  203800     0%  
    Number used as Logic:              2032  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2176
   Number with an unused Flip Flop:    1024  out of   2176    47%  
   Number with an unused LUT:           144  out of   2176     6%  
   Number of fully used LUT-FF pairs:  1008  out of   2176    46%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                         381
 Number of bonded IOBs:                 303  out of    400    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1152  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 0.685ns (Maximum Frequency: 1459.321MHz)
   Minimum input arrival time before clock: 2.159ns
   Maximum output required time after clock: 6.834ns
   Maximum combinational path delay: 6.713ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.685ns (frequency: 1459.321MHz)
  Total number of paths / destination ports: 720 / 720
-------------------------------------------------------------------------
Delay:               0.685ns (Levels of Logic = 1)
  Source:            TLB/G_14 (FF)
  Destination:       TLB/G_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: TLB/G_14 to TLB/G_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.236   0.406  TLB/G_14 (TLB/G_14)
     LUT6:I5->O            1   0.043   0.000  TLB/Mmux_G[14]_ENTRY_LO0[0]_MUX_64_o11 (TLB/G[14]_ENTRY_LO0[0]_MUX_64_o)
     FDRE:D                   -0.000          TLB/G_14
    ----------------------------------------
    Total                      0.685ns (0.279ns logic, 0.406ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18448 / 3456
-------------------------------------------------------------------------
Offset:              2.159ns (Levels of Logic = 3)
  Source:            tlbwr (PAD)
  Destination:       TLB/VPN/CAM_unit[0].CAM_unit/temp_0 (FF)
  Destination Clock: clk rising

  Data Path: tlbwr to TLB/VPN/CAM_unit[0].CAM_unit/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.000   0.606  tlbwr_IBUF (tlbwr_IBUF)
     LUT3:I0->O          736   0.043   0.839  TLB/Mmux_waddr11 (TLB/waddr<0>)
     LUT6:I0->O           27   0.043   0.468  TLB/Mmux_we_17 (TLB/we_<0>)
     FDRE:CE                   0.161          TLB/VPN/CAM_unit[0].CAM_unit/temp_0
    ----------------------------------------
    Total                      2.159ns (0.247ns logic, 1.912ns route)
                                       (11.4% logic, 88.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1742192 / 146
-------------------------------------------------------------------------
Offset:              6.834ns (Levels of Logic = 13)
  Source:            TLB/ASID/CAM_unit[7].CAM_unit/temp_1 (FF)
  Destination:       DPaddr<11> (PAD)
  Source Clock:      clk rising

  Data Path: TLB/ASID/CAM_unit[7].CAM_unit/temp_1 to DPaddr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.618  TLB/ASID/CAM_unit[7].CAM_unit/temp_1 (TLB/ASID/CAM_unit[7].CAM_unit/temp_1)
     LUT6:I0->O            1   0.043   0.613  TLB/ASID/hit1<7>1 (TLB/ASID/hit1<7>)
     LUT6:I0->O            4   0.043   0.422  TLB/ASID/hit1<7>3 (TLB/ASID_hit0<7>)
     LUT3:I1->O            6   0.043   0.631  TLB/hit1<7>1 (TLB/hit1<7>)
     LUT5:I0->O            1   0.043   0.522  TLB/_Decoder1/addr<4>1 (TLB/_Decoder1/addr<4>)
     LUT5:I1->O            1   0.043   0.522  TLB/_Decoder1/addr<4>2 (TLB/_Decoder1/addr<4>1)
     LUT6:I2->O          176   0.043   0.760  TLB/_Decoder1/addr<4>5 (TLB/hitaddr1<0>)
     LUT6:I1->O            1   0.043   0.000  TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_51 (TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_51)
     MUXF7:I1->O           1   0.178   0.000  TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_4_f7 (TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_4_f7)
     MUXF8:I0->O           3   0.128   0.507  TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_2_f8 (TLB/hitaddr1[3]_DATA[15][0]_Mux_50_o)
     LUT4:I1->O           21   0.043   0.516  TLB/Mmux_DPaddr1131 (TLB/Mmux_DPaddr113)
     LUT6:I4->O           12   0.043   0.411  TLB/Mmux_DPaddr211 (TLB/Mmux_DPaddr21)
     LUT4:I3->O            1   0.043   0.339  Mmux_DPaddr321 (DPaddr_9_OBUF)
     OBUF:I->O                 0.000          DPaddr_9_OBUF (DPaddr<9>)
    ----------------------------------------
    Total                      6.834ns (0.972ns logic, 5.862ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1676266 / 146
-------------------------------------------------------------------------
Delay:               6.713ns (Levels of Logic = 14)
  Source:            ENTRY_HI<1> (PAD)
  Destination:       DPaddr<11> (PAD)

  Data Path: ENTRY_HI<1> to DPaddr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.000   0.733  ENTRY_HI_1_IBUF (ENTRY_HI_1_IBUF)
     LUT6:I1->O            1   0.043   0.613  TLB/ASID/hit1<7>1 (TLB/ASID/hit1<7>)
     LUT6:I0->O            4   0.043   0.422  TLB/ASID/hit1<7>3 (TLB/ASID_hit0<7>)
     LUT3:I1->O            6   0.043   0.631  TLB/hit1<7>1 (TLB/hit1<7>)
     LUT5:I0->O            1   0.043   0.522  TLB/_Decoder1/addr<4>1 (TLB/_Decoder1/addr<4>)
     LUT5:I1->O            1   0.043   0.522  TLB/_Decoder1/addr<4>2 (TLB/_Decoder1/addr<4>1)
     LUT6:I2->O          176   0.043   0.760  TLB/_Decoder1/addr<4>5 (TLB/hitaddr1<0>)
     LUT6:I1->O            1   0.043   0.000  TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_51 (TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_51)
     MUXF7:I1->O           1   0.178   0.000  TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_4_f7 (TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_4_f7)
     MUXF8:I0->O           3   0.128   0.507  TLB/Mmux_hitaddr1[3]_DATA[15][0]_Mux_50_o_2_f8 (TLB/hitaddr1[3]_DATA[15][0]_Mux_50_o)
     LUT4:I1->O           21   0.043   0.516  TLB/Mmux_DPaddr1131 (TLB/Mmux_DPaddr113)
     LUT6:I4->O           12   0.043   0.411  TLB/Mmux_DPaddr211 (TLB/Mmux_DPaddr21)
     LUT4:I3->O            1   0.043   0.339  Mmux_DPaddr321 (DPaddr_9_OBUF)
     OBUF:I->O                 0.000          DPaddr_9_OBUF (DPaddr<9>)
    ----------------------------------------
    Total                      6.713ns (0.736ns logic, 5.977ns route)
                                       (11.0% logic, 89.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.685|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.96 secs
 
--> 

Total memory usage is 444664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

