\hypertarget{struct_a_d_c___init_type_def}{}\section{A\+D\+C\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___init_type_def}\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}


A\+DC Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+adc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_a_d_c___init_type_def_a16d43a4aad5a8e32d7f628e29b07efa6}{A\+D\+C\+\_\+\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} \hyperlink{struct_a_d_c___init_type_def_aaf44f54f22ab40bf8fae01f075aa4c87}{A\+D\+C\+\_\+\+Scan\+Conv\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} \hyperlink{struct_a_d_c___init_type_def_a2149036a332281e70a36879a2396b8d1}{A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_a_d_c___init_type_def_a11c85e5c9dd59bcabaf70afb95f45db3}{A\+D\+C\+\_\+\+External\+Trig\+Conv}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_a_d_c___init_type_def_ab4e268675ad296dd7b8016052d24043c}{A\+D\+C\+\_\+\+Data\+Align}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_aed742c436da53c1080638ce6ef7d13de}{u8} \hyperlink{struct_a_d_c___init_type_def_aa7c965459c14f15b1143cfc24ba1ebe9}{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___init_type_def_a0f9ec17ad585d66a54625213062c9260}{A\+D\+C\+\_\+\+Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___init_type_def_ae5d0c48e70c2a39355b7ab0cc1df8310}{A\+D\+C\+\_\+\+External\+Trig\+Conv}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_d_c___init_type_def_a622e89d8fba3900f20aaf40d5560ab7b}{A\+D\+C\+\_\+\+Data\+Align}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_a_d_c___init_type_def_ad6f39a12ac32a2767085ac94e9338bc3}{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC Init structure definition. 

Definition at line 26 of file stm32f10x\+\_\+adc.\+h.



\subsection{Member Data Documentation}
\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Continuous\+Conv\+Mode@{A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}}
\index{A\+D\+C\+\_\+\+Continuous\+Conv\+Mode@{A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}{ADC_ContinuousConvMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Functional\+State} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Continuous\+Conv\+Mode}\hypertarget{struct_a_d_c___init_type_def_a2149036a332281e70a36879a2396b8d1}{}\label{struct_a_d_c___init_type_def_a2149036a332281e70a36879a2396b8d1}
Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. 

Definition at line 30 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Data\+Align@{A\+D\+C\+\_\+\+Data\+Align}}
\index{A\+D\+C\+\_\+\+Data\+Align@{A\+D\+C\+\_\+\+Data\+Align}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Data\+Align}{ADC_DataAlign}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Data\+Align}\hypertarget{struct_a_d_c___init_type_def_ab4e268675ad296dd7b8016052d24043c}{}\label{struct_a_d_c___init_type_def_ab4e268675ad296dd7b8016052d24043c}
Specifies whether the A\+DC data alignment is left or right. This parameter can be a value of \hyperlink{group___a_d_c__data__align}{A\+D\+C\+\_\+data\+\_\+align} 

Definition at line 32 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Data\+Align@{A\+D\+C\+\_\+\+Data\+Align}}
\index{A\+D\+C\+\_\+\+Data\+Align@{A\+D\+C\+\_\+\+Data\+Align}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Data\+Align}{ADC_DataAlign}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Data\+Align}\hypertarget{struct_a_d_c___init_type_def_a622e89d8fba3900f20aaf40d5560ab7b}{}\label{struct_a_d_c___init_type_def_a622e89d8fba3900f20aaf40d5560ab7b}
Specifies whether the A\+DC data alignment is left or right. This parameter can be a value of \hyperlink{group___a_d_c__data__align}{A\+D\+C\+\_\+data\+\_\+align} 

Definition at line 68 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+External\+Trig\+Conv@{A\+D\+C\+\_\+\+External\+Trig\+Conv}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv@{A\+D\+C\+\_\+\+External\+Trig\+Conv}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+External\+Trig\+Conv}{ADC_ExternalTrigConv}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+External\+Trig\+Conv}\hypertarget{struct_a_d_c___init_type_def_a11c85e5c9dd59bcabaf70afb95f45db3}{}\label{struct_a_d_c___init_type_def_a11c85e5c9dd59bcabaf70afb95f45db3}
Defines the external trigger used to start the analog to digital conversion of regular channels. This parameter can be a value of \hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion} 

Definition at line 31 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+External\+Trig\+Conv@{A\+D\+C\+\_\+\+External\+Trig\+Conv}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv@{A\+D\+C\+\_\+\+External\+Trig\+Conv}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+External\+Trig\+Conv}{ADC_ExternalTrigConv}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+External\+Trig\+Conv}\hypertarget{struct_a_d_c___init_type_def_ae5d0c48e70c2a39355b7ab0cc1df8310}{}\label{struct_a_d_c___init_type_def_ae5d0c48e70c2a39355b7ab0cc1df8310}
Defines the external trigger used to start the analog to digital conversion of regular channels. This parameter can be a value of \hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion}{A\+D\+C\+\_\+external\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion} 

Definition at line 64 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Mode@{A\+D\+C\+\_\+\+Mode}}
\index{A\+D\+C\+\_\+\+Mode@{A\+D\+C\+\_\+\+Mode}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Mode}{ADC_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Mode}\hypertarget{struct_a_d_c___init_type_def_a16d43a4aad5a8e32d7f628e29b07efa6}{}\label{struct_a_d_c___init_type_def_a16d43a4aad5a8e32d7f628e29b07efa6}
Configures the A\+DC to operate in independent or dual mode. This parameter can be a value of \hyperlink{group___a_d_c__mode}{A\+D\+C\+\_\+mode} 

Definition at line 28 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Mode@{A\+D\+C\+\_\+\+Mode}}
\index{A\+D\+C\+\_\+\+Mode@{A\+D\+C\+\_\+\+Mode}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Mode}{ADC_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Mode}\hypertarget{struct_a_d_c___init_type_def_a0f9ec17ad585d66a54625213062c9260}{}\label{struct_a_d_c___init_type_def_a0f9ec17ad585d66a54625213062c9260}
Configures the A\+DC to operate in independent or dual mode. This parameter can be a value of \hyperlink{group___a_d_c__mode}{A\+D\+C\+\_\+mode} 

Definition at line 52 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Nbr\+Of\+Channel@{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}}
\index{A\+D\+C\+\_\+\+Nbr\+Of\+Channel@{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}{ADC_NbrOfChannel}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u8} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Nbr\+Of\+Channel}\hypertarget{struct_a_d_c___init_type_def_aa7c965459c14f15b1143cfc24ba1ebe9}{}\label{struct_a_d_c___init_type_def_aa7c965459c14f15b1143cfc24ba1ebe9}
Specifies the number of A\+DC channels that will be converted using the sequencer for regular channel group. This parameter must range from 1 to 16. 

Definition at line 33 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Nbr\+Of\+Channel@{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}}
\index{A\+D\+C\+\_\+\+Nbr\+Of\+Channel@{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Nbr\+Of\+Channel}{ADC_NbrOfChannel}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Nbr\+Of\+Channel}\hypertarget{struct_a_d_c___init_type_def_ad6f39a12ac32a2767085ac94e9338bc3}{}\label{struct_a_d_c___init_type_def_ad6f39a12ac32a2767085ac94e9338bc3}
Specifies the number of A\+DC channels that will be converted using the sequencer for regular channel group. This parameter must range from 1 to 16. 

Definition at line 71 of file stm32f10x\+\_\+adc.\+h.

\index{A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}!A\+D\+C\+\_\+\+Scan\+Conv\+Mode@{A\+D\+C\+\_\+\+Scan\+Conv\+Mode}}
\index{A\+D\+C\+\_\+\+Scan\+Conv\+Mode@{A\+D\+C\+\_\+\+Scan\+Conv\+Mode}!A\+D\+C\+\_\+\+Init\+Type\+Def@{A\+D\+C\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+Scan\+Conv\+Mode}{ADC_ScanConvMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Functional\+State} A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+A\+D\+C\+\_\+\+Scan\+Conv\+Mode}\hypertarget{struct_a_d_c___init_type_def_aaf44f54f22ab40bf8fae01f075aa4c87}{}\label{struct_a_d_c___init_type_def_aaf44f54f22ab40bf8fae01f075aa4c87}
Specifies whether the conversion is performed in Scan (multichannels) or Single (one channel) mode. This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE 

Definition at line 29 of file stm32f10x\+\_\+adc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__adc_8h}{stm32f10x\+\_\+adc.\+h}\end{DoxyCompactItemize}
