{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1719742737290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719742737304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719742737305 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RCB_FPGA_3_1 10M40DCF256I7G " "Selected device 10M40DCF256I7G for design \"RCB_FPGA_3_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719742737334 ""}
{ "Info" "IMPP_MPP_BOOT_SEL_PIN_NOT_RESERVED" "" "The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features." {  } {  } 0 22896 "The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features." 0 0 "Fitter" 0 -1 1719742737365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719742737366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719742737366 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1719742737420 ""}  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1719742737420 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1719742737563 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719742737578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF256A7G " "Device 10M08DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF256I7G " "Device 10M08DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256A7G " "Device 10M04DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256A7P " "Device 10M04DCF256A7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256I7G " "Device 10M04DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256A7G " "Device 10M16DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256C7G " "Device 10M16DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256I7G " "Device 10M16DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256A7G " "Device 10M25DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256C7G " "Device 10M25DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256I7G " "Device 10M25DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256A7G " "Device 10M50DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256C7G " "Device 10M50DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256I7G " "Device 10M50DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF256A7G " "Device 10M40DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF256C7G " "Device 10M40DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719742737721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719742737721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719742737736 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719742737736 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719742737737 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719742737737 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719742737737 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719742737737 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719742737742 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719742737839 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1719742738579 ""}
{ "Info" "ISTA_SDC_FOUND" "RCB_FPGA_3_1.out.sdc " "Reading SDC File: 'RCB_FPGA_3_1.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719742738582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 42 altera_reserved_tck port " "Ignored filter at RCB_FPGA_3_1.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719742738595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RCB_FPGA_3_1.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at RCB_FPGA_3_1.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719742738596 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719742738596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 81 altera_reserved_tck clock " "Ignored filter at RCB_FPGA_3_1.out.sdc(81): altera_reserved_tck could not be matched with a clock" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719742738597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RCB_FPGA_3_1.out.sdc 81 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at RCB_FPGA_3_1.out.sdc(81): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719742738597 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719742738597 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719742738625 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719742738625 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742738634 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719742738634 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1719742738634 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1719742738634 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719742738634 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719742738634 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     CLK_100M " "  10.000     CLK_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719742738634 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "   5.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719742738634 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719742738634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_100M~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node CLK_100M~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719742738717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Destination node rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719742738717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rcb_registers:i_rcb_registers\|MUX_Control\[2\] " "Destination node rcb_registers:i_rcb_registers\|MUX_Control\[2\]" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719742738717 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rcb_registers:i_rcb_registers\|MUX_Control\[1\] " "Destination node rcb_registers:i_rcb_registers\|MUX_Control\[1\]" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719742738717 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719742738717 ""}  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 4963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719742738717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719742738717 ""}  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719742738717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719742739264 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719742739266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719742739266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719742739269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719742739272 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719742739275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719742739275 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719742739276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719742739337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1719742739338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719742739338 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1719742739544 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1719742740335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719742740357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719742740410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719742741524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719742741754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719742741786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719742746367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719742746367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719742747006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719742748251 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719742748251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719742749775 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719742750022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719742750043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719742750452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719742750453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719742751024 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719742751669 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 MAX 10 " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_WD 3.3-V LVTTL B5 " "Pin RST_WD uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RST_WD } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_WD" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONFIG_SEL 3.3-V LVTTL F8 " "Pin CONFIG_SEL uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CONFIG_SEL } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONFIG_SEL" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RESETn 3.3-V LVTTL B10 " "Pin CPU_RESETn uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CPU_RESETn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESETn" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ESTOP_OPEN_REQUEST 3.3-V LVTTL T11 " "Pin ESTOP_OPEN_REQUEST uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ESTOP_OPEN_REQUEST } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ESTOP_OPEN_REQUEST" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ESTOP_STATUS 3.3-V LVTTL M8 " "Pin ESTOP_STATUS uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ESTOP_STATUS } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ESTOP_STATUS" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ESTOP_STATUS_FAIL 3.3-V LVTTL L11 " "Pin ESTOP_STATUS_FAIL uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ESTOP_STATUS_FAIL } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ESTOP_STATUS_FAIL" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN1_TACHO_BUFF 3.3-V LVTTL H12 " "Pin FAN1_TACHO_BUFF uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FAN1_TACHO_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN1_TACHO_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN2_TACHO_BUFF 3.3-V LVTTL G14 " "Pin FAN2_TACHO_BUFF uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FAN2_TACHO_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN2_TACHO_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLA_PWR_DIS 3.3-V LVTTL A10 " "Pin FLA_PWR_DIS uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FLA_PWR_DIS } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLA_PWR_DIS" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_L_ROBOT_RX 3.3-V LVTTL B15 " "Pin FPGA_L_ROBOT_RX uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_L_ROBOT_RX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_L_ROBOT_RX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_R_ROBOT_RX 3.3-V LVTTL B16 " "Pin FPGA_R_ROBOT_RX uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_R_ROBOT_RX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_R_ROBOT_RX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_4MB_SER_IN_ER 3.3-V LVTTL T15 " "Pin L_4MB_SER_IN_ER uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_4MB_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_4MB_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_EEF_SER_IN_ER 3.3-V LVTTL P15 " "Pin L_EEF_SER_IN_ER uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_EEF_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_EEF_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_M5B_SER_IN_ER 3.3-V LVTTL R15 " "Pin L_M5B_SER_IN_ER uses I/O standard 3.3-V LVTTL at R15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_M5B_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_M5B_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_ROBOT_DIFF_SP2 3.3-V LVTTL C5 " "Pin L_ROBOT_DIFF_SP2 uses I/O standard 3.3-V LVTTL at C5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_ROBOT_DIFF_SP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_ROBOT_DIFF_SP2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_SCU_INVALIDn 3.3-V LVTTL B1 " "Pin L_SCU_INVALIDn uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_SCU_INVALIDn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_SCU_INVALIDn" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_SER_RX_ER 3.3-V LVTTL P14 " "Pin L_SER_RX_ER uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_SER_RX_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_SER_RX_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SP_IN_A_F 3.3-V LVTTL A11 " "Pin MICCB_SP_IN_A_F uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SP_IN_A_F } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SP_IN_A_F" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SP_IN_B_F 3.3-V LVTTL B7 " "Pin MICCB_SP_IN_B_F uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SP_IN_B_F } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SP_IN_B_F" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MicCB_ESTOP_OPEN_REQUEST 3.3-V LVTTL J14 " "Pin MicCB_ESTOP_OPEN_REQUEST uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MicCB_ESTOP_OPEN_REQUEST } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MicCB_ESTOP_OPEN_REQUEST" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_GEN_SYNC_FAIL 3.3-V LVTTL M14 " "Pin MICCB_GEN_SYNC_FAIL uses I/O standard 3.3-V LVTTL at M14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_GEN_SYNC_FAIL } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_GEN_SYNC_FAIL" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO0 3.3 V Schmitt Trigger J16 " "Pin MICCB_SPARE_IO0 uses I/O standard 3.3 V Schmitt Trigger at J16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO1 3.3 V Schmitt Trigger K15 " "Pin MICCB_SPARE_IO1 uses I/O standard 3.3 V Schmitt Trigger at K15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO2 3.3-V LVTTL M9 " "Pin MICCB_SPARE_IO2 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO3 3.3-V LVTTL J12 " "Pin MICCB_SPARE_IO3 uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO3" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO0 3.3-V LVTTL B3 " "Pin MISO0 uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MISO0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEENSY_FPGA_R_TX 3.3-V LVTTL A8 " "Pin TEENSY_FPGA_R_TX uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { TEENSY_FPGA_R_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEENSY_FPGA_R_TX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEENSY_FPGA_L_TX 3.3-V LVTTL C6 " "Pin TEENSY_FPGA_L_TX uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { TEENSY_FPGA_L_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEENSY_FPGA_L_TX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS_PG_FPGA 3.3-V LVTTL F12 " "Pin PS_PG_FPGA uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { PS_PG_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_PG_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_4MB_SER_IN_ER 3.3-V LVTTL T14 " "Pin R_4MB_SER_IN_ER uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_4MB_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_4MB_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_EEF_SER_IN_ER 3.3-V LVTTL N14 " "Pin R_EEF_SER_IN_ER uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_EEF_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_EEF_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_M5B_SER_IN_ER 3.3-V LVTTL R16 " "Pin R_M5B_SER_IN_ER uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_M5B_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_M5B_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 113 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_ROBOT_DIFF_SP1 3.3-V LVTTL B4 " "Pin R_ROBOT_DIFF_SP1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_ROBOT_DIFF_SP1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_ROBOT_DIFF_SP1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 123 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_ROBOT_DIFF_SP2 3.3-V LVTTL A5 " "Pin R_ROBOT_DIFF_SP2 uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_ROBOT_DIFF_SP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_ROBOT_DIFF_SP2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 124 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_SCU_Invalid_n 3.3-V LVTTL C1 " "Pin R_SCU_Invalid_n uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_SCU_Invalid_n } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_SCU_Invalid_n" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 125 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_SER_RX_ER 3.3-V LVTTL R14 " "Pin R_SER_RX_ER uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_SER_RX_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_SER_RX_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_DIFF0 3.3-V LVTTL M6 " "Pin SPARE1_DIFF0 uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_DIFF0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_DIFF0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 139 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_DIFF1 3.3-V LVTTL L7 " "Pin SPARE1_DIFF1 uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_DIFF1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_DIFF1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 140 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_IO0_FPGA 3.3-V LVTTL P9 " "Pin SPARE1_IO0_FPGA uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_IO0_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_IO0_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_IO1_FPGA 3.3-V LVTTL P8 " "Pin SPARE1_IO1_FPGA uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_IO1_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_IO1_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_DIFF0 3.3-V LVTTL R4 " "Pin SPARE2_DIFF0 uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_DIFF0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_DIFF0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 150 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_DIFF1 3.3-V LVTTL P5 " "Pin SPARE2_DIFF1 uses I/O standard 3.3-V LVTTL at P5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_DIFF1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_DIFF1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 151 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_IO0_FPGA 3.3-V LVTTL P4 " "Pin SPARE2_IO0_FPGA uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_IO0_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_IO0_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_IO1_FPGA 3.3-V LVTTL N5 " "Pin SPARE2_IO1_FPGA uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_IO1_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_IO1_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SSR_ON_FPGA 3.3-V LVTTL T4 " "Pin SSR_ON_FPGA uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SSR_ON_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSR_ON_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_ADC 3.3-V LVTTL F16 " "Pin SCL_ADC uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SCL_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_ADC 3.3-V LVTTL G11 " "Pin SDA_ADC uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDA_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_100M 3.3-V LVTTL L3 " "Pin CLK_100M uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLK_100M } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100M" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEENSY_LEDS_STRIP_DO 3.3-V LVTTL F1 " "Pin TEENSY_LEDS_STRIP_DO uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { TEENSY_LEDS_STRIP_DO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEENSY_LEDS_STRIP_DO" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 162 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MOSI0 3.3-V LVTTL A2 " "Pin MOSI0 uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MOSI0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MOSI0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCK0 3.3-V LVTTL A3 " "Pin SCK0 uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SCK0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCK0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CS0 3.3-V LVTTL A4 " "Pin CS0 uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CS0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_GEN_SYNC_FPGA 3.3-V LVTTL P10 " "Pin MICCB_GEN_SYNC_FPGA uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_GEN_SYNC_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_GEN_SYNC_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_4MB_SER_IN_SE 3.3-V LVTTL A15 " "Pin R_4MB_SER_IN_SE uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_4MB_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_4MB_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 109 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_EEF_SER_IN_SE 3.3-V LVTTL H15 " "Pin R_EEF_SER_IN_SE uses I/O standard 3.3-V LVTTL at H15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_EEF_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_EEF_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_M5B_SER_IN_SE 3.3-V LVTTL H11 " "Pin R_M5B_SER_IN_SE uses I/O standard 3.3-V LVTTL at H11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_M5B_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_M5B_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 114 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_4MB_SER_IN_SE 3.3-V LVTTL A14 " "Pin L_4MB_SER_IN_SE uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_4MB_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_4MB_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_EEF_SER_IN_SE 3.3-V LVTTL J15 " "Pin L_EEF_SER_IN_SE uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_EEF_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_EEF_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_M5B_SER_IN_SE 3.3-V LVTTL C16 " "Pin L_M5B_SER_IN_SE uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_M5B_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_M5B_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_0_OUT1_BUFF 3.3-V LVTTL L2 " "Pin R_POS_SENS_0_OUT1_BUFF uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_0_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_0_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_0_OUT1_BUFF 3.3-V LVTTL N2 " "Pin L_POS_SENS_0_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_0_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_0_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_0_OUT2_BUFF 3.3-V LVTTL P1 " "Pin R_POS_SENS_0_OUT2_BUFF uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_0_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_0_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 118 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_0_OUT2_BUFF 3.3-V LVTTL M1 " "Pin L_POS_SENS_0_OUT2_BUFF uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_0_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_0_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_1_OUT1_BUFF 3.3-V LVTTL N1 " "Pin R_POS_SENS_1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_1_OUT1_BUFF 3.3-V LVTTL K5 " "Pin L_POS_SENS_1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_1_OUT2_BUFF 3.3-V LVTTL L6 " "Pin R_POS_SENS_1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_1_OUT2_BUFF 3.3-V LVTTL N3 " "Pin L_POS_SENS_1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_OUT1_BUFF 3.3-V LVTTL N4 " "Pin R_POS_SENS_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_OUT1_BUFF 3.3-V LVTTL R6 " "Pin L_POS_SENS_OUT1_BUFF uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_OUT2_BUFF 3.3-V LVTTL R5 " "Pin R_POS_SENS_OUT2_BUFF uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_OUT2_BUFF 3.3-V LVTTL T5 " "Pin L_POS_SENS_OUT2_BUFF uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Teensy_FPGA_SP2 3.3-V LVTTL D15 " "Pin Teensy_FPGA_SP2 uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Teensy_FPGA_SP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Teensy_FPGA_SP2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 161 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A1_OUT1_BUFF 3.3-V LVTTL C9 " "Pin R_WHEEL_SENS_A1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A1_OUT1_BUFF 3.3-V LVTTL D12 " "Pin L_WHEEL_SENS_A1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Teensy_FPGA_SP1 3.3-V LVTTL C14 " "Pin Teensy_FPGA_SP1 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Teensy_FPGA_SP1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Teensy_FPGA_SP1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 160 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A1_OUT2_BUFF 3.3-V LVTTL F9 " "Pin R_WHEEL_SENS_A1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A1_OUT2_BUFF 3.3-V LVTTL E11 " "Pin L_WHEEL_SENS_A1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Teensy_FPGA_SP0 3.3-V LVTTL D14 " "Pin Teensy_FPGA_SP0 uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Teensy_FPGA_SP0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Teensy_FPGA_SP0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 159 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A2_OUT1_BUFF 3.3-V LVTTL C13 " "Pin L_WHEEL_SENS_A2_OUT1_BUFF uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A2_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A2_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA4 3.3-V LVTTL F10 " "Pin FPGA4 uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA4" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_NC_switch_TOOL_EX_FPGA 3.3-V LVTTL P16 " "Pin R_NC_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_NC_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_NC_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A2_OUT1_BUFF 3.3-V LVTTL E9 " "Pin R_WHEEL_SENS_A2_OUT1_BUFF uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A2_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A2_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 129 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_NO_switch_TOOL_EX_FPGA 3.3-V LVTTL N16 " "Pin R_NO_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_NO_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_NO_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 116 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A2_OUT2_BUFF 3.3-V LVTTL B12 " "Pin R_WHEEL_SENS_A2_OUT2_BUFF uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A2_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A2_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 130 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A2_OUT2_BUFF 3.3-V LVTTL C12 " "Pin L_WHEEL_SENS_A2_OUT2_BUFF uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A2_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A2_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA3 3.3-V LVTTL E10 " "Pin FPGA3 uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA3" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_NC_switch_TOOL_EX_FPGA 3.3-V LVTTL K11 " "Pin L_NC_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_NC_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_NC_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_SPARE_OUT1_BUFF 3.3-V LVTTL F11 " "Pin R_WHEEL_SENS_SPARE_OUT1_BUFF uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_SPARE_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_SPARE_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_SPARE_OUT1_BUFF 3.3-V LVTTL K6 " "Pin L_WHEEL_SENS_SPARE_OUT1_BUFF uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_SPARE_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_SPARE_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA2 3.3-V LVTTL B13 " "Pin FPGA2 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_NO_switch_TOOL_EX_FPGA 3.3-V LVTTL K14 " "Pin L_NO_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at K14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_NO_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_NO_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_SPARE_OUT2_BUFF 3.3-V LVTTL J6 " "Pin R_WHEEL_SENS_SPARE_OUT2_BUFF uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_SPARE_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_SPARE_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_SPARE_OUT2_BUFF 3.3-V LVTTL M2 " "Pin L_WHEEL_SENS_SPARE_OUT2_BUFF uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_SPARE_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_SPARE_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA1 3.3-V LVTTL D9 " "Pin FPGA1 uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719742752101 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1719742752101 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL_ADC a permanently disabled " "Pin SCL_ADC has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SCL_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719742752107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA_ADC a permanently disabled " "Pin SDA_ADC has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDA_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719742752107 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1719742752107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.fit.smsg " "Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719742752255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6086 " "Peak virtual memory: 6086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719742753477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 13:19:13 2024 " "Processing ended: Sun Jun 30 13:19:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719742753477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719742753477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719742753477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719742753477 ""}
