    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Vin
Vin__0__MASK EQU 0x02
Vin__0__PC EQU CYREG_PRT0_PC1
Vin__0__PORT EQU 0
Vin__0__SHIFT EQU 1
Vin__AG EQU CYREG_PRT0_AG
Vin__AMUX EQU CYREG_PRT0_AMUX
Vin__BIE EQU CYREG_PRT0_BIE
Vin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vin__BYP EQU CYREG_PRT0_BYP
Vin__CTL EQU CYREG_PRT0_CTL
Vin__DM0 EQU CYREG_PRT0_DM0
Vin__DM1 EQU CYREG_PRT0_DM1
Vin__DM2 EQU CYREG_PRT0_DM2
Vin__DR EQU CYREG_PRT0_DR
Vin__INP_DIS EQU CYREG_PRT0_INP_DIS
Vin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vin__LCD_EN EQU CYREG_PRT0_LCD_EN
Vin__MASK EQU 0x02
Vin__PORT EQU 0
Vin__PRT EQU CYREG_PRT0_PRT
Vin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vin__PS EQU CYREG_PRT0_PS
Vin__SHIFT EQU 1
Vin__SLW EQU CYREG_PRT0_SLW

; isr
isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr__INTC_MASK EQU 0x01
isr__INTC_NUMBER EQU 0
isr__INTC_PRIOR_NUM EQU 7
isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Vout
Vout__0__MASK EQU 0x04
Vout__0__PC EQU CYREG_PRT1_PC2
Vout__0__PORT EQU 1
Vout__0__SHIFT EQU 2
Vout__AG EQU CYREG_PRT1_AG
Vout__AMUX EQU CYREG_PRT1_AMUX
Vout__BIE EQU CYREG_PRT1_BIE
Vout__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vout__BYP EQU CYREG_PRT1_BYP
Vout__CTL EQU CYREG_PRT1_CTL
Vout__DM0 EQU CYREG_PRT1_DM0
Vout__DM1 EQU CYREG_PRT1_DM1
Vout__DM2 EQU CYREG_PRT1_DM2
Vout__DR EQU CYREG_PRT1_DR
Vout__INP_DIS EQU CYREG_PRT1_INP_DIS
Vout__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vout__LCD_EN EQU CYREG_PRT1_LCD_EN
Vout__MASK EQU 0x04
Vout__PORT EQU 1
Vout__PRT EQU CYREG_PRT1_PRT
Vout__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vout__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vout__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vout__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vout__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vout__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vout__PS EQU CYREG_PRT1_PS
Vout__SHIFT EQU 2
Vout__SLW EQU CYREG_PRT1_SLW

; Vref
Vref__0__MASK EQU 0x01
Vref__0__PC EQU CYREG_PRT0_PC0
Vref__0__PORT EQU 0
Vref__0__SHIFT EQU 0
Vref__AG EQU CYREG_PRT0_AG
Vref__AMUX EQU CYREG_PRT0_AMUX
Vref__BIE EQU CYREG_PRT0_BIE
Vref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vref__BYP EQU CYREG_PRT0_BYP
Vref__CTL EQU CYREG_PRT0_CTL
Vref__DM0 EQU CYREG_PRT0_DM0
Vref__DM1 EQU CYREG_PRT0_DM1
Vref__DM2 EQU CYREG_PRT0_DM2
Vref__DR EQU CYREG_PRT0_DR
Vref__INP_DIS EQU CYREG_PRT0_INP_DIS
Vref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vref__LCD_EN EQU CYREG_PRT0_LCD_EN
Vref__MASK EQU 0x01
Vref__PORT EQU 0
Vref__PRT EQU CYREG_PRT0_PRT
Vref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vref__PS EQU CYREG_PRT0_PS
Vref__SHIFT EQU 0
Vref__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Diode_1
Diode_1__0__MASK EQU 0x20
Diode_1__0__PC EQU CYREG_PRT3_PC5
Diode_1__0__PORT EQU 3
Diode_1__0__SHIFT EQU 5
Diode_1__AG EQU CYREG_PRT3_AG
Diode_1__AMUX EQU CYREG_PRT3_AMUX
Diode_1__BIE EQU CYREG_PRT3_BIE
Diode_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Diode_1__BYP EQU CYREG_PRT3_BYP
Diode_1__CTL EQU CYREG_PRT3_CTL
Diode_1__DM0 EQU CYREG_PRT3_DM0
Diode_1__DM1 EQU CYREG_PRT3_DM1
Diode_1__DM2 EQU CYREG_PRT3_DM2
Diode_1__DR EQU CYREG_PRT3_DR
Diode_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Diode_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Diode_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Diode_1__MASK EQU 0x20
Diode_1__PORT EQU 3
Diode_1__PRT EQU CYREG_PRT3_PRT
Diode_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Diode_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Diode_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Diode_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Diode_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Diode_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Diode_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Diode_1__PS EQU CYREG_PRT3_PS
Diode_1__SHIFT EQU 5
Diode_1__SLW EQU CYREG_PRT3_SLW

; Opamp_1_ABuf
Opamp_1_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x04
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x04
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; Opamp_3_ABuf
Opamp_3_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_3_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_3_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_3_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_3_ABuf__PM_ACT_MSK EQU 0x02
Opamp_3_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_3_ABuf__PM_STBY_MSK EQU 0x02
Opamp_3_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_3_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_3_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_3_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; VDAC8_2_viDAC8
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC0_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC0_TST

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__MASK EQU 0x40
Dedicated_Output__PC EQU CYREG_PRT3_PC6
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
