{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718693115551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718693115552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 12:15:15 2024 " "Processing started: Tue Jun 18 12:15:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718693115552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693115552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BASELINE_18 -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693115552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718693120338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/sdr_msoc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/sdr_msoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC " "Found entity 1: SDR_MSOC" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693137978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693137978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693137998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693137998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_irq_mapper " "Found entity 1: SDR_MSOC_irq_mapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0 " "Found entity 1: SDR_MSOC_mm_interconnect_0" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SDR_MSOC_mm_interconnect_0_avalon_st_adapter" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "SDR_MSOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_006 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_006" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_003 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_003" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_001" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_demux_016 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_demux_016" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_demux_015 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_demux_015" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_015.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_demux " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_demux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_mux_016 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_mux_016" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_mux_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_mux " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_mux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_006 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_006" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_003 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_003" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_001" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_062.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_062.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_062.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_062.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_062.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_062.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_062_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_062_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138659 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_062 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_062" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_060.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_060.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_060.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_060.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_060.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_060.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_060_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_060_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138665 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_060 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_060" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_057.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_057.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_057.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_057.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_057.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_057.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_057_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_057_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138671 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_057 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_057" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_055.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_055.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_055.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_055.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_055.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_055.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_055_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_055_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138678 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_055 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_055" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_053.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_053.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_053.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_053.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_053.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_053.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_053_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_053_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138684 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_053 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_053" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_049.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_049.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_049.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_049.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_049.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_049.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_049_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_049_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138691 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_049 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_049" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_047_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_047_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138699 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_047 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_047" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_045.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_045.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_045.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_045.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_045.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_045.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_045_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_045_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138705 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_045 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_045" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_041.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_041.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_041.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_041.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_041.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_041.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_041_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_041_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138711 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_041 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_041" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_039_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_039_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138718 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_039 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_039" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_037_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_037_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138725 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_037 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_037" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_033.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_033.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_033.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_033.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_033.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_033.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_033_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_033_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138732 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_033 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_033" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_031.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_031.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_031.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_031.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_031.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_031_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_031_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138753 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_031 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_031" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_030.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_030.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_030.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_030.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_030.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_030.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_030_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_030_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138761 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_030 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_030" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_028_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_028_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138783 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_028 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_028" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_026.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_026.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_026_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_026_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138790 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_026 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_026" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_025.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_025.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_025.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_025.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_025.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_025_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_025_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138796 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_025 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_025" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_024_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_024_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138803 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_024 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_024" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_021_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_021_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138810 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_021 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_021" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_014_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_014_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138817 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_014 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_014" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_012_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_012_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138824 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_012 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_012" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_011_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_011_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138830 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_011 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_011" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_010_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_010_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138837 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_010 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_010" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_009_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_009_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138844 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_009 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_009" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_008_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_008_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138851 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_008 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_008" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_007_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_007_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138858 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_007 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_007" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_006_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_006_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138866 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_006 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_006" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_005_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_005_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138887 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_005 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_005" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_004_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138910 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_004 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_004" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_003_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138932 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_003 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_003" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_002_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138955 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_002 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_001_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138977 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_001 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_001" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693138977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693138977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718693138997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139000 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router " "Found entity 2: SDR_MSOC_mm_interconnect_0_router" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_timer " "Found entity 1: SDR_MSOC_timer" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1f " "Found entity 1: SDR_MSOC_sysid_1f" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1f.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1f.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1e " "Found entity 1: SDR_MSOC_sysid_1e" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1e.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1e.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1d.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1d " "Found entity 1: SDR_MSOC_sysid_1d" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1d.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1d.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1c.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1c " "Found entity 1: SDR_MSOC_sysid_1c" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1c.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1c.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1b " "Found entity 1: SDR_MSOC_sysid_1b" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1b.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sys_id " "Found entity 1: SDR_MSOC_sys_id" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sys_id.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sdram_controller_input_efifo_module " "Found entity 1: SDR_MSOC_sdram_controller_input_efifo_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139270 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_sdram_controller " "Found entity 2: SDR_MSOC_sdram_controller" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_pll_dffpipe_l2c " "Found entity 1: SDR_MSOC_pll_dffpipe_l2c" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139295 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_pll_stdsync_sv6 " "Found entity 2: SDR_MSOC_pll_stdsync_sv6" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139295 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_pll_altpll_5ra2 " "Found entity 3: SDR_MSOC_pll_altpll_5ra2" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139295 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_pll " "Found entity 4: SDR_MSOC_pll" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_jtag_uart_sim_scfifo_w " "Found entity 1: SDR_MSOC_jtag_uart_sim_scfifo_w" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139322 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_jtag_uart_scfifo_w " "Found entity 2: SDR_MSOC_jtag_uart_scfifo_w" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139322 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_jtag_uart_sim_scfifo_r " "Found entity 3: SDR_MSOC_jtag_uart_sim_scfifo_r" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139322 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_jtag_uart_scfifo_r " "Found entity 4: SDR_MSOC_jtag_uart_scfifo_r" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139322 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_jtag_uart " "Found entity 5: SDR_MSOC_jtag_uart" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_fifo_q_1.v 3 3 " "Found 3 design units, including 3 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_fifo_q_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_fifo_q_1_single_clock_fifo " "Found entity 1: SDR_MSOC_fifo_q_1_single_clock_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139344 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_fifo_q_1_scfifo_with_controls " "Found entity 2: SDR_MSOC_fifo_q_1_scfifo_with_controls" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139344 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_fifo_q_1 " "Found entity 3: SDR_MSOC_fifo_q_1" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_fifo_1b.v 3 3 " "Found 3 design units, including 3 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_fifo_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_fifo_1b_single_clock_fifo " "Found entity 1: SDR_MSOC_fifo_1b_single_clock_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139366 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_fifo_1b_scfifo_with_controls " "Found entity 2: SDR_MSOC_fifo_1b_scfifo_with_controls" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139366 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_fifo_1b " "Found entity 3: SDR_MSOC_fifo_1b" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f " "Found entity 1: SDR_MSOC_cpu_1f" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1f_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1f_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1f_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1f_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1f_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1f_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1f_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1f_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1f_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1f_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1f_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1f_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1f_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1f_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1f_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1f_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1f_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1f_cpu " "Found entity 21: SDR_MSOC_cpu_1f_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1f_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1f_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e " "Found entity 1: SDR_MSOC_cpu_1e" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1e_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1e_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1e_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1e_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1e_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1e_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1e_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1e_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1e_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1e_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1e_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1e_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1e_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1e_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1e_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1e_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1e_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1e_cpu " "Found entity 21: SDR_MSOC_cpu_1e_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1e_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1e_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d " "Found entity 1: SDR_MSOC_cpu_1d" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1d_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1d_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1d_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1d_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1d_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1d_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1d_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1d_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1d_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1d_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1d_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1d_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1d_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1d_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1d_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1d_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1d_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1d_cpu " "Found entity 21: SDR_MSOC_cpu_1d_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1d_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1d_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c " "Found entity 1: SDR_MSOC_cpu_1c" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1c_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1c_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1c_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1c_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1c_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1c_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1c_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1c_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1c_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1c_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1c_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1c_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1c_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1c_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1c_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1c_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1c_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1c_cpu " "Found entity 21: SDR_MSOC_cpu_1c_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693139985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693139985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1c_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1c_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b " "Found entity 1: SDR_MSOC_cpu_1b" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1b_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1b_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1b_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1b_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1b_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1b_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1b_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1b_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1b_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1b_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1b_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1b_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1b_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1b_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1b_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1b_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1b_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1b_cpu " "Found entity 21: SDR_MSOC_cpu_1b_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1b_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1b_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu " "Found entity 1: SDR_MSOC_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_cpu " "Found entity 21: SDR_MSOC_cpu_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693140431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693140431 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(318) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718693140622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(328) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718693140622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(338) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718693140622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(682) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718693140626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718693140913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC SDR_MSOC:inst2 " "Elaborating entity \"SDR_MSOC\" for hierarchy \"SDR_MSOC:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 192 480 896 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693140928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_test_bench:the_SDR_MSOC_cpu_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_test_bench:the_SDR_MSOC_cpu_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693141683 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693141683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693141813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693141813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_b_module:SDR_MSOC_cpu_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_b_module:SDR_MSOC_cpu_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693141940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142090 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693142090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_break:the_SDR_MSOC_cpu_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_break:the_SDR_MSOC_cpu_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_im:the_SDR_MSOC_cpu_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_im:the_SDR_MSOC_cpu_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693142633 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693142633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693142750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693142750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_tck:the_SDR_MSOC_cpu_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_tck:the_SDR_MSOC_cpu_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693142918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "SDR_MSOC_cpu_cpu_debug_slave_phy" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693143060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693143070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693143070 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693143070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693143083 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693143096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b " "Elaborating entity \"SDR_MSOC_cpu_1b\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_test_bench:the_SDR_MSOC_cpu_1b_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_test_bench:the_SDR_MSOC_cpu_1b_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_a_module:SDR_MSOC_cpu_1b_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_a_module:SDR_MSOC_cpu_1b_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_b_module:SDR_MSOC_cpu_1b_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_b_module:SDR_MSOC_cpu_1b_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693144952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1b_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1b_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem\|SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1b_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem\|SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1b_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1b_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1b_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1b_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c " "Elaborating entity \"SDR_MSOC_cpu_1c\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1c" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693145930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_test_bench:the_SDR_MSOC_cpu_1c_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_test_bench:the_SDR_MSOC_cpu_1c_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_a_module:SDR_MSOC_cpu_1c_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_a_module:SDR_MSOC_cpu_1c_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_b_module:SDR_MSOC_cpu_1c_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_b_module:SDR_MSOC_cpu_1c_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1c_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1c_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem\|SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1c_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem\|SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1c_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693146954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1c_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1c_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1c_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d " "Elaborating entity \"SDR_MSOC_cpu_1d\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1d" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_test_bench:the_SDR_MSOC_cpu_1d_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_test_bench:the_SDR_MSOC_cpu_1d_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_a_module:SDR_MSOC_cpu_1d_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_a_module:SDR_MSOC_cpu_1d_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_b_module:SDR_MSOC_cpu_1d_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_b_module:SDR_MSOC_cpu_1d_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693147921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1d_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1d_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem\|SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1d_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem\|SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1d_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1d_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1d_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1d_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e " "Elaborating entity \"SDR_MSOC_cpu_1e\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1e" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_test_bench:the_SDR_MSOC_cpu_1e_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_test_bench:the_SDR_MSOC_cpu_1e_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_a_module:SDR_MSOC_cpu_1e_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_a_module:SDR_MSOC_cpu_1e_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_b_module:SDR_MSOC_cpu_1e_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_b_module:SDR_MSOC_cpu_1e_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693148982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem\|SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1e_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem\|SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1e_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1e_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1e_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1e_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f " "Elaborating entity \"SDR_MSOC_cpu_1f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1f" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693149790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_test_bench:the_SDR_MSOC_cpu_1f_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_test_bench:the_SDR_MSOC_cpu_1f_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_a_module:SDR_MSOC_cpu_1f_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_a_module:SDR_MSOC_cpu_1f_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_b_module:SDR_MSOC_cpu_1f_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_b_module:SDR_MSOC_cpu_1f_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem\|SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1f_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem\|SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1f_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1f_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1f_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1f_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693150923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_1b SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b " "Elaborating entity \"SDR_MSOC_fifo_1b\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "fifo_1b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_1b_scfifo_with_controls SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SDR_MSOC_fifo_1b_scfifo_with_controls\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_1b_single_clock_fifo SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo " "Elaborating entity \"SDR_MSOC_fifo_1b_single_clock_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693151621 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693151621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693151726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693151726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8841 " "Found entity 1: a_dpfifo_8841" {  } { { "db/a_dpfifo_8841.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693151765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693151765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8841 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo " "Elaborating entity \"a_dpfifo_8841\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693151805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693151805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_8841.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693151914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693151914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693151922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0km1 " "Found entity 1: altsyncram_0km1" {  } { { "db/altsyncram_0km1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_0km1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693152036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693152036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0km1 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|altsyncram_0km1:FIFOram " "Elaborating entity \"altsyncram_0km1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|altsyncram_0km1:FIFOram\"" {  } { { "db/a_dpfifo_8841.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693152043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693152164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693152164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_8841.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693152171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_q_1 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1 " "Elaborating entity \"SDR_MSOC_fifo_q_1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "fifo_q_1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693153596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_q_1_scfifo_with_controls SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SDR_MSOC_fifo_q_1_scfifo_with_controls\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693153615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_q_1_single_clock_fifo SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo " "Elaborating entity \"SDR_MSOC_fifo_q_1_single_clock_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693153652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693154020 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693154020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s341 " "Found entity 1: scfifo_s341" {  } { { "db/scfifo_s341.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_s341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693154127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693154127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s341 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated " "Elaborating entity \"scfifo_s341\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3a41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3a41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3a41 " "Found entity 1: a_dpfifo_3a41" {  } { { "db/a_dpfifo_3a41.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693154163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693154163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3a41 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo " "Elaborating entity \"a_dpfifo_3a41\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\"" {  } { { "db/scfifo_s341.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_s341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693154201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693154201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_3a41.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693154309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693154309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnm1 " "Found entity 1: altsyncram_mnm1" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_mnm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693154433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693154433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnm1 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|altsyncram_mnm1:FIFOram " "Elaborating entity \"altsyncram_mnm1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|altsyncram_mnm1:FIFOram\"" {  } { { "db/a_dpfifo_3a41.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693154565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693154565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_3a41.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693154572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_jtag_uart SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart " "Elaborating entity \"SDR_MSOC_jtag_uart\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "jtag_uart" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693156860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_jtag_uart_scfifo_w SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w " "Elaborating entity \"SDR_MSOC_jtag_uart_scfifo_w\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "the_SDR_MSOC_jtag_uart_scfifo_w" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693156883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "wfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693157249 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693157249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693157355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693157355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693157390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693157390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693157428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693157428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693157536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693157536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693157652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693157652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693157767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693157767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_jtag_uart_scfifo_r SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_r:the_SDR_MSOC_jtag_uart_scfifo_r " "Elaborating entity \"SDR_MSOC_jtag_uart_scfifo_r\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_r:the_SDR_MSOC_jtag_uart_scfifo_r\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "the_SDR_MSOC_jtag_uart_scfifo_r" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693157814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "SDR_MSOC_jtag_uart_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693158453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693158493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693158493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693158493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693158493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718693158493 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718693158493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693158547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693158573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll SDR_MSOC:inst2\|SDR_MSOC_pll:pll " "Elaborating entity \"SDR_MSOC_pll\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "pll" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll_stdsync_sv6 SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SDR_MSOC_pll_stdsync_sv6\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "stdsync2" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll_dffpipe_l2c SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2\|SDR_MSOC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SDR_MSOC_pll_dffpipe_l2c\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2\|SDR_MSOC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "dffpipe3" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll_altpll_5ra2 SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1 " "Elaborating entity \"SDR_MSOC_pll_altpll_5ra2\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "sd1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sdram_controller SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller " "Elaborating entity \"SDR_MSOC_sdram_controller\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sdram_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sdram_controller_input_efifo_module SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|SDR_MSOC_sdram_controller_input_efifo_module:the_SDR_MSOC_sdram_controller_input_efifo_module " "Elaborating entity \"SDR_MSOC_sdram_controller_input_efifo_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|SDR_MSOC_sdram_controller_input_efifo_module:the_SDR_MSOC_sdram_controller_input_efifo_module\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "the_SDR_MSOC_sdram_controller_input_efifo_module" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sys_id SDR_MSOC:inst2\|SDR_MSOC_sys_id:sys_id " "Elaborating entity \"SDR_MSOC_sys_id\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sys_id:sys_id\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sys_id" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1b SDR_MSOC:inst2\|SDR_MSOC_sysid_1b:sysid_1b " "Elaborating entity \"SDR_MSOC_sysid_1b\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1b:sysid_1b\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1c SDR_MSOC:inst2\|SDR_MSOC_sysid_1c:sysid_1c " "Elaborating entity \"SDR_MSOC_sysid_1c\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1c:sysid_1c\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1c" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1d SDR_MSOC:inst2\|SDR_MSOC_sysid_1d:sysid_1d " "Elaborating entity \"SDR_MSOC_sysid_1d\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1d:sysid_1d\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1d" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1e SDR_MSOC:inst2\|SDR_MSOC_sysid_1e:sysid_1e " "Elaborating entity \"SDR_MSOC_sysid_1e\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1e:sysid_1e\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1e" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1f SDR_MSOC:inst2\|SDR_MSOC_sysid_1f:sysid_1f " "Elaborating entity \"SDR_MSOC_sysid_1f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1f:sysid_1f\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1f" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_timer SDR_MSOC:inst2\|SDR_MSOC_timer:timer " "Elaborating entity \"SDR_MSOC_timer\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_timer:timer\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "timer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693163619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 4994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "fifo_q_1_in_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_csr_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "fifo_q_1_in_csr_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 6082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_1e_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_1e_out_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "fifo_1e_out_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 6402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1b_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1c_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1d_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1e_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1f_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1b_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693168993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1c_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1d_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1e_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1f_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 11527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 11652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693169692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693170726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router\|SDR_MSOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router\|SDR_MSOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693170835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_001 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_001\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693170853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_001_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001\|SDR_MSOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001\|SDR_MSOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693170944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693170963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_002_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002\|SDR_MSOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002\|SDR_MSOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_003 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_003\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_003_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003\|SDR_MSOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003\|SDR_MSOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_004 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_004\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_004" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_004_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004\|SDR_MSOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004\|SDR_MSOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_005 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_005\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_005" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_005_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005\|SDR_MSOC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005\|SDR_MSOC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_006 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_006\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_006_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006\|SDR_MSOC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006\|SDR_MSOC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_007 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_007\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_007" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_007_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007\|SDR_MSOC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007\|SDR_MSOC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_008 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_008\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_008" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_008_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008\|SDR_MSOC_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_008_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008\|SDR_MSOC_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_009 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_009\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_009" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_009_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009\|SDR_MSOC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009\|SDR_MSOC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_010 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_010\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_010" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_010_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010\|SDR_MSOC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010\|SDR_MSOC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_011 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_011\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_011" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_011_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011\|SDR_MSOC_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_011_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011\|SDR_MSOC_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_012 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_012\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_012_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012\|SDR_MSOC_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_012_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012\|SDR_MSOC_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_014 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_014\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_014" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_014_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014\|SDR_MSOC_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_014_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014\|SDR_MSOC_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_021 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_021\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_021" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693171976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_021_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021\|SDR_MSOC_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_021_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021\|SDR_MSOC_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_024 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_024\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_024" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_024_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024\|SDR_MSOC_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_024_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024\|SDR_MSOC_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_025 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_025\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_025" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_025_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025\|SDR_MSOC_mm_interconnect_0_router_025_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_025_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025\|SDR_MSOC_mm_interconnect_0_router_025_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_026 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_026\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_026" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_026_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026\|SDR_MSOC_mm_interconnect_0_router_026_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_026_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026\|SDR_MSOC_mm_interconnect_0_router_026_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_028 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_028\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_028" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_028_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028\|SDR_MSOC_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_028_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028\|SDR_MSOC_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_030 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_030\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_030" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_030_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030\|SDR_MSOC_mm_interconnect_0_router_030_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_030_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030\|SDR_MSOC_mm_interconnect_0_router_030_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_031 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_031\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_031" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_031_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031\|SDR_MSOC_mm_interconnect_0_router_031_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_031_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031\|SDR_MSOC_mm_interconnect_0_router_031_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_033 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_033\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_033" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_033_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033\|SDR_MSOC_mm_interconnect_0_router_033_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_033_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033\|SDR_MSOC_mm_interconnect_0_router_033_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_037 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_037\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_037" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_037_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037\|SDR_MSOC_mm_interconnect_0_router_037_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_037_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037\|SDR_MSOC_mm_interconnect_0_router_037_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_039 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_039\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_039" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_039_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039\|SDR_MSOC_mm_interconnect_0_router_039_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_039_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039\|SDR_MSOC_mm_interconnect_0_router_039_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_041 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_041\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_041" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_041_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041\|SDR_MSOC_mm_interconnect_0_router_041_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_041_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041\|SDR_MSOC_mm_interconnect_0_router_041_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_045 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_045\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_045" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_045_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045\|SDR_MSOC_mm_interconnect_0_router_045_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_045_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045\|SDR_MSOC_mm_interconnect_0_router_045_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_047 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_047\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_047" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_047_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047\|SDR_MSOC_mm_interconnect_0_router_047_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_047_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047\|SDR_MSOC_mm_interconnect_0_router_047_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_049 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_049\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_049" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_049_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049\|SDR_MSOC_mm_interconnect_0_router_049_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_049_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049\|SDR_MSOC_mm_interconnect_0_router_049_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_053 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_053\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_053" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_053_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053\|SDR_MSOC_mm_interconnect_0_router_053_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_053_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053\|SDR_MSOC_mm_interconnect_0_router_053_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_055 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_055\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_055" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_055_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055\|SDR_MSOC_mm_interconnect_0_router_055_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_055_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055\|SDR_MSOC_mm_interconnect_0_router_055_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_057 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_057\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_057" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_057_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057\|SDR_MSOC_mm_interconnect_0_router_057_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_057_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057\|SDR_MSOC_mm_interconnect_0_router_057_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693172963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_060 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_060\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_060" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_060_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060\|SDR_MSOC_mm_interconnect_0_router_060_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_060_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060\|SDR_MSOC_mm_interconnect_0_router_060_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_062 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_062\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_062" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_062_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062\|SDR_MSOC_mm_interconnect_0_router_062_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_062_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062\|SDR_MSOC_mm_interconnect_0_router_062_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_001 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_003 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_003\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_006 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_006\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_mux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_mux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_mux_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_mux_016 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_mux_016\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_mux_016" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693173943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_demux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_demux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 19376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_demux_015 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_demux_015\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_demux_015" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 19673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_demux_016 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_demux_016\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_demux_016" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 19756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_001 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693174948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_003 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_003\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_006 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_006\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "crosser" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 21137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_avalon_st_adapter SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 21200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693175909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_irq_mapper SDR_MSOC:inst2\|SDR_MSOC_irq_mapper:irq_mapper " "Elaborating entity \"SDR_MSOC_irq_mapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_irq_mapper:irq_mapper\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693176551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDR_MSOC:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693176588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693176607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693176620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDR_MSOC:inst2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller_001\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "rst_controller_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693176634 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718693196890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.18.12:16:44 Progress: Loading slda3fd6f90/alt_sld_fab_wrapper_hw.tcl " "2024.06.18.12:16:44 Progress: Loading slda3fd6f90/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693204422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693211500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693212194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693221491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693221643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693221874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693222191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693222199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693222200 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718693222996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda3fd6f90/alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693223453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693223453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693223856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693223856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693223888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693223888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693224017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693224017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 542 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693224273 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693224273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693224273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718693224457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693224457 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718693267326 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 442 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 306 -1 0 } } { "SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 352 -1 0 } } { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" 167 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" 176 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 269 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 269 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 260 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 260 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718693268269 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718693268271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 384 152 328 400 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718693282464 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718693282464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693286491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "563 " "563 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718693305840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693311225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718693330273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718693330273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15516 " "Implemented 15516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718693333651 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718693333651 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718693333651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14460 " "Implemented 14460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718693333651 ""} { "Info" "ICUT_CUT_TM_RAMS" "992 " "Implemented 992 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718693333651 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718693333651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718693333651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5433 " "Peak virtual memory: 5433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718693334241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 12:18:54 2024 " "Processing ended: Tue Jun 18 12:18:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718693334241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718693334241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718693334241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718693334241 ""}
