# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/HexTo8SEG.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/MC14495_ZJU.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/MUX2T1_64.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/P2S.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/SSeg_map.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/SSeg7_Dev.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SSeg7_Dev_0/sim/SSeg7_Dev_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/ROM_D_0_1/sim/ROM_D_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX2T1_32_0/src/MUX2T1_32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX2T1_32_0/sim/MUX2T1_32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or_bit_32_0/src/or_bit_32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or_bit_32_0/sim/or_bit_32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/MUX8T1_32_0/src/MUX8T1_32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/MUX8T1_32_0/sim/MUX8T1_32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/xor32_0/src/xor32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/xor32_0/sim/xor32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/srl32_0/src/srl32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/srl32_0/sim/srl32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/nor32_0/src/nor32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/nor32_0/sim/nor32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or32_0/src/or32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/or32_0/sim/or32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/and32_0/src/and32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/and32_0/sim/and32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/adc1.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/add16.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/add4.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/clu4.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/src/adc32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/adc32_0/sim/adc32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/src/ALU.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ALU_0/sim/ALU_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/ImmGen.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/MUX4T1_32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/REG32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/regs.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/src/DataPath.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/DataPath_0/sim/DataPath_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU_ctrl.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/src/SCPU.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/SCPU_0_6/sim/SCPU_0.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/new/CSSTE.V" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/Counter_x.v" \
"../../../../Hex2Ascii.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/MIO_BUS.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/Multi_8CH32.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/RAM_B.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/SAnti_jitter.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/SPIO.v" \
"../../../../VGA.v" \
"../../../../VgaController.v" \
"../../../../VgaDebugger.v" \
"../../../../VgaDisplay.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/OExp02-IP2SOC/clk_div.v" \
"../../../../OExp02-IP2SOC.srcs/sim_1/new/CSSTE.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
