\doxysection{结构体}
这里列出了所有结构体，并附带简要说明\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} \\*D\+MA handle Structure definition }{\pageref{struct____DMA__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____I2C__HandleTypeDef}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct____I2C__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____I2S__HandleTypeDef}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} \\*I2S handle Structure definition }{\pageref{struct____I2S__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____SMARTCARD__HandleTypeDef}{\+\_\+\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}} \\*S\+M\+A\+R\+T\+C\+A\+RD handle Structure definition }{\pageref{struct____SMARTCARD__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____SMBUS__HandleTypeDef}{\+\_\+\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} \\*S\+M\+B\+US handle Structure definition }{\pageref{struct____SMBUS__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____SPI__HandleTypeDef}{\+\_\+\+\_\+\+S\+P\+I\+\_\+\+Handle\+Type\+Def}} \\*S\+PI handle Structure definition }{\pageref{struct____SPI__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \\*U\+A\+RT handle Structure definition }{\pageref{struct____UART__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____USART__HandleTypeDef}{\+\_\+\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \\*U\+S\+A\+RT handle Structure definition }{\pageref{struct____USART__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__AnalogWDGConfTypeDef}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}} \\*A\+DC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{structADC__AnalogWDGConfTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__ChannelConfTypeDef}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}} \\*Structure definition of A\+DC channel for regular group ~\newline
 }{\pageref{structADC__ChannelConfTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__HandleTypeDef}{A\+D\+C\+\_\+\+Handle\+Type\+Def}} \\*A\+DC handle Structure definition }{\pageref{structADC__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__InitTypeDef}{A\+D\+C\+\_\+\+Init\+Type\+Def}} \\*Structure definition of A\+DC and regular group initialization }{\pageref{structADC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__InjectionConfTypeDef}{A\+D\+C\+\_\+\+Injection\+Conf\+Type\+Def}} \\*A\+DC Configuration injected Channel structure definition }{\pageref{structADC__InjectionConfTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__MultiModeTypeDef}{A\+D\+C\+\_\+\+Multi\+Mode\+Type\+Def}} \\*A\+DC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{structADC__MultiModeTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__HandleTypeDef}{C\+R\+C\+\_\+\+Handle\+Type\+Def}} \\*C\+RC Handle Structure definition }{\pageref{structCRC__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__InitTypeDef}{D\+M\+A\+\_\+\+Init\+Type\+Def}} \\*D\+MA Configuration Structure definition }{\pageref{structDMA__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__ConfigTypeDef}{E\+X\+T\+I\+\_\+\+Config\+Type\+Def}} \\*E\+X\+TI Configuration structure definition }{\pageref{structEXTI__ConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__HandleTypeDef}{E\+X\+T\+I\+\_\+\+Handle\+Type\+Def}} \\*E\+X\+TI Handle structure definition }{\pageref{structEXTI__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__EraseInitTypeDef}{F\+L\+A\+S\+H\+\_\+\+Erase\+Init\+Type\+Def}} \\*F\+L\+A\+SH Erase structure definition }{\pageref{structFLASH__EraseInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__OBProgramInitTypeDef}{F\+L\+A\+S\+H\+\_\+\+O\+B\+Program\+Init\+Type\+Def}} \\*F\+L\+A\+SH Option Bytes Program structure definition }{\pageref{structFLASH__OBProgramInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__ProcessTypeDef}{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def}} \\*F\+L\+A\+SH handle Structure definition ~\newline
 }{\pageref{structFLASH__ProcessTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} \\*G\+P\+IO Init structure definition ~\newline
 }{\pageref{structGPIO__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__InitTypeDef}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{structI2C__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2S__InitTypeDef}{I2\+S\+\_\+\+Init\+Type\+Def}} \\*I2S Init structure definition }{\pageref{structI2S__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIRDA__HandleTypeDef}{I\+R\+D\+A\+\_\+\+Handle\+Type\+Def}} \\*I\+R\+DA handle Structure definition }{\pageref{structIRDA__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIRDA__InitTypeDef}{I\+R\+D\+A\+\_\+\+Init\+Type\+Def}} \\*I\+R\+DA Init Structure definition }{\pageref{structIRDA__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__HandleTypeDef}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} \\*I\+W\+DG Handle Structure definition }{\pageref{structIWDG__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__InitTypeDef}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def}} \\*I\+W\+DG Init structure definition }{\pageref{structIWDG__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Type\+Def}} \\*U\+T\+I\+LS System, A\+HB and A\+PB buses clock configuration structure definition }{\pageref{structLL__UTILS__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}} \\*U\+T\+I\+LS P\+LL structure definition }{\pageref{structLL__UTILS__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVDTypeDef}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}} \\*P\+WR P\+VD configuration structure definition }{\pageref{structPWR__PVDTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__ClkInitTypeDef}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}} \\*R\+CC System, A\+HB and A\+PB busses clock configuration structure definition }{\pageref{structRCC__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__OscInitTypeDef}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}} \\*R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition }{\pageref{structRCC__OscInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PLLInitTypeDef}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}} \\*R\+CC P\+LL configuration structure definition }{\pageref{structRCC__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__AlarmTypeDef}{R\+T\+C\+\_\+\+Alarm\+Type\+Def}} \\*R\+TC Alarm structure definition }{\pageref{structRTC__AlarmTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__DateTypeDef}{R\+T\+C\+\_\+\+Date\+Type\+Def}} \\*R\+TC Date structure definition }{\pageref{structRTC__DateTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__HandleTypeDef}{R\+T\+C\+\_\+\+Handle\+Type\+Def}} \\*R\+TC Handle Structure definition }{\pageref{structRTC__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__InitTypeDef}{R\+T\+C\+\_\+\+Init\+Type\+Def}} \\*R\+TC Configuration Structure definition }{\pageref{structRTC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TamperTypeDef}{R\+T\+C\+\_\+\+Tamper\+Type\+Def}} \\*R\+TC Tamper structure definition ~\newline
 }{\pageref{structRTC__TamperTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TimeTypeDef}{R\+T\+C\+\_\+\+Time\+Type\+Def}} \\*R\+TC Time structure definition }{\pageref{structRTC__TimeTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSMARTCARD__InitTypeDef}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def}} \\*S\+M\+A\+R\+T\+C\+A\+RD Init Structure definition }{\pageref{structSMARTCARD__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSMBUS__InitTypeDef}{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}} \\*S\+M\+B\+US Configuration Structure definition }{\pageref{structSMBUS__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSPI__InitTypeDef}{S\+P\+I\+\_\+\+Init\+Type\+Def}} \\*S\+PI Configuration Structure definition }{\pageref{structSPI__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Base__InitTypeDef}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*T\+IM Time base Configuration Structure definition }{\pageref{structTIM__Base__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*T\+IM Break input(s) and Dead time configuration Structure definition }{\pageref{structTIM__BreakDeadTimeConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*T\+IM Clear Input Configuration Handle Structure definition }{\pageref{structTIM__ClearInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClockConfigTypeDef}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{structTIM__ClockConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*T\+IM Encoder Configuration Structure definition }{\pageref{structTIM__Encoder__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*T\+IM Hall sensor Configuration Structure definition }{\pageref{structTIM__HallSensor__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} \\*T\+IM Time Base Handle Structure definition }{\pageref{structTIM__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__IC__InitTypeDef}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Input Capture Configuration Structure definition }{\pageref{structTIM__IC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__MasterConfigTypeDef}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}} \\*T\+IM Master configuration Structure definition }{\pageref{structTIM__MasterConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OC__InitTypeDef}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Output Compare Configuration Structure definition }{\pageref{structTIM__OC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*T\+IM One Pulse Mode Configuration Structure definition }{\pageref{structTIM__OnePulse__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}} \\*T\+IM Slave configuration Structure definition }{\pageref{structTIM__SlaveConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__InitTypeDef}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}} \\*U\+A\+RT Init Structure definition }{\pageref{structUART__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSART__InitTypeDef}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}} \\*U\+S\+A\+RT Init Structure definition }{\pageref{structUSART__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} \\*W\+W\+DG handle Structure definition }{\pageref{structWWDG__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__InitTypeDef}{W\+W\+D\+G\+\_\+\+Init\+Type\+Def}} \\*W\+W\+DG Init structure definition }{\pageref{structWWDG__InitTypeDef}}{}
\end{DoxyCompactList}
