/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_hfu.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_HFU_
#define _NTHW_FPGA_REG_DEFS_HFU_

/* HFU */
#define NTHW_MOD_HFU (0x4a70e72UL)
#define HFU_RCP_CTRL (0xbfa69368UL)
#define HFU_RCP_CTRL_ADR (0xa3c53608UL)
#define HFU_RCP_CTRL_CNT (0xb3cdafd9UL)
#define HFU_RCP_DATA (0x10771171UL)
#define HFU_RCP_DATA_LEN_A_ADD_DYN (0xf48e5cadUL)
#define HFU_RCP_DATA_LEN_A_ADD_OFS (0x5687d10bUL)
#define HFU_RCP_DATA_LEN_A_OL4LEN (0xb06eaffcUL)
#define HFU_RCP_DATA_LEN_A_POS_DYN (0x8d207086UL)
#define HFU_RCP_DATA_LEN_A_POS_OFS (0x2f29fd20UL)
#define HFU_RCP_DATA_LEN_A_SUB_DYN (0x4305f5d4UL)
#define HFU_RCP_DATA_LEN_A_WR (0x22d5466UL)
#define HFU_RCP_DATA_LEN_B_ADD_DYN (0xcd036068UL)
#define HFU_RCP_DATA_LEN_B_ADD_OFS (0x6f0aedceUL)
#define HFU_RCP_DATA_LEN_B_POS_DYN (0xb4ad4c43UL)
#define HFU_RCP_DATA_LEN_B_POS_OFS (0x16a4c1e5UL)
#define HFU_RCP_DATA_LEN_B_SUB_DYN (0x7a88c911UL)
#define HFU_RCP_DATA_LEN_B_WR (0x1098fb88UL)
#define HFU_RCP_DATA_LEN_C_ADD_DYN (0xda78742bUL)
#define HFU_RCP_DATA_LEN_C_ADD_OFS (0x7871f98dUL)
#define HFU_RCP_DATA_LEN_C_POS_DYN (0xa3d65800UL)
#define HFU_RCP_DATA_LEN_C_POS_OFS (0x1dfd5a6UL)
#define HFU_RCP_DATA_LEN_C_SUB_DYN (0x6df3dd52UL)
#define HFU_RCP_DATA_LEN_C_WR (0xa8249cedUL)
#define HFU_RCP_DATA_TTL_POS_DYN (0x92a70913UL)
#define HFU_RCP_DATA_TTL_POS_OFS (0x30ae84b5UL)
#define HFU_RCP_DATA_TTL_WR (0x7a1aaf7UL)

#endif	/* _NTHW_FPGA_REG_DEFS_HFU_ */

/*
 * Auto-generated file - do *NOT* edit
 */
