#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55fdbc7464d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fdbc796210 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55fdbc796cc0 .functor OR 1, L_0x55fdbc7c95c0, L_0x55fdbc7c97f0, C4<0>, C4<0>;
L_0x55fdbc7c9d40 .functor BUFZ 1, L_0x55fdbc7ca760, C4<0>, C4<0>, C4<0>;
L_0x55fdbc7cb700 .functor BUFZ 32, L_0x55fdbc7cb300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdf6283c0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b4e00_0 .net/2s *"_ivl_10", 1 0, L_0x7fdf6283c0a8;  1 drivers
L_0x7fdf6283c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b4f00_0 .net/2s *"_ivl_12", 1 0, L_0x7fdf6283c0f0;  1 drivers
v0x55fdbc7b4fe0_0 .net *"_ivl_14", 1 0, L_0x55fdbc7c9160;  1 drivers
v0x55fdbc7b50a0_0 .net *"_ivl_18", 31 0, L_0x55fdbc7c9440;  1 drivers
v0x55fdbc7b5180_0 .net *"_ivl_2", 31 0, L_0x55fdbc7b8e60;  1 drivers
L_0x7fdf6283c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b5260_0 .net *"_ivl_21", 25 0, L_0x7fdf6283c138;  1 drivers
L_0x7fdf6283c180 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b5340_0 .net/2u *"_ivl_22", 31 0, L_0x7fdf6283c180;  1 drivers
v0x55fdbc7b5420_0 .net *"_ivl_24", 0 0, L_0x55fdbc7c95c0;  1 drivers
v0x55fdbc7b54e0_0 .net *"_ivl_26", 31 0, L_0x55fdbc7c9700;  1 drivers
L_0x7fdf6283c1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b55c0_0 .net *"_ivl_29", 25 0, L_0x7fdf6283c1c8;  1 drivers
L_0x7fdf6283c210 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b56a0_0 .net/2u *"_ivl_30", 31 0, L_0x7fdf6283c210;  1 drivers
v0x55fdbc7b5780_0 .net *"_ivl_32", 0 0, L_0x55fdbc7c97f0;  1 drivers
v0x55fdbc7b5840_0 .net *"_ivl_35", 0 0, L_0x55fdbc796cc0;  1 drivers
L_0x7fdf6283c258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b5900_0 .net/2s *"_ivl_36", 1 0, L_0x7fdf6283c258;  1 drivers
L_0x7fdf6283c2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b59e0_0 .net/2s *"_ivl_38", 1 0, L_0x7fdf6283c2a0;  1 drivers
v0x55fdbc7b5ac0_0 .net *"_ivl_40", 1 0, L_0x55fdbc7c9a60;  1 drivers
v0x55fdbc7b5ba0_0 .net *"_ivl_44", 31 0, L_0x55fdbc7c9ca0;  1 drivers
L_0x7fdf6283c2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b5d90_0 .net *"_ivl_47", 25 0, L_0x7fdf6283c2e8;  1 drivers
L_0x7fdf6283c330 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b5e70_0 .net/2u *"_ivl_48", 31 0, L_0x7fdf6283c330;  1 drivers
L_0x7fdf6283c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b5f50_0 .net *"_ivl_5", 25 0, L_0x7fdf6283c018;  1 drivers
v0x55fdbc7b6030_0 .net *"_ivl_50", 0 0, L_0x55fdbc7c9e00;  1 drivers
L_0x7fdf6283c378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b60f0_0 .net/2s *"_ivl_52", 1 0, L_0x7fdf6283c378;  1 drivers
L_0x7fdf6283c3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b61d0_0 .net/2s *"_ivl_54", 1 0, L_0x7fdf6283c3c0;  1 drivers
v0x55fdbc7b62b0_0 .net *"_ivl_56", 1 0, L_0x55fdbc7c9f40;  1 drivers
L_0x7fdf6283c060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b6390_0 .net/2u *"_ivl_6", 31 0, L_0x7fdf6283c060;  1 drivers
v0x55fdbc7b6470_0 .net *"_ivl_60", 31 0, L_0x55fdbc7ca240;  1 drivers
L_0x7fdf6283c408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b6550_0 .net *"_ivl_63", 25 0, L_0x7fdf6283c408;  1 drivers
L_0x7fdf6283c450 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b6630_0 .net/2u *"_ivl_64", 31 0, L_0x7fdf6283c450;  1 drivers
v0x55fdbc7b6710_0 .net *"_ivl_66", 0 0, L_0x55fdbc7ca3c0;  1 drivers
L_0x7fdf6283c498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b67d0_0 .net/2s *"_ivl_68", 1 0, L_0x7fdf6283c498;  1 drivers
L_0x7fdf6283c4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b68b0_0 .net/2s *"_ivl_70", 1 0, L_0x7fdf6283c4e0;  1 drivers
v0x55fdbc7b6990_0 .net *"_ivl_72", 1 0, L_0x55fdbc7ca500;  1 drivers
v0x55fdbc7b6a70_0 .net *"_ivl_8", 0 0, L_0x55fdbc7c8fc0;  1 drivers
v0x55fdbc7b6d40_0 .net *"_ivl_81", 4 0, L_0x55fdbc7caa90;  1 drivers
v0x55fdbc7b6e20_0 .net *"_ivl_83", 4 0, L_0x55fdbc7cabf0;  1 drivers
L_0x7fdf6283c5b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b6f00_0 .net/2u *"_ivl_92", 15 0, L_0x7fdf6283c5b8;  1 drivers
v0x55fdbc7b6fe0_0 .net *"_ivl_95", 15 0, L_0x55fdbc7cb7c0;  1 drivers
v0x55fdbc7b70c0_0 .var "active", 0 0;
v0x55fdbc7b7180_0 .var "alu_control", 3 0;
v0x55fdbc7b7240_0 .net "alu_op1", 31 0, L_0x55fdbc7cb700;  1 drivers
v0x55fdbc7b72e0_0 .net "alu_op2", 31 0, L_0x55fdbc7cba80;  1 drivers
v0x55fdbc7b7380_0 .net "alu_out", 31 0, v0x55fdbc7b3710_0;  1 drivers
v0x55fdbc7b7420_0 .net "alu_z_flag", 0 0, v0x55fdbc7b37f0_0;  1 drivers
o0x7fdf62885318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fdbc7b74f0_0 .net "clk", 0 0, o0x7fdf62885318;  0 drivers
o0x7fdf62885348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fdbc7b75c0_0 .net "clk_enable", 0 0, o0x7fdf62885348;  0 drivers
v0x55fdbc7b7690_0 .var "data_address", 31 0;
v0x55fdbc7b7730_0 .var "data_read", 0 0;
o0x7fdf62885e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fdbc7b77d0_0 .net "data_readdata", 31 0, o0x7fdf62885e58;  0 drivers
v0x55fdbc7b7890_0 .var "data_write", 0 0;
v0x55fdbc7b7950_0 .var "data_writedata", 31 0;
v0x55fdbc7b7a30_0 .net "i_type", 0 0, L_0x55fdbc7c9350;  1 drivers
v0x55fdbc7b7af0_0 .var "instr_address", 31 0;
v0x55fdbc7b7bd0_0 .net "instr_opcode", 5 0, L_0x55fdbc7b8d60;  1 drivers
o0x7fdf62885f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fdbc7b7cb0_0 .net "instr_readdata", 31 0, o0x7fdf62885f78;  0 drivers
v0x55fdbc7b7d90_0 .net "load", 0 0, L_0x55fdbc7ca150;  1 drivers
v0x55fdbc7b7e50_0 .net "offset", 31 0, L_0x55fdbc7cb940;  1 drivers
v0x55fdbc7b7f30_0 .net "r_type", 0 0, L_0x55fdbc7c9bb0;  1 drivers
v0x55fdbc7b7ff0_0 .net "reg_a_read_data", 31 0, L_0x55fdbc7cb300;  1 drivers
v0x55fdbc7b80e0_0 .net "reg_a_read_index", 4 0, L_0x55fdbc7ca850;  1 drivers
v0x55fdbc7b81b0_0 .net "reg_b_read_data", 31 0, L_0x55fdbc7cb5f0;  1 drivers
v0x55fdbc7b8280_0 .net "reg_b_read_index", 4 0, L_0x55fdbc7ca5a0;  1 drivers
v0x55fdbc7b8350_0 .net "reg_change", 0 0, L_0x55fdbc7ca760;  1 drivers
v0x55fdbc7b83f0_0 .net "reg_write_data", 31 0, L_0x55fdbc7caef0;  1 drivers
v0x55fdbc7b84e0_0 .net "reg_write_enable", 0 0, L_0x55fdbc7c9d40;  1 drivers
v0x55fdbc7b85b0_0 .net "reg_write_index", 4 0, L_0x55fdbc7cac90;  1 drivers
v0x55fdbc7b8a90_0 .var "register_v0", 31 0;
o0x7fdf62885438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fdbc7b8b30_0 .net "reset", 0 0, o0x7fdf62885438;  0 drivers
L_0x55fdbc7b8d60 .part o0x7fdf62885f78, 26, 6;
L_0x55fdbc7b8e60 .concat [ 6 26 0 0], L_0x55fdbc7b8d60, L_0x7fdf6283c018;
L_0x55fdbc7c8fc0 .cmp/ge 32, L_0x55fdbc7b8e60, L_0x7fdf6283c060;
L_0x55fdbc7c9160 .functor MUXZ 2, L_0x7fdf6283c0f0, L_0x7fdf6283c0a8, L_0x55fdbc7c8fc0, C4<>;
L_0x55fdbc7c9350 .part L_0x55fdbc7c9160, 0, 1;
L_0x55fdbc7c9440 .concat [ 6 26 0 0], L_0x55fdbc7b8d60, L_0x7fdf6283c138;
L_0x55fdbc7c95c0 .cmp/eq 32, L_0x55fdbc7c9440, L_0x7fdf6283c180;
L_0x55fdbc7c9700 .concat [ 6 26 0 0], L_0x55fdbc7b8d60, L_0x7fdf6283c1c8;
L_0x55fdbc7c97f0 .cmp/eq 32, L_0x55fdbc7c9700, L_0x7fdf6283c210;
L_0x55fdbc7c9a60 .functor MUXZ 2, L_0x7fdf6283c2a0, L_0x7fdf6283c258, L_0x55fdbc796cc0, C4<>;
L_0x55fdbc7c9bb0 .part L_0x55fdbc7c9a60, 0, 1;
L_0x55fdbc7c9ca0 .concat [ 6 26 0 0], L_0x55fdbc7b8d60, L_0x7fdf6283c2e8;
L_0x55fdbc7c9e00 .cmp/eq 32, L_0x55fdbc7c9ca0, L_0x7fdf6283c330;
L_0x55fdbc7c9f40 .functor MUXZ 2, L_0x7fdf6283c3c0, L_0x7fdf6283c378, L_0x55fdbc7c9e00, C4<>;
L_0x55fdbc7ca150 .part L_0x55fdbc7c9f40, 0, 1;
L_0x55fdbc7ca240 .concat [ 6 26 0 0], L_0x55fdbc7b8d60, L_0x7fdf6283c408;
L_0x55fdbc7ca3c0 .cmp/ne 32, L_0x55fdbc7ca240, L_0x7fdf6283c450;
L_0x55fdbc7ca500 .functor MUXZ 2, L_0x7fdf6283c4e0, L_0x7fdf6283c498, L_0x55fdbc7ca3c0, C4<>;
L_0x55fdbc7ca760 .part L_0x55fdbc7ca500, 0, 1;
L_0x55fdbc7ca850 .part o0x7fdf62885f78, 21, 5;
L_0x55fdbc7ca5a0 .part o0x7fdf62885f78, 16, 5;
L_0x55fdbc7caa90 .part o0x7fdf62885f78, 11, 5;
L_0x55fdbc7cabf0 .part o0x7fdf62885f78, 16, 5;
L_0x55fdbc7cac90 .functor MUXZ 5, L_0x55fdbc7cabf0, L_0x55fdbc7caa90, L_0x55fdbc7c9bb0, C4<>;
L_0x55fdbc7caef0 .functor MUXZ 32, v0x55fdbc7b3710_0, o0x7fdf62885e58, L_0x55fdbc7ca150, C4<>;
L_0x55fdbc7cb7c0 .part o0x7fdf62885f78, 0, 16;
L_0x55fdbc7cb940 .concat [ 16 16 0 0], L_0x55fdbc7cb7c0, L_0x7fdf6283c5b8;
L_0x55fdbc7cba80 .functor MUXZ 32, L_0x55fdbc7cb5f0, L_0x55fdbc7cb940, L_0x55fdbc7c9350, C4<>;
S_0x55fdbc768fb0 .scope module, "cpu_alu" "alu" 3 90, 4 1 0, S_0x55fdbc796210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
v0x55fdbc775b80_0 .net "control", 3 0, v0x55fdbc7b7180_0;  1 drivers
v0x55fdbc796d80_0 .net "op1", 31 0, L_0x55fdbc7cb700;  alias, 1 drivers
v0x55fdbc7b3650_0 .net "op2", 31 0, L_0x55fdbc7cba80;  alias, 1 drivers
v0x55fdbc7b3710_0 .var "result", 31 0;
v0x55fdbc7b37f0_0 .var "z_flag", 0 0;
S_0x55fdbc7b39a0 .scope module, "register" "regfile" 3 63, 5 1 0, S_0x55fdbc796210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x55fdbc7cb300 .functor BUFZ 32, L_0x55fdbc7cb120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fdbc7cb5f0 .functor BUFZ 32, L_0x55fdbc7cb410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fdbc7b3cc0_0 .net *"_ivl_0", 31 0, L_0x55fdbc7cb120;  1 drivers
v0x55fdbc7b3dc0_0 .net *"_ivl_10", 6 0, L_0x55fdbc7cb4b0;  1 drivers
L_0x7fdf6283c570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b3ea0_0 .net *"_ivl_13", 1 0, L_0x7fdf6283c570;  1 drivers
v0x55fdbc7b3f60_0 .net *"_ivl_2", 6 0, L_0x55fdbc7cb1c0;  1 drivers
L_0x7fdf6283c528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fdbc7b4040_0 .net *"_ivl_5", 1 0, L_0x7fdf6283c528;  1 drivers
v0x55fdbc7b4170_0 .net *"_ivl_8", 31 0, L_0x55fdbc7cb410;  1 drivers
v0x55fdbc7b4250_0 .net "r_clk", 0 0, o0x7fdf62885318;  alias, 0 drivers
v0x55fdbc7b4310_0 .net "r_clk_enable", 0 0, o0x7fdf62885348;  alias, 0 drivers
v0x55fdbc7b43d0_0 .net "read_data1", 31 0, L_0x55fdbc7cb300;  alias, 1 drivers
v0x55fdbc7b44b0_0 .net "read_data2", 31 0, L_0x55fdbc7cb5f0;  alias, 1 drivers
v0x55fdbc7b4590_0 .net "read_reg1", 4 0, L_0x55fdbc7ca850;  alias, 1 drivers
v0x55fdbc7b4670_0 .net "read_reg2", 4 0, L_0x55fdbc7ca5a0;  alias, 1 drivers
v0x55fdbc7b4750 .array "registers", 31 0, 31 0;
v0x55fdbc7b4810_0 .net "reset", 0 0, o0x7fdf62885438;  alias, 0 drivers
v0x55fdbc7b48d0_0 .net "write_control", 0 0, L_0x55fdbc7c9d40;  alias, 1 drivers
v0x55fdbc7b4990_0 .net "write_data", 31 0, L_0x55fdbc7caef0;  alias, 1 drivers
v0x55fdbc7b4a70_0 .net "write_reg", 4 0, L_0x55fdbc7cac90;  alias, 1 drivers
E_0x55fdbc7781c0 .event posedge, v0x55fdbc7b4250_0;
L_0x55fdbc7cb120 .array/port v0x55fdbc7b4750, L_0x55fdbc7cb1c0;
L_0x55fdbc7cb1c0 .concat [ 5 2 0 0], L_0x55fdbc7ca850, L_0x7fdf6283c528;
L_0x55fdbc7cb410 .array/port v0x55fdbc7b4750, L_0x55fdbc7cb4b0;
L_0x55fdbc7cb4b0 .concat [ 5 2 0 0], L_0x55fdbc7ca5a0, L_0x7fdf6283c570;
    .scope S_0x55fdbc7b39a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fdbc7b4750, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55fdbc7b39a0;
T_1 ;
    %wait E_0x55fdbc7781c0;
    %load/vec4 v0x55fdbc7b4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55fdbc7b4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55fdbc7b48d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55fdbc7b4990_0;
    %load/vec4 v0x55fdbc7b4a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fdbc7b4750, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fdbc796210;
T_2 ;
    %wait E_0x55fdbc7781c0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard.v";
    "mips_cpu/alu.v";
    "mips_cpu/regfile.v";
