

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          50 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_ReRAM # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
f66d0d0c5d49a6ec95339bd118e1441d  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_8q9j4S"
Parsing file _cuobjdump_complete_output_8q9j4S
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Q8tvn3"
Running: cat _ptx_Q8tvn3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6mjLGd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6mjLGd --output-file  /dev/null 2> _ptx_Q8tvn3info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Q8tvn3 _ptx2_6mjLGd _ptx_Q8tvn3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4iD1jo"
Running: cat _ptx_4iD1jo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_m1skXy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_m1skXy --output-file  /dev/null 2> _ptx_4iD1joinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4iD1jo _ptx2_m1skXy _ptx_4iD1joinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gBwZNJ"
Running: cat _ptx_gBwZNJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Ev5eFU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Ev5eFU --output-file  /dev/null 2> _ptx_gBwZNJinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gBwZNJ _ptx2_Ev5eFU _ptx_gBwZNJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_aXgFN5"
Running: cat _ptx_aXgFN5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_2P47Vg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_2P47Vg --output-file  /dev/null 2> _ptx_aXgFN5info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_aXgFN5 _ptx2_2P47Vg _ptx_aXgFN5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4k0Ins"
Running: cat _ptx_4k0Ins | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Gz6zPD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Gz6zPD --output-file  /dev/null 2> _ptx_4k0Insinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4k0Ins _ptx2_Gz6zPD _ptx_4k0Insinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 5024 (ipc=10.0) sim_rate=5024 (inst/sec) elapsed = 0:0:00:01 / Sun Jul 29 10:26:22 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6249,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8481
gpu_sim_insn = 314944
gpu_ipc =      37.1352
gpu_tot_sim_cycle = 8481
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      37.1352
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=314944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:7194	W0_Scoreboard:10236	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 289 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8480 
mrq_lat_table:320 	64 	333 	85 	88 	41 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	464 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	370 	125 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15 	4 	6 	7 	0 	0 	0 	0 	148 	299 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      2544      2768      2258      2231         0         0         0         0         0         0         0         0 
dram[1]:       183         0         0         0      2556      2747      2263      2237         0         0         0         0         0         0         0         0 
dram[2]:       417         0         0         0      2522      2460      2211      2241         0         0         0         0         0         0         0         0 
dram[3]:      1372         0         0         0      2580      2514      2216      2242         0         0         0         0         0         0         0         0 
dram[4]:       904         0         0         0      2446      2480      3405      2249         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      2736      2538      2227      2253         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        430    none      none      none         109       108       111       112    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         114       109       110       110    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         107       107       117       111    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         111       106       115       112    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         108       106       110       111    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         106       111       114       115    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        216         0         0         0       241       247       287       272         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       289       257       287       278         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       227       240       254       279         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       254       234       270       277         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       232       232       219       281         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       231       248       264       280         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6146 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.09478
n_activity=1637 dram_eff=0.3739
bk0: 2a 6447i bk1: 0a 6458i bk2: 0a 6459i bk3: 0a 6460i bk4: 20a 6255i bk5: 20a 6269i bk6: 60a 5886i bk7: 56a 5849i bk8: 0a 6453i bk9: 0a 6455i bk10: 0a 6456i bk11: 0a 6456i bk12: 0a 6456i bk13: 0a 6456i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.113056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6146 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.09478
n_activity=1619 dram_eff=0.378
bk0: 2a 6448i bk1: 0a 6459i bk2: 0a 6460i bk3: 0a 6460i bk4: 20a 6248i bk5: 20a 6265i bk6: 60a 5882i bk7: 56a 5873i bk8: 0a 6453i bk9: 0a 6454i bk10: 0a 6455i bk11: 0a 6455i bk12: 0a 6455i bk13: 0a 6456i bk14: 0a 6457i bk15: 0a 6458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.115534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6136 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09788
n_activity=1687 dram_eff=0.3746
bk0: 4a 6444i bk1: 0a 6458i bk2: 0a 6459i bk3: 0a 6460i bk4: 20a 6260i bk5: 24a 6210i bk6: 60a 5835i bk7: 56a 5877i bk8: 0a 6453i bk9: 0a 6454i bk10: 0a 6456i bk11: 0a 6457i bk12: 0a 6457i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.118011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f81dc6a96d0 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8479), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6137 n_act=5 n_pre=0 n_req=158 n_rd=163 n_write=152 bw_util=0.09757
n_activity=1668 dram_eff=0.3777
bk0: 4a 6444i bk1: 0a 6458i bk2: 0a 6459i bk3: 0a 6460i bk4: 20a 6262i bk5: 24a 6221i bk6: 59a 5840i bk7: 56a 5876i bk8: 0a 6454i bk9: 0a 6454i bk10: 0a 6456i bk11: 0a 6457i bk12: 0a 6457i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.113056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6136 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09788
n_activity=1634 dram_eff=0.3868
bk0: 4a 6444i bk1: 0a 6458i bk2: 0a 6458i bk3: 0a 6460i bk4: 20a 6237i bk5: 24a 6187i bk6: 60a 5896i bk7: 56a 5812i bk8: 0a 6454i bk9: 0a 6455i bk10: 0a 6456i bk11: 0a 6456i bk12: 0a 6456i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0782097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6457 n_nop=6147 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.09478
n_activity=1609 dram_eff=0.3804
bk0: 0a 6458i bk1: 0a 6459i bk2: 0a 6460i bk3: 0a 6460i bk4: 20a 6260i bk5: 24a 6209i bk6: 58a 5853i bk7: 56a 5822i bk8: 0a 6453i bk9: 0a 6454i bk10: 0a 6456i bk11: 0a 6456i bk12: 0a 6456i bk13: 0a 6457i bk14: 0a 6457i bk15: 0a 6457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.16184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.49395
	minimum = 6
	maximum = 73
Network latency average = 9.03629
	minimum = 6
	maximum = 73
Slowest packet = 78
Flit latency average = 7.57201
	minimum = 6
	maximum = 69
Slowest flit = 234
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00433212
	minimum = 0 (at node 0)
	maximum = 0.0508195 (at node 1)
Accepted packet rate average = 0.00433212
	minimum = 0 (at node 0)
	maximum = 0.0508195 (at node 1)
Injected flit rate average = 0.0129789
	minimum = 0 (at node 0)
	maximum = 0.239476 (at node 1)
Accepted flit rate average= 0.0129789
	minimum = 0 (at node 0)
	maximum = 0.0652046 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.49395 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Network latency average = 9.03629 (1 samples)
	minimum = 6 (1 samples)
	maximum = 73 (1 samples)
Flit latency average = 7.57201 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00433212 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0508195 (1 samples)
Accepted packet rate average = 0.00433212 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0508195 (1 samples)
Injected flit rate average = 0.0129789 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.239476 (1 samples)
Accepted flit rate average = 0.0129789 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0652046 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 314944 (inst/sec)
gpgpu_simulation_rate = 8481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8481)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8481)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8481)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8481)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8481)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8481)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8481)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8481)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8481)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 8981  inst.: 413088 (ipc=196.3) sim_rate=206544 (inst/sec) elapsed = 0:0:00:02 / Sun Jul 29 10:26:23 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,23,0) tid=(7,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,33,0) tid=(7,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,36,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 10481  inst.: 651552 (ipc=168.3) sim_rate=217184 (inst/sec) elapsed = 0:0:00:03 / Sun Jul 29 10:26:24 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 11981  inst.: 797936 (ipc=138.0) sim_rate=199484 (inst/sec) elapsed = 0:0:00:04 / Sun Jul 29 10:26:25 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,15,0) tid=(7,1,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,12,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 13481  inst.: 961040 (ipc=129.2) sim_rate=192208 (inst/sec) elapsed = 0:0:00:05 / Sun Jul 29 10:26:26 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,28,0) tid=(7,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 14981  inst.: 1127264 (ipc=125.0) sim_rate=187877 (inst/sec) elapsed = 0:0:00:06 / Sun Jul 29 10:26:27 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,13,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 16481  inst.: 1286240 (ipc=121.4) sim_rate=183748 (inst/sec) elapsed = 0:0:00:07 / Sun Jul 29 10:26:28 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,29,0) tid=(3,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,9,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 17981  inst.: 1444400 (ipc=118.9) sim_rate=180550 (inst/sec) elapsed = 0:0:00:08 / Sun Jul 29 10:26:29 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9571,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9572,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9751,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9752,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9846,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9847,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9993,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9994,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10094,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10095,8481)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,38,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10198,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10199,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10213,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10214,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10290,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10291,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10520,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10521,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10704,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10705,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10758,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10759,8481)
GPGPU-Sim uArch: cycles simulated: 19481  inst.: 1615712 (ipc=118.3) sim_rate=179523 (inst/sec) elapsed = 0:0:00:09 / Sun Jul 29 10:26:30 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,41,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11060,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11061,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11491,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11492,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11722,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11723,8481)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,21,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12111,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12112,8481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12195,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12196,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12260,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12261,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12272,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12273,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12292,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12293,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12386,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12387,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12423,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12424,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12470,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12471,8481)
GPGPU-Sim uArch: cycles simulated: 20981  inst.: 1813680 (ipc=119.9) sim_rate=181368 (inst/sec) elapsed = 0:0:00:10 / Sun Jul 29 10:26:31 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,45,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12604,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12605,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12688,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12689,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12751,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12752,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12786,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12787,8481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12828,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12829,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12882,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12883,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12888,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12889,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12926,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12927,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13033,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13034,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13036,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13037,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13091,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13092,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13097,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13098,8481)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,26,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13243,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13244,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13277,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13278,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13316,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13317,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13345,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13346,8481)
GPGPU-Sim uArch: cycles simulated: 21981  inst.: 1968208 (ipc=122.5) sim_rate=178928 (inst/sec) elapsed = 0:0:00:11 / Sun Jul 29 10:26:32 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13638,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13639,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13662,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13663,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13685,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13686,8481)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,43,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13812,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13813,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13891,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13892,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13948,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13949,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13975,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13976,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13997,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13998,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14135,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14136,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14165,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14166,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14167,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14168,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14354,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14355,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14403,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14404,8481)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14682,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14683,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14704,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14705,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14886,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14887,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14918,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14919,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14983,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14984,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14984,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14985,8481)
GPGPU-Sim uArch: cycles simulated: 23481  inst.: 2189936 (ipc=125.0) sim_rate=182494 (inst/sec) elapsed = 0:0:00:12 / Sun Jul 29 10:26:33 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,52,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15210,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15211,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15232,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15233,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15245,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15246,8481)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (15474,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(15475,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15539,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15540,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15547,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15548,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15639,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15640,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15651,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15652,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15751,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15752,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15802,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15803,8481)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,47,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15903,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15904,8481)
GPGPU-Sim uArch: cycles simulated: 24481  inst.: 2338336 (ipc=126.5) sim_rate=179872 (inst/sec) elapsed = 0:0:00:13 / Sun Jul 29 10:26:34 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16047,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16048,8481)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,25,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16518,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16519,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16555,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16556,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16620,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16621,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16873,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16874,8481)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16983,8481), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16984,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17037,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17038,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (17062,8481), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(17063,8481)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17145,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17146,8481)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17147,8481), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17148,8481)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,29,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17269,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17270,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17304,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17305,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17308,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17309,8481)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (17467,8481), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(17468,8481)
GPGPU-Sim uArch: cycles simulated: 25981  inst.: 2559232 (ipc=128.2) sim_rate=182802 (inst/sec) elapsed = 0:0:00:14 / Sun Jul 29 10:26:35 2018
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17506,8481), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17507,8481)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17590,8481), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17591,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17618,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17619,8481)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17638,8481), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(17639,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17653,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17654,8481)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (17726,8481), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(17727,8481)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,62,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17770,8481), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17771,8481)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17839,8481), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17840,8481)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18051,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18052,8481)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18083,8481), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18084,8481)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18325,8481), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18326,8481)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18371,8481), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(18372,8481)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18488,8481), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18489,8481)
GPGPU-Sim uArch: cycles simulated: 26981  inst.: 2718560 (ipc=129.9) sim_rate=181237 (inst/sec) elapsed = 0:0:00:15 / Sun Jul 29 10:26:36 2018
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18617,8481), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(18618,8481)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18694,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (18776,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18942,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19002,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19022,8481), 6 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,63,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19159,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19164,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19195,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19250,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19278,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19389,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19408,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19414,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19465,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19551,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19625,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (19658,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19703,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19748,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19786,8481), 5 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,66,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19871,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19924,8481), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 28481  inst.: 2926256 (ipc=130.6) sim_rate=182891 (inst/sec) elapsed = 0:0:00:16 / Sun Jul 29 10:26:37 2018
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20157,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20263,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20279,8481), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20369,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (20424,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20501,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20502,8481), 6 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,68,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (20669,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20731,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20872,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20972,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20988,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20997,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21018,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21080,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21100,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21144,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21219,8481), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21343,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21405,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (21453,8481), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 29981  inst.: 3131120 (ipc=131.0) sim_rate=184183 (inst/sec) elapsed = 0:0:00:17 / Sun Jul 29 10:26:38 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21525,8481), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21905,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21907,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21948,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22009,8481), 4 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,52,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22112,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22266,8481), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22309,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22429,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22438,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22739,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22761,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22782,8481), 5 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,69,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22837,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22875,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22887,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22932,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22963,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22974,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22995,8481), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 31481  inst.: 3329280 (ipc=131.1) sim_rate=184960 (inst/sec) elapsed = 0:0:00:18 / Sun Jul 29 10:26:39 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23049,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23089,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23106,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23120,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23182,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23187,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23194,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23278,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23286,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23292,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23328,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23359,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23412,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (23448,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23453,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23473,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23547,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23565,8481), 1 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,64,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23605,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23613,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23613,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23632,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23655,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23739,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23746,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23764,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23767,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23844,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (23854,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23892,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23910,8481), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (23919,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23925,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23937,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24003,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24037,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24056,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24058,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24065,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24075,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24087,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24116,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (24123,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24240,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24297,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24314,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (24456,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24472,8481), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24532,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24615,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24617,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24636,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (24677,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24713,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24798,8481), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24974,8481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (25075,8481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25076
gpu_sim_insn = 3147264
gpu_ipc =     125.5090
gpu_tot_sim_cycle = 33557
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     103.1739
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2972
gpu_stall_icnt2sh    = 20148
gpu_total_sim_rate=192344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71447
	L1I_total_cache_misses = 965
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4868, Miss = 2411, Miss_rate = 0.495, Pending_hits = 57, Reservation_fails = 16279
	L1D_cache_core[1]: Access = 6501, Miss = 2910, Miss_rate = 0.448, Pending_hits = 67, Reservation_fails = 17767
	L1D_cache_core[2]: Access = 5148, Miss = 2472, Miss_rate = 0.480, Pending_hits = 51, Reservation_fails = 16949
	L1D_cache_core[3]: Access = 4814, Miss = 2456, Miss_rate = 0.510, Pending_hits = 68, Reservation_fails = 17357
	L1D_cache_core[4]: Access = 4836, Miss = 2447, Miss_rate = 0.506, Pending_hits = 88, Reservation_fails = 17797
	L1D_cache_core[5]: Access = 5370, Miss = 2619, Miss_rate = 0.488, Pending_hits = 89, Reservation_fails = 17872
	L1D_cache_core[6]: Access = 5584, Miss = 2941, Miss_rate = 0.527, Pending_hits = 98, Reservation_fails = 17908
	L1D_cache_core[7]: Access = 5200, Miss = 2761, Miss_rate = 0.531, Pending_hits = 98, Reservation_fails = 16840
	L1D_cache_core[8]: Access = 5392, Miss = 2752, Miss_rate = 0.510, Pending_hits = 118, Reservation_fails = 16775
	L1D_cache_core[9]: Access = 5252, Miss = 2678, Miss_rate = 0.510, Pending_hits = 70, Reservation_fails = 17365
	L1D_cache_core[10]: Access = 5242, Miss = 2573, Miss_rate = 0.491, Pending_hits = 70, Reservation_fails = 16706
	L1D_cache_core[11]: Access = 5338, Miss = 2597, Miss_rate = 0.487, Pending_hits = 98, Reservation_fails = 16825
	L1D_cache_core[12]: Access = 5596, Miss = 2452, Miss_rate = 0.438, Pending_hits = 97, Reservation_fails = 16483
	L1D_cache_core[13]: Access = 5636, Miss = 2467, Miss_rate = 0.438, Pending_hits = 101, Reservation_fails = 16192
	L1D_cache_core[14]: Access = 6160, Miss = 2659, Miss_rate = 0.432, Pending_hits = 101, Reservation_fails = 16647
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39195
	L1D_total_cache_miss_rate = 0.4843
	L1D_total_cache_pending_hits = 1271
	L1D_total_cache_reservation_fails = 255762
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 965
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 302967
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9274
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 302967
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:472136	W0_Idle:60843	W0_Scoreboard:90373	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 74192 {8:9274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1261264 {136:9274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 237 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 33556 
mrq_lat_table:777 	173 	431 	124 	121 	82 	47 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29905 	10254 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1656 	2136 	4653 	25634 	6211 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3024 	4832 	1393 	40 	0 	0 	0 	0 	148 	299 	7547 	22789 	267 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       183         0         0      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:       183       510         0         0      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671         0 
dram[2]:       417      1138         0         0      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664         0 
dram[3]:      1372         0         0         0      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665         0 
dram[4]:       904         0         0         0      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571         0 
dram[5]:         0         0         0         0      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2263         0    none      none         109       108       111       112     16793     21800     18630     20253      3912      2644      8905     10246
dram[1]:          0         0    none      none         114       109       110       110     23895     17460     18713     18773      5105      2657      9198    none  
dram[2]:          0         0    none      none         107       107       117       111     17072     23044     19556     16669      2264      3603     10936    none  
dram[3]:          0    none      none      none         111       106       115       112     23649     17834     17634     17909      3054      4123      9694    none  
dram[4]:          0    none      none      none         108       106       110       111     18617     21917     17632     18769      4639      2571      8281    none  
dram[5]:     none      none      none      none         106       111       114       115     19953     22330     17410     18998      4833      3384      5620    none  
maximum mf latency per bank:
dram[0]:        216         0         0         0       241       247       287       272       348       385       592       534       483       558       310       340
dram[1]:          0         0         0         0       289       257       287       278       424       642       604       403       483       618       304         0
dram[2]:          0         0         0         0       227       240       254       279       365       645       664       512       519       626       311         0
dram[3]:          0         0         0         0       254       234       270       277       475       592       526       572       574       648       354         0
dram[4]:          0         0         0         0       232       232       219       281       470       583       540       580       592       631       306         0
dram[5]:          0         0         0         0       231       248       264       280       359       636       510       724       550       682       305         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24952 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.04571
n_activity=2631 dram_eff=0.4439
bk0: 2a 25538i bk1: 2a 25538i bk2: 0a 25548i bk3: 0a 25550i bk4: 20a 25348i bk5: 20a 25362i bk6: 60a 24981i bk7: 56a 24944i bk8: 4a 25532i bk9: 8a 25516i bk10: 64a 25356i bk11: 64a 25295i bk12: 64a 25262i bk13: 64a 25274i bk14: 4a 25535i bk15: 4a 25535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0747162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24955 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04556
n_activity=2596 dram_eff=0.4484
bk0: 2a 25538i bk1: 4a 25536i bk2: 0a 25552i bk3: 0a 25552i bk4: 20a 25342i bk5: 20a 25359i bk6: 60a 24976i bk7: 56a 24968i bk8: 4a 25532i bk9: 8a 25520i bk10: 64a 25359i bk11: 64a 25263i bk12: 64a 25241i bk13: 64a 25331i bk14: 4a 25534i bk15: 0a 25548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0578082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24943 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.0465
n_activity=2675 dram_eff=0.4441
bk0: 4a 25534i bk1: 2a 25531i bk2: 0a 25549i bk3: 0a 25551i bk4: 20a 25353i bk5: 24a 25303i bk6: 60a 24929i bk7: 56a 24971i bk8: 8a 25521i bk9: 8a 25519i bk10: 64a 25338i bk11: 64a 25335i bk12: 64a 25275i bk13: 64a 25324i bk14: 4a 25533i bk15: 0a 25546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0569863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24946 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04634
n_activity=2642 dram_eff=0.4481
bk0: 4a 25535i bk1: 0a 25549i bk2: 0a 25550i bk3: 0a 25551i bk4: 20a 25353i bk5: 24a 25315i bk6: 60a 24932i bk7: 56a 24973i bk8: 8a 25505i bk9: 8a 25508i bk10: 64a 25335i bk11: 64a 25266i bk12: 64a 25387i bk13: 64a 25261i bk14: 4a 25533i bk15: 0a 25548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0821918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24946 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04634
n_activity=2597 dram_eff=0.4559
bk0: 4a 25536i bk1: 0a 25550i bk2: 0a 25550i bk3: 0a 25553i bk4: 20a 25330i bk5: 24a 25282i bk6: 60a 24991i bk7: 56a 24908i bk8: 8a 25516i bk9: 8a 25499i bk10: 64a 25319i bk11: 64a 25246i bk12: 64a 25242i bk13: 64a 25217i bk14: 4a 25533i bk15: 0a 25548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0994912
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25550 n_nop=24957 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04556
n_activity=2592 dram_eff=0.4491
bk0: 0a 25547i bk1: 0a 25548i bk2: 0a 25552i bk3: 0a 25552i bk4: 20a 25353i bk5: 24a 25303i bk6: 58a 24949i bk7: 56a 24918i bk8: 8a 25513i bk9: 8a 25516i bk10: 64a 25324i bk11: 64a 25300i bk12: 64a 25290i bk13: 64a 25306i bk14: 4a 25533i bk15: 0a 25546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0645793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3364, Miss = 109, Miss_rate = 0.032, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 3502, Miss = 109, Miss_rate = 0.031, Pending_hits = 38, Reservation_fails = 65
L2_cache_bank[2]: Access = 3490, Miss = 109, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[3]: Access = 3315, Miss = 108, Miss_rate = 0.033, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 3363, Miss = 112, Miss_rate = 0.033, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[5]: Access = 3226, Miss = 109, Miss_rate = 0.034, Pending_hits = 46, Reservation_fails = 47
L2_cache_bank[6]: Access = 3292, Miss = 112, Miss_rate = 0.034, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[7]: Access = 3332, Miss = 108, Miss_rate = 0.032, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[8]: Access = 3431, Miss = 112, Miss_rate = 0.033, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 3302, Miss = 108, Miss_rate = 0.033, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[10]: Access = 3485, Miss = 109, Miss_rate = 0.031, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 3311, Miss = 108, Miss_rate = 0.033, Pending_hits = 45, Reservation_fails = 40
L2_total_cache_accesses = 40413
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 510
L2_total_cache_reservation_fails = 152
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=77835
icnt_total_pkts_simt_to_mem=134013
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.7902
	minimum = 6
	maximum = 487
Network latency average = 18.1785
	minimum = 6
	maximum = 468
Slowest packet = 3093
Flit latency average = 16.7459
	minimum = 6
	maximum = 464
Slowest flit = 8625
Fragmentation average = 0.00831726
	minimum = 0
	maximum = 370
Injected packet rate average = 0.117914
	minimum = 0.0991386 (at node 0)
	maximum = 0.13814 (at node 16)
Accepted packet rate average = 0.117914
	minimum = 0.0991386 (at node 0)
	maximum = 0.13814 (at node 16)
Injected flit rate average = 0.308508
	minimum = 0.228505 (at node 20)
	maximum = 0.382517 (at node 14)
Accepted flit rate average= 0.308508
	minimum = 0.155647 (at node 12)
	maximum = 0.443213 (at node 16)
Injected packet length average = 2.61638
Accepted packet length average = 2.61638
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6421 (2 samples)
	minimum = 6 (2 samples)
	maximum = 280 (2 samples)
Network latency average = 13.6074 (2 samples)
	minimum = 6 (2 samples)
	maximum = 270.5 (2 samples)
Flit latency average = 12.159 (2 samples)
	minimum = 6 (2 samples)
	maximum = 266.5 (2 samples)
Fragmentation average = 0.00415863 (2 samples)
	minimum = 0 (2 samples)
	maximum = 185 (2 samples)
Injected packet rate average = 0.0611231 (2 samples)
	minimum = 0.0495693 (2 samples)
	maximum = 0.0944798 (2 samples)
Accepted packet rate average = 0.0611231 (2 samples)
	minimum = 0.0495693 (2 samples)
	maximum = 0.0944798 (2 samples)
Injected flit rate average = 0.160743 (2 samples)
	minimum = 0.114253 (2 samples)
	maximum = 0.310997 (2 samples)
Accepted flit rate average = 0.160743 (2 samples)
	minimum = 0.0778234 (2 samples)
	maximum = 0.254209 (2 samples)
Injected packet size average = 2.62983 (2 samples)
Accepted packet size average = 2.62983 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 192344 (inst/sec)
gpgpu_simulation_rate = 1864 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,33557)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,33557)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,33557)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,33557)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,33557)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,33557)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,33557)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,33557)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,33557)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,35,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 34057  inst.: 3539008 (ipc=153.6) sim_rate=186263 (inst/sec) elapsed = 0:0:00:19 / Sun Jul 29 10:26:40 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,17,0) tid=(7,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,39,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1506,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1507,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1528,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1529,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1542,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1543,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1550,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1551,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1554,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1555,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1560,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1561,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1564,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1565,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1578,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1578,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1579,33557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1579,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1582,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1583,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1583,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1584,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1586,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1587,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1594,33557), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1595,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1596,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1597,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1602,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1603,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1603,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1604,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1604,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1605,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1608,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1609,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1617,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1618,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1621,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1622,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1624,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1625,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1630,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1630,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1631,33557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1631,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1635,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1636,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1639,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1640,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1641,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1642,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1645,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1646,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1656,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1657,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1660,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1660,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1661,33557)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1661,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1662,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1663,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1664,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1665,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1674,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1675,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1680,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1681,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1681,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1682,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1684,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1685,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1693,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1694,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1696,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(1697,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1703,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1704,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1712,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1713,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1722,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1723,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1723,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1724,33557)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1724,33557), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1725,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1725,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1726,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1727,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1728,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1728,33557), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1729,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1735,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1736,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1753,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1754,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1757,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1758,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1759,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1760,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1760,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1761,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1762,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1763,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1766,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1767,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1768,33557), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1769,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1773,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1774,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1774,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1775,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1775,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1776,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1776,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1776,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1777,33557)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1777,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1778,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1779,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1779,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1780,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1783,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1784,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1789,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1789,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1790,33557)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1790,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1790,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(1791,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1795,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1796,33557)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1798,33557), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1799,33557)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1799,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1800,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1807,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1807,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1808,33557)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1808,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1809,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1810,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1811,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(1812,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1812,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1813,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (1813,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(1814,33557)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,55,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1820,33557), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1821,33557)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1827,33557), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1828,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1832,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1833,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1838,33557), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1839,33557)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1839,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1839,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1840,33557)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1840,33557)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1842,33557), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1843,33557)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1845,33557), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1846,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1854,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1855,33557)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1857,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1857,33557), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1858,33557)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(1858,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1876,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1877,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1883,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1884,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1886,33557), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1887,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1887,33557), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1888,33557)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1891,33557), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1892,33557)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1894,33557), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1895,33557)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1918,33557), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1919,33557)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1922,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1922,33557), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1923,33557)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1923,33557)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1924,33557), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(1925,33557)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1925,33557), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1926,33557)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1928,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1981,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1982,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1986,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1988,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1990,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1992,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1994,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (1995,33557), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 35557  inst.: 3871440 (ipc=204.6) sim_rate=193572 (inst/sec) elapsed = 0:0:00:20 / Sun Jul 29 10:26:41 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2011,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2013,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2027,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2036,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2056,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2058,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2068,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2095,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2105,33557), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,47,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2127,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2131,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2133,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2137,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2139,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2185,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2195,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2223,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2259,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2261,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2297,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2307,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2319,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2319,33557), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2321,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2325,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2327,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2353,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2357,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2373,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2373,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2377,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2393,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2393,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2393,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2401,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2403,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2417,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2421,33557), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2423,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2425,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2427,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2427,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2429,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2429,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2433,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2435,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2443,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2447,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2449,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2451,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2451,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2457,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2459,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2461,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2461,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2467,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2467,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2471,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2472,33557), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2475,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2475,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2477,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2479,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2479,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2481,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2485,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2489,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2493,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2497,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2497,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2502,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2503,33557), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2506,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2506,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2510,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2511,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2515,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2519,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2524,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2527,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2532,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2535,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2541,33557), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2547,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2547,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2553,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2554,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2555,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2557,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2557,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2557,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2558,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2564,33557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2567,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2579,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2581,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2586,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2588,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2589,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2590,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2591,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2594,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2600,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2614,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2617,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2629,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2636,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2642,33557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2643,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2648,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2658,33557), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2659
gpu_sim_insn = 440064
gpu_ipc =     165.4998
gpu_tot_sim_cycle = 36216
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     107.7499
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3691
gpu_stall_icnt2sh    = 26953
gpu_total_sim_rate=195113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79943
	L1I_total_cache_misses = 1685
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5092, Miss = 2508, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 16838
	L1D_cache_core[1]: Access = 6683, Miss = 2989, Miss_rate = 0.447, Pending_hits = 77, Reservation_fails = 18457
	L1D_cache_core[2]: Access = 5330, Miss = 2551, Miss_rate = 0.479, Pending_hits = 71, Reservation_fails = 17698
	L1D_cache_core[3]: Access = 5010, Miss = 2541, Miss_rate = 0.507, Pending_hits = 87, Reservation_fails = 18043
	L1D_cache_core[4]: Access = 5046, Miss = 2538, Miss_rate = 0.503, Pending_hits = 99, Reservation_fails = 18439
	L1D_cache_core[5]: Access = 5510, Miss = 2680, Miss_rate = 0.486, Pending_hits = 103, Reservation_fails = 18681
	L1D_cache_core[6]: Access = 5710, Miss = 2996, Miss_rate = 0.525, Pending_hits = 110, Reservation_fails = 18698
	L1D_cache_core[7]: Access = 5424, Miss = 2858, Miss_rate = 0.527, Pending_hits = 113, Reservation_fails = 17554
	L1D_cache_core[8]: Access = 5616, Miss = 2849, Miss_rate = 0.507, Pending_hits = 136, Reservation_fails = 17423
	L1D_cache_core[9]: Access = 5476, Miss = 2775, Miss_rate = 0.507, Pending_hits = 94, Reservation_fails = 17891
	L1D_cache_core[10]: Access = 5466, Miss = 2670, Miss_rate = 0.488, Pending_hits = 83, Reservation_fails = 17408
	L1D_cache_core[11]: Access = 5562, Miss = 2694, Miss_rate = 0.484, Pending_hits = 119, Reservation_fails = 17421
	L1D_cache_core[12]: Access = 5820, Miss = 2549, Miss_rate = 0.438, Pending_hits = 113, Reservation_fails = 17132
	L1D_cache_core[13]: Access = 5846, Miss = 2558, Miss_rate = 0.438, Pending_hits = 114, Reservation_fails = 16905
	L1D_cache_core[14]: Access = 6370, Miss = 2750, Miss_rate = 0.432, Pending_hits = 116, Reservation_fails = 17280
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40506
	L1D_total_cache_miss_rate = 0.4824
	L1D_total_cache_pending_hits = 1511
	L1D_total_cache_reservation_fails = 265868
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114289
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1685
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 314801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10434
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 314801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:485506	W0_Idle:87971	W0_Scoreboard:112757	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83472 {8:10434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1419024 {136:10434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 238 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 36215 
mrq_lat_table:908 	202 	470 	162 	189 	110 	65 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31328 	11279 	188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2166 	2662 	5262 	26326 	6375 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3120 	5624 	1658 	47 	0 	0 	0 	0 	148 	299 	7547 	22789 	1563 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0        20        20        58        54         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        20        20        58        54         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        20        24        55        54         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       472       183         0         0      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:       183       510         0         0      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671         0 
dram[2]:       417      1138         0         0      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664         0 
dram[3]:      1372         0         0         0      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665         0 
dram[4]:       904         0         0         0      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571         0 
dram[5]:         0       183         0         0      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577         0 
average row accesses per activate:
dram[0]:  3.000000  1.000000      -nan      -nan 23.000000 23.500000 31.000000 29.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 23.000000 24.000000 21.000000 28.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 23.000000 26.000000 31.000000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 23.000000 26.000000 31.000000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 23.000000 26.000000 31.000000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan  1.000000      -nan      -nan 23.000000 26.000000 29.500000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 2128/101 = 21.069307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         0         0        36        37        34        32         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        36        38        35        30         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        36        40        34        30         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        36        40        34        30         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        36        40        34        30         4         4        32        32        32        32         2         0 
dram[5]:         0         1         0         0        36        40        33        30         4         4        32        32        32        32         2         0 
total reads: 1678
min_bank_accesses = 0!
chip skew: 281/278 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        754         0    none      none        1044      1076       214       201     16793     21800     18630     20253      3912      2644      8905     10246
dram[1]:          0         0    none      none        1079      1050       305       165     23895     17460     18713     18773      5105      2657      9198    none  
dram[2]:          0         0    none      none        1006      1012       205       171     17072     23044     19556     16669      2264      3603     10936    none  
dram[3]:          0    none      none      none        1013       982       212       158     23649     17834     17634     17909      3054      4123      9694    none  
dram[4]:          0    none      none      none        1022      1008       202       170     18617     21917     17632     18769      4639      2571      8281    none  
dram[5]:     none           0    none      none        1096       969       226       168     19953     22330     17410     18998      4833      3384      5620    none  
maximum mf latency per bank:
dram[0]:        216         0         0         0       481       513       339       291       348       385       592       534       483       558       310       340
dram[1]:          0         0         0         0       550       445       507       352       424       642       604       403       483       618       304         0
dram[2]:          0         0         0         0       452       441       308       362       365       645       664       512       519       626       311         0
dram[3]:          0         0         0         0       447       422       340       306       475       592       526       572       574       648       354         0
dram[4]:          0         0         0         0       461       435       347       401       470       583       540       580       592       631       306         0
dram[5]:          0         0         0         0       439       482       382       343       359       636       510       724       550       682       305         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27574 n_nop=26840 n_act=19 n_pre=5 n_req=355 n_rd=562 n_write=148 bw_util=0.0515
n_activity=3086 dram_eff=0.4601
bk0: 6a 27547i bk1: 2a 27561i bk2: 0a 27572i bk3: 0a 27576i bk4: 72a 27228i bk5: 74a 27167i bk6: 68a 26976i bk7: 64a 26941i bk8: 4a 27554i bk9: 8a 27540i bk10: 64a 27380i bk11: 64a 27319i bk12: 64a 27286i bk13: 64a 27298i bk14: 4a 27559i bk15: 4a 27559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.10985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27574 n_nop=26847 n_act=18 n_pre=5 n_req=352 n_rd=556 n_write=148 bw_util=0.05106
n_activity=3019 dram_eff=0.4664
bk0: 2a 27563i bk1: 4a 27561i bk2: 0a 27578i bk3: 0a 27578i bk4: 72a 27225i bk5: 76a 27164i bk6: 70a 26868i bk7: 60a 26969i bk8: 4a 27552i bk9: 8a 27542i bk10: 64a 27383i bk11: 64a 27287i bk12: 64a 27265i bk13: 64a 27355i bk14: 4a 27558i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0687604
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27574 n_nop=26839 n_act=17 n_pre=4 n_req=357 n_rd=562 n_write=152 bw_util=0.05179
n_activity=3079 dram_eff=0.4638
bk0: 4a 27560i bk1: 2a 27557i bk2: 0a 27575i bk3: 0a 27577i bk4: 72a 27224i bk5: 80a 27076i bk6: 68a 26923i bk7: 60a 26974i bk8: 8a 27541i bk9: 8a 27540i bk10: 64a 27360i bk11: 64a 27357i bk12: 64a 27298i bk13: 64a 27348i bk14: 4a 27558i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0784072
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27574 n_nop=26842 n_act=16 n_pre=4 n_req=356 n_rd=560 n_write=152 bw_util=0.05164
n_activity=3052 dram_eff=0.4666
bk0: 4a 27561i bk1: 0a 27575i bk2: 0a 27576i bk3: 0a 27577i bk4: 72a 27225i bk5: 80a 27097i bk6: 68a 26929i bk7: 60a 26977i bk8: 8a 27525i bk9: 8a 27530i bk10: 64a 27357i bk11: 64a 27288i bk12: 64a 27410i bk13: 64a 27285i bk14: 4a 27558i bk15: 0a 27574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.113875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27574 n_nop=26842 n_act=16 n_pre=4 n_req=356 n_rd=560 n_write=152 bw_util=0.05164
n_activity=3013 dram_eff=0.4726
bk0: 4a 27562i bk1: 0a 27576i bk2: 0a 27576i bk3: 0a 27580i bk4: 72a 27206i bk5: 80a 27048i bk6: 68a 26988i bk7: 60a 26912i bk8: 8a 27536i bk9: 8a 27520i bk10: 64a 27340i bk11: 64a 27268i bk12: 64a 27265i bk13: 64a 27241i bk14: 4a 27558i bk15: 0a 27574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=27574 n_nop=26850 n_act=16 n_pre=4 n_req=352 n_rd=556 n_write=148 bw_util=0.05106
n_activity=3022 dram_eff=0.4659
bk0: 0a 27573i bk1: 2a 27563i bk2: 0a 27576i bk3: 0a 27577i bk4: 72a 27230i bk5: 80a 27096i bk6: 66a 26944i bk7: 60a 26921i bk8: 8a 27533i bk9: 8a 27538i bk10: 64a 27347i bk11: 64a 27323i bk12: 64a 27314i bk13: 64a 27330i bk14: 4a 27559i bk15: 0a 27572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.09596

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3596, Miss = 141, Miss_rate = 0.039, Pending_hits = 95, Reservation_fails = 93
L2_cache_bank[1]: Access = 3706, Miss = 140, Miss_rate = 0.038, Pending_hits = 96, Reservation_fails = 65
L2_cache_bank[2]: Access = 3706, Miss = 140, Miss_rate = 0.038, Pending_hits = 88, Reservation_fails = 111
L2_cache_bank[3]: Access = 3518, Miss = 138, Miss_rate = 0.039, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[4]: Access = 3567, Miss = 142, Miss_rate = 0.040, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[5]: Access = 3430, Miss = 139, Miss_rate = 0.041, Pending_hits = 101, Reservation_fails = 47
L2_cache_bank[6]: Access = 3496, Miss = 142, Miss_rate = 0.041, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[7]: Access = 3537, Miss = 138, Miss_rate = 0.039, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 3635, Miss = 142, Miss_rate = 0.039, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 3506, Miss = 138, Miss_rate = 0.039, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[10]: Access = 3689, Miss = 139, Miss_rate = 0.038, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[11]: Access = 3528, Miss = 139, Miss_rate = 0.039, Pending_hits = 99, Reservation_fails = 105
L2_total_cache_accesses = 42914
L2_total_cache_misses = 1678
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 1145
L2_total_cache_reservation_fails = 421
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 151
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 270
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=85156
icnt_total_pkts_simt_to_mem=140042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.3699
	minimum = 6
	maximum = 190
Network latency average = 18.2979
	minimum = 6
	maximum = 176
Slowest packet = 84715
Flit latency average = 15.5933
	minimum = 6
	maximum = 172
Slowest flit = 222279
Fragmentation average = 0.0407837
	minimum = 0
	maximum = 90
Injected packet rate average = 0.0696725
	minimum = 0.0394885 (at node 6)
	maximum = 0.0872508 (at node 15)
Accepted packet rate average = 0.0696725
	minimum = 0.0394885 (at node 6)
	maximum = 0.0872508 (at node 15)
Injected flit rate average = 0.185951
	minimum = 0.0823618 (at node 6)
	maximum = 0.273787 (at node 15)
Accepted flit rate average= 0.185951
	minimum = 0.116209 (at node 6)
	maximum = 0.212862 (at node 10)
Injected packet length average = 2.66893
Accepted packet length average = 2.66893
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.218 (3 samples)
	minimum = 6 (3 samples)
	maximum = 250 (3 samples)
Network latency average = 15.1709 (3 samples)
	minimum = 6 (3 samples)
	maximum = 239 (3 samples)
Flit latency average = 13.3037 (3 samples)
	minimum = 6 (3 samples)
	maximum = 235 (3 samples)
Fragmentation average = 0.016367 (3 samples)
	minimum = 0 (3 samples)
	maximum = 153.333 (3 samples)
Injected packet rate average = 0.0639729 (3 samples)
	minimum = 0.046209 (3 samples)
	maximum = 0.0920701 (3 samples)
Accepted packet rate average = 0.0639729 (3 samples)
	minimum = 0.046209 (3 samples)
	maximum = 0.0920701 (3 samples)
Injected flit rate average = 0.169146 (3 samples)
	minimum = 0.103622 (3 samples)
	maximum = 0.298594 (3 samples)
Accepted flit rate average = 0.169146 (3 samples)
	minimum = 0.0906186 (3 samples)
	maximum = 0.240426 (3 samples)
Injected packet size average = 2.64403 (3 samples)
Accepted packet size average = 2.64403 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 195113 (inst/sec)
gpgpu_simulation_rate = 1810 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,36216)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,36216)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,36216)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,36216)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,36216)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,36216)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 37216  inst.: 3992800 (ipc=90.5) sim_rate=190133 (inst/sec) elapsed = 0:0:00:21 / Sun Jul 29 10:26:42 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3088,36216), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3439,36216), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3441,36216), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3462,36216), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3491,36216), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3541,36216), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 7.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3542
gpu_sim_insn = 334884
gpu_ipc =      94.5466
gpu_tot_sim_cycle = 39758
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     106.5737
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3691
gpu_stall_icnt2sh    = 30147
gpu_total_sim_rate=201769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86589
	L1I_total_cache_misses = 2175
	L1I_total_cache_miss_rate = 0.0251
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5092, Miss = 2508, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 16838
	L1D_cache_core[1]: Access = 6683, Miss = 2989, Miss_rate = 0.447, Pending_hits = 77, Reservation_fails = 18457
	L1D_cache_core[2]: Access = 5330, Miss = 2551, Miss_rate = 0.479, Pending_hits = 71, Reservation_fails = 17698
	L1D_cache_core[3]: Access = 5010, Miss = 2541, Miss_rate = 0.507, Pending_hits = 87, Reservation_fails = 18043
	L1D_cache_core[4]: Access = 5046, Miss = 2538, Miss_rate = 0.503, Pending_hits = 99, Reservation_fails = 18439
	L1D_cache_core[5]: Access = 5510, Miss = 2680, Miss_rate = 0.486, Pending_hits = 103, Reservation_fails = 18681
	L1D_cache_core[6]: Access = 6040, Miss = 3093, Miss_rate = 0.512, Pending_hits = 120, Reservation_fails = 19186
	L1D_cache_core[7]: Access = 5756, Miss = 2956, Miss_rate = 0.514, Pending_hits = 122, Reservation_fails = 18056
	L1D_cache_core[8]: Access = 5946, Miss = 2946, Miss_rate = 0.495, Pending_hits = 146, Reservation_fails = 17893
	L1D_cache_core[9]: Access = 5806, Miss = 2872, Miss_rate = 0.495, Pending_hits = 104, Reservation_fails = 18390
	L1D_cache_core[10]: Access = 5798, Miss = 2768, Miss_rate = 0.477, Pending_hits = 93, Reservation_fails = 17833
	L1D_cache_core[11]: Access = 5768, Miss = 2755, Miss_rate = 0.478, Pending_hits = 125, Reservation_fails = 17643
	L1D_cache_core[12]: Access = 5820, Miss = 2549, Miss_rate = 0.438, Pending_hits = 113, Reservation_fails = 17132
	L1D_cache_core[13]: Access = 5846, Miss = 2558, Miss_rate = 0.438, Pending_hits = 114, Reservation_fails = 16905
	L1D_cache_core[14]: Access = 6370, Miss = 2750, Miss_rate = 0.432, Pending_hits = 116, Reservation_fails = 17280
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41054
	L1D_total_cache_miss_rate = 0.4784
	L1D_total_cache_pending_hits = 1566
	L1D_total_cache_reservation_fails = 268474
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116895
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2175
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 318727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10802
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 318727
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:488937	W0_Idle:100464	W0_Scoreboard:126033	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86416 {8:10802,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1469072 {136:10802,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 239 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 39757 
mrq_lat_table:1108 	256 	566 	243 	291 	179 	154 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31570 	11571 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2453 	2832 	5387 	26328 	6375 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3155 	5729 	1808 	125 	0 	0 	0 	0 	148 	299 	7547 	22789 	1743 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0        20        20        58        54         0         0         0         0         0         0         0         0 
dram[1]:         3         2         0         0        20        20        58        54         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        20        24        58        54         0         0         0         0         0         0         0         0 
dram[5]:         0         3         0         0        20        24        55        54         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1682      1994         0         0      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      1966      1681         0         0      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1728      1138         0         0      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664      2157 
dram[3]:      1372      2140         0         0      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665      2157 
dram[4]:      1292      2136         0         0      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571      2150 
dram[5]:      2181      1991         0         0      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577      2158 
average row accesses per activate:
dram[0]: 14.500000 11.500000      -nan      -nan 23.000000 23.500000 31.000000 29.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 13.500000 12.000000      -nan      -nan 23.000000 24.000000 21.000000 28.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 11.000000 11.500000      -nan      -nan 23.000000 26.000000 31.000000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 11.000000 22.000000      -nan      -nan 23.000000 26.000000 31.000000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 11.000000 22.000000      -nan      -nan 23.000000 26.000000 31.000000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 22.000000 12.500000      -nan      -nan 23.000000 26.000000 29.500000 28.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 2854/118 = 24.186441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        15         0         0        36        37        34        32         2         4        32        32        32        32        32        32 
dram[1]:        19        16         0         0        36        38        35        30         2         4        32        32        32        32        32        30 
dram[2]:        16        15         0         0        36        40        34        30         4         4        32        32        32        32        32        32 
dram[3]:        16        14         0         0        36        40        34        30         4         4        32        32        32        32        32        32 
dram[4]:        16        14         0         0        36        40        34        30         4         4        32        32        32        32        32        32 
dram[5]:        14        17         0         0        36        40        33        30         4         4        32        32        32        32        32        32 
total reads: 2224
min_bank_accesses = 0!
chip skew: 373/370 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:        211       179    none      none        1044      1076       214       201     16793     21800     18630     20253      3912      2644       634       803
dram[1]:        150       158    none      none        1079      1050       305       165     23895     17460     18713     18773      5105      2657       669       244
dram[2]:        171       181    none      none        1006      1012       205       171     17072     23044     19556     16669      2264      3603       765       321
dram[3]:        171       170    none      none        1013       982       212       158     23649     17834     17634     17909      3054      4123       695       309
dram[4]:        183       171    none      none        1022      1008       202       170     18617     21917     17632     18769      4639      2571       631       311
dram[5]:        171       146    none      none        1096       969       226       168     19953     22330     17410     18998      4833      3384       503       247
maximum mf latency per bank:
dram[0]:        311       353         0         0       481       513       339       291       348       385       592       534       483       558       320       499
dram[1]:        330       342         0         0       550       445       507       352       424       642       604       403       483       618       405       446
dram[2]:        350       425         0         0       452       441       308       362       365       645       664       512       519       626       493       573
dram[3]:        375       384         0         0       447       422       340       306       475       592       526       572       574       648       447       624
dram[4]:        406       420         0         0       461       435       347       401       470       583       540       580       592       631       497       633
dram[5]:        348       338         0         0       439       482       382       343       359       636       510       724       550       682       413       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30271 n_nop=29289 n_act=21 n_pre=7 n_req=477 n_rd=746 n_write=208 bw_util=0.06303
n_activity=3937 dram_eff=0.4846
bk0: 42a 29948i bk1: 30a 29923i bk2: 0a 30266i bk3: 0a 30271i bk4: 72a 29923i bk5: 74a 29862i bk6: 68a 29673i bk7: 64a 29638i bk8: 4a 30251i bk9: 8a 30237i bk10: 64a 30077i bk11: 64a 30016i bk12: 64a 29984i bk13: 64a 29996i bk14: 64a 29922i bk15: 64a 29865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.171881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30271 n_nop=29295 n_act=21 n_pre=7 n_req=474 n_rd=740 n_write=208 bw_util=0.06263
n_activity=3840 dram_eff=0.4938
bk0: 38a 29918i bk1: 32a 29901i bk2: 0a 30273i bk3: 0a 30274i bk4: 72a 29921i bk5: 76a 29860i bk6: 70a 29564i bk7: 60a 29666i bk8: 4a 30249i bk9: 8a 30239i bk10: 64a 30080i bk11: 64a 29984i bk12: 64a 29962i bk13: 64a 30054i bk14: 64a 29877i bk15: 60a 29929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.137756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80043880, atomic=0 1 entries : 0x7f81df33c280 :  mf: uid=447114, sid07:w15, part=2, addr=0x80043880, load , size=128, unknown  status = IN_PARTITION_DRAM (39757), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30271 n_nop=29292 n_act=20 n_pre=6 n_req=477 n_rd=741 n_write=212 bw_util=0.06296
n_activity=3887 dram_eff=0.4904
bk0: 32a 30051i bk1: 29a 29944i bk2: 0a 30267i bk3: 0a 30273i bk4: 72a 29920i bk5: 80a 29772i bk6: 68a 29620i bk7: 60a 29671i bk8: 8a 30238i bk9: 8a 30237i bk10: 64a 30057i bk11: 64a 30054i bk12: 64a 29995i bk13: 64a 30046i bk14: 64a 29855i bk15: 64a 29745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.172707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30271 n_nop=29295 n_act=19 n_pre=5 n_req=476 n_rd=740 n_write=212 bw_util=0.0629
n_activity=3843 dram_eff=0.4954
bk0: 32a 30039i bk1: 28a 30021i bk2: 0a 30270i bk3: 0a 30271i bk4: 72a 29920i bk5: 80a 29792i bk6: 68a 29624i bk7: 60a 29672i bk8: 8a 30222i bk9: 8a 30227i bk10: 64a 30055i bk11: 64a 29986i bk12: 64a 30110i bk13: 64a 29985i bk14: 64a 29888i bk15: 64a 29733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.191173
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30271 n_nop=29295 n_act=19 n_pre=5 n_req=476 n_rd=740 n_write=212 bw_util=0.0629
n_activity=3809 dram_eff=0.4999
bk0: 32a 30017i bk1: 28a 29976i bk2: 0a 30270i bk3: 0a 30274i bk4: 72a 29901i bk5: 80a 29743i bk6: 68a 29683i bk7: 60a 29607i bk8: 8a 30233i bk9: 8a 30217i bk10: 64a 30038i bk11: 64a 29966i bk12: 64a 29965i bk13: 64a 29941i bk14: 64a 29876i bk15: 64a 29745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80035780, atomic=0 1 entries : 0x7f81df2c8580 :  mf: uid=447113, sid07:w15, part=5, addr=0x80035780, load , size=128, unknown  status = IN_PARTITION_DRAM (39753), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=30271 n_nop=29299 n_act=19 n_pre=5 n_req=474 n_rd=740 n_write=208 bw_util=0.06263
n_activity=3852 dram_eff=0.4922
bk0: 28a 29968i bk1: 34a 29933i bk2: 0a 30270i bk3: 0a 30273i bk4: 72a 29927i bk5: 80a 29793i bk6: 66a 29641i bk7: 60a 29618i bk8: 8a 30230i bk9: 8a 30235i bk10: 64a 30044i bk11: 64a 30020i bk12: 64a 30011i bk13: 64a 30027i bk14: 64a 29970i bk15: 64a 29774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.16164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3656, Miss = 189, Miss_rate = 0.052, Pending_hits = 101, Reservation_fails = 183
L2_cache_bank[1]: Access = 3750, Miss = 184, Miss_rate = 0.049, Pending_hits = 96, Reservation_fails = 65
L2_cache_bank[2]: Access = 3766, Miss = 188, Miss_rate = 0.050, Pending_hits = 91, Reservation_fails = 159
L2_cache_bank[3]: Access = 3562, Miss = 182, Miss_rate = 0.051, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[4]: Access = 3611, Miss = 186, Miss_rate = 0.052, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[5]: Access = 3478, Miss = 185, Miss_rate = 0.053, Pending_hits = 101, Reservation_fails = 47
L2_cache_bank[6]: Access = 3540, Miss = 186, Miss_rate = 0.053, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[7]: Access = 3585, Miss = 184, Miss_rate = 0.051, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 3679, Miss = 186, Miss_rate = 0.051, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 3552, Miss = 184, Miss_rate = 0.052, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[10]: Access = 3733, Miss = 183, Miss_rate = 0.049, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[11]: Access = 3586, Miss = 187, Miss_rate = 0.052, Pending_hits = 105, Reservation_fails = 202
L2_total_cache_accesses = 43498
L2_total_cache_misses = 2224
L2_total_cache_miss_rate = 0.0511
L2_total_cache_pending_hits = 1160
L2_total_cache_reservation_fails = 656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 151
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=87356
icnt_total_pkts_simt_to_mem=141346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0805
	minimum = 6
	maximum = 122
Network latency average = 17.5642
	minimum = 6
	maximum = 99
Slowest packet = 86316
Flit latency average = 16.8405
	minimum = 6
	maximum = 95
Slowest flit = 226386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0122132
	minimum = 0 (at node 0)
	maximum = 0.0293619 (at node 7)
Accepted packet rate average = 0.0122132
	minimum = 0 (at node 0)
	maximum = 0.0293619 (at node 7)
Injected flit rate average = 0.0366397
	minimum = 0 (at node 0)
	maximum = 0.066629 (at node 15)
Accepted flit rate average= 0.0366397
	minimum = 0 (at node 0)
	maximum = 0.110672 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9336 (4 samples)
	minimum = 6 (4 samples)
	maximum = 218 (4 samples)
Network latency average = 15.7692 (4 samples)
	minimum = 6 (4 samples)
	maximum = 204 (4 samples)
Flit latency average = 14.1879 (4 samples)
	minimum = 6 (4 samples)
	maximum = 200 (4 samples)
Fragmentation average = 0.0122752 (4 samples)
	minimum = 0 (4 samples)
	maximum = 115 (4 samples)
Injected packet rate average = 0.051033 (4 samples)
	minimum = 0.0346568 (4 samples)
	maximum = 0.0763931 (4 samples)
Accepted packet rate average = 0.051033 (4 samples)
	minimum = 0.0346568 (4 samples)
	maximum = 0.0763931 (4 samples)
Injected flit rate average = 0.136019 (4 samples)
	minimum = 0.0777168 (4 samples)
	maximum = 0.240602 (4 samples)
Accepted flit rate average = 0.136019 (4 samples)
	minimum = 0.067964 (4 samples)
	maximum = 0.207988 (4 samples)
Injected packet size average = 2.66532 (4 samples)
Accepted packet size average = 2.66532 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 201769 (inst/sec)
gpgpu_simulation_rate = 1893 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39758)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39758)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39758)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 41758  inst.: 4353828 (ipc=58.3) sim_rate=197901 (inst/sec) elapsed = 0:0:00:22 / Sun Jul 29 10:26:43 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(343,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(279,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5518,39758), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 45758  inst.: 4838212 (ipc=100.2) sim_rate=210357 (inst/sec) elapsed = 0:0:00:23 / Sun Jul 29 10:26:44 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(343,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7720,39758), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7734,39758), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 13.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7735
gpu_sim_insn = 692480
gpu_ipc =      89.5255
gpu_tot_sim_cycle = 47493
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     103.7971
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3691
gpu_stall_icnt2sh    = 30256
gpu_total_sim_rate=214332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101284
	L1I_total_cache_misses = 2462
	L1I_total_cache_miss_rate = 0.0243
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5092, Miss = 2508, Miss_rate = 0.493, Pending_hits = 76, Reservation_fails = 16838
	L1D_cache_core[1]: Access = 6683, Miss = 2989, Miss_rate = 0.447, Pending_hits = 77, Reservation_fails = 18457
	L1D_cache_core[2]: Access = 5330, Miss = 2551, Miss_rate = 0.479, Pending_hits = 71, Reservation_fails = 17698
	L1D_cache_core[3]: Access = 5010, Miss = 2541, Miss_rate = 0.507, Pending_hits = 87, Reservation_fails = 18043
	L1D_cache_core[4]: Access = 5046, Miss = 2538, Miss_rate = 0.503, Pending_hits = 99, Reservation_fails = 18439
	L1D_cache_core[5]: Access = 5510, Miss = 2680, Miss_rate = 0.486, Pending_hits = 103, Reservation_fails = 18681
	L1D_cache_core[6]: Access = 6040, Miss = 3093, Miss_rate = 0.512, Pending_hits = 120, Reservation_fails = 19186
	L1D_cache_core[7]: Access = 5756, Miss = 2956, Miss_rate = 0.514, Pending_hits = 122, Reservation_fails = 18056
	L1D_cache_core[8]: Access = 5946, Miss = 2946, Miss_rate = 0.495, Pending_hits = 146, Reservation_fails = 17893
	L1D_cache_core[9]: Access = 5806, Miss = 2872, Miss_rate = 0.495, Pending_hits = 104, Reservation_fails = 18390
	L1D_cache_core[10]: Access = 5798, Miss = 2768, Miss_rate = 0.477, Pending_hits = 93, Reservation_fails = 17833
	L1D_cache_core[11]: Access = 5768, Miss = 2755, Miss_rate = 0.478, Pending_hits = 125, Reservation_fails = 17643
	L1D_cache_core[12]: Access = 7124, Miss = 2985, Miss_rate = 0.419, Pending_hits = 117, Reservation_fails = 17132
	L1D_cache_core[13]: Access = 7150, Miss = 2994, Miss_rate = 0.419, Pending_hits = 118, Reservation_fails = 16905
	L1D_cache_core[14]: Access = 7022, Miss = 2968, Miss_rate = 0.423, Pending_hits = 118, Reservation_fails = 17280
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42144
	L1D_total_cache_miss_rate = 0.4731
	L1D_total_cache_pending_hits = 1576
	L1D_total_cache_reservation_fails = 268474
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116895
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 151579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2462
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 319987
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10892
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 319987
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:489468	W0_Idle:105605	W0_Scoreboard:136335	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87136 {8:10892,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1481312 {136:10892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 238 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 47492 
mrq_lat_table:1700 	394 	1005 	496 	582 	423 	280 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32487 	11744 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3274 	3113 	5396 	26328 	6375 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3186 	5742 	1832 	147 	0 	0 	0 	0 	148 	299 	7547 	22789 	2743 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0        26        27        58        54         0         0         0         0         0         0         0         0 
dram[1]:         3         2         0         0        26        28        58        54         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0        26        28        58        54         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        26        28        58        54         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        26        28        58        54         0         0         0         0         0         0         0         0 
dram[5]:         0         3         0         0        26        28        55        54         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1682      1994      1965      3050      2544      2768      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      1966      1681      1978      2031      2556      2747      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1728      1138      2232      2006      2522      2460      2211      2241      1137      1225      1144      1235      1206      1290      4664      2157 
dram[3]:      1372      2140      2417      2048      2580      2514      2216      2242      1151      1186      1140      1181      1425      1206      5665      2157 
dram[4]:      1292      2136      2601      1923      2446      2480      3405      2249      1154      1201      1171      1169      1253      1197      6571      2150 
dram[5]:      2181      1991      2765      1990      2736      2538      2227      2253      1143      1196      1169      1168      1252      1147      7577      2158 
average row accesses per activate:
dram[0]: 30.500000 29.500000 64.000000 64.000000 36.666668 37.000000 24.666666 23.333334  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 29.500000 30.000000 64.000000 64.000000 36.666668 37.333332 18.750000 22.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 29.000000 29.500000 64.000000 64.000000 36.666668 38.666668 24.666666 22.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 29.000000 58.000000 64.000000 64.000000 36.666668 38.666668 24.666666 22.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 29.000000 58.000000 64.000000 64.000000 36.666668 38.666668 24.666666 21.333334  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 58.000000 30.500000 64.000000 64.000000 36.666668 38.666668 23.666666 21.333334  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 4944/154 = 32.103897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        33        32        32        68        69        44        42         2         4        32        32        32        32        32        32 
dram[1]:        35        34        32        32        68        70        45        38         2         4        32        32        32        32        32        30 
dram[2]:        34        33        32        32        68        72        44        38         4         4        32        32        32        32        32        32 
dram[3]:        34        32        32        32        68        72        44        38         4         4        32        32        32        32        32        32 
dram[4]:        34        32        32        32        68        72        44        38         4         4        32        32        32        32        32        32 
dram[5]:        32        35        32        32        68        72        43        38         4         4        32        32        32        32        32        32 
total reads: 3314
bank skew: 72/2 = 36.00
chip skew: 555/550 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        157       138       111       118       503       523       212       202     16793     21800     18630     20253      3912      2644       634       803
dram[1]:        127       129       113       116       520       514       291       173     23895     17460     18713     18773      5105      2657       669       244
dram[2]:        131       136       115       111       491       517       203       175     17072     23044     19556     16669      2264      3603       765       321
dram[3]:        131       132       114       115       494       500       214       166     23649     17834     17634     17909      3054      4123       695       309
dram[4]:        136       132       113       111       496       512       200       181     18617     21917     17632     18769      4639      2571       631       311
dram[5]:        132       125       111       110       525       496       223       179     19953     22330     17410     18998      4833      3384       503       247
maximum mf latency per bank:
dram[0]:        311       353       266       371       481       513       339       337       348       385       592       534       483       558       320       499
dram[1]:        330       342       285       314       550       445       507       352       424       642       604       403       483       618       405       446
dram[2]:        350       425       295       278       452       441       308       362       365       645       664       512       519       626       493       573
dram[3]:        375       384       307       331       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       316       323       461       435       347       401       470       583       540       580       592       631       497       633
dram[5]:        348       338       278       270       439       482       382       343       359       636       510       724       550       682       413       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36160 n_nop=34472 n_act=27 n_pre=11 n_req=825 n_rd=1110 n_write=540 bw_util=0.09126
n_activity=7146 dram_eff=0.4618
bk0: 74a 35416i bk1: 66a 35294i bk2: 64a 35191i bk3: 64a 35247i bk4: 136a 34866i bk5: 138a 34757i bk6: 88a 35410i bk7: 84a 35400i bk8: 4a 36134i bk9: 8a 36124i bk10: 64a 35965i bk11: 64a 35904i bk12: 64a 35873i bk13: 64a 35885i bk14: 64a 35811i bk15: 64a 35757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.274115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36160 n_nop=34482 n_act=27 n_pre=11 n_req=820 n_rd=1100 n_write=540 bw_util=0.09071
n_activity=7041 dram_eff=0.4658
bk0: 70a 35386i bk1: 68a 35232i bk2: 64a 35160i bk3: 64a 35193i bk4: 136a 34889i bk5: 140a 34719i bk6: 90a 35350i bk7: 76a 35426i bk8: 4a 36133i bk9: 8a 36124i bk10: 64a 35968i bk11: 64a 35872i bk12: 64a 35851i bk13: 64a 35943i bk14: 64a 35767i bk15: 60a 35821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.238606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36160 n_nop=34470 n_act=26 n_pre=10 n_req=827 n_rd=1106 n_write=548 bw_util=0.09148
n_activity=7117 dram_eff=0.4648
bk0: 68a 35450i bk1: 66a 35381i bk2: 64a 35124i bk3: 64a 35131i bk4: 136a 34874i bk5: 144a 34628i bk6: 88a 35388i bk7: 76a 35437i bk8: 8a 36124i bk9: 8a 36123i bk10: 64a 35943i bk11: 64a 35940i bk12: 64a 35884i bk13: 64a 35935i bk14: 64a 35745i bk15: 64a 35635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.272179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36160 n_nop=34474 n_act=25 n_pre=9 n_req=826 n_rd=1104 n_write=548 bw_util=0.09137
n_activity=7092 dram_eff=0.4659
bk0: 68a 35494i bk1: 64a 35462i bk2: 64a 35212i bk3: 64a 35137i bk4: 136a 34914i bk5: 144a 34730i bk6: 88a 35395i bk7: 76a 35400i bk8: 8a 36107i bk9: 8a 36112i bk10: 64a 35941i bk11: 64a 35873i bk12: 64a 35998i bk13: 64a 35873i bk14: 64a 35777i bk15: 64a 35623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.281582
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36160 n_nop=34478 n_act=25 n_pre=9 n_req=824 n_rd=1104 n_write=544 bw_util=0.09115
n_activity=7037 dram_eff=0.4684
bk0: 68a 35432i bk1: 64a 35386i bk2: 64a 35189i bk3: 64a 35211i bk4: 136a 34896i bk5: 144a 34718i bk6: 88a 35457i bk7: 76a 35415i bk8: 8a 36119i bk9: 8a 36103i bk10: 64a 35925i bk11: 64a 35853i bk12: 64a 35853i bk13: 64a 35829i bk14: 64a 35764i bk15: 64a 35635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.275802
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7f81df7e3470 :  mf: uid=466477, sid13:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (47491), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=36160 n_nop=34483 n_act=25 n_pre=9 n_req=822 n_rd=1103 n_write=540 bw_util=0.09087
n_activity=7073 dram_eff=0.4646
bk0: 64a 35349i bk1: 70a 35315i bk2: 64a 35206i bk3: 64a 35215i bk4: 135a 34949i bk5: 144a 34721i bk6: 86a 35394i bk7: 76a 35357i bk8: 8a 36114i bk9: 8a 36122i bk10: 64a 35932i bk11: 64a 35908i bk12: 64a 35899i bk13: 64a 35916i bk14: 64a 35859i bk15: 64a 35663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.226493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3746, Miss = 279, Miss_rate = 0.074, Pending_hits = 101, Reservation_fails = 183
L2_cache_bank[1]: Access = 3842, Miss = 276, Miss_rate = 0.072, Pending_hits = 96, Reservation_fails = 65
L2_cache_bank[2]: Access = 3859, Miss = 278, Miss_rate = 0.072, Pending_hits = 91, Reservation_fails = 159
L2_cache_bank[3]: Access = 3652, Miss = 272, Miss_rate = 0.074, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[4]: Access = 3709, Miss = 278, Miss_rate = 0.075, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[5]: Access = 3568, Miss = 275, Miss_rate = 0.077, Pending_hits = 101, Reservation_fails = 47
L2_cache_bank[6]: Access = 3638, Miss = 278, Miss_rate = 0.076, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[7]: Access = 3675, Miss = 274, Miss_rate = 0.075, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[8]: Access = 3777, Miss = 278, Miss_rate = 0.074, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 3642, Miss = 274, Miss_rate = 0.075, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[10]: Access = 3825, Miss = 275, Miss_rate = 0.072, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[11]: Access = 3676, Miss = 277, Miss_rate = 0.075, Pending_hits = 105, Reservation_fails = 202
L2_total_cache_accesses = 44609
L2_total_cache_misses = 3314
L2_total_cache_miss_rate = 0.0743
L2_total_cache_pending_hits = 1160
L2_total_cache_reservation_fails = 656
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 151
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.225
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=88911
icnt_total_pkts_simt_to_mem=146457
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1814
	minimum = 6
	maximum = 106
Network latency average = 9.63231
	minimum = 6
	maximum = 83
Slowest packet = 87128
Flit latency average = 8.14836
	minimum = 6
	maximum = 79
Slowest flit = 229238
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106395
	minimum = 0 (at node 0)
	maximum = 0.0572721 (at node 12)
Accepted packet rate average = 0.0106395
	minimum = 0 (at node 0)
	maximum = 0.0572721 (at node 12)
Injected flit rate average = 0.0319184
	minimum = 0 (at node 0)
	maximum = 0.264124 (at node 12)
Accepted flit rate average= 0.0319184
	minimum = 0 (at node 0)
	maximum = 0.0795087 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7832 (5 samples)
	minimum = 6 (5 samples)
	maximum = 195.6 (5 samples)
Network latency average = 14.5418 (5 samples)
	minimum = 6 (5 samples)
	maximum = 179.8 (5 samples)
Flit latency average = 12.98 (5 samples)
	minimum = 6 (5 samples)
	maximum = 175.8 (5 samples)
Fragmentation average = 0.00982019 (5 samples)
	minimum = 0 (5 samples)
	maximum = 92 (5 samples)
Injected packet rate average = 0.0429543 (5 samples)
	minimum = 0.0277254 (5 samples)
	maximum = 0.0725689 (5 samples)
Accepted packet rate average = 0.0429543 (5 samples)
	minimum = 0.0277254 (5 samples)
	maximum = 0.0725689 (5 samples)
Injected flit rate average = 0.115199 (5 samples)
	minimum = 0.0621734 (5 samples)
	maximum = 0.245307 (5 samples)
Accepted flit rate average = 0.115199 (5 samples)
	minimum = 0.0543712 (5 samples)
	maximum = 0.182292 (5 samples)
Injected packet size average = 2.6819 (5 samples)
Accepted packet size average = 2.6819 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 214332 (inst/sec)
gpgpu_simulation_rate = 2064 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,47493)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,47493)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,47493)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,47493)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,47493)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 48493  inst.: 5095180 (ipc=165.5) sim_rate=212299 (inst/sec) elapsed = 0:0:00:24 / Sun Jul 29 10:26:45 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 49993  inst.: 5242228 (ipc=125.0) sim_rate=209689 (inst/sec) elapsed = 0:0:00:25 / Sun Jul 29 10:26:46 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 51993  inst.: 5427900 (ipc=110.7) sim_rate=208765 (inst/sec) elapsed = 0:0:00:26 / Sun Jul 29 10:26:47 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 53493  inst.: 5560828 (ipc=105.2) sim_rate=205956 (inst/sec) elapsed = 0:0:00:27 / Sun Jul 29 10:26:48 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 54493  inst.: 5656212 (ipc=103.8) sim_rate=202007 (inst/sec) elapsed = 0:0:00:28 / Sun Jul 29 10:26:49 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 55993  inst.: 5795284 (ipc=101.8) sim_rate=199837 (inst/sec) elapsed = 0:0:00:29 / Sun Jul 29 10:26:50 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 57493  inst.: 5936036 (ipc=100.6) sim_rate=197867 (inst/sec) elapsed = 0:0:00:30 / Sun Jul 29 10:26:51 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 58993  inst.: 6076892 (ipc=99.8) sim_rate=196028 (inst/sec) elapsed = 0:0:00:31 / Sun Jul 29 10:26:52 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 60993  inst.: 6264876 (ipc=98.9) sim_rate=195777 (inst/sec) elapsed = 0:0:00:32 / Sun Jul 29 10:26:53 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 62493  inst.: 6408588 (ipc=98.6) sim_rate=194199 (inst/sec) elapsed = 0:0:00:33 / Sun Jul 29 10:26:54 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 64493  inst.: 6591572 (ipc=97.8) sim_rate=193869 (inst/sec) elapsed = 0:0:00:34 / Sun Jul 29 10:26:55 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 66493  inst.: 6779964 (ipc=97.4) sim_rate=193713 (inst/sec) elapsed = 0:0:00:35 / Sun Jul 29 10:26:56 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 67993  inst.: 6917484 (ipc=97.0) sim_rate=192152 (inst/sec) elapsed = 0:0:00:36 / Sun Jul 29 10:26:57 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 69993  inst.: 7101020 (ipc=96.5) sim_rate=191919 (inst/sec) elapsed = 0:0:00:37 / Sun Jul 29 10:26:58 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 71993  inst.: 7288764 (ipc=96.3) sim_rate=191809 (inst/sec) elapsed = 0:0:00:38 / Sun Jul 29 10:26:59 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 73993  inst.: 7470124 (ipc=95.9) sim_rate=191541 (inst/sec) elapsed = 0:0:00:39 / Sun Jul 29 10:27:00 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 75493  inst.: 7604796 (ipc=95.5) sim_rate=190119 (inst/sec) elapsed = 0:0:00:40 / Sun Jul 29 10:27:01 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 77493  inst.: 7788420 (ipc=95.3) sim_rate=189961 (inst/sec) elapsed = 0:0:00:41 / Sun Jul 29 10:27:02 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 79493  inst.: 7974076 (ipc=95.1) sim_rate=189858 (inst/sec) elapsed = 0:0:00:42 / Sun Jul 29 10:27:03 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 80993  inst.: 8113468 (ipc=95.0) sim_rate=188685 (inst/sec) elapsed = 0:0:00:43 / Sun Jul 29 10:27:04 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 82993  inst.: 8301196 (ipc=95.0) sim_rate=188663 (inst/sec) elapsed = 0:0:00:44 / Sun Jul 29 10:27:05 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 84493  inst.: 8435700 (ipc=94.8) sim_rate=187460 (inst/sec) elapsed = 0:0:00:45 / Sun Jul 29 10:27:06 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 86493  inst.: 8628532 (ipc=94.8) sim_rate=187576 (inst/sec) elapsed = 0:0:00:46 / Sun Jul 29 10:27:07 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 88493  inst.: 8798820 (ipc=94.4) sim_rate=187208 (inst/sec) elapsed = 0:0:00:47 / Sun Jul 29 10:27:08 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 89993  inst.: 8929156 (ipc=94.1) sim_rate=186024 (inst/sec) elapsed = 0:0:00:48 / Sun Jul 29 10:27:09 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 91993  inst.: 9117180 (ipc=94.1) sim_rate=186064 (inst/sec) elapsed = 0:0:00:49 / Sun Jul 29 10:27:10 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 93493  inst.: 9261180 (ipc=94.2) sim_rate=185223 (inst/sec) elapsed = 0:0:00:50 / Sun Jul 29 10:27:11 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 95493  inst.: 9449500 (ipc=94.2) sim_rate=185284 (inst/sec) elapsed = 0:0:00:51 / Sun Jul 29 10:27:12 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 96993  inst.: 9583524 (ipc=94.0) sim_rate=184298 (inst/sec) elapsed = 0:0:00:52 / Sun Jul 29 10:27:13 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 98993  inst.: 9763500 (ipc=93.9) sim_rate=184216 (inst/sec) elapsed = 0:0:00:53 / Sun Jul 29 10:27:14 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 100993  inst.: 9954588 (ipc=93.9) sim_rate=184344 (inst/sec) elapsed = 0:0:00:54 / Sun Jul 29 10:27:15 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 102493  inst.: 10085404 (ipc=93.7) sim_rate=183370 (inst/sec) elapsed = 0:0:00:55 / Sun Jul 29 10:27:16 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 104493  inst.: 10267540 (ipc=93.6) sim_rate=183348 (inst/sec) elapsed = 0:0:00:56 / Sun Jul 29 10:27:17 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 105993  inst.: 10408164 (ipc=93.7) sim_rate=182599 (inst/sec) elapsed = 0:0:00:57 / Sun Jul 29 10:27:18 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 107993  inst.: 10585788 (ipc=93.5) sim_rate=182513 (inst/sec) elapsed = 0:0:00:58 / Sun Jul 29 10:27:19 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 109993  inst.: 10771084 (ipc=93.5) sim_rate=182560 (inst/sec) elapsed = 0:0:00:59 / Sun Jul 29 10:27:20 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 111993  inst.: 10956092 (ipc=93.4) sim_rate=182601 (inst/sec) elapsed = 0:0:01:00 / Sun Jul 29 10:27:21 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 113493  inst.: 11092620 (ipc=93.4) sim_rate=181846 (inst/sec) elapsed = 0:0:01:01 / Sun Jul 29 10:27:22 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 115493  inst.: 11279684 (ipc=93.4) sim_rate=181930 (inst/sec) elapsed = 0:0:01:02 / Sun Jul 29 10:27:23 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 117493  inst.: 11462180 (ipc=93.3) sim_rate=181939 (inst/sec) elapsed = 0:0:01:03 / Sun Jul 29 10:27:24 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 118993  inst.: 11595300 (ipc=93.2) sim_rate=181176 (inst/sec) elapsed = 0:0:01:04 / Sun Jul 29 10:27:25 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 120493  inst.: 11738924 (ipc=93.3) sim_rate=180598 (inst/sec) elapsed = 0:0:01:05 / Sun Jul 29 10:27:26 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 121993  inst.: 11875348 (ipc=93.2) sim_rate=179929 (inst/sec) elapsed = 0:0:01:06 / Sun Jul 29 10:27:27 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 123493  inst.: 12017012 (ipc=93.3) sim_rate=179358 (inst/sec) elapsed = 0:0:01:07 / Sun Jul 29 10:27:28 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 125493  inst.: 12205348 (ipc=93.3) sim_rate=179490 (inst/sec) elapsed = 0:0:01:08 / Sun Jul 29 10:27:29 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 126993  inst.: 12343188 (ipc=93.3) sim_rate=178886 (inst/sec) elapsed = 0:0:01:09 / Sun Jul 29 10:27:30 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 127993  inst.: 12436212 (ipc=93.2) sim_rate=177660 (inst/sec) elapsed = 0:0:01:10 / Sun Jul 29 10:27:31 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 129493  inst.: 12577116 (ipc=93.3) sim_rate=177142 (inst/sec) elapsed = 0:0:01:11 / Sun Jul 29 10:27:32 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 130993  inst.: 12716964 (ipc=93.3) sim_rate=176624 (inst/sec) elapsed = 0:0:01:12 / Sun Jul 29 10:27:33 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 132493  inst.: 12856356 (ipc=93.3) sim_rate=176114 (inst/sec) elapsed = 0:0:01:13 / Sun Jul 29 10:27:34 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 134493  inst.: 13043548 (ipc=93.3) sim_rate=176264 (inst/sec) elapsed = 0:0:01:14 / Sun Jul 29 10:27:35 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 135993  inst.: 13180788 (ipc=93.2) sim_rate=175743 (inst/sec) elapsed = 0:0:01:15 / Sun Jul 29 10:27:36 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 137493  inst.: 13320380 (ipc=93.2) sim_rate=175268 (inst/sec) elapsed = 0:0:01:16 / Sun Jul 29 10:27:37 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 138993  inst.: 13458948 (ipc=93.2) sim_rate=174791 (inst/sec) elapsed = 0:0:01:17 / Sun Jul 29 10:27:38 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 140493  inst.: 13592836 (ipc=93.2) sim_rate=174267 (inst/sec) elapsed = 0:0:01:18 / Sun Jul 29 10:27:39 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 141993  inst.: 13730108 (ipc=93.1) sim_rate=173798 (inst/sec) elapsed = 0:0:01:19 / Sun Jul 29 10:27:40 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 143493  inst.: 13870580 (ipc=93.1) sim_rate=173382 (inst/sec) elapsed = 0:0:01:20 / Sun Jul 29 10:27:41 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 145493  inst.: 14060156 (ipc=93.2) sim_rate=173582 (inst/sec) elapsed = 0:0:01:21 / Sun Jul 29 10:27:42 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 147493  inst.: 14247660 (ipc=93.2) sim_rate=173751 (inst/sec) elapsed = 0:0:01:22 / Sun Jul 29 10:27:43 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 148993  inst.: 14385020 (ipc=93.2) sim_rate=173313 (inst/sec) elapsed = 0:0:01:23 / Sun Jul 29 10:27:44 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 150993  inst.: 14565204 (ipc=93.1) sim_rate=173395 (inst/sec) elapsed = 0:0:01:24 / Sun Jul 29 10:27:45 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 152493  inst.: 14710348 (ipc=93.1) sim_rate=173062 (inst/sec) elapsed = 0:0:01:25 / Sun Jul 29 10:27:46 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 154493  inst.: 14898324 (ipc=93.2) sim_rate=173236 (inst/sec) elapsed = 0:0:01:26 / Sun Jul 29 10:27:47 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 156493  inst.: 15079180 (ipc=93.1) sim_rate=173323 (inst/sec) elapsed = 0:0:01:27 / Sun Jul 29 10:27:48 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 157993  inst.: 15219332 (ipc=93.1) sim_rate=172946 (inst/sec) elapsed = 0:0:01:28 / Sun Jul 29 10:27:49 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 159993  inst.: 15403156 (ipc=93.1) sim_rate=173069 (inst/sec) elapsed = 0:0:01:29 / Sun Jul 29 10:27:50 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 161493  inst.: 15543396 (ipc=93.1) sim_rate=172704 (inst/sec) elapsed = 0:0:01:30 / Sun Jul 29 10:27:51 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 162993  inst.: 15683020 (ipc=93.1) sim_rate=172340 (inst/sec) elapsed = 0:0:01:31 / Sun Jul 29 10:27:52 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 164993  inst.: 15868004 (ipc=93.1) sim_rate=172478 (inst/sec) elapsed = 0:0:01:32 / Sun Jul 29 10:27:53 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 166993  inst.: 16052220 (ipc=93.1) sim_rate=172604 (inst/sec) elapsed = 0:0:01:33 / Sun Jul 29 10:27:54 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 168493  inst.: 16191116 (ipc=93.1) sim_rate=172245 (inst/sec) elapsed = 0:0:01:34 / Sun Jul 29 10:27:55 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 170493  inst.: 16372532 (ipc=93.0) sim_rate=172342 (inst/sec) elapsed = 0:0:01:35 / Sun Jul 29 10:27:56 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 172493  inst.: 16555860 (ipc=93.0) sim_rate=172456 (inst/sec) elapsed = 0:0:01:36 / Sun Jul 29 10:27:57 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 174493  inst.: 16739836 (ipc=93.0) sim_rate=172575 (inst/sec) elapsed = 0:0:01:37 / Sun Jul 29 10:27:58 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 175993  inst.: 16873388 (ipc=92.9) sim_rate=172177 (inst/sec) elapsed = 0:0:01:38 / Sun Jul 29 10:27:59 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 177993  inst.: 17063924 (ipc=93.0) sim_rate=172362 (inst/sec) elapsed = 0:0:01:39 / Sun Jul 29 10:28:00 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 179993  inst.: 17237492 (ipc=92.9) sim_rate=172374 (inst/sec) elapsed = 0:0:01:40 / Sun Jul 29 10:28:01 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 181993  inst.: 17424124 (ipc=92.9) sim_rate=172516 (inst/sec) elapsed = 0:0:01:41 / Sun Jul 29 10:28:02 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 183493  inst.: 17561372 (ipc=92.9) sim_rate=172170 (inst/sec) elapsed = 0:0:01:42 / Sun Jul 29 10:28:03 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 185493  inst.: 17751340 (ipc=92.9) sim_rate=172343 (inst/sec) elapsed = 0:0:01:43 / Sun Jul 29 10:28:04 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 187493  inst.: 17940916 (ipc=92.9) sim_rate=172508 (inst/sec) elapsed = 0:0:01:44 / Sun Jul 29 10:28:05 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 189493  inst.: 18128348 (ipc=92.9) sim_rate=172650 (inst/sec) elapsed = 0:0:01:45 / Sun Jul 29 10:28:06 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 190993  inst.: 18264436 (ipc=92.9) sim_rate=172306 (inst/sec) elapsed = 0:0:01:46 / Sun Jul 29 10:28:07 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192993  inst.: 18452652 (ipc=92.9) sim_rate=172454 (inst/sec) elapsed = 0:0:01:47 / Sun Jul 29 10:28:08 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 194993  inst.: 18638764 (ipc=92.9) sim_rate=172581 (inst/sec) elapsed = 0:0:01:48 / Sun Jul 29 10:28:09 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 196993  inst.: 18816420 (ipc=92.9) sim_rate=172627 (inst/sec) elapsed = 0:0:01:49 / Sun Jul 29 10:28:10 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (150060,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (150060,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (150127,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (150138,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (150183,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (150320,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (150356,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (150365,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (150365,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (150422,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (150422,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (150436,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (150443,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (150484,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (150570,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (150628,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (150649,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (150689,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (150933,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150997,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (151028,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (151140,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 198993  inst.: 18964548 (ipc=92.6) sim_rate=172404 (inst/sec) elapsed = 0:0:01:50 / Sun Jul 29 10:28:11 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (151658,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (151751,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (151841,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (151880,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (151946,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (151973,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (152003,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (152270,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (152294,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (152324,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (152351,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154094,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (154109,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (154130,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154166,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 203993  inst.: 19148804 (ipc=90.9) sim_rate=172511 (inst/sec) elapsed = 0:0:01:51 / Sun Jul 29 10:28:12 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (156937,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (157005,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (157021,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 210493  inst.: 19322292 (ipc=88.3) sim_rate=172520 (inst/sec) elapsed = 0:0:01:52 / Sun Jul 29 10:28:13 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (167340,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (167538,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (167582,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (167603,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (168744,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (168795,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (168816,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (168852,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (169183,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (169246,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (169453,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (169465,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 217493  inst.: 19474732 (ipc=85.6) sim_rate=172342 (inst/sec) elapsed = 0:0:01:53 / Sun Jul 29 10:28:14 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (170609,47493), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (170660,47493), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (170681,47493), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (170717,47493), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 170718
gpu_sim_insn = 14548864
gpu_ipc =      85.2216
gpu_tot_sim_cycle = 218211
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      89.2645
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8524
gpu_stall_icnt2sh    = 39981
gpu_total_sim_rate=172376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383860
	L1I_total_cache_misses = 2462
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44880, Miss = 22900, Miss_rate = 0.510, Pending_hits = 3253, Reservation_fails = 65657
	L1D_cache_core[1]: Access = 46471, Miss = 23406, Miss_rate = 0.504, Pending_hits = 3189, Reservation_fails = 70551
	L1D_cache_core[2]: Access = 45118, Miss = 22938, Miss_rate = 0.508, Pending_hits = 3270, Reservation_fails = 64746
	L1D_cache_core[3]: Access = 44111, Miss = 22432, Miss_rate = 0.509, Pending_hits = 3678, Reservation_fails = 63166
	L1D_cache_core[4]: Access = 44145, Miss = 22939, Miss_rate = 0.520, Pending_hits = 3593, Reservation_fails = 70486
	L1D_cache_core[5]: Access = 44112, Miss = 22466, Miss_rate = 0.509, Pending_hits = 3598, Reservation_fails = 69589
	L1D_cache_core[6]: Access = 44638, Miss = 23052, Miss_rate = 0.516, Pending_hits = 3499, Reservation_fails = 65336
	L1D_cache_core[7]: Access = 45544, Miss = 23372, Miss_rate = 0.513, Pending_hits = 3537, Reservation_fails = 63912
	L1D_cache_core[8]: Access = 45734, Miss = 23412, Miss_rate = 0.512, Pending_hits = 3248, Reservation_fails = 69987
	L1D_cache_core[9]: Access = 45594, Miss = 23319, Miss_rate = 0.511, Pending_hits = 3238, Reservation_fails = 69016
	L1D_cache_core[10]: Access = 44398, Miss = 22189, Miss_rate = 0.500, Pending_hits = 3675, Reservation_fails = 61718
	L1D_cache_core[11]: Access = 34170, Miss = 16914, Miss_rate = 0.495, Pending_hits = 2747, Reservation_fails = 42026
	L1D_cache_core[12]: Access = 36027, Miss = 17668, Miss_rate = 0.490, Pending_hits = 2735, Reservation_fails = 43588
	L1D_cache_core[13]: Access = 36554, Miss = 18150, Miss_rate = 0.497, Pending_hits = 2735, Reservation_fails = 34962
	L1D_cache_core[14]: Access = 37113, Miss = 18693, Miss_rate = 0.504, Pending_hits = 2768, Reservation_fails = 51247
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323850
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 48763
	L1D_total_cache_reservation_fails = 905987
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655283
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2462
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5161, 5161, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1338916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33096
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1338916
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1837854	W0_Idle:112068	W0_Scoreboard:2967390	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 264768 {8:33096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4501056 {136:33096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 218210 
mrq_lat_table:3225 	687 	1024 	506 	603 	437 	280 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310568 	15821 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15762 	33878 	100470 	169130 	7423 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15968 	14293 	2699 	151 	0 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	122669 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	417 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1682      1994     39068     40411    112088    114703      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      2618      1681     39425     41781    112279    115087      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1728      1138     39537     42130    113081    115441      2211      2241      1137      1225      1144      1235      1206      1290      4664      2157 
dram[3]:      1372      2140     39925     42453    113401    115735      2216      2242      1151      1186      1140      1181      1425      1206      5665      2157 
dram[4]:      1292      2136     40076     42977    113850    115990      3405      2249      1154      1201      1171      1169      1253      1197      6571      2150 
dram[5]:      2181      1991     40284     43212    114180    116461      2227      2253      1143      1196      1169      1168      1252      1147      7577      2158 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 31.500000 31.750000 24.666666 23.333334  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 31.500000 32.000000 18.750000 22.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 31.500000 33.000000 24.666666 22.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 31.500000 32.500000 24.666666 22.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 31.500000 32.500000 24.666666 21.333334  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 31.500000 32.500000 23.666666 21.333334  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 6826/226 = 30.203539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        84        85        44        42         2         4        44        46        64        64        64        64 
dram[1]:        67        66        64        64        84        86        45        38         2         4        44        46        64        64        64        62 
dram[2]:        66        65        64        64        84        88        44        38         4         4        44        46        64        64        64        64 
dram[3]:        66        64        64        64        84        86        44        38         4         4        44        46        64        64        64        64 
dram[4]:        66        64        64        64        84        86        44        38         4         4        46        46        64        64        64        64 
dram[5]:        64        67        64        64        84        86        43        38         4         4        46        46        64        64        64        64 
total reads: 5196
bank skew: 88/2 = 44.00
chip skew: 869/864 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1061      1325      1119      1119       835       851       212       202     16793     21800    102179    103300      3095      2153      1155      1140
dram[1]:       1085      1261      1123      1123       854       840       291       173     23895     17460    102153    101447      3558      2205      1214      1150
dram[2]:       1230      1034      1126      1126       820       826       203       175     17072     23044    103821    100464      1977      2857      1194       905
dram[3]:       1376      1076      1122      1128       826       781       214       166     23649     17834    109303    109334      2407      3102      1482       988
dram[4]:       1157      1219      1125      1128       831       796       200       181     18617     21917    122121    103106      3364      2068      1142       908
dram[5]:       1118      1188      1121      1118       855       777       223       179     19953     22330    116395     93212      3389      2534      1031      1226
maximum mf latency per bank:
dram[0]:        529       473       296       371       481       513       339       337       348       385       592       570       530       564       548       499
dram[1]:        330       511       297       314       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       425       295       285       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       384       307       331       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       316       323       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        348       338       296       305       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=166149 n_nop=163809 n_act=39 n_pre=23 n_req=1139 n_rd=1738 n_write=540 bw_util=0.02742
n_activity=9618 dram_eff=0.4737
bk0: 138a 165262i bk1: 130a 165145i bk2: 128a 165036i bk3: 128a 165095i bk4: 168a 164781i bk5: 170a 164669i bk6: 88a 165397i bk7: 84a 165388i bk8: 4a 166124i bk9: 8a 166115i bk10: 88a 165883i bk11: 92a 165805i bk12: 128a 165708i bk13: 128a 165727i bk14: 128a 165661i bk15: 128a 165607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0604036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=166149 n_nop=163819 n_act=39 n_pre=23 n_req=1134 n_rd=1728 n_write=540 bw_util=0.0273
n_activity=9535 dram_eff=0.4757
bk0: 134a 165239i bk1: 132a 165085i bk2: 128a 165012i bk3: 128a 165046i bk4: 168a 164804i bk5: 172a 164633i bk6: 90a 165334i bk7: 76a 165412i bk8: 4a 166120i bk9: 8a 166113i bk10: 88a 165889i bk11: 92a 165774i bk12: 128a 165701i bk13: 128a 165756i bk14: 128a 165615i bk15: 124a 165663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0529946
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=166149 n_nop=163807 n_act=38 n_pre=22 n_req=1141 n_rd=1734 n_write=548 bw_util=0.02747
n_activity=9632 dram_eff=0.4738
bk0: 132a 165302i bk1: 130a 165230i bk2: 128a 164978i bk3: 128a 164983i bk4: 168a 164787i bk5: 176a 164541i bk6: 88a 165374i bk7: 76a 165425i bk8: 8a 166114i bk9: 8a 166114i bk10: 88a 165867i bk11: 92a 165828i bk12: 128a 165691i bk13: 128a 165780i bk14: 128a 165597i bk15: 128a 165478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.060199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=166149 n_nop=163815 n_act=37 n_pre=21 n_req=1138 n_rd=1728 n_write=548 bw_util=0.0274
n_activity=9573 dram_eff=0.4755
bk0: 132a 165344i bk1: 128a 165312i bk2: 128a 165063i bk3: 128a 164986i bk4: 168a 164829i bk5: 172a 164651i bk6: 88a 165379i bk7: 76a 165385i bk8: 8a 166094i bk9: 8a 166103i bk10: 88a 165863i bk11: 92a 165768i bk12: 128a 165838i bk13: 128a 165699i bk14: 128a 165610i bk15: 128a 165463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0621791
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=166149 n_nop=163815 n_act=37 n_pre=21 n_req=1138 n_rd=1732 n_write=544 bw_util=0.0274
n_activity=9521 dram_eff=0.4781
bk0: 132a 165280i bk1: 128a 165229i bk2: 128a 165038i bk3: 128a 165055i bk4: 168a 164812i bk5: 172a 164636i bk6: 88a 165441i bk7: 76a 165401i bk8: 8a 166106i bk9: 8a 166095i bk10: 92a 165833i bk11: 92a 165736i bk12: 128a 165647i bk13: 128a 165647i bk14: 128a 165615i bk15: 128a 165483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0609212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=166149 n_nop=163819 n_act=37 n_pre=21 n_req=1136 n_rd=1732 n_write=540 bw_util=0.02735
n_activity=9561 dram_eff=0.4753
bk0: 128a 165197i bk1: 134a 165166i bk2: 128a 165056i bk3: 128a 165065i bk4: 168a 164857i bk5: 172a 164645i bk6: 86a 165380i bk7: 76a 165346i bk8: 8a 166105i bk9: 8a 166114i bk10: 92a 165829i bk11: 92a 165785i bk12: 128a 165728i bk13: 128a 165735i bk14: 128a 165702i bk15: 128a 165500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0501357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26599, Miss = 435, Miss_rate = 0.016, Pending_hits = 197, Reservation_fails = 402
L2_cache_bank[1]: Access = 27764, Miss = 434, Miss_rate = 0.016, Pending_hits = 192, Reservation_fails = 286
L2_cache_bank[2]: Access = 26687, Miss = 434, Miss_rate = 0.016, Pending_hits = 192, Reservation_fails = 298
L2_cache_bank[3]: Access = 27052, Miss = 430, Miss_rate = 0.016, Pending_hits = 185, Reservation_fails = 110
L2_cache_bank[4]: Access = 25520, Miss = 434, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 142
L2_cache_bank[5]: Access = 25863, Miss = 433, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 108
L2_cache_bank[6]: Access = 26594, Miss = 434, Miss_rate = 0.016, Pending_hits = 180, Reservation_fails = 67
L2_cache_bank[7]: Access = 27478, Miss = 430, Miss_rate = 0.016, Pending_hits = 171, Reservation_fails = 101
L2_cache_bank[8]: Access = 31128, Miss = 436, Miss_rate = 0.014, Pending_hits = 196, Reservation_fails = 128
L2_cache_bank[9]: Access = 26463, Miss = 430, Miss_rate = 0.016, Pending_hits = 170, Reservation_fails = 81
L2_cache_bank[10]: Access = 30592, Miss = 433, Miss_rate = 0.014, Pending_hits = 174, Reservation_fails = 188
L2_cache_bank[11]: Access = 25073, Miss = 433, Miss_rate = 0.017, Pending_hits = 195, Reservation_fails = 363
L2_total_cache_accesses = 326813
L2_total_cache_misses = 5196
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 2218
L2_total_cache_reservation_fails = 2274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1769
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459931
icnt_total_pkts_simt_to_mem=868661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.4171
	minimum = 6
	maximum = 258
Network latency average = 13.1275
	minimum = 6
	maximum = 254
Slowest packet = 91023
Flit latency average = 13.4481
	minimum = 6
	maximum = 254
Slowest flit = 240043
Fragmentation average = 0.000910689
	minimum = 0
	maximum = 198
Injected packet rate average = 0.122448
	minimum = 0.0830844 (at node 11)
	maximum = 0.160212 (at node 23)
Accepted packet rate average = 0.122448
	minimum = 0.0830844 (at node 11)
	maximum = 0.160212 (at node 23)
Injected flit rate average = 0.237173
	minimum = 0.169783 (at node 26)
	maximum = 0.319257 (at node 8)
Accepted flit rate average= 0.237173
	minimum = 0.110826 (at node 11)
	maximum = 0.415018 (at node 23)
Injected packet length average = 1.93694
Accepted packet length average = 1.93694
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8888 (6 samples)
	minimum = 6 (6 samples)
	maximum = 206 (6 samples)
Network latency average = 14.3061 (6 samples)
	minimum = 6 (6 samples)
	maximum = 192.167 (6 samples)
Flit latency average = 13.058 (6 samples)
	minimum = 6 (6 samples)
	maximum = 188.833 (6 samples)
Fragmentation average = 0.00833527 (6 samples)
	minimum = 0 (6 samples)
	maximum = 109.667 (6 samples)
Injected packet rate average = 0.0562032 (6 samples)
	minimum = 0.0369519 (6 samples)
	maximum = 0.087176 (6 samples)
Accepted packet rate average = 0.0562032 (6 samples)
	minimum = 0.0369519 (6 samples)
	maximum = 0.087176 (6 samples)
Injected flit rate average = 0.135528 (6 samples)
	minimum = 0.0801083 (6 samples)
	maximum = 0.257632 (6 samples)
Accepted flit rate average = 0.135528 (6 samples)
	minimum = 0.0637803 (6 samples)
	maximum = 0.22108 (6 samples)
Injected packet size average = 2.4114 (6 samples)
Accepted packet size average = 2.4114 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 172376 (inst/sec)
gpgpu_simulation_rate = 1931 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,218211)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,218211)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,218211)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,218211)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,218211)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (897,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (912,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (930,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (932,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (935,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (937,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (946,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (960,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (970,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (972,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (972,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (974,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (978,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (978,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (981,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (982,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (988,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (990,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (991,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (992,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (998,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (999,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1001,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1009,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1018,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1018,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1024,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1025,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1037,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1042,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1046,218211), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1052,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1055,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1058,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1060,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1065,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1074,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1076,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1077,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1080,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1081,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1091,218211), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1094,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1106,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1110,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1112,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1113,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1113,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1128,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1129,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1138,218211), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1139,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1159,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1160,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1164,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1174,218211), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 2.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1175
gpu_sim_insn = 116864
gpu_ipc =      99.4587
gpu_tot_sim_cycle = 219386
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      89.3191
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43743
gpu_total_sim_rate=173410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385876
	L1I_total_cache_misses = 2462
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22939, Miss_rate = 0.510, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 46553, Miss = 23445, Miss_rate = 0.504, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44197, Miss = 22472, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45604, Miss = 23400, Miss_rate = 0.513, Pending_hits = 3542, Reservation_fails = 63936
	L1D_cache_core[8]: Access = 45792, Miss = 23440, Miss_rate = 0.512, Pending_hits = 3252, Reservation_fails = 70010
	L1D_cache_core[9]: Access = 45654, Miss = 23348, Miss_rate = 0.511, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36113, Miss = 17708, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324398
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909518
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253612
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2462
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1343279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33644
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1343279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842097	W0_Idle:119617	W0_Scoreboard:2984654	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 269152 {8:33644,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4575584 {136:33644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 219385 
mrq_lat_table:3270 	698 	1035 	513 	618 	450 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311140 	16265 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15843 	34018 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15982 	14631 	2893 	153 	0 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123189 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	418 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1682      1994     39068     40411    112088    114703      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      2618      1681     39425     41781    112279    115087      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1728      1138     39537     42130    113081    115441      2211      2241      1137      1225      1144      1235      1206      1290      4664      2157 
dram[3]:      1372      2140     39925     42453    113401    115735      2216      2242      1151      1186      1140      1181      1425      1206      5665      2157 
dram[4]:      1292      2136     40076     42977    113850    115990      3405      2249      1154      1201      1171      1169      1253      1197      6571      2150 
dram[5]:      2181      1991     40284     43212    114180    116461      2227      2253      1143      1196      1169      1168      1252      1147      7577      2158 
average row accesses per activate:
dram[0]: 23.750000 23.500000 34.000000 34.000000 31.500000 31.750000 24.666666 18.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 23.250000 24.000000 34.000000 34.000000 31.500000 32.000000 18.750000 22.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 23.000000 23.750000 34.000000 34.000000 31.500000 33.000000 24.666666 22.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 23.000000 31.333334 34.000000 33.333332 31.500000 32.500000 24.666666 22.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[4]: 23.000000 31.333334 34.000000 33.333332 31.500000 32.500000 24.666666 21.333334  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[5]: 30.666666 24.250000 34.000000 33.333332 31.500000 32.500000 23.666666 21.333334  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 6929/251 = 27.605577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        71        68        70        70        84        85        44        44         2         4        44        46        64        64        64        64 
dram[1]:        69        70        70        70        84        86        45        38         2         4        44        46        64        64        64        62 
dram[2]:        68        69        70        70        84        88        44        38         4         4        44        46        64        64        64        64 
dram[3]:        68        68        70        68        84        86        44        38         4         4        44        46        64        64        64        64 
dram[4]:        68        68        70        68        84        86        44        38         4         4        46        46        64        64        64        64 
dram[5]:        66        71        70        68        84        86        43        38         4         4        46        46        64        64        64        64 
total reads: 5299
bank skew: 88/2 = 44.00
chip skew: 888/880 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1100      1350      1232      1245       835       851       212       388     16793     21800    102179    103300      3095      2153      1155      1140
dram[1]:       1105      1302      1225      1240       854       840       291       173     23895     17460    102153    101447      3558      2205      1214      1150
dram[2]:       1253      1110      1227      1232       820       826       203       175     17072     23044    103821    100464      1977      2857      1194       905
dram[3]:       1397      1142      1255      1232       826       781       214       166     23649     17834    109303    109334      2407      3102      1482       988
dram[4]:       1175      1264      1236      1218       831       796       200       181     18617     21917    122121    103106      3364      2068      1142       908
dram[5]:       1151      1256      1224      1185       855       777       223       179     19953     22330    116395     93212      3389      2534      1031      1226
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167043 n_nop=164655 n_act=44 n_pre=28 n_req=1158 n_rd=1776 n_write=540 bw_util=0.02773
n_activity=9749 dram_eff=0.4751
bk0: 142a 166120i bk1: 136a 166013i bk2: 140a 165874i bk3: 140a 165928i bk4: 168a 165671i bk5: 170a 165561i bk6: 88a 166290i bk7: 88a 166264i bk8: 4a 167018i bk9: 8a 167009i bk10: 88a 166777i bk11: 92a 166699i bk12: 128a 166603i bk13: 128a 166622i bk14: 128a 166556i bk15: 128a 166503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0607987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167043 n_nop=164669 n_act=43 n_pre=27 n_req=1152 n_rd=1764 n_write=540 bw_util=0.02759
n_activity=9658 dram_eff=0.4771
bk0: 138a 166116i bk1: 140a 165941i bk2: 140a 165840i bk3: 140a 165887i bk4: 168a 165697i bk5: 172a 165527i bk6: 90a 166228i bk7: 76a 166306i bk8: 4a 167014i bk9: 8a 167007i bk10: 88a 166783i bk11: 92a 166668i bk12: 128a 166595i bk13: 128a 166650i bk14: 128a 166509i bk15: 124a 166557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0533575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167043 n_nop=164657 n_act=42 n_pre=26 n_req=1159 n_rd=1770 n_write=548 bw_util=0.02775
n_activity=9766 dram_eff=0.4747
bk0: 136a 166180i bk1: 138a 166086i bk2: 140a 165833i bk3: 140a 165820i bk4: 168a 165680i bk5: 176a 165434i bk6: 88a 166267i bk7: 76a 166318i bk8: 8a 167007i bk9: 8a 167008i bk10: 88a 166761i bk11: 92a 166722i bk12: 128a 166585i bk13: 128a 166675i bk14: 128a 166492i bk15: 128a 166374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0607389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167043 n_nop=164669 n_act=41 n_pre=25 n_req=1154 n_rd=1760 n_write=548 bw_util=0.02763
n_activity=9694 dram_eff=0.4762
bk0: 136a 166216i bk1: 136a 166164i bk2: 140a 165915i bk3: 136a 165844i bk4: 168a 165719i bk5: 172a 165543i bk6: 88a 166272i bk7: 76a 166278i bk8: 8a 166987i bk9: 8a 166997i bk10: 88a 166757i bk11: 92a 166663i bk12: 128a 166733i bk13: 128a 166594i bk14: 128a 166505i bk15: 128a 166359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.062439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167043 n_nop=164669 n_act=41 n_pre=25 n_req=1154 n_rd=1764 n_write=544 bw_util=0.02763
n_activity=9630 dram_eff=0.4793
bk0: 136a 166159i bk1: 136a 166089i bk2: 140a 165858i bk3: 136a 165882i bk4: 168a 165703i bk5: 172a 165528i bk6: 88a 166334i bk7: 76a 166295i bk8: 8a 167000i bk9: 8a 166989i bk10: 92a 166727i bk11: 92a 166631i bk12: 128a 166542i bk13: 128a 166542i bk14: 128a 166510i bk15: 128a 166378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0613734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167043 n_nop=164673 n_act=41 n_pre=25 n_req=1152 n_rd=1764 n_write=540 bw_util=0.02759
n_activity=9675 dram_eff=0.4763
bk0: 132a 166067i bk1: 142a 166028i bk2: 140a 165888i bk3: 136a 165883i bk4: 168a 165746i bk5: 172a 165537i bk6: 86a 166273i bk7: 76a 166239i bk8: 8a 166998i bk9: 8a 167007i bk10: 92a 166724i bk11: 92a 166680i bk12: 128a 166623i bk13: 128a 166630i bk14: 128a 166598i bk15: 128a 166396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0507175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26687, Miss = 443, Miss_rate = 0.017, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27878, Miss = 445, Miss_rate = 0.016, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26773, Miss = 442, Miss_rate = 0.017, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27154, Miss = 440, Miss_rate = 0.016, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 25602, Miss = 442, Miss_rate = 0.017, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 25963, Miss = 443, Miss_rate = 0.017, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26682, Miss = 442, Miss_rate = 0.017, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 27566, Miss = 438, Miss_rate = 0.016, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31212, Miss = 444, Miss_rate = 0.014, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26543, Miss = 438, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30670, Miss = 441, Miss_rate = 0.014, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25151, Miss = 441, Miss_rate = 0.018, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 327881
L2_total_cache_misses = 5299
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=463191
icnt_total_pkts_simt_to_mem=870609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.7884
	minimum = 6
	maximum = 204
Network latency average = 18.1119
	minimum = 6
	maximum = 204
Slowest packet = 654297
Flit latency average = 15.2755
	minimum = 6
	maximum = 204
Slowest flit = 1329831
Fragmentation average = 0.00514981
	minimum = 0
	maximum = 11
Injected packet rate average = 0.0673286
	minimum = 0.0459574 (at node 8)
	maximum = 0.0970213 (at node 16)
Accepted packet rate average = 0.0673286
	minimum = 0.0459574 (at node 8)
	maximum = 0.0970213 (at node 16)
Injected flit rate average = 0.164161
	minimum = 0.0825532 (at node 7)
	maximum = 0.338723 (at node 16)
Accepted flit rate average= 0.164161
	minimum = 0.118298 (at node 25)
	maximum = 0.202553 (at node 3)
Injected packet length average = 2.4382
Accepted packet length average = 2.4382
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0173 (7 samples)
	minimum = 6 (7 samples)
	maximum = 205.714 (7 samples)
Network latency average = 14.8498 (7 samples)
	minimum = 6 (7 samples)
	maximum = 193.857 (7 samples)
Flit latency average = 13.3748 (7 samples)
	minimum = 6 (7 samples)
	maximum = 191 (7 samples)
Fragmentation average = 0.00788021 (7 samples)
	minimum = 0 (7 samples)
	maximum = 95.5714 (7 samples)
Injected packet rate average = 0.0577925 (7 samples)
	minimum = 0.0382384 (7 samples)
	maximum = 0.0885825 (7 samples)
Accepted packet rate average = 0.0577925 (7 samples)
	minimum = 0.0382384 (7 samples)
	maximum = 0.0885825 (7 samples)
Injected flit rate average = 0.139619 (7 samples)
	minimum = 0.0804576 (7 samples)
	maximum = 0.269216 (7 samples)
Accepted flit rate average = 0.139619 (7 samples)
	minimum = 0.0715685 (7 samples)
	maximum = 0.218433 (7 samples)
Injected packet size average = 2.41586 (7 samples)
Accepted packet size average = 2.41586 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 173410 (inst/sec)
gpgpu_simulation_rate = 1941 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,219386)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,219386)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: cycles simulated: 220886  inst.: 19669436 (ipc=49.4) sim_rate=172538 (inst/sec) elapsed = 0:0:01:54 / Sun Jul 29 10:28:15 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1848,219386), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2207,219386), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 7.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2208
gpu_sim_insn = 94721
gpu_ipc =      42.8990
gpu_tot_sim_cycle = 221594
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      88.8566
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43838
gpu_total_sim_rate=172720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387618
	L1I_total_cache_misses = 2462
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22939, Miss_rate = 0.510, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 46553, Miss = 23445, Miss_rate = 0.504, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44197, Miss = 22472, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45892, Miss = 23496, Miss_rate = 0.512, Pending_hits = 3542, Reservation_fails = 64239
	L1D_cache_core[8]: Access = 45954, Miss = 23494, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 70156
	L1D_cache_core[9]: Access = 45654, Miss = 23348, Miss_rate = 0.511, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36113, Miss = 17708, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324548
	L1D_total_cache_miss_rate = 0.5069
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909967
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2462
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1344028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33744
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344028
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842531	W0_Idle:120586	W0_Scoreboard:2988071	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 269952 {8:33744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4589184 {136:33744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 221593 
mrq_lat_table:3353 	725 	1100 	528 	628 	450 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311253 	16302 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15952 	34059 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16005 	14656 	2911 	185 	2 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123239 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	420 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1682      1994     39068     40411    112088    114703      2258      2231      1130      1139      1144      1161      1225      1274      2694      8633 
dram[1]:      2618      1681     39425     41781    112279    115087      2263      2237      1129      1154      1140      1158      1214      1267      3671      2161 
dram[2]:      1728      1138     39537     42130    113081    115441      2211      2241      1137      1225      1144      1235      1206      1290      4664      2157 
dram[3]:      1372      2140     39925     42453    113401    115735      2216      2242      1151      1186      1140      1181      1425      1206      5665      2157 
dram[4]:      1292      2136     40076     42977    113850    115990      3405      2249      1154      1201      1171      1169      1253      1197      6571      2150 
dram[5]:      2181      1991     40284     43212    114180    116461      2227      2253      1143      1196      1169      1168      1252      1147      7577      2158 
average row accesses per activate:
dram[0]: 23.750000 23.500000 34.000000 34.000000 36.000000 35.750000 24.666666 18.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 23.250000 24.000000 34.000000 34.000000 36.000000 36.000000 18.750000 22.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 23.000000 23.750000 34.000000 34.000000 35.500000 37.000000 24.666666 22.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 23.000000 31.333334 34.000000 33.333332 35.500000 36.500000 24.666666 22.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[4]: 23.000000 31.333334 34.000000 33.333332 35.500000 37.000000 24.666666 21.333334  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 36.000000 36.000000 
dram[5]: 30.666666 24.250000 34.000000 33.333332 35.500000 37.000000 23.666666 21.333334  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 7129/251 = 28.402390
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        71        68        70        70        98        97        44        44         2         4        44        46        64        64        64        64 
dram[1]:        69        70        70        70        97        98        45        38         2         4        44        46        64        64        64        62 
dram[2]:        68        69        70        70        96       100        44        38         4         4        44        46        64        64        64        64 
dram[3]:        68        68        70        68        96        98        44        38         4         4        44        46        64        64        64        64 
dram[4]:        68        68        70        68        96        99        44        38         4         4        46        46        64        64        64        64 
dram[5]:        66        71        70        68        96       100        43        38         4         4        46        46        64        64        64        64 
total reads: 5449
bank skew: 100/2 = 50.00
chip skew: 914/904 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1100      1350      1232      1245       755       776       212       388     16793     21800    102179    103300      3095      2153      1155      1140
dram[1]:       1105      1302      1225      1240       769       766       291       173     23895     17460    102153    101447      3558      2205      1214      1150
dram[2]:       1253      1110      1227      1232       749       754       203       175     17072     23044    103821    100464      1977      2857      1194       905
dram[3]:       1397      1142      1255      1232       753       715       214       166     23649     17834    109303    109334      2407      3102      1482       988
dram[4]:       1175      1264      1236      1218       759       719       200       181     18617     21917    122121    103106      3364      2068      1142       908
dram[5]:       1151      1256      1224      1185       779       706       223       179     19953     22330    116395     93212      3389      2534      1031      1226
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168724 n_nop=166268 n_act=44 n_pre=28 n_req=1192 n_rd=1828 n_write=556 bw_util=0.02826
n_activity=10043 dram_eff=0.4748
bk0: 142a 167801i bk1: 136a 167694i bk2: 140a 167555i bk3: 140a 167609i bk4: 196a 167218i bk5: 194a 167123i bk6: 88a 167971i bk7: 88a 167945i bk8: 4a 168699i bk9: 8a 168690i bk10: 88a 168458i bk11: 92a 168380i bk12: 128a 168284i bk13: 128a 168303i bk14: 128a 168237i bk15: 128a 168184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0608094
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168724 n_nop=166282 n_act=43 n_pre=27 n_req=1186 n_rd=1814 n_write=558 bw_util=0.02812
n_activity=9964 dram_eff=0.4761
bk0: 138a 167797i bk1: 140a 167622i bk2: 140a 167521i bk3: 140a 167568i bk4: 194a 167234i bk5: 196a 167085i bk6: 90a 167909i bk7: 76a 167987i bk8: 4a 168695i bk9: 8a 168688i bk10: 88a 168464i bk11: 92a 168349i bk12: 128a 168276i bk13: 128a 168331i bk14: 128a 168190i bk15: 124a 168238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0532941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f81dd875900 :  mf: uid=1946927, sid07:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (221593), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168724 n_nop=166275 n_act=42 n_pre=26 n_req=1191 n_rd=1817 n_write=564 bw_util=0.02822
n_activity=10044 dram_eff=0.4741
bk0: 136a 167861i bk1: 138a 167767i bk2: 140a 167514i bk3: 140a 167501i bk4: 192a 167243i bk5: 199a 167006i bk6: 88a 167948i bk7: 76a 167999i bk8: 8a 168688i bk9: 8a 168689i bk10: 88a 168442i bk11: 92a 168403i bk12: 128a 168266i bk13: 128a 168356i bk14: 128a 168173i bk15: 128a 168055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0604004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168724 n_nop=166286 n_act=41 n_pre=25 n_req=1186 n_rd=1808 n_write=564 bw_util=0.02812
n_activity=9976 dram_eff=0.4755
bk0: 136a 167897i bk1: 136a 167845i bk2: 140a 167596i bk3: 136a 167525i bk4: 192a 167282i bk5: 196a 167084i bk6: 88a 167953i bk7: 76a 167959i bk8: 8a 168668i bk9: 8a 168678i bk10: 88a 168438i bk11: 92a 168344i bk12: 128a 168414i bk13: 128a 168275i bk14: 128a 168186i bk15: 128a 168040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0622555
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168724 n_nop=166282 n_act=41 n_pre=25 n_req=1188 n_rd=1814 n_write=562 bw_util=0.02816
n_activity=9936 dram_eff=0.4783
bk0: 136a 167840i bk1: 136a 167770i bk2: 140a 167539i bk3: 136a 167563i bk4: 192a 167266i bk5: 198a 167063i bk6: 88a 168015i bk7: 76a 167976i bk8: 8a 168681i bk9: 8a 168670i bk10: 92a 168408i bk11: 92a 168312i bk12: 128a 168223i bk13: 128a 168223i bk14: 128a 168191i bk15: 128a 168059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0613428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7f81dc313a20 :  mf: uid=1946926, sid07:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (221590), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168724 n_nop=166286 n_act=41 n_pre=25 n_req=1186 n_rd=1816 n_write=556 bw_util=0.02812
n_activity=9967 dram_eff=0.476
bk0: 132a 167748i bk1: 142a 167709i bk2: 140a 167569i bk3: 136a 167564i bk4: 192a 167315i bk5: 200a 167076i bk6: 86a 167954i bk7: 76a 167920i bk8: 8a 168679i bk9: 8a 168688i bk10: 92a 168405i bk11: 92a 168361i bk12: 128a 168304i bk13: 128a 168311i bk14: 128a 168279i bk15: 128a 168077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0505085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26701, Miss = 457, Miss_rate = 0.017, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27890, Miss = 457, Miss_rate = 0.016, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26786, Miss = 455, Miss_rate = 0.017, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27166, Miss = 452, Miss_rate = 0.017, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 25614, Miss = 454, Miss_rate = 0.018, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 25975, Miss = 455, Miss_rate = 0.018, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26694, Miss = 454, Miss_rate = 0.017, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 27578, Miss = 450, Miss_rate = 0.016, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31224, Miss = 456, Miss_rate = 0.015, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26556, Miss = 451, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30682, Miss = 453, Miss_rate = 0.015, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25165, Miss = 455, Miss_rate = 0.018, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 328031
L2_total_cache_misses = 5449
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=463741
icnt_total_pkts_simt_to_mem=870959
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.4
	minimum = 6
	maximum = 134
Network latency average = 18.9467
	minimum = 6
	maximum = 111
Slowest packet = 655861
Flit latency average = 20.9244
	minimum = 6
	maximum = 107
Slowest flit = 1334015
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00503221
	minimum = 0 (at node 0)
	maximum = 0.0434783 (at node 7)
Accepted packet rate average = 0.00503221
	minimum = 0 (at node 0)
	maximum = 0.0434783 (at node 7)
Injected flit rate average = 0.0150966
	minimum = 0 (at node 0)
	maximum = 0.101449 (at node 7)
Accepted flit rate average= 0.0150966
	minimum = 0 (at node 0)
	maximum = 0.15942 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1902 (8 samples)
	minimum = 6 (8 samples)
	maximum = 196.75 (8 samples)
Network latency average = 15.3619 (8 samples)
	minimum = 6 (8 samples)
	maximum = 183.5 (8 samples)
Flit latency average = 14.3185 (8 samples)
	minimum = 6 (8 samples)
	maximum = 180.5 (8 samples)
Fragmentation average = 0.00689518 (8 samples)
	minimum = 0 (8 samples)
	maximum = 83.625 (8 samples)
Injected packet rate average = 0.0511975 (8 samples)
	minimum = 0.0334586 (8 samples)
	maximum = 0.0829444 (8 samples)
Accepted packet rate average = 0.0511975 (8 samples)
	minimum = 0.0334586 (8 samples)
	maximum = 0.0829444 (8 samples)
Injected flit rate average = 0.124053 (8 samples)
	minimum = 0.0704004 (8 samples)
	maximum = 0.248246 (8 samples)
Accepted flit rate average = 0.124053 (8 samples)
	minimum = 0.0626225 (8 samples)
	maximum = 0.211056 (8 samples)
Injected packet size average = 2.42304 (8 samples)
Accepted packet size average = 2.42304 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 172720 (inst/sec)
gpgpu_simulation_rate = 1943 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,221594)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,221594)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,221594)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,221594)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,221594)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,221594)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,221594)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,57,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (112,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (114,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (116,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (116,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (117,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (117,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (120,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (120,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (122,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (124,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (124,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (124,221594), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (124,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (125,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (125,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (125,221594), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (126,221594), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (129,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (130,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (130,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (130,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (131,221594), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (134,221594), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (138,221594), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (139,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (139,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (141,221594), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 231094  inst.: 19777517 (ipc= 9.2) sim_rate=171978 (inst/sec) elapsed = 0:0:01:55 / Sun Jul 29 10:28:16 2018
GPGPU-Sim uArch: cycles simulated: 247094  inst.: 19782053 (ipc= 3.6) sim_rate=170534 (inst/sec) elapsed = 0:0:01:56 / Sun Jul 29 10:28:17 2018
GPGPU-Sim uArch: cycles simulated: 263594  inst.: 19786733 (ipc= 2.3) sim_rate=169117 (inst/sec) elapsed = 0:0:01:57 / Sun Jul 29 10:28:18 2018
GPGPU-Sim uArch: cycles simulated: 279594  inst.: 19791269 (ipc= 1.7) sim_rate=167722 (inst/sec) elapsed = 0:0:01:58 / Sun Jul 29 10:28:19 2018
GPGPU-Sim uArch: cycles simulated: 295594  inst.: 19795805 (ipc= 1.4) sim_rate=166351 (inst/sec) elapsed = 0:0:01:59 / Sun Jul 29 10:28:20 2018
GPGPU-Sim uArch: cycles simulated: 312094  inst.: 19800485 (ipc= 1.2) sim_rate=165004 (inst/sec) elapsed = 0:0:02:00 / Sun Jul 29 10:28:21 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 328094  inst.: 19805021 (ipc= 1.1) sim_rate=163677 (inst/sec) elapsed = 0:0:02:01 / Sun Jul 29 10:28:22 2018
GPGPU-Sim uArch: cycles simulated: 344094  inst.: 19809557 (ipc= 1.0) sim_rate=162373 (inst/sec) elapsed = 0:0:02:02 / Sun Jul 29 10:28:23 2018
GPGPU-Sim uArch: cycles simulated: 360594  inst.: 19814237 (ipc= 0.9) sim_rate=161091 (inst/sec) elapsed = 0:0:02:03 / Sun Jul 29 10:28:24 2018
GPGPU-Sim uArch: cycles simulated: 376094  inst.: 19818629 (ipc= 0.8) sim_rate=159827 (inst/sec) elapsed = 0:0:02:04 / Sun Jul 29 10:28:25 2018
GPGPU-Sim uArch: cycles simulated: 392094  inst.: 19823165 (ipc= 0.8) sim_rate=158585 (inst/sec) elapsed = 0:0:02:05 / Sun Jul 29 10:28:26 2018
GPGPU-Sim uArch: cycles simulated: 408094  inst.: 19827701 (ipc= 0.7) sim_rate=157362 (inst/sec) elapsed = 0:0:02:06 / Sun Jul 29 10:28:27 2018
GPGPU-Sim uArch: cycles simulated: 424094  inst.: 19832237 (ipc= 0.7) sim_rate=156159 (inst/sec) elapsed = 0:0:02:07 / Sun Jul 29 10:28:28 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (203492,221594), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 203493
gpu_sim_insn = 142456
gpu_ipc =       0.7001
gpu_tot_sim_cycle = 425087
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      46.6553
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43838
gpu_total_sim_rate=156161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393141
	L1I_total_cache_misses = 2462
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22939, Miss_rate = 0.510, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 46553, Miss = 23445, Miss_rate = 0.504, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44197, Miss = 22472, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45892, Miss = 23496, Miss_rate = 0.512, Pending_hits = 3542, Reservation_fails = 64239
	L1D_cache_core[8]: Access = 45954, Miss = 23494, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 70156
	L1D_cache_core[9]: Access = 48155, Miss = 25073, Miss_rate = 0.521, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36113, Miss = 17708, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326273
	L1D_total_cache_miss_rate = 0.5076
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909967
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2462
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5217, 5217, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1344128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34670
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842603	W0_Idle:329303	W0_Scoreboard:3179944	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277360 {8:34670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4715120 {136:34670,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 425086 
mrq_lat_table:4096 	929 	1113 	580 	632 	452 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	312979 	16302 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17678 	34059 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16916 	14671 	2911 	185 	2 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123397 	642 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	827 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53112     53080     48784     53870    112088    114703     49504     54590     53840     42897     37097     38615     53087     49511     53851     53828 
dram[1]:     49508     54621     53841     48794    112279    115087     49529     49490     48800     49508     48770     49499     53084     53854     48761     53864 
dram[2]:     53821     48783     53086     49508    113081    115441     53110     49504     47991     48002     37837     53111     48755     54597     54606     53076 
dram[3]:     53082     49509     53896     53839    113401    115735     48775     54633     48736     48015     53830     48771     53081     53084     53863     48761 
dram[4]:     48774     54595     48785     53083    113850    115990     49507     53812     53830     48744     48754     48752     53859     49511     53860     53830 
dram[5]:     49508     53848     53836     53121    114180    116461     53098     49492     49487     48736     37058     53832     48769     53840     48761     53087 
average row accesses per activate:
dram[0]: 13.000000 13.000000 15.857142 15.857142 19.500000 17.222221 10.625000  9.222222  2.333333  1.888889  5.181818  6.100000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.750000 13.250000 16.000000 15.714286 17.222221 13.083333  7.416667  9.500000  1.625000  2.142857  5.700000  9.333333 12.166667 12.166667 13.500000 13.000000 
dram[2]: 12.625000 13.000000 16.000000 15.714286 15.400000 16.100000  9.666667 10.714286  2.000000  2.250000  5.181818  5.900000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 14.857142 15.857142 15.571428 16.888889 17.555555 10.500000  9.500000  2.666667  2.250000  5.600000  6.444445 12.333333 12.166667 13.333333 13.500000 
dram[4]: 12.500000 14.714286 16.000000 15.714286 17.000000 16.100000 12.000000  9.375000  2.333333  1.888889  5.454545  5.800000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 14.571428 13.125000 15.857142 15.571428 17.000000 17.888889 10.375000  8.222222  2.000000  2.571429  5.083333  6.444445 12.000000 12.166667 13.166667 13.666667 
average row locality = 8147/744 = 10.950269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        78        79        79       110       109        53        55        12        13        53        55        74        74        72        72 
dram[1]:        78        80        80        78       108       109        57        48        11        12        53        56        73        73        73        72 
dram[2]:        77        78        80        78       107       112        56        47        13        14        52        56        74        73        74        73 
dram[3]:        78        78        79        77       106       110        54        48        14        14        53        54        74        73        72        73 
dram[4]:        76        77        80        78       107       111        54        49        12        13        56        55        73        73        74        74 
dram[5]:        76        79        79        77       107       112        55        47        13        14        56        56        72        73        73        74 
total reads: 6375
bank skew: 112/11 = 10.18
chip skew: 1068/1057 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        28         2         4         4         6         0         0         8         6 
dram[1]:        24        26        32        32        47        48        32        28         2         3         4         0         0         0         8         6 
dram[2]:        24        26        32        32        47        49        31        28         3         4         5         3         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         2         4         3         4         0         0         8         8 
dram[4]:        24        26        32        32        46        50        30        26         2         4         4         3         0         0         8         8 
dram[5]:        26        26        32        32        46        49        28        27         3         4         5         2         0         0         6         8 
total reads: 1772
min_bank_accesses = 0!
chip skew: 300/292 = 1.03
average mf latency per bank:
dram[0]:       1023      1241      1150      1161       713       732       207       365      2551      5243     78909     77931      2705      1891      1061      1045
dram[1]:       1027      1200      1135      1166       730       718       274       178      3828      4770     78889     83370      3145      1959      1103      1030
dram[2]:       1161      1032      1137      1158      1433       709       202       179      4388      5241     80172     78364      1738      2531      1074       828
dram[3]:       1281      1053      1170      1148       718       676       215       172      6045      4081     85915     86742      2111      2746      1355       903
dram[4]:       1098      1172      1145      1127       720       677       202       185      5441      5270     93662     81807      2976      1839      1029       823
dram[5]:       1059      1177      1142      1105       738       665       222       181      5108      5080     87808     73964      3037      2249       938      1103
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=323669 n_nop=320707 n_act=125 n_pre=109 n_req=1364 n_rd=2136 n_write=592 bw_util=0.01686
n_activity=11982 dram_eff=0.4553
bk0: 160a 322675i bk1: 156a 322568i bk2: 158a 322419i bk3: 158a 322480i bk4: 220a 322091i bk5: 218a 321990i bk6: 106a 322817i bk7: 110a 322809i bk8: 24a 323556i bk9: 26a 323525i bk10: 106a 323255i bk11: 110a 323143i bk12: 148a 323144i bk13: 148a 323166i bk14: 144a 323109i bk15: 144a 323061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0320389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=323669 n_nop=320727 n_act=126 n_pre=110 n_req=1353 n_rd=2122 n_write=584 bw_util=0.01672
n_activity=11856 dram_eff=0.4565
bk0: 156a 322674i bk1: 160a 322486i bk2: 160a 322394i bk3: 156a 322455i bk4: 216a 322106i bk5: 218a 321929i bk6: 114a 322726i bk7: 96a 322849i bk8: 22a 323529i bk9: 24a 323536i bk10: 106a 323269i bk11: 112a 323213i bk12: 146a 323145i bk13: 146a 323206i bk14: 146a 323066i bk15: 144a 323113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.028214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=323669 n_nop=320703 n_act=127 n_pre=111 n_req=1364 n_rd=2128 n_write=600 bw_util=0.01686
n_activity=12018 dram_eff=0.454
bk0: 154a 322735i bk1: 156a 322645i bk2: 160a 322388i bk3: 156a 322392i bk4: 214a 322108i bk5: 224a 321863i bk6: 112a 322784i bk7: 94a 322876i bk8: 26a 323538i bk9: 28a 323514i bk10: 104a 323212i bk11: 112a 323202i bk12: 148a 323119i bk13: 146a 323221i bk14: 148a 323032i bk15: 146a 322927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0317238
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=323669 n_nop=320741 n_act=120 n_pre=104 n_req=1352 n_rd=2114 n_write=590 bw_util=0.01671
n_activity=11826 dram_eff=0.4573
bk0: 156a 322758i bk1: 156a 322719i bk2: 158a 322472i bk3: 154a 322401i bk4: 212a 322144i bk5: 220a 321941i bk6: 108a 322807i bk7: 96a 322824i bk8: 28a 323527i bk9: 28a 323514i bk10: 106a 323257i bk11: 108a 323147i bk12: 148a 323283i bk13: 146a 323150i bk14: 144a 323065i bk15: 146a 322908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0328453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=323669 n_nop=320725 n_act=123 n_pre=107 n_req=1357 n_rd=2124 n_write=590 bw_util=0.01677
n_activity=11852 dram_eff=0.458
bk0: 152a 322720i bk1: 154a 322645i bk2: 160a 322407i bk3: 156a 322438i bk4: 214a 322135i bk5: 222a 321907i bk6: 108a 322887i bk7: 98a 322839i bk8: 24a 323536i bk9: 26a 323497i bk10: 112a 323198i bk11: 110a 323123i bk12: 146a 323085i bk13: 146a 323099i bk14: 148a 323062i bk15: 148a 322930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.032249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=323669 n_nop=320723 n_act=124 n_pre=108 n_req=1357 n_rd=2126 n_write=588 bw_util=0.01677
n_activity=11899 dram_eff=0.4562
bk0: 152a 322620i bk1: 158a 322591i bk2: 158a 322442i bk3: 154a 322446i bk4: 214a 322179i bk5: 224a 321941i bk6: 110a 322813i bk7: 94a 322785i bk8: 26a 323522i bk9: 28a 323513i bk10: 112a 323184i bk11: 112a 323179i bk12: 144a 323171i bk13: 146a 323178i bk14: 146a 323151i bk15: 148a 322949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0266198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26777, Miss = 533, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27968, Miss = 535, Miss_rate = 0.019, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26864, Miss = 533, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27242, Miss = 528, Miss_rate = 0.019, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 26493, Miss = 533, Miss_rate = 0.020, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 26051, Miss = 531, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26770, Miss = 530, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 27655, Miss = 527, Miss_rate = 0.019, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31300, Miss = 532, Miss_rate = 0.017, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26635, Miss = 530, Miss_rate = 0.020, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30760, Miss = 531, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25242, Miss = 532, Miss_rate = 0.021, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 329757
L2_total_cache_misses = 6375
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469171
icnt_total_pkts_simt_to_mem=873485
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.37659
	minimum = 6
	maximum = 16
Network latency average = 7.3763
	minimum = 6
	maximum = 16
Slowest packet = 656182
Flit latency average = 6.09238
	minimum = 6
	maximum = 12
Slowest flit = 1334975
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000628286
	minimum = 0 (at node 0)
	maximum = 0.00848186 (at node 9)
Accepted packet rate average = 0.000628286
	minimum = 0 (at node 0)
	maximum = 0.00848186 (at node 9)
Injected flit rate average = 0.00144804
	minimum = 0 (at node 0)
	maximum = 0.0124132 (at node 9)
Accepted flit rate average= 0.00144804
	minimum = 0 (at node 0)
	maximum = 0.026684 (at node 9)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7664 (9 samples)
	minimum = 6 (9 samples)
	maximum = 176.667 (9 samples)
Network latency average = 14.4746 (9 samples)
	minimum = 6 (9 samples)
	maximum = 164.889 (9 samples)
Flit latency average = 13.4045 (9 samples)
	minimum = 6 (9 samples)
	maximum = 161.778 (9 samples)
Fragmentation average = 0.00612905 (9 samples)
	minimum = 0 (9 samples)
	maximum = 74.3333 (9 samples)
Injected packet rate average = 0.0455787 (9 samples)
	minimum = 0.029741 (9 samples)
	maximum = 0.0746708 (9 samples)
Accepted packet rate average = 0.0455787 (9 samples)
	minimum = 0.029741 (9 samples)
	maximum = 0.0746708 (9 samples)
Injected flit rate average = 0.110431 (9 samples)
	minimum = 0.0625781 (9 samples)
	maximum = 0.222042 (9 samples)
Accepted flit rate average = 0.110431 (9 samples)
	minimum = 0.0556644 (9 samples)
	maximum = 0.190571 (9 samples)
Injected packet size average = 2.42286 (9 samples)
Accepted packet size average = 2.42286 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 156161 (inst/sec)
gpgpu_simulation_rate = 3347 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,425087)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,425087)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,425087)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,425087)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,425087)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,425087)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,425087)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,53,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (109,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (112,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (122,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (122,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (124,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (124,425087), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (125,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (125,425087), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (126,425087), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (127,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (128,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (129,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (129,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (133,425087), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (134,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (136,425087), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (138,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (141,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (144,425087), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (145,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (551,425087), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 12.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 552
gpu_sim_insn = 84776
gpu_ipc =     153.5797
gpu_tot_sim_cycle = 425639
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      46.7939
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43838
gpu_total_sim_rate=156829

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394659
	L1I_total_cache_misses = 2462
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44962, Miss = 22939, Miss_rate = 0.510, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 46553, Miss = 23445, Miss_rate = 0.504, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44197, Miss = 22472, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45892, Miss = 23496, Miss_rate = 0.512, Pending_hits = 3542, Reservation_fails = 64239
	L1D_cache_core[8]: Access = 45954, Miss = 23494, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 70156
	L1D_cache_core[9]: Access = 48155, Miss = 25073, Miss_rate = 0.521, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36116, Miss = 17710, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326275
	L1D_total_cache_miss_rate = 0.5076
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909967
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2462
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1344128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34672
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842668	W0_Idle:330289	W0_Scoreboard:3180897	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277376 {8:34672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4715392 {136:34672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 425638 
mrq_lat_table:4097 	929 	1113 	580 	632 	452 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	312982 	16302 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17681 	34059 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16918 	14671 	2911 	185 	2 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123397 	643 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	829 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53112     53080     48784     53870    112088    114703     49504     54590     53840     42897     37097     38615     53087     49511     53851     53828 
dram[1]:     49508     54621     53841     48794    112279    115087     49529     49490     48800     49508     48770     49499     53084     53854     48761     53864 
dram[2]:     53821     48783     53086     49508    113081    115441     53110     49504     47991     48002     37837     53111     48755     54597     54606     53076 
dram[3]:     53082     49509     53896     53839    113401    115735     48775     54633     48736     48015     53830     48771     53081     53084     53863     48761 
dram[4]:     48774     54595     48785     53083    113850    115990     49507     53812     53830     48744     48754     48752     53859     49511     53860     53830 
dram[5]:     49508     53848     53836     53121    114180    116461     53098     49492     49487     48736     37058     53832     48769     53840     48761     53087 
average row accesses per activate:
dram[0]: 13.000000 13.000000 15.857142 15.857142 19.500000 17.222221 10.625000  9.222222  2.333333  1.888889  5.181818  6.100000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.750000 13.250000 16.000000 15.714286 17.222221 13.083333  7.416667  9.500000  1.625000  2.142857  5.700000  9.333333 12.166667 12.166667 13.500000 13.000000 
dram[2]: 12.625000 13.000000 16.000000 15.714286 15.400000 16.100000  9.666667 10.714286  2.000000  2.250000  5.181818  5.900000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 14.857142 15.857142 15.571428 16.888889 17.555555 10.500000  9.625000  2.666667  2.250000  5.600000  6.444445 12.333333 12.166667 13.333333 13.500000 
dram[4]: 12.500000 14.714286 16.000000 15.714286 17.000000 16.100000 12.000000  9.375000  2.333333  1.888889  5.454545  5.800000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 14.571428 13.125000 15.857142 15.571428 17.000000 17.888889 10.375000  8.222222  2.000000  2.571429  5.083333  6.444445 12.000000 12.166667 13.166667 13.666667 
average row locality = 8148/744 = 10.951612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        78        79        79       110       109        53        55        12        13        53        55        74        74        72        72 
dram[1]:        78        80        80        78       108       109        57        48        11        12        53        56        73        73        73        72 
dram[2]:        77        78        80        78       107       112        56        47        13        14        52        56        74        73        74        73 
dram[3]:        78        78        79        77       106       110        54        49        14        14        53        54        74        73        72        73 
dram[4]:        76        77        80        78       107       111        54        49        12        13        56        55        73        73        74        74 
dram[5]:        76        79        79        77       107       112        55        47        13        14        56        56        72        73        73        74 
total reads: 6376
bank skew: 112/11 = 10.18
chip skew: 1068/1058 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        28         2         4         4         6         0         0         8         6 
dram[1]:        24        26        32        32        47        48        32        28         2         3         4         0         0         0         8         6 
dram[2]:        24        26        32        32        47        49        31        28         3         4         5         3         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         2         4         3         4         0         0         8         8 
dram[4]:        24        26        32        32        46        50        30        26         2         4         4         3         0         0         8         8 
dram[5]:        26        26        32        32        46        49        28        27         3         4         5         2         0         0         6         8 
total reads: 1772
min_bank_accesses = 0!
chip skew: 300/292 = 1.03
average mf latency per bank:
dram[0]:       1023      1241      1150      1161       713       732       207       365      2551      5243     78909     77931      2705      1891      1061      1045
dram[1]:       1027      1200      1135      1166       730       718       274       178      3828      4770     78889     83370      3145      1959      1103      1030
dram[2]:       1161      1032      1137      1158      1435       709       202       179      4388      5241     80172     78364      1738      2531      1074       828
dram[3]:       1281      1053      1170      1148       718       676       215       173      6045      4081     85915     86742      2111      2746      1355       903
dram[4]:       1098      1172      1145      1127       720       677       202       185      5441      5270     93662     81807      2976      1839      1029       823
dram[5]:       1059      1177      1142      1105       738       665       222       181      5108      5080     87808     73964      3037      2249       938      1103
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324089 n_nop=321127 n_act=125 n_pre=109 n_req=1364 n_rd=2136 n_write=592 bw_util=0.01683
n_activity=11982 dram_eff=0.4553
bk0: 160a 323095i bk1: 156a 322988i bk2: 158a 322839i bk3: 158a 322900i bk4: 220a 322511i bk5: 218a 322410i bk6: 106a 323237i bk7: 110a 323229i bk8: 24a 323976i bk9: 26a 323945i bk10: 106a 323675i bk11: 110a 323563i bk12: 148a 323564i bk13: 148a 323586i bk14: 144a 323529i bk15: 144a 323481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0319974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324089 n_nop=321147 n_act=126 n_pre=110 n_req=1353 n_rd=2122 n_write=584 bw_util=0.0167
n_activity=11856 dram_eff=0.4565
bk0: 156a 323094i bk1: 160a 322906i bk2: 160a 322814i bk3: 156a 322875i bk4: 216a 322526i bk5: 218a 322349i bk6: 114a 323146i bk7: 96a 323269i bk8: 22a 323949i bk9: 24a 323956i bk10: 106a 323689i bk11: 112a 323633i bk12: 146a 323565i bk13: 146a 323626i bk14: 146a 323486i bk15: 144a 323533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0281774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324089 n_nop=321123 n_act=127 n_pre=111 n_req=1364 n_rd=2128 n_write=600 bw_util=0.01683
n_activity=12018 dram_eff=0.454
bk0: 154a 323155i bk1: 156a 323065i bk2: 160a 322808i bk3: 156a 322812i bk4: 214a 322528i bk5: 224a 322283i bk6: 112a 323204i bk7: 94a 323296i bk8: 26a 323958i bk9: 28a 323934i bk10: 104a 323632i bk11: 112a 323622i bk12: 148a 323539i bk13: 146a 323641i bk14: 148a 323452i bk15: 146a 323347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0316827
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324089 n_nop=321159 n_act=120 n_pre=104 n_req=1353 n_rd=2116 n_write=590 bw_util=0.0167
n_activity=11834 dram_eff=0.4573
bk0: 156a 323178i bk1: 156a 323139i bk2: 158a 322892i bk3: 154a 322821i bk4: 212a 322564i bk5: 220a 322361i bk6: 108a 323227i bk7: 98a 323240i bk8: 28a 323947i bk9: 28a 323934i bk10: 106a 323677i bk11: 108a 323567i bk12: 148a 323703i bk13: 146a 323570i bk14: 144a 323485i bk15: 146a 323328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0328027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324089 n_nop=321145 n_act=123 n_pre=107 n_req=1357 n_rd=2124 n_write=590 bw_util=0.01675
n_activity=11852 dram_eff=0.458
bk0: 152a 323140i bk1: 154a 323065i bk2: 160a 322827i bk3: 156a 322858i bk4: 214a 322555i bk5: 222a 322327i bk6: 108a 323307i bk7: 98a 323259i bk8: 24a 323956i bk9: 26a 323917i bk10: 112a 323618i bk11: 110a 323543i bk12: 146a 323505i bk13: 146a 323519i bk14: 148a 323482i bk15: 148a 323350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0322072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324089 n_nop=321143 n_act=124 n_pre=108 n_req=1357 n_rd=2126 n_write=588 bw_util=0.01675
n_activity=11899 dram_eff=0.4562
bk0: 152a 323040i bk1: 158a 323011i bk2: 158a 322862i bk3: 154a 322866i bk4: 214a 322599i bk5: 224a 322361i bk6: 110a 323233i bk7: 94a 323205i bk8: 26a 323942i bk9: 28a 323933i bk10: 112a 323604i bk11: 112a 323599i bk12: 144a 323591i bk13: 146a 323598i bk14: 146a 323571i bk15: 148a 323369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0265853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26777, Miss = 533, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27968, Miss = 535, Miss_rate = 0.019, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26864, Miss = 533, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27242, Miss = 528, Miss_rate = 0.019, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 26495, Miss = 533, Miss_rate = 0.020, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 26051, Miss = 531, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26770, Miss = 530, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 27656, Miss = 528, Miss_rate = 0.019, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31300, Miss = 532, Miss_rate = 0.017, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26635, Miss = 530, Miss_rate = 0.020, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30760, Miss = 531, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25242, Miss = 532, Miss_rate = 0.021, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 329760
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469182
icnt_total_pkts_simt_to_mem=873489
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659516
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1342656
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000402576
	minimum = 0 (at node 0)
	maximum = 0.00543478 (at node 12)
Accepted packet rate average = 0.000402576
	minimum = 0 (at node 0)
	maximum = 0.00543478 (at node 12)
Injected flit rate average = 0.00100644
	minimum = 0 (at node 0)
	maximum = 0.0108696 (at node 19)
Accepted flit rate average= 0.00100644
	minimum = 0 (at node 0)
	maximum = 0.0199275 (at node 12)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6398 (10 samples)
	minimum = 6 (10 samples)
	maximum = 160 (10 samples)
Network latency average = 13.7772 (10 samples)
	minimum = 6 (10 samples)
	maximum = 149.4 (10 samples)
Flit latency average = 12.6641 (10 samples)
	minimum = 6 (10 samples)
	maximum = 146.2 (10 samples)
Fragmentation average = 0.00551614 (10 samples)
	minimum = 0 (10 samples)
	maximum = 66.9 (10 samples)
Injected packet rate average = 0.0410611 (10 samples)
	minimum = 0.0267669 (10 samples)
	maximum = 0.0677472 (10 samples)
Accepted packet rate average = 0.0410611 (10 samples)
	minimum = 0.0267669 (10 samples)
	maximum = 0.0677472 (10 samples)
Injected flit rate average = 0.0994882 (10 samples)
	minimum = 0.0563203 (10 samples)
	maximum = 0.200925 (10 samples)
Accepted flit rate average = 0.0994882 (10 samples)
	minimum = 0.050098 (10 samples)
	maximum = 0.173506 (10 samples)
Injected packet size average = 2.42293 (10 samples)
Accepted packet size average = 2.42293 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 156829 (inst/sec)
gpgpu_simulation_rate = 3351 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,425639)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1097,425639), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 0.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1098
gpu_sim_insn = 13620
gpu_ipc =      12.4044
gpu_tot_sim_cycle = 426737
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      46.7054
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43838
gpu_total_sim_rate=156936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394931
	L1I_total_cache_misses = 2494
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22971, Miss_rate = 0.511, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 46553, Miss = 23445, Miss_rate = 0.504, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44197, Miss = 22472, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45892, Miss = 23496, Miss_rate = 0.512, Pending_hits = 3542, Reservation_fails = 64239
	L1D_cache_core[8]: Access = 45954, Miss = 23494, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 70156
	L1D_cache_core[9]: Access = 48155, Miss = 25073, Miss_rate = 0.521, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36116, Miss = 17710, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326307
	L1D_total_cache_miss_rate = 0.5077
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909967
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5267, 5267, 5267, 5267, 5267, 5267, 5267, 5267, 643, 643, 371, 371, 371, 371, 371, 371, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1344128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34688
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842670	W0_Idle:331510	W0_Scoreboard:3181434	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277504 {8:34688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4717568 {136:34688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 426736 
mrq_lat_table:4127 	934 	1125 	585 	635 	452 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313010 	16306 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17712 	34062 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16922 	14675 	2919 	185 	2 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123397 	659 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	831 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53112     53080     48784     53870    112088    114703     49504     54590     53840     42897     37097     38615     53087     49511     53851     53828 
dram[1]:     49508     54621     53841     48794    112279    115087     49529     49490     48800     49508     48770     49499     53084     53854     48761     53864 
dram[2]:     53821     48783     53086     49508    113081    115441     53110     49504     47991     48002     37837     53111     48755     54597     54606     53076 
dram[3]:     53082     49509     53896     53839    113401    115735     48775     54633     48736     48015     53830     48771     53081     53084     53863     48761 
dram[4]:     48774     54595     48785     53083    113850    115990     49507     53812     53830     48744     48754     48752     53859     49511     53860     53830 
dram[5]:     49508     53848     53836     53121    114180    116461     53098     49492     49487     48736     37058     53832     48769     53840     48761     53087 
average row accesses per activate:
dram[0]: 13.000000 13.000000 15.857142 15.857142 19.500000 17.222221  9.888889  9.888889  2.333333  1.888889  4.833333  6.100000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.750000 13.250000 16.000000 15.714286 17.222221 13.083333  7.583333 10.250000  1.625000  2.142857  5.272727  8.142858 12.166667 12.166667 13.500000 13.000000 
dram[2]: 12.625000 13.000000 16.000000 15.714286 15.400000 16.100000  9.888889 10.125000  2.000000  2.250000  5.181818  6.000000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 11.555555 14.857142 15.857142 15.571428 16.888889 17.555555 10.750000 10.125000  2.666667  2.250000  5.600000  6.444445 12.333333 12.166667 13.333333 13.500000 
dram[4]: 12.500000 14.714286 16.000000 15.714286 17.000000 16.100000 10.750000  9.875000  2.333333  1.888889  5.545455  5.800000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 14.571428 13.125000 15.857142 15.571428 17.000000 17.888889 11.125000  7.800000  2.000000  2.571429  5.083333  6.444445 12.000000 12.166667 13.166667 13.666667 
average row locality = 8203/752 = 10.908245
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        78        79        79       110       109        55        59        12        13        53        55        74        74        72        72 
dram[1]:        78        80        80        78       108       109        59        52        11        12        53        56        73        73        73        72 
dram[2]:        77        78        80        78       107       112        58        51        13        14        52        56        74        73        74        73 
dram[3]:        80        78        79        77       106       110        56        51        14        14        53        54        74        73        72        73 
dram[4]:        76        77        80        78       107       111        56        51        12        13        56        55        73        73        74        74 
dram[5]:        76        79        79        77       107       112        59        49        13        14        56        56        72        73        73        74 
total reads: 6410
bank skew: 112/11 = 10.18
chip skew: 1074/1064 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        34        30         2         4         5         6         0         0         8         6 
dram[1]:        24        26        32        32        47        48        32        30         2         3         5         1         0         0         8         6 
dram[2]:        24        26        32        32        47        49        31        30         3         4         5         4         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         4         3         4         0         0         8         8 
dram[4]:        24        26        32        32        46        50        30        28         2         4         5         3         0         0         8         8 
dram[5]:        26        26        32        32        46        49        30        29         3         4         5         2         0         0         6         8 
total reads: 1793
min_bank_accesses = 0!
chip skew: 303/296 = 1.02
average mf latency per bank:
dram[0]:       1023      1241      1150      1161       713       732       202       350      2551      5243     77548     77931      2705      1891      1061      1045
dram[1]:       1027      1200      1135      1166       730       718       273       177      3828      4770     77529     81907      3145      1959      1103      1030
dram[2]:       1161      1032      1137      1158      1435       709       203       177      4388      5241     80172     77058      1738      2531      1074       828
dram[3]:       1257      1053      1170      1148       718       676       215       169      6045      4081     85915     86742      2111      2746      1355       903
dram[4]:       1098      1172      1145      1127       720       677       203       181      5441      5270     92126     81807      2976      1839      1029       823
dram[5]:       1059      1177      1142      1105       738       665       217       177      5108      5080     87808     73964      3037      2249       938      1103
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324925 n_nop=321937 n_act=127 n_pre=111 n_req=1375 n_rd=2148 n_write=602 bw_util=0.01693
n_activity=12081 dram_eff=0.4553
bk0: 160a 323932i bk1: 156a 323825i bk2: 158a 323676i bk3: 158a 323737i bk4: 220a 323348i bk5: 218a 323247i bk6: 110a 324019i bk7: 118a 324000i bk8: 24a 324812i bk9: 26a 324781i bk10: 106a 324500i bk11: 110a 324396i bk12: 148a 324398i bk13: 148a 324420i bk14: 144a 324365i bk15: 144a 324317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0319951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324925 n_nop=321959 n_act=128 n_pre=112 n_req=1363 n_rd=2134 n_write=592 bw_util=0.01678
n_activity=11947 dram_eff=0.4563
bk0: 156a 323929i bk1: 160a 323741i bk2: 160a 323650i bk3: 156a 323711i bk4: 216a 323362i bk5: 218a 323185i bk6: 118a 323964i bk7: 104a 324047i bk8: 22a 324786i bk9: 24a 324793i bk10: 106a 324515i bk11: 112a 324461i bk12: 146a 324399i bk13: 146a 324461i bk14: 146a 324321i bk15: 144a 324368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0281511
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324925 n_nop=321939 n_act=128 n_pre=112 n_req=1373 n_rd=2140 n_write=606 bw_util=0.0169
n_activity=12102 dram_eff=0.4538
bk0: 154a 323991i bk1: 156a 323902i bk2: 160a 323645i bk3: 156a 323649i bk4: 214a 323365i bk5: 224a 323120i bk6: 116a 324033i bk7: 102a 324076i bk8: 26a 324793i bk9: 28a 324769i bk10: 104a 324467i bk11: 112a 324452i bk12: 148a 324374i bk13: 146a 324476i bk14: 148a 324287i bk15: 146a 324183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0316504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324925 n_nop=321977 n_act=121 n_pre=105 n_req=1361 n_rd=2128 n_write=594 bw_util=0.01675
n_activity=11917 dram_eff=0.4568
bk0: 160a 323999i bk1: 156a 323974i bk2: 158a 323727i bk3: 154a 323656i bk4: 212a 323399i bk5: 220a 323196i bk6: 112a 324054i bk7: 102a 324039i bk8: 28a 324783i bk9: 28a 324770i bk10: 106a 324514i bk11: 108a 324404i bk12: 148a 324540i bk13: 146a 324407i bk14: 144a 324322i bk15: 146a 324165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0327368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324925 n_nop=321965 n_act=124 n_pre=108 n_req=1364 n_rd=2132 n_write=596 bw_util=0.01679
n_activity=11925 dram_eff=0.4575
bk0: 152a 323976i bk1: 154a 323901i bk2: 160a 323663i bk3: 156a 323694i bk4: 214a 323392i bk5: 222a 323164i bk6: 112a 324118i bk7: 102a 324057i bk8: 24a 324791i bk9: 26a 324752i bk10: 112a 324450i bk11: 110a 324379i bk12: 146a 324341i bk13: 146a 324355i bk14: 148a 324318i bk15: 148a 324186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.032192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8024b780, atomic=0 1 entries : 0x7f81dd5852c0 :  mf: uid=1957447, sid00:w13, part=5, addr=0x8024b780, load , size=128, unknown  status = IN_PARTITION_DRAM (426736), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=324925 n_nop=321958 n_act=125 n_pre=109 n_req=1367 n_rd=2137 n_write=596 bw_util=0.01682
n_activity=11999 dram_eff=0.4555
bk0: 152a 323876i bk1: 158a 323848i bk2: 158a 323699i bk3: 154a 323703i bk4: 214a 323436i bk5: 224a 323198i bk6: 118a 324026i bk7: 97a 324001i bk8: 26a 324777i bk9: 28a 324768i bk10: 112a 324439i bk11: 112a 324434i bk12: 144a 324426i bk13: 146a 324433i bk14: 146a 324406i bk15: 148a 324205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0266338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26779, Miss = 535, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27972, Miss = 539, Miss_rate = 0.019, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26866, Miss = 535, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27246, Miss = 532, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 26497, Miss = 535, Miss_rate = 0.020, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 26055, Miss = 535, Miss_rate = 0.021, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26774, Miss = 534, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 27658, Miss = 530, Miss_rate = 0.019, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31302, Miss = 534, Miss_rate = 0.017, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26637, Miss = 532, Miss_rate = 0.020, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30764, Miss = 535, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25244, Miss = 534, Miss_rate = 0.021, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 329794
L2_total_cache_misses = 6410
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469288
icnt_total_pkts_simt_to_mem=873587
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.9412
	minimum = 6
	maximum = 55
Network latency average = 12.8676
	minimum = 6
	maximum = 55
Slowest packet = 659554
Flit latency average = 13.1225
	minimum = 6
	maximum = 51
Slowest flit = 1342769
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229373
	minimum = 0 (at node 1)
	maximum = 0.0309654 (at node 0)
Accepted packet rate average = 0.00229373
	minimum = 0 (at node 1)
	maximum = 0.0309654 (at node 0)
Injected flit rate average = 0.0068812
	minimum = 0 (at node 1)
	maximum = 0.0892532 (at node 0)
Accepted flit rate average= 0.0068812
	minimum = 0 (at node 1)
	maximum = 0.0965392 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2126 (11 samples)
	minimum = 6 (11 samples)
	maximum = 150.455 (11 samples)
Network latency average = 13.6945 (11 samples)
	minimum = 6 (11 samples)
	maximum = 140.818 (11 samples)
Flit latency average = 12.7057 (11 samples)
	minimum = 6 (11 samples)
	maximum = 137.545 (11 samples)
Fragmentation average = 0.00501468 (11 samples)
	minimum = 0 (11 samples)
	maximum = 60.8182 (11 samples)
Injected packet rate average = 0.0375368 (11 samples)
	minimum = 0.0243335 (11 samples)
	maximum = 0.0644034 (11 samples)
Accepted packet rate average = 0.0375368 (11 samples)
	minimum = 0.0243335 (11 samples)
	maximum = 0.0644034 (11 samples)
Injected flit rate average = 0.0910693 (11 samples)
	minimum = 0.0512003 (11 samples)
	maximum = 0.190773 (11 samples)
Accepted flit rate average = 0.0910693 (11 samples)
	minimum = 0.0455436 (11 samples)
	maximum = 0.166509 (11 samples)
Injected packet size average = 2.42614 (11 samples)
Accepted packet size average = 2.42614 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 156936 (inst/sec)
gpgpu_simulation_rate = 3360 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,426737)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,426737)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (98,426737), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 434737  inst.: 19939049 (ipc= 1.0) sim_rate=155773 (inst/sec) elapsed = 0:0:02:08 / Sun Jul 29 10:28:29 2018
GPGPU-Sim uArch: cycles simulated: 451237  inst.: 19950569 (ipc= 0.8) sim_rate=154655 (inst/sec) elapsed = 0:0:02:09 / Sun Jul 29 10:28:30 2018
GPGPU-Sim uArch: cycles simulated: 467237  inst.: 19961705 (ipc= 0.8) sim_rate=153551 (inst/sec) elapsed = 0:0:02:10 / Sun Jul 29 10:28:31 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52236,426737), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 52237
gpu_sim_insn = 38872
gpu_ipc =       0.7441
gpu_tot_sim_cycle = 478974
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      41.6929
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43838
gpu_total_sim_rate=153613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397490
	L1I_total_cache_misses = 2494
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22971, Miss_rate = 0.511, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 48148, Miss = 24118, Miss_rate = 0.501, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44197, Miss = 22472, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45892, Miss = 23496, Miss_rate = 0.512, Pending_hits = 3542, Reservation_fails = 64239
	L1D_cache_core[8]: Access = 45954, Miss = 23494, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 70156
	L1D_cache_core[9]: Access = 48155, Miss = 25073, Miss_rate = 0.521, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36116, Miss = 17710, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 326980
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909967
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 265315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5267, 5267, 5267, 5267, 5267, 5267, 5267, 5267, 643, 643, 371, 371, 371, 371, 371, 371, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1344222
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34862
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842672	W0_Idle:386888	W0_Scoreboard:3226142	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278896 {8:34862,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4741232 {136:34862,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 478973 
mrq_lat_table:4303 	947 	1125 	585 	635 	452 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313684 	16306 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18386 	34062 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17087 	14684 	2919 	185 	2 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123397 	1159 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	936 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53112     53080     48784     53870    112088    114703     49504     54590     53840     42897     37097     38615     53087     49511     53851     53828 
dram[1]:     49508     54621     53841     48794    112279    115087     49529     49490     48800     49508     48770     49499     53084     53854     48761     53864 
dram[2]:     53821     48783     53086     49508    113081    115441     53110     49504     47991     48002     37837     53111     48755     54597     54606     53076 
dram[3]:     53082     49509     53896     53839    113401    115735     48775     54633     48736     48015     53830     48771     53081     53084     53863     48761 
dram[4]:     48774     54595     48785     53083    113850    115990     49507     53812     53830     48744     48754     48752     53859     49511     53860     53830 
dram[5]:     49508     53848     53836     53121    114180    116461     53098     49492     49487     48736     37058     53832     48769     53840     48761     53087 
average row accesses per activate:
dram[0]: 13.000000 13.000000 15.857142 15.857142 19.500000 17.222221 11.000000 11.000000  2.714286  2.100000  4.833333  5.727273 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.750000 13.250000 16.000000 15.714286 17.222221 13.083333  8.416667 11.500000  1.888889  2.375000  5.363636  8.285714 12.166667 12.166667 13.500000 13.000000 
dram[2]: 12.625000 13.000000 16.000000 15.714286 15.400000 16.100000 11.000000 11.375000  2.222222  2.444444  5.363636  6.000000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 11.555555 14.857142 15.857142 15.571428 16.888889 17.555555 12.000000 11.500000  2.857143  2.444444  5.272727  6.555555 12.333333 12.166667 13.333333 13.500000 
dram[4]: 12.500000 14.714286 16.000000 15.714286 17.000000 16.100000 12.000000 11.375000  2.571429  2.100000  5.545455  5.454545 12.166667 12.166667 13.666667 13.666667 
dram[5]: 14.571428 13.125000 15.857142 15.571428 17.000000 17.888889 12.375000  9.000000  2.222222  2.750000  5.250000  6.000000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8392/768 = 10.927083
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        78        79        79       110       109        65        69        17        17        53        55        74        74        72        72 
dram[1]:        78        80        80        78       108       109        69        62        15        16        53        56        73        73        73        72 
dram[2]:        77        78        80        78       107       112        68        61        17        18        52        56        74        73        74        73 
dram[3]:        80        78        79        77       106       110        66        62        18        18        53        54        74        73        72        73 
dram[4]:        76        77        80        78       107       111        66        63        16        17        56        55        73        73        74        74 
dram[5]:        76        79        79        77       107       112        69        61        17        18        56        56        72        73        73        74 
total reads: 6584
bank skew: 112/15 = 7.47
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        34        30         2         4         5         8         0         0         8         6 
dram[1]:        24        26        32        32        47        48        32        30         2         3         6         2         0         0         8         6 
dram[2]:        24        26        32        32        47        49        31        30         3         4         7         4         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         4         5         5         0         0         8         8 
dram[4]:        24        26        32        32        46        50        30        28         2         4         5         5         0         0         8         8 
dram[5]:        26        26        32        32        46        49        30        29         3         4         7         4         0         0         6         8 
total reads: 1808
min_bank_accesses = 0!
chip skew: 305/298 = 1.02
average mf latency per bank:
dram[0]:       1023      1241      1150      1161       713       732       203       336      1935      4284     77548     75457      2705      1891      1061      1045
dram[1]:       1027      1200      1135      1166       730       718       266       180      2977      3810     76215     80495      3145      1959      1103      1030
dram[2]:       1161      1032      1137      1158      1435       709       204       181      3553      4327     77454     77058      1738      2531      1074       828
dram[3]:       1257      1053      1170      1148       718       676       215       935      4879      3378     82953     85272      2111      2746      1355       903
dram[4]:       1098      1172      1145      1127       720       677       204       185      4279      4307     92126     79080      2976      1839      1029       823
dram[5]:       1059      1177      1142      1105       738       665       216       181      4129      4195     85020     71499      3037      2249       938      1103
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364699 n_nop=361643 n_act=130 n_pre=114 n_req=1406 n_rd=2206 n_write=606 bw_util=0.01542
n_activity=12355 dram_eff=0.4552
bk0: 160a 363705i bk1: 156a 363600i bk2: 158a 363451i bk3: 158a 363512i bk4: 220a 363123i bk5: 218a 363022i bk6: 130a 363754i bk7: 138a 363735i bk8: 34a 364559i bk9: 34a 364532i bk10: 106a 364273i bk11: 110a 364147i bk12: 148a 364170i bk13: 148a 364192i bk14: 144a 364137i bk15: 144a 364090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0285057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364699 n_nop=361669 n_act=130 n_pre=114 n_req=1393 n_rd=2190 n_write=596 bw_util=0.01528
n_activity=12213 dram_eff=0.4562
bk0: 156a 363703i bk1: 160a 363515i bk2: 160a 363424i bk3: 156a 363486i bk4: 216a 363137i bk5: 218a 362960i bk6: 138a 363699i bk7: 124a 363782i bk8: 30a 364537i bk9: 32a 364543i bk10: 106a 364276i bk11: 112a 364223i bk12: 146a 364172i bk13: 146a 364234i bk14: 146a 364094i bk15: 144a 364142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.025081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364699 n_nop=361649 n_act=130 n_pre=114 n_req=1403 n_rd=2196 n_write=610 bw_util=0.01539
n_activity=12368 dram_eff=0.4538
bk0: 154a 363765i bk1: 156a 363676i bk2: 160a 363419i bk3: 156a 363423i bk4: 214a 363139i bk5: 224a 362895i bk6: 136a 363768i bk7: 122a 363811i bk8: 34a 364544i bk9: 36a 364519i bk10: 104a 364217i bk11: 112a 364225i bk12: 148a 364147i bk13: 146a 364250i bk14: 148a 364061i bk15: 146a 363957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0281986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364699 n_nop=361681 n_act=124 n_pre=108 n_req=1393 n_rd=2186 n_write=600 bw_util=0.01528
n_activity=12205 dram_eff=0.4565
bk0: 160a 363773i bk1: 156a 363748i bk2: 158a 363501i bk3: 154a 363430i bk4: 212a 363174i bk5: 220a 362971i bk6: 132a 363789i bk7: 124a 363770i bk8: 36a 364535i bk9: 36a 364521i bk10: 106a 364264i bk11: 108a 364165i bk12: 148a 364312i bk13: 146a 364179i bk14: 144a 364096i bk15: 146a 363939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0291665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364699 n_nop=361669 n_act=127 n_pre=111 n_req=1396 n_rd=2192 n_write=600 bw_util=0.01531
n_activity=12207 dram_eff=0.4574
bk0: 152a 363749i bk1: 154a 363675i bk2: 160a 363437i bk3: 156a 363468i bk4: 214a 363167i bk5: 222a 362939i bk6: 132a 363853i bk7: 126a 363784i bk8: 32a 364544i bk9: 34a 364503i bk10: 112a 364223i bk11: 110a 364129i bk12: 146a 364113i bk13: 146a 364127i bk14: 148a 364091i bk15: 148a 363959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0286812
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=364699 n_nop=361657 n_act=128 n_pre=112 n_req=1401 n_rd=2198 n_write=604 bw_util=0.01537
n_activity=12315 dram_eff=0.4551
bk0: 152a 363649i bk1: 158a 363621i bk2: 158a 363472i bk3: 154a 363477i bk4: 214a 363210i bk5: 224a 362973i bk6: 138a 363761i bk7: 122a 363726i bk8: 34a 364529i bk9: 36a 364519i bk10: 112a 364190i bk11: 112a 364186i bk12: 144a 364199i bk13: 146a 364206i bk14: 146a 364179i bk15: 148a 363978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0237292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26794, Miss = 550, Miss_rate = 0.021, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27986, Miss = 553, Miss_rate = 0.020, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26880, Miss = 549, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27260, Miss = 546, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 26511, Miss = 549, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 26069, Miss = 549, Miss_rate = 0.021, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26788, Miss = 548, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 28173, Miss = 545, Miss_rate = 0.019, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31316, Miss = 548, Miss_rate = 0.017, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26653, Miss = 548, Miss_rate = 0.021, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30778, Miss = 549, Miss_rate = 0.018, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25260, Miss = 550, Miss_rate = 0.022, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 330468
L2_total_cache_misses = 6584
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=470658
icnt_total_pkts_simt_to_mem=874761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93991
	minimum = 6
	maximum = 16
Network latency average = 6.93991
	minimum = 6
	maximum = 16
Slowest packet = 659765
Flit latency average = 6.11439
	minimum = 6
	maximum = 12
Slowest flit = 1343212
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000955758
	minimum = 0 (at node 0)
	maximum = 0.0129027 (at node 1)
Accepted packet rate average = 0.000955758
	minimum = 0 (at node 0)
	maximum = 0.0129027 (at node 1)
Injected flit rate average = 0.00180374
	minimum = 0 (at node 0)
	maximum = 0.0224745 (at node 1)
Accepted flit rate average= 0.00180374
	minimum = 0 (at node 0)
	maximum = 0.0262266 (at node 1)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3566 (12 samples)
	minimum = 6 (12 samples)
	maximum = 139.25 (12 samples)
Network latency average = 13.1316 (12 samples)
	minimum = 6 (12 samples)
	maximum = 130.417 (12 samples)
Flit latency average = 12.1565 (12 samples)
	minimum = 6 (12 samples)
	maximum = 127.083 (12 samples)
Fragmentation average = 0.00459679 (12 samples)
	minimum = 0 (12 samples)
	maximum = 55.75 (12 samples)
Injected packet rate average = 0.0344883 (12 samples)
	minimum = 0.0223057 (12 samples)
	maximum = 0.0601117 (12 samples)
Accepted packet rate average = 0.0344883 (12 samples)
	minimum = 0.0223057 (12 samples)
	maximum = 0.0601117 (12 samples)
Injected flit rate average = 0.0836305 (12 samples)
	minimum = 0.0469336 (12 samples)
	maximum = 0.176748 (12 samples)
Accepted flit rate average = 0.0836305 (12 samples)
	minimum = 0.0417483 (12 samples)
	maximum = 0.154819 (12 samples)
Injected packet size average = 2.42489 (12 samples)
Accepted packet size average = 2.42489 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 153613 (inst/sec)
gpgpu_simulation_rate = 3684 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,478974)
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,478974)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (98,478974), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (531,478974), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 3.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 532
gpu_sim_insn = 2792
gpu_ipc =       5.2481
gpu_tot_sim_cycle = 479506
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      41.6525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10603
gpu_stall_icnt2sh    = 43838
gpu_total_sim_rate=153635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397544
	L1I_total_cache_misses = 2494
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44994, Miss = 22971, Miss_rate = 0.511, Pending_hits = 3259, Reservation_fails = 66048
	L1D_cache_core[1]: Access = 48148, Miss = 24118, Miss_rate = 0.501, Pending_hits = 3195, Reservation_fails = 70856
	L1D_cache_core[2]: Access = 45198, Miss = 22976, Miss_rate = 0.508, Pending_hits = 3276, Reservation_fails = 65085
	L1D_cache_core[3]: Access = 44200, Miss = 22474, Miss_rate = 0.508, Pending_hits = 3686, Reservation_fails = 63455
	L1D_cache_core[4]: Access = 44231, Miss = 22979, Miss_rate = 0.520, Pending_hits = 3601, Reservation_fails = 70789
	L1D_cache_core[5]: Access = 44198, Miss = 22506, Miss_rate = 0.509, Pending_hits = 3606, Reservation_fails = 69871
	L1D_cache_core[6]: Access = 44722, Miss = 23091, Miss_rate = 0.516, Pending_hits = 3507, Reservation_fails = 65634
	L1D_cache_core[7]: Access = 45892, Miss = 23496, Miss_rate = 0.512, Pending_hits = 3542, Reservation_fails = 64239
	L1D_cache_core[8]: Access = 45954, Miss = 23494, Miss_rate = 0.511, Pending_hits = 3252, Reservation_fails = 70156
	L1D_cache_core[9]: Access = 48155, Miss = 25073, Miss_rate = 0.521, Pending_hits = 3242, Reservation_fails = 69063
	L1D_cache_core[10]: Access = 44462, Miss = 22219, Miss_rate = 0.500, Pending_hits = 3680, Reservation_fails = 61734
	L1D_cache_core[11]: Access = 34256, Miss = 16954, Miss_rate = 0.495, Pending_hits = 2755, Reservation_fails = 42314
	L1D_cache_core[12]: Access = 36116, Miss = 17710, Miss_rate = 0.490, Pending_hits = 2743, Reservation_fails = 43891
	L1D_cache_core[13]: Access = 36640, Miss = 18190, Miss_rate = 0.496, Pending_hits = 2743, Reservation_fails = 35275
	L1D_cache_core[14]: Access = 37195, Miss = 18731, Miss_rate = 0.504, Pending_hits = 2776, Reservation_fails = 51557
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 326982
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 48863
	L1D_total_cache_reservation_fails = 909967
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 265315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5267, 5267, 5267, 5267, 5267, 5267, 5267, 5267, 643, 643, 371, 371, 371, 371, 371, 371, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1344222
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34864
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1842674	W0_Idle:387576	W0_Scoreboard:3226642	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278912 {8:34864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4741504 {136:34864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 197 
maxdqlatency = 0 
maxmflatency = 724 
averagemflatency = 200 
max_icnt2mem_latency = 503 
max_icnt2sh_latency = 479505 
mrq_lat_table:4304 	947 	1125 	585 	635 	452 	281 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313687 	16306 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18389 	34062 	100850 	169564 	7451 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17089 	14684 	2919 	185 	2 	0 	0 	0 	148 	299 	7547 	22789 	31402 	108672 	123397 	1160 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	938 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         5        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         5        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     53112     53080     48784     53870    112088    114703     49504     54590     53840     42897     37097     38615     53087     49511     53851     53828 
dram[1]:     49508     54621     53841     48794    112279    115087     49529     49490     48800     49508     48770     49499     53084     53854     48761     53864 
dram[2]:     53821     48783     53086     49508    113081    115441     53110     49504     47991     48002     37837     53111     48755     54597     54606     53076 
dram[3]:     53082     49509     53896     53839    113401    115735     48775     54633     48736     48015     53830     48771     53081     53084     53863     48761 
dram[4]:     48774     54595     48785     53083    113850    115990     49507     53812     53830     48744     48754     48752     53859     49511     53860     53830 
dram[5]:     49508     53848     53836     53121    114180    116461     53098     49492     49487     48736     37058     53832     48769     53840     48761     53087 
average row accesses per activate:
dram[0]: 13.000000 13.000000 15.857142 15.857142 19.500000 17.222221 11.000000 11.000000  2.714286  2.100000  4.833333  5.727273 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.750000 13.250000 16.000000 15.714286 17.222221 13.083333  8.416667 11.500000  2.000000  2.375000  5.363636  8.285714 12.166667 12.166667 13.500000 13.000000 
dram[2]: 12.625000 13.000000 16.000000 15.714286 15.400000 16.100000 11.000000 11.375000  2.222222  2.444444  5.363636  6.000000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 11.555555 14.857142 15.857142 15.571428 16.888889 17.555555 12.000000 11.500000  2.857143  2.444444  5.272727  6.555555 12.333333 12.166667 13.333333 13.500000 
dram[4]: 12.500000 14.714286 16.000000 15.714286 17.000000 16.100000 12.000000 11.375000  2.571429  2.100000  5.545455  5.454545 12.166667 12.166667 13.666667 13.666667 
dram[5]: 14.571428 13.125000 15.857142 15.571428 17.000000 17.888889 12.375000  9.000000  2.222222  2.750000  5.250000  6.000000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8393/768 = 10.928386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        78        79        79       110       109        65        69        17        17        53        55        74        74        72        72 
dram[1]:        78        80        80        78       108       109        69        62        16        16        53        56        73        73        73        72 
dram[2]:        77        78        80        78       107       112        68        61        17        18        52        56        74        73        74        73 
dram[3]:        80        78        79        77       106       110        66        62        18        18        53        54        74        73        72        73 
dram[4]:        76        77        80        78       107       111        66        63        16        17        56        55        73        73        74        74 
dram[5]:        76        79        79        77       107       112        69        61        17        18        56        56        72        73        73        74 
total reads: 6585
bank skew: 112/16 = 7.00
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        34        30         2         4         5         8         0         0         8         6 
dram[1]:        24        26        32        32        47        48        32        30         2         3         6         2         0         0         8         6 
dram[2]:        24        26        32        32        47        49        31        30         3         4         7         4         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         4         5         5         0         0         8         8 
dram[4]:        24        26        32        32        46        50        30        28         2         4         5         5         0         0         8         8 
dram[5]:        26        26        32        32        46        49        30        29         3         4         7         4         0         0         6         8 
total reads: 1808
min_bank_accesses = 0!
chip skew: 305/298 = 1.02
average mf latency per bank:
dram[0]:       1023      1241      1150      1161       713       732       203       336      1935      4284     77548     75457      2705      1891      1061      1045
dram[1]:       1027      1200      1135      1166       730       718       266       180      2823      3810     76215     80495      3145      1959      1103      1030
dram[2]:       1161      1032      1137      1158      1435       709       204       181      3553      4327     77454     77058      1738      2531      1074       828
dram[3]:       1257      1053      1170      1148       718       676       215       938      4879      3378     82953     85272      2111      2746      1355       903
dram[4]:       1098      1172      1145      1127       720       677       204       185      4279      4307     92126     79080      2976      1839      1029       823
dram[5]:       1059      1177      1142      1105       738       665       216       181      4129      4195     85020     71499      3037      2249       938      1103
maximum mf latency per bank:
dram[0]:        529       473       517       595       481       513       339       618       348       385       592       570       530       564       548       499
dram[1]:        330       511       441       496       550       445       507       352       424       642       604       547       512       618       405       514
dram[2]:        545       480       489       581       452       441       308       362       365       645       664       512       549       626       493       573
dram[3]:        501       399       528       571       447       422       340       327       475       592       526       572       574       648       447       624
dram[4]:        406       420       490       555       461       435       347       401       470       583       540       580       592       631       536       633
dram[5]:        450       541       545       535       439       482       382       343       359       636       562       724       550       682       572       510

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365104 n_nop=362048 n_act=130 n_pre=114 n_req=1406 n_rd=2206 n_write=606 bw_util=0.0154
n_activity=12355 dram_eff=0.4552
bk0: 160a 364110i bk1: 156a 364005i bk2: 158a 363856i bk3: 158a 363917i bk4: 220a 363528i bk5: 218a 363427i bk6: 130a 364159i bk7: 138a 364140i bk8: 34a 364964i bk9: 34a 364937i bk10: 106a 364678i bk11: 110a 364552i bk12: 148a 364575i bk13: 148a 364597i bk14: 144a 364542i bk15: 144a 364495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0284741
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365104 n_nop=362072 n_act=130 n_pre=114 n_req=1394 n_rd=2192 n_write=596 bw_util=0.01527
n_activity=12221 dram_eff=0.4563
bk0: 156a 364108i bk1: 160a 363920i bk2: 160a 363829i bk3: 156a 363891i bk4: 216a 363542i bk5: 218a 363365i bk6: 138a 364104i bk7: 124a 364187i bk8: 32a 364938i bk9: 32a 364948i bk10: 106a 364681i bk11: 112a 364628i bk12: 146a 364577i bk13: 146a 364639i bk14: 146a 364499i bk15: 144a 364547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0250531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365104 n_nop=362054 n_act=130 n_pre=114 n_req=1403 n_rd=2196 n_write=610 bw_util=0.01537
n_activity=12368 dram_eff=0.4538
bk0: 154a 364170i bk1: 156a 364081i bk2: 160a 363824i bk3: 156a 363828i bk4: 214a 363544i bk5: 224a 363300i bk6: 136a 364173i bk7: 122a 364216i bk8: 34a 364949i bk9: 36a 364924i bk10: 104a 364622i bk11: 112a 364630i bk12: 148a 364552i bk13: 146a 364655i bk14: 148a 364466i bk15: 146a 364362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0281673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365104 n_nop=362086 n_act=124 n_pre=108 n_req=1393 n_rd=2186 n_write=600 bw_util=0.01526
n_activity=12205 dram_eff=0.4565
bk0: 160a 364178i bk1: 156a 364153i bk2: 158a 363906i bk3: 154a 363835i bk4: 212a 363579i bk5: 220a 363376i bk6: 132a 364194i bk7: 124a 364175i bk8: 36a 364940i bk9: 36a 364926i bk10: 106a 364669i bk11: 108a 364570i bk12: 148a 364717i bk13: 146a 364584i bk14: 144a 364501i bk15: 146a 364344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0291342
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365104 n_nop=362074 n_act=127 n_pre=111 n_req=1396 n_rd=2192 n_write=600 bw_util=0.01529
n_activity=12207 dram_eff=0.4574
bk0: 152a 364154i bk1: 154a 364080i bk2: 160a 363842i bk3: 156a 363873i bk4: 214a 363572i bk5: 222a 363344i bk6: 132a 364258i bk7: 126a 364189i bk8: 32a 364949i bk9: 34a 364908i bk10: 112a 364628i bk11: 110a 364534i bk12: 146a 364518i bk13: 146a 364532i bk14: 148a 364496i bk15: 148a 364364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0286494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=365104 n_nop=362062 n_act=128 n_pre=112 n_req=1401 n_rd=2198 n_write=604 bw_util=0.01535
n_activity=12315 dram_eff=0.4551
bk0: 152a 364054i bk1: 158a 364026i bk2: 158a 363877i bk3: 154a 363882i bk4: 214a 363615i bk5: 224a 363378i bk6: 138a 364166i bk7: 122a 364131i bk8: 34a 364934i bk9: 36a 364924i bk10: 112a 364595i bk11: 112a 364591i bk12: 144a 364604i bk13: 146a 364611i bk14: 146a 364584i bk15: 148a 364383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0237028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26794, Miss = 550, Miss_rate = 0.021, Pending_hits = 210, Reservation_fails = 483
L2_cache_bank[1]: Access = 27986, Miss = 553, Miss_rate = 0.020, Pending_hits = 218, Reservation_fails = 476
L2_cache_bank[2]: Access = 26881, Miss = 550, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 403
L2_cache_bank[3]: Access = 27260, Miss = 546, Miss_rate = 0.020, Pending_hits = 210, Reservation_fails = 283
L2_cache_bank[4]: Access = 26511, Miss = 549, Miss_rate = 0.021, Pending_hits = 203, Reservation_fails = 269
L2_cache_bank[5]: Access = 26069, Miss = 549, Miss_rate = 0.021, Pending_hits = 195, Reservation_fails = 225
L2_cache_bank[6]: Access = 26788, Miss = 548, Miss_rate = 0.020, Pending_hits = 195, Reservation_fails = 254
L2_cache_bank[7]: Access = 28175, Miss = 545, Miss_rate = 0.019, Pending_hits = 184, Reservation_fails = 203
L2_cache_bank[8]: Access = 31316, Miss = 548, Miss_rate = 0.017, Pending_hits = 217, Reservation_fails = 229
L2_cache_bank[9]: Access = 26653, Miss = 548, Miss_rate = 0.021, Pending_hits = 192, Reservation_fails = 123
L2_cache_bank[10]: Access = 30778, Miss = 549, Miss_rate = 0.018, Pending_hits = 189, Reservation_fails = 293
L2_cache_bank[11]: Access = 25260, Miss = 550, Miss_rate = 0.022, Pending_hits = 209, Reservation_fails = 411
L2_total_cache_accesses = 330471
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 2432
L2_total_cache_reservation_fails = 3652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3147
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 505
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=470669
icnt_total_pkts_simt_to_mem=874765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660938
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1345419
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000417711
	minimum = 0 (at node 0)
	maximum = 0.0056391 (at node 3)
Accepted packet rate average = 0.000417711
	minimum = 0 (at node 0)
	maximum = 0.0056391 (at node 3)
Injected flit rate average = 0.00104428
	minimum = 0 (at node 0)
	maximum = 0.0112782 (at node 22)
Accepted flit rate average= 0.00104428
	minimum = 0 (at node 0)
	maximum = 0.0206767 (at node 3)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6753 (13 samples)
	minimum = 6 (13 samples)
	maximum = 129.308 (13 samples)
Network latency average = 12.6984 (13 samples)
	minimum = 6 (13 samples)
	maximum = 121.154 (13 samples)
Flit latency average = 11.6829 (13 samples)
	minimum = 6 (13 samples)
	maximum = 117.769 (13 samples)
Fragmentation average = 0.00424319 (13 samples)
	minimum = 0 (13 samples)
	maximum = 51.4615 (13 samples)
Injected packet rate average = 0.0318675 (13 samples)
	minimum = 0.0205899 (13 samples)
	maximum = 0.0559215 (13 samples)
Accepted packet rate average = 0.0318675 (13 samples)
	minimum = 0.0205899 (13 samples)
	maximum = 0.0559215 (13 samples)
Injected flit rate average = 0.0772778 (13 samples)
	minimum = 0.0433233 (13 samples)
	maximum = 0.164019 (13 samples)
Accepted flit rate average = 0.0772778 (13 samples)
	minimum = 0.0385369 (13 samples)
	maximum = 0.1445 (13 samples)
Injected packet size average = 2.42497 (13 samples)
Accepted packet size average = 2.42497 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 153635 (inst/sec)
gpgpu_simulation_rate = 3688 (cycle/sec)
