# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dvlsi_adders.srcs/sources_1/new/full_adder_str.vhd" \
"../../../../dvlsi_adders.srcs/sources_1/new/half_adder_df.vhd" \
"../../../../dvlsi_adders.srcs/sim_2/new/full_adder_tb_str.vhd" \

# Do not sort compile order
nosort
