library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity CPU_random_control_logic_test is
	Port(
		i_clk: in STD_LOGIC;
		i_test_vector: in STD_LOGIC_VECTOR(59 downto 0);
		o_dl_to_db: in STD_LOGIC;
		o_dl_to_adl: in STD_LOGIC;
		o_dl_to_adh: in STD_LOGIC;
		o_O_to_adh0: in STD_LOGIC;
		o_O_to_adh1_7: in STD_LOGIC;
		o_adh_to_abh: in STD_LOGIC;
		o_adl_to_abl: in STD_LOGIC;
		o_pcl_to_pcl: in STD_LOGIC;
		o_adl_to_pcl: in STD_LOGIC;
		o_i_to_pc: in STD_LOGIC;
		o_pcl_to_db: in STD_LOGIC;
		o_pcl_to_adl: in STD_LOGIC;
		o_pch_to_pch: in STD_LOGIC;
		o_adh_to_pch: in STD_LOGIC;
		o_pch_to_db: in STD_LOGIC;
		o_pch_to_adh: in STD_LOGIC;
		o_sb_to_adh: in STD_LOGIC;
		o_sb_to_db: in STD_LOGIC;
		o_O_to_adl0: in STD_LOGIC;
		o_O_to_adl: in STD_LOGIC;
		o_O_to_adl2: in STD_LOGIC;
		o_s_to_adl: in STD_LOGIC;
		o_sb_to_s: in STD_LOGIC;
		o_s_to_s: in STD_LOGIC;
		o_s_to_sb: in STD_LOGIC;
		o_dbc_to_add: in STD_LOGIC;
		o_db_to_add: in STD_LOGIC;
		o_adl_to_add: in STD_LOGIC;
		o_i_to_addc: in STD_LOGIC;
		o_daa: in STD_LOGIC;
		o_dsa: in STD_LOGIC;
		o_sum_select: in STD_LOGIC;
		o_and_select: in STD_LOGIC;
		o_eor_select: in STD_LOGIC;
		o_or_select: in STD_LOGIC;
		o_shift_right_select: in STD_LOGIC;
		o_add_to_adl: in STD_LOGIC;
		o_add_to_sb_0_6: in STD_LOGIC;
		o_add_to_sb_7: in STD_LOGIC;
		o_O_to_add: in STD_LOGIC;
		o_sb_to_add: in STD_LOGIC;
		o_sb_to_ac: in STD_LOGIC;
		o_ac_to_db: in STD_LOGIC;
		o_ac_to_sb: in STD_LOGIC;
		o_sb_to_x: in STD_LOGIC;
		o_x_to_sb: in STD_LOGIC;
		o_sb_to_y: in STD_LOGIC;
		o_y_to_sb: in STD_LOGIC;
		o_p_to_db: in STD_LOGIC;
		o_db0_to_c: in STD_LOGIC;
		o_ir5_to_c: in STD_LOGIC;
		o_