;redcode
;assert 1
	SPL 0, #952
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -127, 100
	ADD #10, <1
	ADD @-1, 0
	JMP @12, #200
	ADD #10, <1
	SUB -207, <-120
	JMP @12, #200
	SUB -7, <-20
	SUB -7, <-20
	SUB #10, <1
	SUB @121, 106
	SUB 270, 60
	SUB @-127, 100
	DJN 100, 90
	SUB 0, 90
	SUB 0, 9
	JMN @270, @0
	SUB -207, <-120
	SPL 0, #952
	DJN 0, #952
	JMN 0, 2
	JMN 0, 2
	SLT 0, 9
	SUB @-1, 0
	SPL 80, 5
	SUB -207, <-186
	SPL 0, #952
	SUB @127, 106
	SPL 80, 5
	SUB @-127, 100
	SUB -207, <-186
	ADD @-1, 0
	ADD @-1, 0
	SUB 80, 5
	JMZ 210, 30
	SPL 0, #952
	ADD #270, <0
	ADD 270, 60
	SLT 20, @12
	ADD 230, <60
	MOV -1, <-20
	ADD 230, <60
	SPL 0, #952
	SPL 0, #952
	MOV -1, <-20
	MOV -61, <-0
	SPL 0, #952
