
uart-driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001e8  00800100  0000107c  00001110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000107c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  008002e8  008002e8  000012f8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000012f8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001354  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000230  00000000  00000000  00001390  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002276  00000000  00000000  000015c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001009  00000000  00000000  00003836  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001266  00000000  00000000  0000483f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000520  00000000  00000000  00005aa8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000845  00000000  00000000  00005fc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001041  00000000  00000000  0000680d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000230  00000000  00000000  0000784e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
       4:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
       8:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
       c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      1c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      44:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      54:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      5c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      60:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      64:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      68:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      6c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>

00000070 <__ctors_end>:
      70:	11 24       	eor	r1, r1
      72:	1f be       	out	0x3f, r1	; 63
      74:	cf ef       	ldi	r28, 0xFF	; 255
      76:	d4 e0       	ldi	r29, 0x04	; 4
      78:	de bf       	out	0x3e, r29	; 62
      7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
      7c:	12 e0       	ldi	r17, 0x02	; 2
      7e:	a0 e0       	ldi	r26, 0x00	; 0
      80:	b1 e0       	ldi	r27, 0x01	; 1
      82:	ec e7       	ldi	r30, 0x7C	; 124
      84:	f0 e1       	ldi	r31, 0x10	; 16
      86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
      88:	05 90       	lpm	r0, Z+
      8a:	0d 92       	st	X+, r0
      8c:	a8 3e       	cpi	r26, 0xE8	; 232
      8e:	b1 07       	cpc	r27, r17
      90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
      92:	22 e0       	ldi	r18, 0x02	; 2
      94:	a8 ee       	ldi	r26, 0xE8	; 232
      96:	b2 e0       	ldi	r27, 0x02	; 2
      98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
      9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
      9c:	a2 3f       	cpi	r26, 0xF2	; 242
      9e:	b2 07       	cpc	r27, r18
      a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
      a2:	0e 94 4e 01 	call	0x29c	; 0x29c <main>
      a6:	0c 94 3c 08 	jmp	0x1078	; 0x1078 <_exit>

000000aa <__bad_interrupt>:
      aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <adc_init>:
	//TCCR3A |= (1 << WGM31);
	//TCCR3A |= (1 << WGM30);

void adc_init() {
	//All code in function inits pwm
	OCR3A = 0x02;
      ae:	82 e0       	ldi	r24, 0x02	; 2
      b0:	90 e0       	ldi	r25, 0x00	; 0
      b2:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7fc087>
      b6:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7fc086>
	DDRD |= (1 << PD4);
      ba:	81 b3       	in	r24, 0x11	; 17
      bc:	80 61       	ori	r24, 0x10	; 16
      be:	81 bb       	out	0x11, r24	; 17
	//TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS00);
	TCCR3B |= (1 << WGM32); //Setting CTC
      c0:	ea e8       	ldi	r30, 0x8A	; 138
      c2:	f0 e0       	ldi	r31, 0x00	; 0
      c4:	80 81       	ld	r24, Z
      c6:	88 60       	ori	r24, 0x08	; 8
      c8:	80 83       	st	Z, r24
	TCCR3A |= (1 << COM3A0); //Clear OC3A on Compare Match, set OC3A at TOP. or toggle or smth.
      ca:	ab e8       	ldi	r26, 0x8B	; 139
      cc:	b0 e0       	ldi	r27, 0x00	; 0
      ce:	8c 91       	ld	r24, X
      d0:	80 64       	ori	r24, 0x40	; 64
      d2:	8c 93       	st	X, r24
	TCCR3B |= (1 << CS30);
      d4:	80 81       	ld	r24, Z
      d6:	81 60       	ori	r24, 0x01	; 1
      d8:	80 83       	st	Z, r24
	printf("-PWM init-\n");
      da:	8a e0       	ldi	r24, 0x0A	; 10
      dc:	91 e0       	ldi	r25, 0x01	; 1
      de:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
      e2:	08 95       	ret

000000e4 <mcp2515_write>:
	uint8_t status_data = spi_read();
	
	spi_ss_set(1);
	
	return status_data;
}
      e4:	cf 93       	push	r28
      e6:	df 93       	push	r29
      e8:	d8 2f       	mov	r29, r24
      ea:	c6 2f       	mov	r28, r22
      ec:	80 e0       	ldi	r24, 0x00	; 0
      ee:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
      f2:	82 e0       	ldi	r24, 0x02	; 2
      f4:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
      f8:	8d 2f       	mov	r24, r29
      fa:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
      fe:	8c 2f       	mov	r24, r28
     100:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
     104:	81 e0       	ldi	r24, 0x01	; 1
     106:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
     10a:	df 91       	pop	r29
     10c:	cf 91       	pop	r28
     10e:	08 95       	ret

00000110 <mcp2515_read>:
     110:	cf 93       	push	r28
     112:	c8 2f       	mov	r28, r24
     114:	80 e0       	ldi	r24, 0x00	; 0
     116:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
     11a:	83 e0       	ldi	r24, 0x03	; 3
     11c:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
     120:	8c 2f       	mov	r24, r28
     122:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
     126:	0e 94 30 02 	call	0x460	; 0x460 <spi_read>
     12a:	c8 2f       	mov	r28, r24
     12c:	81 e0       	ldi	r24, 0x01	; 1
     12e:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
     132:	8c 2f       	mov	r24, r28
     134:	cf 91       	pop	r28
     136:	08 95       	ret

00000138 <mcp2515_reset>:
     138:	80 e0       	ldi	r24, 0x00	; 0
     13a:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
     13e:	80 ec       	ldi	r24, 0xC0	; 192
     140:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
     144:	81 e0       	ldi	r24, 0x01	; 1
     146:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
     14a:	08 95       	ret

0000014c <mcp2515_init>:
     14c:	0e 94 23 02 	call	0x446	; 0x446 <spi_init>
     150:	0e 94 9c 00 	call	0x138	; 0x138 <mcp2515_reset>
     154:	2f e9       	ldi	r18, 0x9F	; 159
     156:	86 e8       	ldi	r24, 0x86	; 134
     158:	91 e0       	ldi	r25, 0x01	; 1
     15a:	21 50       	subi	r18, 0x01	; 1
     15c:	80 40       	sbci	r24, 0x00	; 0
     15e:	90 40       	sbci	r25, 0x00	; 0
     160:	e1 f7       	brne	.-8      	; 0x15a <mcp2515_init+0xe>
     162:	00 c0       	rjmp	.+0      	; 0x164 <mcp2515_init+0x18>
     164:	00 00       	nop
     166:	8e e0       	ldi	r24, 0x0E	; 14
     168:	0e 94 88 00 	call	0x110	; 0x110 <mcp2515_read>
     16c:	80 7e       	andi	r24, 0xE0	; 224
     16e:	80 38       	cpi	r24, 0x80	; 128
     170:	39 f0       	breq	.+14     	; 0x180 <mcp2515_init+0x34>
     172:	86 e3       	ldi	r24, 0x36	; 54
     174:	91 e0       	ldi	r25, 0x01	; 1
     176:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
     17a:	8f ef       	ldi	r24, 0xFF	; 255
     17c:	9f ef       	ldi	r25, 0xFF	; 255
     17e:	08 95       	ret
     180:	80 e0       	ldi	r24, 0x00	; 0
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	08 95       	ret

00000186 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     186:	1f 93       	push	r17
     188:	cf 93       	push	r28
     18a:	df 93       	push	r29
     18c:	18 2f       	mov	r17, r24
     18e:	d6 2f       	mov	r29, r22
     190:	c4 2f       	mov	r28, r20
	spi_ss_set(0);
     192:	80 e0       	ldi	r24, 0x00	; 0
     194:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
	spi_write(MCP_BITMOD);
     198:	85 e0       	ldi	r24, 0x05	; 5
     19a:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
	spi_write(address);
     19e:	81 2f       	mov	r24, r17
     1a0:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
	spi_write(mask);
     1a4:	8d 2f       	mov	r24, r29
     1a6:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
	spi_write(data);
     1aa:	8c 2f       	mov	r24, r28
     1ac:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
	spi_ss_set(1);
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
}
     1b6:	df 91       	pop	r29
     1b8:	cf 91       	pop	r28
     1ba:	1f 91       	pop	r17
     1bc:	08 95       	ret

000001be <mcp2515_mode_select>:


//Setter modus ved å maske CANCTRL-registeret med 0b11100000 (bare 3 MSB som gjelder) med moduser definert i mcp2515.h
void mcp2515_mode_select(uint8_t mode) {
	mcp2515_bit_modify(MCP_CANCTRL, 0b11100000, mode);
     1be:	48 2f       	mov	r20, r24
     1c0:	60 ee       	ldi	r22, 0xE0	; 224
     1c2:	8f e0       	ldi	r24, 0x0F	; 15
     1c4:	0e 94 c3 00 	call	0x186	; 0x186 <mcp2515_bit_modify>
     1c8:	08 95       	ret

000001ca <mcp2515_transmission>:
}

void mcp2515_transmission(uint8_t id, uint8_t data) {
     1ca:	cf 93       	push	r28
     1cc:	df 93       	push	r29
     1ce:	d8 2f       	mov	r29, r24
     1d0:	c6 2f       	mov	r28, r22
	uint8_t BFPCTRL = 0x0c;
	
	mcp2515_bit_modify(MCP_CANINTE, 0b00000101, 0b00000101); //rx and tx interrupt enable
     1d2:	45 e0       	ldi	r20, 0x05	; 5
     1d4:	65 e0       	ldi	r22, 0x05	; 5
     1d6:	8b e2       	ldi	r24, 0x2B	; 43
     1d8:	0e 94 c3 00 	call	0x186	; 0x186 <mcp2515_bit_modify>
	mcp2515_write(BFPCTRL, 0b00001111); //enable interrupt
     1dc:	6f e0       	ldi	r22, 0x0F	; 15
     1de:	8c e0       	ldi	r24, 0x0C	; 12
     1e0:	0e 94 72 00 	call	0xe4	; 0xe4 <mcp2515_write>
	mcp2515_bit_modify(MCP_TXB0CTRL, 0b00001011, 0b000001011); 
     1e4:	4b e0       	ldi	r20, 0x0B	; 11
     1e6:	6b e0       	ldi	r22, 0x0B	; 11
     1e8:	80 e3       	ldi	r24, 0x30	; 48
     1ea:	0e 94 c3 00 	call	0x186	; 0x186 <mcp2515_bit_modify>
	uint8_t TXB0SIDL = 0x32;
	uint8_t TXB0DM = 0x36;
	uint8_t TXB0DLC = 0x35;
	
	
	mcp2515_write(TXB0SIDH, id);
     1ee:	6d 2f       	mov	r22, r29
     1f0:	81 e3       	ldi	r24, 0x31	; 49
     1f2:	0e 94 72 00 	call	0xe4	; 0xe4 <mcp2515_write>
	mcp2515_write(TXB0SIDL, 0);
     1f6:	60 e0       	ldi	r22, 0x00	; 0
     1f8:	82 e3       	ldi	r24, 0x32	; 50
     1fa:	0e 94 72 00 	call	0xe4	; 0xe4 <mcp2515_write>
	mcp2515_write(TXB0DLC, 1);
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	85 e3       	ldi	r24, 0x35	; 53
     202:	0e 94 72 00 	call	0xe4	; 0xe4 <mcp2515_write>
	mcp2515_write(TXB0DM, data);
     206:	6c 2f       	mov	r22, r28
     208:	86 e3       	ldi	r24, 0x36	; 54
     20a:	0e 94 72 00 	call	0xe4	; 0xe4 <mcp2515_write>

	//mcp2515_rts(0);
	
	if (MCP_TXB0CTRL & 0b01110000) {
		printf("Transmission error \r\n");	
     20e:	89 ea       	ldi	r24, 0xA9	; 169
     210:	91 e0       	ldi	r25, 0x01	; 1
     212:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
	}
}
     216:	df 91       	pop	r29
     218:	cf 91       	pop	r28
     21a:	08 95       	ret

0000021c <mcp2515_reception>:
	uint8_t RXB0SIDL = 0x62;
	uint8_t RXB0DM = 0x66;
	
	
	
	uint8_t interrupt_pins = mcp2515_read(BFPCTRL) & 0b00110000;
     21c:	8c e0       	ldi	r24, 0x0C	; 12
     21e:	0e 94 88 00 	call	0x110	; 0x110 <mcp2515_read>
     222:	80 73       	andi	r24, 0x30	; 48
	while (interrupt_pins) {
     224:	81 11       	cpse	r24, r1
     226:	fe cf       	rjmp	.-4      	; 0x224 <mcp2515_reception+0x8>
	}
	uint8_t data = mcp2515_read(RXB0DM);
     228:	86 e6       	ldi	r24, 0x66	; 102
     22a:	0e 94 88 00 	call	0x110	; 0x110 <mcp2515_read>
}
     22e:	08 95       	ret

00000230 <mcp2515_print>:


void mcp2515_print(char *str) {
     230:	0f 93       	push	r16
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	ec 01       	movw	r28, r24
	char *c = str;
	char print_str[10] = "";
	int i = 0;
     23a:	00 e0       	ldi	r16, 0x00	; 0
     23c:	10 e0       	ldi	r17, 0x00	; 0
	while (*c != '\0')
     23e:	22 c0       	rjmp	.+68     	; 0x284 <mcp2515_print+0x54>
	{
		mcp2515_transmission(0x11, c[i]);
     240:	fe 01       	movw	r30, r28
     242:	e0 0f       	add	r30, r16
     244:	f1 1f       	adc	r31, r17
     246:	60 81       	ld	r22, Z
     248:	81 e1       	ldi	r24, 0x11	; 17
     24a:	0e 94 e5 00 	call	0x1ca	; 0x1ca <mcp2515_transmission>
		print_str[i] = mcp2515_reception(0x11);
     24e:	81 e1       	ldi	r24, 0x11	; 17
     250:	0e 94 0e 01 	call	0x21c	; 0x21c <mcp2515_reception>
		printf("%c\r\n", print_str[i]);
     254:	1f 92       	push	r1
     256:	8f 93       	push	r24
     258:	8e eb       	ldi	r24, 0xBE	; 190
     25a:	91 e0       	ldi	r25, 0x01	; 1
     25c:	9f 93       	push	r25
     25e:	8f 93       	push	r24
     260:	0e 94 87 03 	call	0x70e	; 0x70e <printf>
		c++;
     264:	21 96       	adiw	r28, 0x01	; 1
		i++;
     266:	0f 5f       	subi	r16, 0xFF	; 255
     268:	1f 4f       	sbci	r17, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26a:	2f e9       	ldi	r18, 0x9F	; 159
     26c:	86 e8       	ldi	r24, 0x86	; 134
     26e:	91 e0       	ldi	r25, 0x01	; 1
     270:	21 50       	subi	r18, 0x01	; 1
     272:	80 40       	sbci	r24, 0x00	; 0
     274:	90 40       	sbci	r25, 0x00	; 0
     276:	e1 f7       	brne	.-8      	; 0x270 <mcp2515_print+0x40>
     278:	00 c0       	rjmp	.+0      	; 0x27a <mcp2515_print+0x4a>
     27a:	00 00       	nop
     27c:	0f 90       	pop	r0
     27e:	0f 90       	pop	r0
     280:	0f 90       	pop	r0
     282:	0f 90       	pop	r0

void mcp2515_print(char *str) {
	char *c = str;
	char print_str[10] = "";
	int i = 0;
	while (*c != '\0')
     284:	88 81       	ld	r24, Y
     286:	81 11       	cpse	r24, r1
     288:	db cf       	rjmp	.-74     	; 0x240 <mcp2515_print+0x10>
		i++;
		_delay_ms(500);
	}
	
	//printf("output %s \r\n", print_str);
}
     28a:	df 91       	pop	r29
     28c:	cf 91       	pop	r28
     28e:	1f 91       	pop	r17
     290:	0f 91       	pop	r16
     292:	08 95       	ret

00000294 <joystick_init>:
#include "joystick.h"
#include "adc.h"
#include <avr/io.h>

void joystick_init(){
	PORTD |= (1 << PD5); //setup pullup for PD5 which is button input from Joystick
     294:	82 b3       	in	r24, 0x12	; 18
     296:	80 62       	ori	r24, 0x20	; 32
     298:	82 bb       	out	0x12, r24	; 18
     29a:	08 95       	ret

0000029c <main>:
{
	// Set main sleep time
    //_delay_ms(sleep_time);
	
	// Initialize functions
	usart_init(MYUBRR);
     29c:	8f e1       	ldi	r24, 0x1F	; 31
     29e:	0e 94 c8 02 	call	0x590	; 0x590 <usart_init>
	xmem_init();
     2a2:	0e 94 d5 02 	call	0x5aa	; 0x5aa <xmem_init>
	adc_init();
     2a6:	0e 94 57 00 	call	0xae	; 0xae <adc_init>
	joystick_init();
     2aa:	0e 94 4a 01 	call	0x294	; 0x294 <joystick_init>
	oled_init();
     2ae:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <oled_init>
	if (mcp2515_init()) {
     2b2:	0e 94 a6 00 	call	0x14c	; 0x14c <mcp2515_init>
     2b6:	89 2b       	or	r24, r25
     2b8:	29 f0       	breq	.+10     	; 0x2c4 <main+0x28>
		printf("mcp2515 init failed \r\n");
     2ba:	83 ec       	ldi	r24, 0xC3	; 195
     2bc:	91 e0       	ldi	r25, 0x01	; 1
     2be:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
		return -1;
     2c2:	23 c0       	rjmp	.+70     	; 0x30a <main+0x6e>
	}
	
	// Test SRAM functionality
	if (SRAM_test()) {
     2c4:	0e 94 37 02 	call	0x46e	; 0x46e <SRAM_test>
     2c8:	89 2b       	or	r24, r25
     2ca:	29 f0       	breq	.+10     	; 0x2d6 <main+0x3a>
		printf("SRAM test failed\r\n");
     2cc:	89 ed       	ldi	r24, 0xD9	; 217
     2ce:	91 e0       	ldi	r25, 0x01	; 1
     2d0:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
		return -1;
     2d4:	1a c0       	rjmp	.+52     	; 0x30a <main+0x6e>
	}
	
	mcp2515_mode_select(MODE_LOOPBACK);
     2d6:	80 e4       	ldi	r24, 0x40	; 64
     2d8:	0e 94 df 00 	call	0x1be	; 0x1be <mcp2515_mode_select>
	//game_fsm();
	// MAIN LOOP
    while (1) {
		mcp2515_print("ABC");
     2dc:	8b ee       	ldi	r24, 0xEB	; 235
     2de:	91 e0       	ldi	r25, 0x01	; 1
     2e0:	0e 94 18 01 	call	0x230	; 0x230 <mcp2515_print>
     2e4:	2f e7       	ldi	r18, 0x7F	; 127
     2e6:	8f e4       	ldi	r24, 0x4F	; 79
     2e8:	92 e1       	ldi	r25, 0x12	; 18
     2ea:	21 50       	subi	r18, 0x01	; 1
     2ec:	80 40       	sbci	r24, 0x00	; 0
     2ee:	90 40       	sbci	r25, 0x00	; 0
     2f0:	e1 f7       	brne	.-8      	; 0x2ea <main+0x4e>
     2f2:	00 c0       	rjmp	.+0      	; 0x2f4 <main+0x58>
     2f4:	00 00       	nop
     2f6:	2f e3       	ldi	r18, 0x3F	; 63
     2f8:	8d e0       	ldi	r24, 0x0D	; 13
     2fa:	93 e0       	ldi	r25, 0x03	; 3
     2fc:	21 50       	subi	r18, 0x01	; 1
     2fe:	80 40       	sbci	r24, 0x00	; 0
     300:	90 40       	sbci	r25, 0x00	; 0
     302:	e1 f7       	brne	.-8      	; 0x2fc <main+0x60>
     304:	00 c0       	rjmp	.+0      	; 0x306 <main+0x6a>
     306:	00 00       	nop
     308:	e9 cf       	rjmp	.-46     	; 0x2dc <main+0x40>
		//mcp2515_reception(0x11, 2);
		_delay_ms(1000);
	}

	return 0;
     30a:	8f ef       	ldi	r24, 0xFF	; 255
     30c:	9f ef       	ldi	r25, 0xFF	; 255
     30e:	08 95       	ret

00000310 <write_command>:
}

void oled_set_position(int page, int column) {
	oled_goto_page(page);
	oled_goto_column(column);
}
     310:	80 93 00 10 	sts	0x1000, r24	; 0x801000 <__bss_end+0xd0e>
     314:	08 95       	ret

00000316 <oled_goto_column>:
     316:	cf 93       	push	r28
     318:	df 93       	push	r29
     31a:	80 38       	cpi	r24, 0x80	; 128
     31c:	91 05       	cpc	r25, r1
     31e:	90 f4       	brcc	.+36     	; 0x344 <oled_goto_column+0x2e>
     320:	ec 01       	movw	r28, r24
     322:	8f 70       	andi	r24, 0x0F	; 15
     324:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
     328:	ce 01       	movw	r24, r28
     32a:	80 7f       	andi	r24, 0xF0	; 240
     32c:	99 27       	eor	r25, r25
     32e:	95 95       	asr	r25
     330:	87 95       	ror	r24
     332:	95 95       	asr	r25
     334:	87 95       	ror	r24
     336:	95 95       	asr	r25
     338:	87 95       	ror	r24
     33a:	95 95       	asr	r25
     33c:	87 95       	ror	r24
     33e:	80 5f       	subi	r24, 0xF0	; 240
     340:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
     344:	df 91       	pop	r29
     346:	cf 91       	pop	r28
     348:	08 95       	ret

0000034a <oled_goto_page>:
     34a:	28 2f       	mov	r18, r24
     34c:	39 2f       	mov	r19, r25
     34e:	28 30       	cpi	r18, 0x08	; 8
     350:	31 05       	cpc	r19, r1
     352:	18 f4       	brcc	.+6      	; 0x35a <oled_goto_page+0x10>
     354:	80 55       	subi	r24, 0x50	; 80
     356:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
     35a:	08 95       	ret

0000035c <write_data>:
	*address = command;
}

void write_data(uint8_t data) {
	volatile uint8_t* address = (uint8_t*)0x1200;
	*address = data;
     35c:	80 93 00 12 	sts	0x1200, r24	; 0x801200 <__bss_end+0xf0e>
     360:	08 95       	ret

00000362 <oled_reset>:
	write_command(0xa6); //set normal display
	write_command(0xaf); // display on
	oled_reset();
}

void oled_reset() {
     362:	0f 93       	push	r16
     364:	1f 93       	push	r17
     366:	cf 93       	push	r28
     368:	df 93       	push	r29
	for (int line = 0; line < 8; line++)
     36a:	00 e0       	ldi	r16, 0x00	; 0
     36c:	10 e0       	ldi	r17, 0x00	; 0
     36e:	13 c0       	rjmp	.+38     	; 0x396 <oled_reset+0x34>
	{
		oled_goto_page(line);
     370:	c8 01       	movw	r24, r16
     372:	0e 94 a5 01 	call	0x34a	; 0x34a <oled_goto_page>
		oled_goto_column(0);
     376:	80 e0       	ldi	r24, 0x00	; 0
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	0e 94 8b 01 	call	0x316	; 0x316 <oled_goto_column>

		for (int i = 0; i < 128; i++)
     37e:	c0 e0       	ldi	r28, 0x00	; 0
     380:	d0 e0       	ldi	r29, 0x00	; 0
     382:	04 c0       	rjmp	.+8      	; 0x38c <oled_reset+0x2a>
		{
			write_data(0x00);
     384:	80 e0       	ldi	r24, 0x00	; 0
     386:	0e 94 ae 01 	call	0x35c	; 0x35c <write_data>
	for (int line = 0; line < 8; line++)
	{
		oled_goto_page(line);
		oled_goto_column(0);

		for (int i = 0; i < 128; i++)
     38a:	21 96       	adiw	r28, 0x01	; 1
     38c:	c0 38       	cpi	r28, 0x80	; 128
     38e:	d1 05       	cpc	r29, r1
     390:	cc f3       	brlt	.-14     	; 0x384 <oled_reset+0x22>
	write_command(0xaf); // display on
	oled_reset();
}

void oled_reset() {
	for (int line = 0; line < 8; line++)
     392:	0f 5f       	subi	r16, 0xFF	; 255
     394:	1f 4f       	sbci	r17, 0xFF	; 255
     396:	08 30       	cpi	r16, 0x08	; 8
     398:	11 05       	cpc	r17, r1
     39a:	54 f3       	brlt	.-44     	; 0x370 <oled_reset+0xe>
		{
			write_data(0x00);
		}

	}
}
     39c:	df 91       	pop	r29
     39e:	cf 91       	pop	r28
     3a0:	1f 91       	pop	r17
     3a2:	0f 91       	pop	r16
     3a4:	08 95       	ret

000003a6 <oled_init>:
#include "fonts.h"
#include "menu.h"


void oled_init() {
	write_command(0xae); // display off
     3a6:	8e ea       	ldi	r24, 0xAE	; 174
     3a8:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xa1); //segment remap
     3ac:	81 ea       	ldi	r24, 0xA1	; 161
     3ae:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xda); //common pads hardware: alternative
     3b2:	8a ed       	ldi	r24, 0xDA	; 218
     3b4:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x12);
     3b8:	82 e1       	ldi	r24, 0x12	; 18
     3ba:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xc8); //common output scan direction:com63~com0
     3be:	88 ec       	ldi	r24, 0xC8	; 200
     3c0:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xa8); //multiplex ration mode:63
     3c4:	88 ea       	ldi	r24, 0xA8	; 168
     3c6:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x3f);
     3ca:	8f e3       	ldi	r24, 0x3F	; 63
     3cc:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xd5); //display divide ratio/osc. freq. mode
     3d0:	85 ed       	ldi	r24, 0xD5	; 213
     3d2:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x80);
     3d6:	80 e8       	ldi	r24, 0x80	; 128
     3d8:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x81); //contrast control
     3dc:	81 e8       	ldi	r24, 0x81	; 129
     3de:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x50);
     3e2:	80 e5       	ldi	r24, 0x50	; 80
     3e4:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xd9); //set pre-charge period
     3e8:	89 ed       	ldi	r24, 0xD9	; 217
     3ea:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x21);
     3ee:	81 e2       	ldi	r24, 0x21	; 33
     3f0:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x20); //Set Memory Addressing Mode
     3f4:	80 e2       	ldi	r24, 0x20	; 32
     3f6:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x02);
     3fa:	82 e0       	ldi	r24, 0x02	; 2
     3fc:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xdb); //VCOM deselect level mode
     400:	8b ed       	ldi	r24, 0xDB	; 219
     402:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x30);
     406:	80 e3       	ldi	r24, 0x30	; 48
     408:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xad); //master configuration
     40c:	8d ea       	ldi	r24, 0xAD	; 173
     40e:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0x00);
     412:	80 e0       	ldi	r24, 0x00	; 0
     414:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xa4); //out follows RAM content
     418:	84 ea       	ldi	r24, 0xA4	; 164
     41a:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xa6); //set normal display
     41e:	86 ea       	ldi	r24, 0xA6	; 166
     420:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	write_command(0xaf); // display on
     424:	8f ea       	ldi	r24, 0xAF	; 175
     426:	0e 94 88 01 	call	0x310	; 0x310 <write_command>
	oled_reset();
     42a:	0e 94 b1 01 	call	0x362	; 0x362 <oled_reset>
     42e:	08 95       	ret

00000430 <spi_ss_set>:
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
	spi_ss_set(1);
}

void spi_ss_set(uint8_t value) {
	if (value == 1) {
     430:	81 30       	cpi	r24, 0x01	; 1
     432:	19 f4       	brne	.+6      	; 0x43a <spi_ss_set+0xa>
		//printf("value 1\r\n");
		// Skrur ss høyt, dvs. setter cs_ på MCP2515 høy, skrur av 
		PORTB |= (1 << SS_PIN);
     434:	98 b3       	in	r25, 0x18	; 24
     436:	90 61       	ori	r25, 0x10	; 16
     438:	98 bb       	out	0x18, r25	; 24
	}
	if (value == 0) {
     43a:	81 11       	cpse	r24, r1
     43c:	03 c0       	rjmp	.+6      	; 0x444 <spi_ss_set+0x14>
		//printf("value 2\r\n");
		PORTB &= ~(1 << SS_PIN);
     43e:	88 b3       	in	r24, 0x18	; 24
     440:	8f 7e       	andi	r24, 0xEF	; 239
     442:	88 bb       	out	0x18, r24	; 24
     444:	08 95       	ret

00000446 <spi_init>:


void spi_init(void)
{
	/* Set MOSI and SCK output, all others input */
	DDRB |=  (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN);
     446:	87 b3       	in	r24, 0x17	; 23
     448:	80 6b       	ori	r24, 0xB0	; 176
     44a:	87 bb       	out	0x17, r24	; 23
	
	//maybe set SPIE to 1, interrupt enable
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     44c:	81 e5       	ldi	r24, 0x51	; 81
     44e:	8d b9       	out	0x0d, r24	; 13
	spi_ss_set(1);
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	0e 94 18 02 	call	0x430	; 0x430 <spi_ss_set>
     456:	08 95       	ret

00000458 <spi_write>:
}

void spi_write(uint8_t cData)
{
	/* Start transmission */
	SPDR = cData;
     458:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     45a:	77 9b       	sbis	0x0e, 7	; 14
     45c:	fe cf       	rjmp	.-4      	; 0x45a <spi_write+0x2>
}
     45e:	08 95       	ret

00000460 <spi_read>:

uint8_t spi_read() {
	//dummy byte transmit to start reading
	spi_write(0x00);
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	0e 94 2c 02 	call	0x458	; 0x458 <spi_write>
	/* Wait for reception complete*/
	while(!(SPSR & (1<<SPIF)));
     466:	77 9b       	sbis	0x0e, 7	; 14
     468:	fe cf       	rjmp	.-4      	; 0x466 <spi_read+0x6>
	/* Return data register */
	uint8_t sp = SPDR;
     46a:	8f b1       	in	r24, 0x0f	; 15
	return sp;
	
	
}
     46c:	08 95       	ret

0000046e <SRAM_test>:
#include "sram_test.h"

#include <stdlib.h>
#include <stdint.h>
int SRAM_test(void)
{
     46e:	ef 92       	push	r14
     470:	ff 92       	push	r15
     472:	0f 93       	push	r16
     474:	1f 93       	push	r17
     476:	cf 93       	push	r28
     478:	df 93       	push	r29
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
	uint16_t retrieval_errors = 0;
	printf("Starting SRAM test...\r\n");
     47a:	8f ee       	ldi	r24, 0xEF	; 239
     47c:	91 e0       	ldi	r25, 0x01	; 1
     47e:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
     482:	0e 94 2c 03 	call	0x658	; 0x658 <rand>
     486:	7c 01       	movw	r14, r24
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
     488:	0e 94 31 03 	call	0x662	; 0x662 <srand>
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     48c:	c0 e0       	ldi	r28, 0x00	; 0
     48e:	d0 e0       	ldi	r29, 0x00	; 0
#include <stdint.h>
int SRAM_test(void)
{
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
     490:	00 e0       	ldi	r16, 0x00	; 0
     492:	10 e0       	ldi	r17, 0x00	; 0
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     494:	20 c0       	rjmp	.+64     	; 0x4d6 <SRAM_test+0x68>
		uint8_t some_value = rand();
     496:	0e 94 2c 03 	call	0x658	; 0x658 <rand>
		ext_ram[i] = some_value;
     49a:	fe 01       	movw	r30, r28
     49c:	f8 5e       	subi	r31, 0xE8	; 232
     49e:	80 83       	st	Z, r24
		uint8_t retreived_value = ext_ram[i];
     4a0:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     4a2:	28 17       	cp	r18, r24
     4a4:	b9 f0       	breq	.+46     	; 0x4d4 <SRAM_test+0x66>
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     4a6:	99 27       	eor	r25, r25
     4a8:	9f 93       	push	r25
     4aa:	8f 93       	push	r24
     4ac:	1f 92       	push	r1
     4ae:	2f 93       	push	r18
     4b0:	df 93       	push	r29
     4b2:	cf 93       	push	r28
     4b4:	86 e0       	ldi	r24, 0x06	; 6
     4b6:	92 e0       	ldi	r25, 0x02	; 2
     4b8:	9f 93       	push	r25
     4ba:	8f 93       	push	r24
     4bc:	0e 94 87 03 	call	0x70e	; 0x70e <printf>
			write_errors++;
     4c0:	0f 5f       	subi	r16, 0xFF	; 255
     4c2:	1f 4f       	sbci	r17, 0xFF	; 255
     4c4:	8d b7       	in	r24, 0x3d	; 61
     4c6:	9e b7       	in	r25, 0x3e	; 62
     4c8:	08 96       	adiw	r24, 0x08	; 8
     4ca:	0f b6       	in	r0, 0x3f	; 63
     4cc:	f8 94       	cli
     4ce:	9e bf       	out	0x3e, r25	; 62
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	8d bf       	out	0x3d, r24	; 61
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     4d4:	21 96       	adiw	r28, 0x01	; 1
     4d6:	c1 15       	cp	r28, r1
     4d8:	98 e0       	ldi	r25, 0x08	; 8
     4da:	d9 07       	cpc	r29, r25
     4dc:	e0 f2       	brcs	.-72     	; 0x496 <SRAM_test+0x28>
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			write_errors++;
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);
     4de:	c7 01       	movw	r24, r14
     4e0:	0e 94 31 03 	call	0x662	; 0x662 <srand>
	// reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     4e4:	c0 e0       	ldi	r28, 0x00	; 0
     4e6:	d0 e0       	ldi	r29, 0x00	; 0
int SRAM_test(void)
{
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
	uint16_t retrieval_errors = 0;
     4e8:	e1 2c       	mov	r14, r1
     4ea:	f1 2c       	mov	r15, r1
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);
	// reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     4ec:	20 c0       	rjmp	.+64     	; 0x52e <__stack+0x2f>
		uint8_t some_value = rand();
     4ee:	0e 94 2c 03 	call	0x658	; 0x658 <rand>
		uint8_t retreived_value = ext_ram[i];
     4f2:	fe 01       	movw	r30, r28
     4f4:	f8 5e       	subi	r31, 0xE8	; 232
     4f6:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     4f8:	28 17       	cp	r18, r24
     4fa:	c1 f0       	breq	.+48     	; 0x52c <__stack+0x2d>
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     4fc:	99 27       	eor	r25, r25
     4fe:	9f 93       	push	r25
     500:	8f 93       	push	r24
     502:	1f 92       	push	r1
     504:	2f 93       	push	r18
     506:	df 93       	push	r29
     508:	cf 93       	push	r28
     50a:	80 e4       	ldi	r24, 0x40	; 64
     50c:	92 e0       	ldi	r25, 0x02	; 2
     50e:	9f 93       	push	r25
     510:	8f 93       	push	r24
     512:	0e 94 87 03 	call	0x70e	; 0x70e <printf>
			retrieval_errors++;
     516:	8f ef       	ldi	r24, 0xFF	; 255
     518:	e8 1a       	sub	r14, r24
     51a:	f8 0a       	sbc	r15, r24
     51c:	8d b7       	in	r24, 0x3d	; 61
     51e:	9e b7       	in	r25, 0x3e	; 62
     520:	08 96       	adiw	r24, 0x08	; 8
     522:	0f b6       	in	r0, 0x3f	; 63
     524:	f8 94       	cli
     526:	9e bf       	out	0x3e, r25	; 62
     528:	0f be       	out	0x3f, r0	; 63
     52a:	8d bf       	out	0x3d, r24	; 61
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);
	// reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     52c:	21 96       	adiw	r28, 0x01	; 1
     52e:	c1 15       	cp	r28, r1
     530:	98 e0       	ldi	r25, 0x08	; 8
     532:	d9 07       	cpc	r29, r25
     534:	e0 f2       	brcs	.-72     	; 0x4ee <SRAM_test+0x80>
		if (retreived_value != some_value) {
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			retrieval_errors++;
		}
	}
	if (retrieval_errors || write_errors) {
     536:	e1 14       	cp	r14, r1
     538:	f1 04       	cpc	r15, r1
     53a:	b1 f4       	brne	.+44     	; 0x568 <__stack+0x69>
     53c:	01 15       	cp	r16, r1
     53e:	11 05       	cpc	r17, r1
     540:	b1 f4       	brne	.+44     	; 0x56e <__stack+0x6f>
		return 1;
	}
	printf("SRAM test completed with \r\n%4d errors in write phase and \r\n%4d errors in retrieval phase\r\n\r\n", write_errors, retrieval_errors);
     542:	ff 92       	push	r15
     544:	ef 92       	push	r14
     546:	1f 93       	push	r17
     548:	0f 93       	push	r16
     54a:	8e e7       	ldi	r24, 0x7E	; 126
     54c:	92 e0       	ldi	r25, 0x02	; 2
     54e:	9f 93       	push	r25
     550:	8f 93       	push	r24
     552:	0e 94 87 03 	call	0x70e	; 0x70e <printf>
	return 0;
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	0f 90       	pop	r0
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	80 e0       	ldi	r24, 0x00	; 0
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	05 c0       	rjmp	.+10     	; 0x572 <__stack+0x73>
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			retrieval_errors++;
		}
	}
	if (retrieval_errors || write_errors) {
		return 1;
     568:	81 e0       	ldi	r24, 0x01	; 1
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	02 c0       	rjmp	.+4      	; 0x572 <__stack+0x73>
     56e:	81 e0       	ldi	r24, 0x01	; 1
     570:	90 e0       	ldi	r25, 0x00	; 0
	}
	printf("SRAM test completed with \r\n%4d errors in write phase and \r\n%4d errors in retrieval phase\r\n\r\n", write_errors, retrieval_errors);
	return 0;
     572:	df 91       	pop	r29
     574:	cf 91       	pop	r28
     576:	1f 91       	pop	r17
     578:	0f 91       	pop	r16
     57a:	ff 90       	pop	r15
     57c:	ef 90       	pop	r14
     57e:	08 95       	ret

00000580 <usart_transmit>:



void usart_transmit(uint8_t data) {
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) ) {	
     580:	5d 9b       	sbis	0x0b, 5	; 11
     582:	fe cf       	rjmp	.-4      	; 0x580 <usart_transmit>
	}
	
	/* Put data into buffer, sends the data */
	UDR0 = data;
     584:	8c b9       	out	0x0c, r24	; 12
     586:	08 95       	ret

00000588 <usart_receive>:
}

uint8_t usart_receive(void) {
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) ) {
     588:	5f 9b       	sbis	0x0b, 7	; 11
     58a:	fe cf       	rjmp	.-4      	; 0x588 <usart_receive>
	}
	/* Get and return received data from buffer */
	return UDR0;
     58c:	8c b1       	in	r24, 0x0c	; 12
}
     58e:	08 95       	ret

00000590 <usart_init>:
#include <avr/io.h>
#include "uart_driver.h"

void usart_init(uint8_t ubrr) {
	/* Set baud rate */
	UBRR0H = (uint8_t)(ubrr>>8);
     590:	10 bc       	out	0x20, r1	; 32
	UBRR0L = (uint8_t)ubrr;
     592:	89 b9       	out	0x09, r24	; 9
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     594:	88 e1       	ldi	r24, 0x18	; 24
     596:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
     598:	86 e8       	ldi	r24, 0x86	; 134
     59a:	80 bd       	out	0x20, r24	; 32
	fdevopen(usart_transmit, usart_receive);
     59c:	64 ec       	ldi	r22, 0xC4	; 196
     59e:	72 e0       	ldi	r23, 0x02	; 2
     5a0:	80 ec       	ldi	r24, 0xC0	; 192
     5a2:	92 e0       	ldi	r25, 0x02	; 2
     5a4:	0e 94 3c 03 	call	0x678	; 0x678 <fdevopen>
     5a8:	08 95       	ret

000005aa <xmem_init>:
#include <avr/io.h>
#include "xmem.h"

void xmem_init(void) {
	MCUCR |= (1 << SRE); //enable XMEM
     5aa:	85 b7       	in	r24, 0x35	; 53
     5ac:	80 68       	ori	r24, 0x80	; 128
     5ae:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1 << XMM2); //bit masking
     5b0:	80 b7       	in	r24, 0x30	; 48
     5b2:	80 62       	ori	r24, 0x20	; 32
     5b4:	80 bf       	out	0x30, r24	; 48
	printf("-XMEM init-\n");	
     5b6:	8b ed       	ldi	r24, 0xDB	; 219
     5b8:	92 e0       	ldi	r25, 0x02	; 2
     5ba:	0e 94 9d 03 	call	0x73a	; 0x73a <puts>
     5be:	08 95       	ret

000005c0 <do_rand>:
     5c0:	8f 92       	push	r8
     5c2:	9f 92       	push	r9
     5c4:	af 92       	push	r10
     5c6:	bf 92       	push	r11
     5c8:	cf 92       	push	r12
     5ca:	df 92       	push	r13
     5cc:	ef 92       	push	r14
     5ce:	ff 92       	push	r15
     5d0:	cf 93       	push	r28
     5d2:	df 93       	push	r29
     5d4:	ec 01       	movw	r28, r24
     5d6:	68 81       	ld	r22, Y
     5d8:	79 81       	ldd	r23, Y+1	; 0x01
     5da:	8a 81       	ldd	r24, Y+2	; 0x02
     5dc:	9b 81       	ldd	r25, Y+3	; 0x03
     5de:	61 15       	cp	r22, r1
     5e0:	71 05       	cpc	r23, r1
     5e2:	81 05       	cpc	r24, r1
     5e4:	91 05       	cpc	r25, r1
     5e6:	21 f4       	brne	.+8      	; 0x5f0 <do_rand+0x30>
     5e8:	64 e2       	ldi	r22, 0x24	; 36
     5ea:	79 ed       	ldi	r23, 0xD9	; 217
     5ec:	8b e5       	ldi	r24, 0x5B	; 91
     5ee:	97 e0       	ldi	r25, 0x07	; 7
     5f0:	2d e1       	ldi	r18, 0x1D	; 29
     5f2:	33 ef       	ldi	r19, 0xF3	; 243
     5f4:	41 e0       	ldi	r20, 0x01	; 1
     5f6:	50 e0       	ldi	r21, 0x00	; 0
     5f8:	0e 94 a2 07 	call	0xf44	; 0xf44 <__divmodsi4>
     5fc:	49 01       	movw	r8, r18
     5fe:	5a 01       	movw	r10, r20
     600:	9b 01       	movw	r18, r22
     602:	ac 01       	movw	r20, r24
     604:	a7 ea       	ldi	r26, 0xA7	; 167
     606:	b1 e4       	ldi	r27, 0x41	; 65
     608:	0e 94 c1 07 	call	0xf82	; 0xf82 <__muluhisi3>
     60c:	6b 01       	movw	r12, r22
     60e:	7c 01       	movw	r14, r24
     610:	ac ee       	ldi	r26, 0xEC	; 236
     612:	b4 ef       	ldi	r27, 0xF4	; 244
     614:	a5 01       	movw	r20, r10
     616:	94 01       	movw	r18, r8
     618:	0e 94 cf 07 	call	0xf9e	; 0xf9e <__mulohisi3>
     61c:	dc 01       	movw	r26, r24
     61e:	cb 01       	movw	r24, r22
     620:	8c 0d       	add	r24, r12
     622:	9d 1d       	adc	r25, r13
     624:	ae 1d       	adc	r26, r14
     626:	bf 1d       	adc	r27, r15
     628:	b7 ff       	sbrs	r27, 7
     62a:	03 c0       	rjmp	.+6      	; 0x632 <do_rand+0x72>
     62c:	01 97       	sbiw	r24, 0x01	; 1
     62e:	a1 09       	sbc	r26, r1
     630:	b0 48       	sbci	r27, 0x80	; 128
     632:	88 83       	st	Y, r24
     634:	99 83       	std	Y+1, r25	; 0x01
     636:	aa 83       	std	Y+2, r26	; 0x02
     638:	bb 83       	std	Y+3, r27	; 0x03
     63a:	9f 77       	andi	r25, 0x7F	; 127
     63c:	df 91       	pop	r29
     63e:	cf 91       	pop	r28
     640:	ff 90       	pop	r15
     642:	ef 90       	pop	r14
     644:	df 90       	pop	r13
     646:	cf 90       	pop	r12
     648:	bf 90       	pop	r11
     64a:	af 90       	pop	r10
     64c:	9f 90       	pop	r9
     64e:	8f 90       	pop	r8
     650:	08 95       	ret

00000652 <rand_r>:
     652:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <do_rand>
     656:	08 95       	ret

00000658 <rand>:
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	91 e0       	ldi	r25, 0x01	; 1
     65c:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <do_rand>
     660:	08 95       	ret

00000662 <srand>:
     662:	a0 e0       	ldi	r26, 0x00	; 0
     664:	b0 e0       	ldi	r27, 0x00	; 0
     666:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
     66a:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     66e:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
     672:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
     676:	08 95       	ret

00000678 <fdevopen>:
     678:	0f 93       	push	r16
     67a:	1f 93       	push	r17
     67c:	cf 93       	push	r28
     67e:	df 93       	push	r29
     680:	00 97       	sbiw	r24, 0x00	; 0
     682:	31 f4       	brne	.+12     	; 0x690 <fdevopen+0x18>
     684:	61 15       	cp	r22, r1
     686:	71 05       	cpc	r23, r1
     688:	19 f4       	brne	.+6      	; 0x690 <fdevopen+0x18>
     68a:	80 e0       	ldi	r24, 0x00	; 0
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	3a c0       	rjmp	.+116    	; 0x704 <fdevopen+0x8c>
     690:	8b 01       	movw	r16, r22
     692:	ec 01       	movw	r28, r24
     694:	6e e0       	ldi	r22, 0x0E	; 14
     696:	70 e0       	ldi	r23, 0x00	; 0
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	0e 94 ae 05 	call	0xb5c	; 0xb5c <calloc>
     6a0:	fc 01       	movw	r30, r24
     6a2:	89 2b       	or	r24, r25
     6a4:	91 f3       	breq	.-28     	; 0x68a <fdevopen+0x12>
     6a6:	80 e8       	ldi	r24, 0x80	; 128
     6a8:	83 83       	std	Z+3, r24	; 0x03
     6aa:	01 15       	cp	r16, r1
     6ac:	11 05       	cpc	r17, r1
     6ae:	71 f0       	breq	.+28     	; 0x6cc <fdevopen+0x54>
     6b0:	13 87       	std	Z+11, r17	; 0x0b
     6b2:	02 87       	std	Z+10, r16	; 0x0a
     6b4:	81 e8       	ldi	r24, 0x81	; 129
     6b6:	83 83       	std	Z+3, r24	; 0x03
     6b8:	80 91 e8 02 	lds	r24, 0x02E8	; 0x8002e8 <__data_end>
     6bc:	90 91 e9 02 	lds	r25, 0x02E9	; 0x8002e9 <__data_end+0x1>
     6c0:	89 2b       	or	r24, r25
     6c2:	21 f4       	brne	.+8      	; 0x6cc <fdevopen+0x54>
     6c4:	f0 93 e9 02 	sts	0x02E9, r31	; 0x8002e9 <__data_end+0x1>
     6c8:	e0 93 e8 02 	sts	0x02E8, r30	; 0x8002e8 <__data_end>
     6cc:	20 97       	sbiw	r28, 0x00	; 0
     6ce:	c9 f0       	breq	.+50     	; 0x702 <fdevopen+0x8a>
     6d0:	d1 87       	std	Z+9, r29	; 0x09
     6d2:	c0 87       	std	Z+8, r28	; 0x08
     6d4:	83 81       	ldd	r24, Z+3	; 0x03
     6d6:	82 60       	ori	r24, 0x02	; 2
     6d8:	83 83       	std	Z+3, r24	; 0x03
     6da:	80 91 ea 02 	lds	r24, 0x02EA	; 0x8002ea <__data_end+0x2>
     6de:	90 91 eb 02 	lds	r25, 0x02EB	; 0x8002eb <__data_end+0x3>
     6e2:	89 2b       	or	r24, r25
     6e4:	71 f4       	brne	.+28     	; 0x702 <fdevopen+0x8a>
     6e6:	f0 93 eb 02 	sts	0x02EB, r31	; 0x8002eb <__data_end+0x3>
     6ea:	e0 93 ea 02 	sts	0x02EA, r30	; 0x8002ea <__data_end+0x2>
     6ee:	80 91 ec 02 	lds	r24, 0x02EC	; 0x8002ec <__data_end+0x4>
     6f2:	90 91 ed 02 	lds	r25, 0x02ED	; 0x8002ed <__data_end+0x5>
     6f6:	89 2b       	or	r24, r25
     6f8:	21 f4       	brne	.+8      	; 0x702 <fdevopen+0x8a>
     6fa:	f0 93 ed 02 	sts	0x02ED, r31	; 0x8002ed <__data_end+0x5>
     6fe:	e0 93 ec 02 	sts	0x02EC, r30	; 0x8002ec <__data_end+0x4>
     702:	cf 01       	movw	r24, r30
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	1f 91       	pop	r17
     70a:	0f 91       	pop	r16
     70c:	08 95       	ret

0000070e <printf>:
     70e:	a0 e0       	ldi	r26, 0x00	; 0
     710:	b0 e0       	ldi	r27, 0x00	; 0
     712:	ed e8       	ldi	r30, 0x8D	; 141
     714:	f3 e0       	ldi	r31, 0x03	; 3
     716:	0c 94 e4 07 	jmp	0xfc8	; 0xfc8 <__prologue_saves__+0x20>
     71a:	ae 01       	movw	r20, r28
     71c:	4b 5f       	subi	r20, 0xFB	; 251
     71e:	5f 4f       	sbci	r21, 0xFF	; 255
     720:	fa 01       	movw	r30, r20
     722:	61 91       	ld	r22, Z+
     724:	71 91       	ld	r23, Z+
     726:	af 01       	movw	r20, r30
     728:	80 91 ea 02 	lds	r24, 0x02EA	; 0x8002ea <__data_end+0x2>
     72c:	90 91 eb 02 	lds	r25, 0x02EB	; 0x8002eb <__data_end+0x3>
     730:	0e 94 cd 03 	call	0x79a	; 0x79a <vfprintf>
     734:	e2 e0       	ldi	r30, 0x02	; 2
     736:	0c 94 00 08 	jmp	0x1000	; 0x1000 <__epilogue_restores__+0x20>

0000073a <puts>:
     73a:	0f 93       	push	r16
     73c:	1f 93       	push	r17
     73e:	cf 93       	push	r28
     740:	df 93       	push	r29
     742:	e0 91 ea 02 	lds	r30, 0x02EA	; 0x8002ea <__data_end+0x2>
     746:	f0 91 eb 02 	lds	r31, 0x02EB	; 0x8002eb <__data_end+0x3>
     74a:	23 81       	ldd	r18, Z+3	; 0x03
     74c:	21 ff       	sbrs	r18, 1
     74e:	1b c0       	rjmp	.+54     	; 0x786 <puts+0x4c>
     750:	8c 01       	movw	r16, r24
     752:	d0 e0       	ldi	r29, 0x00	; 0
     754:	c0 e0       	ldi	r28, 0x00	; 0
     756:	f8 01       	movw	r30, r16
     758:	81 91       	ld	r24, Z+
     75a:	8f 01       	movw	r16, r30
     75c:	60 91 ea 02 	lds	r22, 0x02EA	; 0x8002ea <__data_end+0x2>
     760:	70 91 eb 02 	lds	r23, 0x02EB	; 0x8002eb <__data_end+0x3>
     764:	db 01       	movw	r26, r22
     766:	18 96       	adiw	r26, 0x08	; 8
     768:	ed 91       	ld	r30, X+
     76a:	fc 91       	ld	r31, X
     76c:	19 97       	sbiw	r26, 0x09	; 9
     76e:	88 23       	and	r24, r24
     770:	31 f0       	breq	.+12     	; 0x77e <puts+0x44>
     772:	09 95       	icall
     774:	89 2b       	or	r24, r25
     776:	79 f3       	breq	.-34     	; 0x756 <puts+0x1c>
     778:	df ef       	ldi	r29, 0xFF	; 255
     77a:	cf ef       	ldi	r28, 0xFF	; 255
     77c:	ec cf       	rjmp	.-40     	; 0x756 <puts+0x1c>
     77e:	8a e0       	ldi	r24, 0x0A	; 10
     780:	09 95       	icall
     782:	89 2b       	or	r24, r25
     784:	19 f0       	breq	.+6      	; 0x78c <puts+0x52>
     786:	8f ef       	ldi	r24, 0xFF	; 255
     788:	9f ef       	ldi	r25, 0xFF	; 255
     78a:	02 c0       	rjmp	.+4      	; 0x790 <puts+0x56>
     78c:	8d 2f       	mov	r24, r29
     78e:	9c 2f       	mov	r25, r28
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	1f 91       	pop	r17
     796:	0f 91       	pop	r16
     798:	08 95       	ret

0000079a <vfprintf>:
     79a:	ab e0       	ldi	r26, 0x0B	; 11
     79c:	b0 e0       	ldi	r27, 0x00	; 0
     79e:	e3 ed       	ldi	r30, 0xD3	; 211
     7a0:	f3 e0       	ldi	r31, 0x03	; 3
     7a2:	0c 94 d4 07 	jmp	0xfa8	; 0xfa8 <__prologue_saves__>
     7a6:	6c 01       	movw	r12, r24
     7a8:	7b 01       	movw	r14, r22
     7aa:	8a 01       	movw	r16, r20
     7ac:	fc 01       	movw	r30, r24
     7ae:	17 82       	std	Z+7, r1	; 0x07
     7b0:	16 82       	std	Z+6, r1	; 0x06
     7b2:	83 81       	ldd	r24, Z+3	; 0x03
     7b4:	81 ff       	sbrs	r24, 1
     7b6:	cc c1       	rjmp	.+920    	; 0xb50 <vfprintf+0x3b6>
     7b8:	ce 01       	movw	r24, r28
     7ba:	01 96       	adiw	r24, 0x01	; 1
     7bc:	3c 01       	movw	r6, r24
     7be:	f6 01       	movw	r30, r12
     7c0:	93 81       	ldd	r25, Z+3	; 0x03
     7c2:	f7 01       	movw	r30, r14
     7c4:	93 fd       	sbrc	r25, 3
     7c6:	85 91       	lpm	r24, Z+
     7c8:	93 ff       	sbrs	r25, 3
     7ca:	81 91       	ld	r24, Z+
     7cc:	7f 01       	movw	r14, r30
     7ce:	88 23       	and	r24, r24
     7d0:	09 f4       	brne	.+2      	; 0x7d4 <vfprintf+0x3a>
     7d2:	ba c1       	rjmp	.+884    	; 0xb48 <vfprintf+0x3ae>
     7d4:	85 32       	cpi	r24, 0x25	; 37
     7d6:	39 f4       	brne	.+14     	; 0x7e6 <vfprintf+0x4c>
     7d8:	93 fd       	sbrc	r25, 3
     7da:	85 91       	lpm	r24, Z+
     7dc:	93 ff       	sbrs	r25, 3
     7de:	81 91       	ld	r24, Z+
     7e0:	7f 01       	movw	r14, r30
     7e2:	85 32       	cpi	r24, 0x25	; 37
     7e4:	29 f4       	brne	.+10     	; 0x7f0 <vfprintf+0x56>
     7e6:	b6 01       	movw	r22, r12
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     7ee:	e7 cf       	rjmp	.-50     	; 0x7be <vfprintf+0x24>
     7f0:	91 2c       	mov	r9, r1
     7f2:	21 2c       	mov	r2, r1
     7f4:	31 2c       	mov	r3, r1
     7f6:	ff e1       	ldi	r31, 0x1F	; 31
     7f8:	f3 15       	cp	r31, r3
     7fa:	d8 f0       	brcs	.+54     	; 0x832 <vfprintf+0x98>
     7fc:	8b 32       	cpi	r24, 0x2B	; 43
     7fe:	79 f0       	breq	.+30     	; 0x81e <vfprintf+0x84>
     800:	38 f4       	brcc	.+14     	; 0x810 <vfprintf+0x76>
     802:	80 32       	cpi	r24, 0x20	; 32
     804:	79 f0       	breq	.+30     	; 0x824 <vfprintf+0x8a>
     806:	83 32       	cpi	r24, 0x23	; 35
     808:	a1 f4       	brne	.+40     	; 0x832 <vfprintf+0x98>
     80a:	23 2d       	mov	r18, r3
     80c:	20 61       	ori	r18, 0x10	; 16
     80e:	1d c0       	rjmp	.+58     	; 0x84a <vfprintf+0xb0>
     810:	8d 32       	cpi	r24, 0x2D	; 45
     812:	61 f0       	breq	.+24     	; 0x82c <vfprintf+0x92>
     814:	80 33       	cpi	r24, 0x30	; 48
     816:	69 f4       	brne	.+26     	; 0x832 <vfprintf+0x98>
     818:	23 2d       	mov	r18, r3
     81a:	21 60       	ori	r18, 0x01	; 1
     81c:	16 c0       	rjmp	.+44     	; 0x84a <vfprintf+0xb0>
     81e:	83 2d       	mov	r24, r3
     820:	82 60       	ori	r24, 0x02	; 2
     822:	38 2e       	mov	r3, r24
     824:	e3 2d       	mov	r30, r3
     826:	e4 60       	ori	r30, 0x04	; 4
     828:	3e 2e       	mov	r3, r30
     82a:	2a c0       	rjmp	.+84     	; 0x880 <vfprintf+0xe6>
     82c:	f3 2d       	mov	r31, r3
     82e:	f8 60       	ori	r31, 0x08	; 8
     830:	1d c0       	rjmp	.+58     	; 0x86c <vfprintf+0xd2>
     832:	37 fc       	sbrc	r3, 7
     834:	2d c0       	rjmp	.+90     	; 0x890 <vfprintf+0xf6>
     836:	20 ed       	ldi	r18, 0xD0	; 208
     838:	28 0f       	add	r18, r24
     83a:	2a 30       	cpi	r18, 0x0A	; 10
     83c:	40 f0       	brcs	.+16     	; 0x84e <vfprintf+0xb4>
     83e:	8e 32       	cpi	r24, 0x2E	; 46
     840:	b9 f4       	brne	.+46     	; 0x870 <vfprintf+0xd6>
     842:	36 fc       	sbrc	r3, 6
     844:	81 c1       	rjmp	.+770    	; 0xb48 <vfprintf+0x3ae>
     846:	23 2d       	mov	r18, r3
     848:	20 64       	ori	r18, 0x40	; 64
     84a:	32 2e       	mov	r3, r18
     84c:	19 c0       	rjmp	.+50     	; 0x880 <vfprintf+0xe6>
     84e:	36 fe       	sbrs	r3, 6
     850:	06 c0       	rjmp	.+12     	; 0x85e <vfprintf+0xc4>
     852:	8a e0       	ldi	r24, 0x0A	; 10
     854:	98 9e       	mul	r9, r24
     856:	20 0d       	add	r18, r0
     858:	11 24       	eor	r1, r1
     85a:	92 2e       	mov	r9, r18
     85c:	11 c0       	rjmp	.+34     	; 0x880 <vfprintf+0xe6>
     85e:	ea e0       	ldi	r30, 0x0A	; 10
     860:	2e 9e       	mul	r2, r30
     862:	20 0d       	add	r18, r0
     864:	11 24       	eor	r1, r1
     866:	22 2e       	mov	r2, r18
     868:	f3 2d       	mov	r31, r3
     86a:	f0 62       	ori	r31, 0x20	; 32
     86c:	3f 2e       	mov	r3, r31
     86e:	08 c0       	rjmp	.+16     	; 0x880 <vfprintf+0xe6>
     870:	8c 36       	cpi	r24, 0x6C	; 108
     872:	21 f4       	brne	.+8      	; 0x87c <vfprintf+0xe2>
     874:	83 2d       	mov	r24, r3
     876:	80 68       	ori	r24, 0x80	; 128
     878:	38 2e       	mov	r3, r24
     87a:	02 c0       	rjmp	.+4      	; 0x880 <vfprintf+0xe6>
     87c:	88 36       	cpi	r24, 0x68	; 104
     87e:	41 f4       	brne	.+16     	; 0x890 <vfprintf+0xf6>
     880:	f7 01       	movw	r30, r14
     882:	93 fd       	sbrc	r25, 3
     884:	85 91       	lpm	r24, Z+
     886:	93 ff       	sbrs	r25, 3
     888:	81 91       	ld	r24, Z+
     88a:	7f 01       	movw	r14, r30
     88c:	81 11       	cpse	r24, r1
     88e:	b3 cf       	rjmp	.-154    	; 0x7f6 <vfprintf+0x5c>
     890:	98 2f       	mov	r25, r24
     892:	9f 7d       	andi	r25, 0xDF	; 223
     894:	95 54       	subi	r25, 0x45	; 69
     896:	93 30       	cpi	r25, 0x03	; 3
     898:	28 f4       	brcc	.+10     	; 0x8a4 <vfprintf+0x10a>
     89a:	0c 5f       	subi	r16, 0xFC	; 252
     89c:	1f 4f       	sbci	r17, 0xFF	; 255
     89e:	9f e3       	ldi	r25, 0x3F	; 63
     8a0:	99 83       	std	Y+1, r25	; 0x01
     8a2:	0d c0       	rjmp	.+26     	; 0x8be <vfprintf+0x124>
     8a4:	83 36       	cpi	r24, 0x63	; 99
     8a6:	31 f0       	breq	.+12     	; 0x8b4 <vfprintf+0x11a>
     8a8:	83 37       	cpi	r24, 0x73	; 115
     8aa:	71 f0       	breq	.+28     	; 0x8c8 <vfprintf+0x12e>
     8ac:	83 35       	cpi	r24, 0x53	; 83
     8ae:	09 f0       	breq	.+2      	; 0x8b2 <vfprintf+0x118>
     8b0:	59 c0       	rjmp	.+178    	; 0x964 <vfprintf+0x1ca>
     8b2:	21 c0       	rjmp	.+66     	; 0x8f6 <vfprintf+0x15c>
     8b4:	f8 01       	movw	r30, r16
     8b6:	80 81       	ld	r24, Z
     8b8:	89 83       	std	Y+1, r24	; 0x01
     8ba:	0e 5f       	subi	r16, 0xFE	; 254
     8bc:	1f 4f       	sbci	r17, 0xFF	; 255
     8be:	88 24       	eor	r8, r8
     8c0:	83 94       	inc	r8
     8c2:	91 2c       	mov	r9, r1
     8c4:	53 01       	movw	r10, r6
     8c6:	13 c0       	rjmp	.+38     	; 0x8ee <vfprintf+0x154>
     8c8:	28 01       	movw	r4, r16
     8ca:	f2 e0       	ldi	r31, 0x02	; 2
     8cc:	4f 0e       	add	r4, r31
     8ce:	51 1c       	adc	r5, r1
     8d0:	f8 01       	movw	r30, r16
     8d2:	a0 80       	ld	r10, Z
     8d4:	b1 80       	ldd	r11, Z+1	; 0x01
     8d6:	36 fe       	sbrs	r3, 6
     8d8:	03 c0       	rjmp	.+6      	; 0x8e0 <vfprintf+0x146>
     8da:	69 2d       	mov	r22, r9
     8dc:	70 e0       	ldi	r23, 0x00	; 0
     8de:	02 c0       	rjmp	.+4      	; 0x8e4 <vfprintf+0x14a>
     8e0:	6f ef       	ldi	r22, 0xFF	; 255
     8e2:	7f ef       	ldi	r23, 0xFF	; 255
     8e4:	c5 01       	movw	r24, r10
     8e6:	0e 94 fd 06 	call	0xdfa	; 0xdfa <strnlen>
     8ea:	4c 01       	movw	r8, r24
     8ec:	82 01       	movw	r16, r4
     8ee:	f3 2d       	mov	r31, r3
     8f0:	ff 77       	andi	r31, 0x7F	; 127
     8f2:	3f 2e       	mov	r3, r31
     8f4:	16 c0       	rjmp	.+44     	; 0x922 <vfprintf+0x188>
     8f6:	28 01       	movw	r4, r16
     8f8:	22 e0       	ldi	r18, 0x02	; 2
     8fa:	42 0e       	add	r4, r18
     8fc:	51 1c       	adc	r5, r1
     8fe:	f8 01       	movw	r30, r16
     900:	a0 80       	ld	r10, Z
     902:	b1 80       	ldd	r11, Z+1	; 0x01
     904:	36 fe       	sbrs	r3, 6
     906:	03 c0       	rjmp	.+6      	; 0x90e <vfprintf+0x174>
     908:	69 2d       	mov	r22, r9
     90a:	70 e0       	ldi	r23, 0x00	; 0
     90c:	02 c0       	rjmp	.+4      	; 0x912 <vfprintf+0x178>
     90e:	6f ef       	ldi	r22, 0xFF	; 255
     910:	7f ef       	ldi	r23, 0xFF	; 255
     912:	c5 01       	movw	r24, r10
     914:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <strnlen_P>
     918:	4c 01       	movw	r8, r24
     91a:	f3 2d       	mov	r31, r3
     91c:	f0 68       	ori	r31, 0x80	; 128
     91e:	3f 2e       	mov	r3, r31
     920:	82 01       	movw	r16, r4
     922:	33 fc       	sbrc	r3, 3
     924:	1b c0       	rjmp	.+54     	; 0x95c <vfprintf+0x1c2>
     926:	82 2d       	mov	r24, r2
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	88 16       	cp	r8, r24
     92c:	99 06       	cpc	r9, r25
     92e:	b0 f4       	brcc	.+44     	; 0x95c <vfprintf+0x1c2>
     930:	b6 01       	movw	r22, r12
     932:	80 e2       	ldi	r24, 0x20	; 32
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     93a:	2a 94       	dec	r2
     93c:	f4 cf       	rjmp	.-24     	; 0x926 <vfprintf+0x18c>
     93e:	f5 01       	movw	r30, r10
     940:	37 fc       	sbrc	r3, 7
     942:	85 91       	lpm	r24, Z+
     944:	37 fe       	sbrs	r3, 7
     946:	81 91       	ld	r24, Z+
     948:	5f 01       	movw	r10, r30
     94a:	b6 01       	movw	r22, r12
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     952:	21 10       	cpse	r2, r1
     954:	2a 94       	dec	r2
     956:	21 e0       	ldi	r18, 0x01	; 1
     958:	82 1a       	sub	r8, r18
     95a:	91 08       	sbc	r9, r1
     95c:	81 14       	cp	r8, r1
     95e:	91 04       	cpc	r9, r1
     960:	71 f7       	brne	.-36     	; 0x93e <vfprintf+0x1a4>
     962:	e8 c0       	rjmp	.+464    	; 0xb34 <vfprintf+0x39a>
     964:	84 36       	cpi	r24, 0x64	; 100
     966:	11 f0       	breq	.+4      	; 0x96c <vfprintf+0x1d2>
     968:	89 36       	cpi	r24, 0x69	; 105
     96a:	41 f5       	brne	.+80     	; 0x9bc <vfprintf+0x222>
     96c:	f8 01       	movw	r30, r16
     96e:	37 fe       	sbrs	r3, 7
     970:	07 c0       	rjmp	.+14     	; 0x980 <vfprintf+0x1e6>
     972:	60 81       	ld	r22, Z
     974:	71 81       	ldd	r23, Z+1	; 0x01
     976:	82 81       	ldd	r24, Z+2	; 0x02
     978:	93 81       	ldd	r25, Z+3	; 0x03
     97a:	0c 5f       	subi	r16, 0xFC	; 252
     97c:	1f 4f       	sbci	r17, 0xFF	; 255
     97e:	08 c0       	rjmp	.+16     	; 0x990 <vfprintf+0x1f6>
     980:	60 81       	ld	r22, Z
     982:	71 81       	ldd	r23, Z+1	; 0x01
     984:	07 2e       	mov	r0, r23
     986:	00 0c       	add	r0, r0
     988:	88 0b       	sbc	r24, r24
     98a:	99 0b       	sbc	r25, r25
     98c:	0e 5f       	subi	r16, 0xFE	; 254
     98e:	1f 4f       	sbci	r17, 0xFF	; 255
     990:	f3 2d       	mov	r31, r3
     992:	ff 76       	andi	r31, 0x6F	; 111
     994:	3f 2e       	mov	r3, r31
     996:	97 ff       	sbrs	r25, 7
     998:	09 c0       	rjmp	.+18     	; 0x9ac <vfprintf+0x212>
     99a:	90 95       	com	r25
     99c:	80 95       	com	r24
     99e:	70 95       	com	r23
     9a0:	61 95       	neg	r22
     9a2:	7f 4f       	sbci	r23, 0xFF	; 255
     9a4:	8f 4f       	sbci	r24, 0xFF	; 255
     9a6:	9f 4f       	sbci	r25, 0xFF	; 255
     9a8:	f0 68       	ori	r31, 0x80	; 128
     9aa:	3f 2e       	mov	r3, r31
     9ac:	2a e0       	ldi	r18, 0x0A	; 10
     9ae:	30 e0       	ldi	r19, 0x00	; 0
     9b0:	a3 01       	movw	r20, r6
     9b2:	0e 94 44 07 	call	0xe88	; 0xe88 <__ultoa_invert>
     9b6:	88 2e       	mov	r8, r24
     9b8:	86 18       	sub	r8, r6
     9ba:	45 c0       	rjmp	.+138    	; 0xa46 <vfprintf+0x2ac>
     9bc:	85 37       	cpi	r24, 0x75	; 117
     9be:	31 f4       	brne	.+12     	; 0x9cc <vfprintf+0x232>
     9c0:	23 2d       	mov	r18, r3
     9c2:	2f 7e       	andi	r18, 0xEF	; 239
     9c4:	b2 2e       	mov	r11, r18
     9c6:	2a e0       	ldi	r18, 0x0A	; 10
     9c8:	30 e0       	ldi	r19, 0x00	; 0
     9ca:	25 c0       	rjmp	.+74     	; 0xa16 <vfprintf+0x27c>
     9cc:	93 2d       	mov	r25, r3
     9ce:	99 7f       	andi	r25, 0xF9	; 249
     9d0:	b9 2e       	mov	r11, r25
     9d2:	8f 36       	cpi	r24, 0x6F	; 111
     9d4:	c1 f0       	breq	.+48     	; 0xa06 <vfprintf+0x26c>
     9d6:	18 f4       	brcc	.+6      	; 0x9de <vfprintf+0x244>
     9d8:	88 35       	cpi	r24, 0x58	; 88
     9da:	79 f0       	breq	.+30     	; 0x9fa <vfprintf+0x260>
     9dc:	b5 c0       	rjmp	.+362    	; 0xb48 <vfprintf+0x3ae>
     9de:	80 37       	cpi	r24, 0x70	; 112
     9e0:	19 f0       	breq	.+6      	; 0x9e8 <vfprintf+0x24e>
     9e2:	88 37       	cpi	r24, 0x78	; 120
     9e4:	21 f0       	breq	.+8      	; 0x9ee <vfprintf+0x254>
     9e6:	b0 c0       	rjmp	.+352    	; 0xb48 <vfprintf+0x3ae>
     9e8:	e9 2f       	mov	r30, r25
     9ea:	e0 61       	ori	r30, 0x10	; 16
     9ec:	be 2e       	mov	r11, r30
     9ee:	b4 fe       	sbrs	r11, 4
     9f0:	0d c0       	rjmp	.+26     	; 0xa0c <vfprintf+0x272>
     9f2:	fb 2d       	mov	r31, r11
     9f4:	f4 60       	ori	r31, 0x04	; 4
     9f6:	bf 2e       	mov	r11, r31
     9f8:	09 c0       	rjmp	.+18     	; 0xa0c <vfprintf+0x272>
     9fa:	34 fe       	sbrs	r3, 4
     9fc:	0a c0       	rjmp	.+20     	; 0xa12 <vfprintf+0x278>
     9fe:	29 2f       	mov	r18, r25
     a00:	26 60       	ori	r18, 0x06	; 6
     a02:	b2 2e       	mov	r11, r18
     a04:	06 c0       	rjmp	.+12     	; 0xa12 <vfprintf+0x278>
     a06:	28 e0       	ldi	r18, 0x08	; 8
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	05 c0       	rjmp	.+10     	; 0xa16 <vfprintf+0x27c>
     a0c:	20 e1       	ldi	r18, 0x10	; 16
     a0e:	30 e0       	ldi	r19, 0x00	; 0
     a10:	02 c0       	rjmp	.+4      	; 0xa16 <vfprintf+0x27c>
     a12:	20 e1       	ldi	r18, 0x10	; 16
     a14:	32 e0       	ldi	r19, 0x02	; 2
     a16:	f8 01       	movw	r30, r16
     a18:	b7 fe       	sbrs	r11, 7
     a1a:	07 c0       	rjmp	.+14     	; 0xa2a <vfprintf+0x290>
     a1c:	60 81       	ld	r22, Z
     a1e:	71 81       	ldd	r23, Z+1	; 0x01
     a20:	82 81       	ldd	r24, Z+2	; 0x02
     a22:	93 81       	ldd	r25, Z+3	; 0x03
     a24:	0c 5f       	subi	r16, 0xFC	; 252
     a26:	1f 4f       	sbci	r17, 0xFF	; 255
     a28:	06 c0       	rjmp	.+12     	; 0xa36 <vfprintf+0x29c>
     a2a:	60 81       	ld	r22, Z
     a2c:	71 81       	ldd	r23, Z+1	; 0x01
     a2e:	80 e0       	ldi	r24, 0x00	; 0
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	0e 5f       	subi	r16, 0xFE	; 254
     a34:	1f 4f       	sbci	r17, 0xFF	; 255
     a36:	a3 01       	movw	r20, r6
     a38:	0e 94 44 07 	call	0xe88	; 0xe88 <__ultoa_invert>
     a3c:	88 2e       	mov	r8, r24
     a3e:	86 18       	sub	r8, r6
     a40:	fb 2d       	mov	r31, r11
     a42:	ff 77       	andi	r31, 0x7F	; 127
     a44:	3f 2e       	mov	r3, r31
     a46:	36 fe       	sbrs	r3, 6
     a48:	0d c0       	rjmp	.+26     	; 0xa64 <vfprintf+0x2ca>
     a4a:	23 2d       	mov	r18, r3
     a4c:	2e 7f       	andi	r18, 0xFE	; 254
     a4e:	a2 2e       	mov	r10, r18
     a50:	89 14       	cp	r8, r9
     a52:	58 f4       	brcc	.+22     	; 0xa6a <vfprintf+0x2d0>
     a54:	34 fe       	sbrs	r3, 4
     a56:	0b c0       	rjmp	.+22     	; 0xa6e <vfprintf+0x2d4>
     a58:	32 fc       	sbrc	r3, 2
     a5a:	09 c0       	rjmp	.+18     	; 0xa6e <vfprintf+0x2d4>
     a5c:	83 2d       	mov	r24, r3
     a5e:	8e 7e       	andi	r24, 0xEE	; 238
     a60:	a8 2e       	mov	r10, r24
     a62:	05 c0       	rjmp	.+10     	; 0xa6e <vfprintf+0x2d4>
     a64:	b8 2c       	mov	r11, r8
     a66:	a3 2c       	mov	r10, r3
     a68:	03 c0       	rjmp	.+6      	; 0xa70 <vfprintf+0x2d6>
     a6a:	b8 2c       	mov	r11, r8
     a6c:	01 c0       	rjmp	.+2      	; 0xa70 <vfprintf+0x2d6>
     a6e:	b9 2c       	mov	r11, r9
     a70:	a4 fe       	sbrs	r10, 4
     a72:	0f c0       	rjmp	.+30     	; 0xa92 <vfprintf+0x2f8>
     a74:	fe 01       	movw	r30, r28
     a76:	e8 0d       	add	r30, r8
     a78:	f1 1d       	adc	r31, r1
     a7a:	80 81       	ld	r24, Z
     a7c:	80 33       	cpi	r24, 0x30	; 48
     a7e:	21 f4       	brne	.+8      	; 0xa88 <vfprintf+0x2ee>
     a80:	9a 2d       	mov	r25, r10
     a82:	99 7e       	andi	r25, 0xE9	; 233
     a84:	a9 2e       	mov	r10, r25
     a86:	09 c0       	rjmp	.+18     	; 0xa9a <vfprintf+0x300>
     a88:	a2 fe       	sbrs	r10, 2
     a8a:	06 c0       	rjmp	.+12     	; 0xa98 <vfprintf+0x2fe>
     a8c:	b3 94       	inc	r11
     a8e:	b3 94       	inc	r11
     a90:	04 c0       	rjmp	.+8      	; 0xa9a <vfprintf+0x300>
     a92:	8a 2d       	mov	r24, r10
     a94:	86 78       	andi	r24, 0x86	; 134
     a96:	09 f0       	breq	.+2      	; 0xa9a <vfprintf+0x300>
     a98:	b3 94       	inc	r11
     a9a:	a3 fc       	sbrc	r10, 3
     a9c:	11 c0       	rjmp	.+34     	; 0xac0 <vfprintf+0x326>
     a9e:	a0 fe       	sbrs	r10, 0
     aa0:	06 c0       	rjmp	.+12     	; 0xaae <vfprintf+0x314>
     aa2:	b2 14       	cp	r11, r2
     aa4:	88 f4       	brcc	.+34     	; 0xac8 <vfprintf+0x32e>
     aa6:	28 0c       	add	r2, r8
     aa8:	92 2c       	mov	r9, r2
     aaa:	9b 18       	sub	r9, r11
     aac:	0e c0       	rjmp	.+28     	; 0xaca <vfprintf+0x330>
     aae:	b2 14       	cp	r11, r2
     ab0:	60 f4       	brcc	.+24     	; 0xaca <vfprintf+0x330>
     ab2:	b6 01       	movw	r22, r12
     ab4:	80 e2       	ldi	r24, 0x20	; 32
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     abc:	b3 94       	inc	r11
     abe:	f7 cf       	rjmp	.-18     	; 0xaae <vfprintf+0x314>
     ac0:	b2 14       	cp	r11, r2
     ac2:	18 f4       	brcc	.+6      	; 0xaca <vfprintf+0x330>
     ac4:	2b 18       	sub	r2, r11
     ac6:	02 c0       	rjmp	.+4      	; 0xacc <vfprintf+0x332>
     ac8:	98 2c       	mov	r9, r8
     aca:	21 2c       	mov	r2, r1
     acc:	a4 fe       	sbrs	r10, 4
     ace:	10 c0       	rjmp	.+32     	; 0xaf0 <vfprintf+0x356>
     ad0:	b6 01       	movw	r22, r12
     ad2:	80 e3       	ldi	r24, 0x30	; 48
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     ada:	a2 fe       	sbrs	r10, 2
     adc:	17 c0       	rjmp	.+46     	; 0xb0c <vfprintf+0x372>
     ade:	a1 fc       	sbrc	r10, 1
     ae0:	03 c0       	rjmp	.+6      	; 0xae8 <vfprintf+0x34e>
     ae2:	88 e7       	ldi	r24, 0x78	; 120
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	02 c0       	rjmp	.+4      	; 0xaec <vfprintf+0x352>
     ae8:	88 e5       	ldi	r24, 0x58	; 88
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	b6 01       	movw	r22, r12
     aee:	0c c0       	rjmp	.+24     	; 0xb08 <vfprintf+0x36e>
     af0:	8a 2d       	mov	r24, r10
     af2:	86 78       	andi	r24, 0x86	; 134
     af4:	59 f0       	breq	.+22     	; 0xb0c <vfprintf+0x372>
     af6:	a1 fe       	sbrs	r10, 1
     af8:	02 c0       	rjmp	.+4      	; 0xafe <vfprintf+0x364>
     afa:	8b e2       	ldi	r24, 0x2B	; 43
     afc:	01 c0       	rjmp	.+2      	; 0xb00 <vfprintf+0x366>
     afe:	80 e2       	ldi	r24, 0x20	; 32
     b00:	a7 fc       	sbrc	r10, 7
     b02:	8d e2       	ldi	r24, 0x2D	; 45
     b04:	b6 01       	movw	r22, r12
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     b0c:	89 14       	cp	r8, r9
     b0e:	38 f4       	brcc	.+14     	; 0xb1e <vfprintf+0x384>
     b10:	b6 01       	movw	r22, r12
     b12:	80 e3       	ldi	r24, 0x30	; 48
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     b1a:	9a 94       	dec	r9
     b1c:	f7 cf       	rjmp	.-18     	; 0xb0c <vfprintf+0x372>
     b1e:	8a 94       	dec	r8
     b20:	f3 01       	movw	r30, r6
     b22:	e8 0d       	add	r30, r8
     b24:	f1 1d       	adc	r31, r1
     b26:	80 81       	ld	r24, Z
     b28:	b6 01       	movw	r22, r12
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     b30:	81 10       	cpse	r8, r1
     b32:	f5 cf       	rjmp	.-22     	; 0xb1e <vfprintf+0x384>
     b34:	22 20       	and	r2, r2
     b36:	09 f4       	brne	.+2      	; 0xb3a <vfprintf+0x3a0>
     b38:	42 ce       	rjmp	.-892    	; 0x7be <vfprintf+0x24>
     b3a:	b6 01       	movw	r22, r12
     b3c:	80 e2       	ldi	r24, 0x20	; 32
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	0e 94 08 07 	call	0xe10	; 0xe10 <fputc>
     b44:	2a 94       	dec	r2
     b46:	f6 cf       	rjmp	.-20     	; 0xb34 <vfprintf+0x39a>
     b48:	f6 01       	movw	r30, r12
     b4a:	86 81       	ldd	r24, Z+6	; 0x06
     b4c:	97 81       	ldd	r25, Z+7	; 0x07
     b4e:	02 c0       	rjmp	.+4      	; 0xb54 <vfprintf+0x3ba>
     b50:	8f ef       	ldi	r24, 0xFF	; 255
     b52:	9f ef       	ldi	r25, 0xFF	; 255
     b54:	2b 96       	adiw	r28, 0x0b	; 11
     b56:	e2 e1       	ldi	r30, 0x12	; 18
     b58:	0c 94 f0 07 	jmp	0xfe0	; 0xfe0 <__epilogue_restores__>

00000b5c <calloc>:
     b5c:	0f 93       	push	r16
     b5e:	1f 93       	push	r17
     b60:	cf 93       	push	r28
     b62:	df 93       	push	r29
     b64:	86 9f       	mul	r24, r22
     b66:	80 01       	movw	r16, r0
     b68:	87 9f       	mul	r24, r23
     b6a:	10 0d       	add	r17, r0
     b6c:	96 9f       	mul	r25, r22
     b6e:	10 0d       	add	r17, r0
     b70:	11 24       	eor	r1, r1
     b72:	c8 01       	movw	r24, r16
     b74:	0e 94 ca 05 	call	0xb94	; 0xb94 <malloc>
     b78:	ec 01       	movw	r28, r24
     b7a:	00 97       	sbiw	r24, 0x00	; 0
     b7c:	29 f0       	breq	.+10     	; 0xb88 <calloc+0x2c>
     b7e:	a8 01       	movw	r20, r16
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	70 e0       	ldi	r23, 0x00	; 0
     b84:	0e 94 f6 06 	call	0xdec	; 0xdec <memset>
     b88:	ce 01       	movw	r24, r28
     b8a:	df 91       	pop	r29
     b8c:	cf 91       	pop	r28
     b8e:	1f 91       	pop	r17
     b90:	0f 91       	pop	r16
     b92:	08 95       	ret

00000b94 <malloc>:
     b94:	0f 93       	push	r16
     b96:	1f 93       	push	r17
     b98:	cf 93       	push	r28
     b9a:	df 93       	push	r29
     b9c:	82 30       	cpi	r24, 0x02	; 2
     b9e:	91 05       	cpc	r25, r1
     ba0:	10 f4       	brcc	.+4      	; 0xba6 <malloc+0x12>
     ba2:	82 e0       	ldi	r24, 0x02	; 2
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	e0 91 f0 02 	lds	r30, 0x02F0	; 0x8002f0 <__flp>
     baa:	f0 91 f1 02 	lds	r31, 0x02F1	; 0x8002f1 <__flp+0x1>
     bae:	20 e0       	ldi	r18, 0x00	; 0
     bb0:	30 e0       	ldi	r19, 0x00	; 0
     bb2:	a0 e0       	ldi	r26, 0x00	; 0
     bb4:	b0 e0       	ldi	r27, 0x00	; 0
     bb6:	30 97       	sbiw	r30, 0x00	; 0
     bb8:	19 f1       	breq	.+70     	; 0xc00 <malloc+0x6c>
     bba:	40 81       	ld	r20, Z
     bbc:	51 81       	ldd	r21, Z+1	; 0x01
     bbe:	02 81       	ldd	r16, Z+2	; 0x02
     bc0:	13 81       	ldd	r17, Z+3	; 0x03
     bc2:	48 17       	cp	r20, r24
     bc4:	59 07       	cpc	r21, r25
     bc6:	c8 f0       	brcs	.+50     	; 0xbfa <malloc+0x66>
     bc8:	84 17       	cp	r24, r20
     bca:	95 07       	cpc	r25, r21
     bcc:	69 f4       	brne	.+26     	; 0xbe8 <malloc+0x54>
     bce:	10 97       	sbiw	r26, 0x00	; 0
     bd0:	31 f0       	breq	.+12     	; 0xbde <malloc+0x4a>
     bd2:	12 96       	adiw	r26, 0x02	; 2
     bd4:	0c 93       	st	X, r16
     bd6:	12 97       	sbiw	r26, 0x02	; 2
     bd8:	13 96       	adiw	r26, 0x03	; 3
     bda:	1c 93       	st	X, r17
     bdc:	27 c0       	rjmp	.+78     	; 0xc2c <malloc+0x98>
     bde:	00 93 f0 02 	sts	0x02F0, r16	; 0x8002f0 <__flp>
     be2:	10 93 f1 02 	sts	0x02F1, r17	; 0x8002f1 <__flp+0x1>
     be6:	22 c0       	rjmp	.+68     	; 0xc2c <malloc+0x98>
     be8:	21 15       	cp	r18, r1
     bea:	31 05       	cpc	r19, r1
     bec:	19 f0       	breq	.+6      	; 0xbf4 <malloc+0x60>
     bee:	42 17       	cp	r20, r18
     bf0:	53 07       	cpc	r21, r19
     bf2:	18 f4       	brcc	.+6      	; 0xbfa <malloc+0x66>
     bf4:	9a 01       	movw	r18, r20
     bf6:	bd 01       	movw	r22, r26
     bf8:	ef 01       	movw	r28, r30
     bfa:	df 01       	movw	r26, r30
     bfc:	f8 01       	movw	r30, r16
     bfe:	db cf       	rjmp	.-74     	; 0xbb6 <malloc+0x22>
     c00:	21 15       	cp	r18, r1
     c02:	31 05       	cpc	r19, r1
     c04:	f9 f0       	breq	.+62     	; 0xc44 <malloc+0xb0>
     c06:	28 1b       	sub	r18, r24
     c08:	39 0b       	sbc	r19, r25
     c0a:	24 30       	cpi	r18, 0x04	; 4
     c0c:	31 05       	cpc	r19, r1
     c0e:	80 f4       	brcc	.+32     	; 0xc30 <malloc+0x9c>
     c10:	8a 81       	ldd	r24, Y+2	; 0x02
     c12:	9b 81       	ldd	r25, Y+3	; 0x03
     c14:	61 15       	cp	r22, r1
     c16:	71 05       	cpc	r23, r1
     c18:	21 f0       	breq	.+8      	; 0xc22 <malloc+0x8e>
     c1a:	fb 01       	movw	r30, r22
     c1c:	93 83       	std	Z+3, r25	; 0x03
     c1e:	82 83       	std	Z+2, r24	; 0x02
     c20:	04 c0       	rjmp	.+8      	; 0xc2a <malloc+0x96>
     c22:	90 93 f1 02 	sts	0x02F1, r25	; 0x8002f1 <__flp+0x1>
     c26:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <__flp>
     c2a:	fe 01       	movw	r30, r28
     c2c:	32 96       	adiw	r30, 0x02	; 2
     c2e:	44 c0       	rjmp	.+136    	; 0xcb8 <malloc+0x124>
     c30:	fe 01       	movw	r30, r28
     c32:	e2 0f       	add	r30, r18
     c34:	f3 1f       	adc	r31, r19
     c36:	81 93       	st	Z+, r24
     c38:	91 93       	st	Z+, r25
     c3a:	22 50       	subi	r18, 0x02	; 2
     c3c:	31 09       	sbc	r19, r1
     c3e:	39 83       	std	Y+1, r19	; 0x01
     c40:	28 83       	st	Y, r18
     c42:	3a c0       	rjmp	.+116    	; 0xcb8 <malloc+0x124>
     c44:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <__brkval>
     c48:	30 91 ef 02 	lds	r19, 0x02EF	; 0x8002ef <__brkval+0x1>
     c4c:	23 2b       	or	r18, r19
     c4e:	41 f4       	brne	.+16     	; 0xc60 <malloc+0xcc>
     c50:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <__malloc_heap_start>
     c54:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <__malloc_heap_start+0x1>
     c58:	30 93 ef 02 	sts	0x02EF, r19	; 0x8002ef <__brkval+0x1>
     c5c:	20 93 ee 02 	sts	0x02EE, r18	; 0x8002ee <__brkval>
     c60:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <__malloc_heap_end>
     c64:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <__malloc_heap_end+0x1>
     c68:	21 15       	cp	r18, r1
     c6a:	31 05       	cpc	r19, r1
     c6c:	41 f4       	brne	.+16     	; 0xc7e <malloc+0xea>
     c6e:	2d b7       	in	r18, 0x3d	; 61
     c70:	3e b7       	in	r19, 0x3e	; 62
     c72:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <__malloc_margin>
     c76:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <__malloc_margin+0x1>
     c7a:	24 1b       	sub	r18, r20
     c7c:	35 0b       	sbc	r19, r21
     c7e:	e0 91 ee 02 	lds	r30, 0x02EE	; 0x8002ee <__brkval>
     c82:	f0 91 ef 02 	lds	r31, 0x02EF	; 0x8002ef <__brkval+0x1>
     c86:	e2 17       	cp	r30, r18
     c88:	f3 07       	cpc	r31, r19
     c8a:	a0 f4       	brcc	.+40     	; 0xcb4 <malloc+0x120>
     c8c:	2e 1b       	sub	r18, r30
     c8e:	3f 0b       	sbc	r19, r31
     c90:	28 17       	cp	r18, r24
     c92:	39 07       	cpc	r19, r25
     c94:	78 f0       	brcs	.+30     	; 0xcb4 <malloc+0x120>
     c96:	ac 01       	movw	r20, r24
     c98:	4e 5f       	subi	r20, 0xFE	; 254
     c9a:	5f 4f       	sbci	r21, 0xFF	; 255
     c9c:	24 17       	cp	r18, r20
     c9e:	35 07       	cpc	r19, r21
     ca0:	48 f0       	brcs	.+18     	; 0xcb4 <malloc+0x120>
     ca2:	4e 0f       	add	r20, r30
     ca4:	5f 1f       	adc	r21, r31
     ca6:	50 93 ef 02 	sts	0x02EF, r21	; 0x8002ef <__brkval+0x1>
     caa:	40 93 ee 02 	sts	0x02EE, r20	; 0x8002ee <__brkval>
     cae:	81 93       	st	Z+, r24
     cb0:	91 93       	st	Z+, r25
     cb2:	02 c0       	rjmp	.+4      	; 0xcb8 <malloc+0x124>
     cb4:	e0 e0       	ldi	r30, 0x00	; 0
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	cf 01       	movw	r24, r30
     cba:	df 91       	pop	r29
     cbc:	cf 91       	pop	r28
     cbe:	1f 91       	pop	r17
     cc0:	0f 91       	pop	r16
     cc2:	08 95       	ret

00000cc4 <free>:
     cc4:	cf 93       	push	r28
     cc6:	df 93       	push	r29
     cc8:	00 97       	sbiw	r24, 0x00	; 0
     cca:	09 f4       	brne	.+2      	; 0xcce <free+0xa>
     ccc:	81 c0       	rjmp	.+258    	; 0xdd0 <free+0x10c>
     cce:	fc 01       	movw	r30, r24
     cd0:	32 97       	sbiw	r30, 0x02	; 2
     cd2:	13 82       	std	Z+3, r1	; 0x03
     cd4:	12 82       	std	Z+2, r1	; 0x02
     cd6:	a0 91 f0 02 	lds	r26, 0x02F0	; 0x8002f0 <__flp>
     cda:	b0 91 f1 02 	lds	r27, 0x02F1	; 0x8002f1 <__flp+0x1>
     cde:	10 97       	sbiw	r26, 0x00	; 0
     ce0:	81 f4       	brne	.+32     	; 0xd02 <free+0x3e>
     ce2:	20 81       	ld	r18, Z
     ce4:	31 81       	ldd	r19, Z+1	; 0x01
     ce6:	82 0f       	add	r24, r18
     ce8:	93 1f       	adc	r25, r19
     cea:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <__brkval>
     cee:	30 91 ef 02 	lds	r19, 0x02EF	; 0x8002ef <__brkval+0x1>
     cf2:	28 17       	cp	r18, r24
     cf4:	39 07       	cpc	r19, r25
     cf6:	51 f5       	brne	.+84     	; 0xd4c <free+0x88>
     cf8:	f0 93 ef 02 	sts	0x02EF, r31	; 0x8002ef <__brkval+0x1>
     cfc:	e0 93 ee 02 	sts	0x02EE, r30	; 0x8002ee <__brkval>
     d00:	67 c0       	rjmp	.+206    	; 0xdd0 <free+0x10c>
     d02:	ed 01       	movw	r28, r26
     d04:	20 e0       	ldi	r18, 0x00	; 0
     d06:	30 e0       	ldi	r19, 0x00	; 0
     d08:	ce 17       	cp	r28, r30
     d0a:	df 07       	cpc	r29, r31
     d0c:	40 f4       	brcc	.+16     	; 0xd1e <free+0x5a>
     d0e:	4a 81       	ldd	r20, Y+2	; 0x02
     d10:	5b 81       	ldd	r21, Y+3	; 0x03
     d12:	9e 01       	movw	r18, r28
     d14:	41 15       	cp	r20, r1
     d16:	51 05       	cpc	r21, r1
     d18:	f1 f0       	breq	.+60     	; 0xd56 <free+0x92>
     d1a:	ea 01       	movw	r28, r20
     d1c:	f5 cf       	rjmp	.-22     	; 0xd08 <free+0x44>
     d1e:	d3 83       	std	Z+3, r29	; 0x03
     d20:	c2 83       	std	Z+2, r28	; 0x02
     d22:	40 81       	ld	r20, Z
     d24:	51 81       	ldd	r21, Z+1	; 0x01
     d26:	84 0f       	add	r24, r20
     d28:	95 1f       	adc	r25, r21
     d2a:	c8 17       	cp	r28, r24
     d2c:	d9 07       	cpc	r29, r25
     d2e:	59 f4       	brne	.+22     	; 0xd46 <free+0x82>
     d30:	88 81       	ld	r24, Y
     d32:	99 81       	ldd	r25, Y+1	; 0x01
     d34:	84 0f       	add	r24, r20
     d36:	95 1f       	adc	r25, r21
     d38:	02 96       	adiw	r24, 0x02	; 2
     d3a:	91 83       	std	Z+1, r25	; 0x01
     d3c:	80 83       	st	Z, r24
     d3e:	8a 81       	ldd	r24, Y+2	; 0x02
     d40:	9b 81       	ldd	r25, Y+3	; 0x03
     d42:	93 83       	std	Z+3, r25	; 0x03
     d44:	82 83       	std	Z+2, r24	; 0x02
     d46:	21 15       	cp	r18, r1
     d48:	31 05       	cpc	r19, r1
     d4a:	29 f4       	brne	.+10     	; 0xd56 <free+0x92>
     d4c:	f0 93 f1 02 	sts	0x02F1, r31	; 0x8002f1 <__flp+0x1>
     d50:	e0 93 f0 02 	sts	0x02F0, r30	; 0x8002f0 <__flp>
     d54:	3d c0       	rjmp	.+122    	; 0xdd0 <free+0x10c>
     d56:	e9 01       	movw	r28, r18
     d58:	fb 83       	std	Y+3, r31	; 0x03
     d5a:	ea 83       	std	Y+2, r30	; 0x02
     d5c:	49 91       	ld	r20, Y+
     d5e:	59 91       	ld	r21, Y+
     d60:	c4 0f       	add	r28, r20
     d62:	d5 1f       	adc	r29, r21
     d64:	ec 17       	cp	r30, r28
     d66:	fd 07       	cpc	r31, r29
     d68:	61 f4       	brne	.+24     	; 0xd82 <free+0xbe>
     d6a:	80 81       	ld	r24, Z
     d6c:	91 81       	ldd	r25, Z+1	; 0x01
     d6e:	84 0f       	add	r24, r20
     d70:	95 1f       	adc	r25, r21
     d72:	02 96       	adiw	r24, 0x02	; 2
     d74:	e9 01       	movw	r28, r18
     d76:	99 83       	std	Y+1, r25	; 0x01
     d78:	88 83       	st	Y, r24
     d7a:	82 81       	ldd	r24, Z+2	; 0x02
     d7c:	93 81       	ldd	r25, Z+3	; 0x03
     d7e:	9b 83       	std	Y+3, r25	; 0x03
     d80:	8a 83       	std	Y+2, r24	; 0x02
     d82:	e0 e0       	ldi	r30, 0x00	; 0
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	12 96       	adiw	r26, 0x02	; 2
     d88:	8d 91       	ld	r24, X+
     d8a:	9c 91       	ld	r25, X
     d8c:	13 97       	sbiw	r26, 0x03	; 3
     d8e:	00 97       	sbiw	r24, 0x00	; 0
     d90:	19 f0       	breq	.+6      	; 0xd98 <free+0xd4>
     d92:	fd 01       	movw	r30, r26
     d94:	dc 01       	movw	r26, r24
     d96:	f7 cf       	rjmp	.-18     	; 0xd86 <free+0xc2>
     d98:	8d 91       	ld	r24, X+
     d9a:	9c 91       	ld	r25, X
     d9c:	11 97       	sbiw	r26, 0x01	; 1
     d9e:	9d 01       	movw	r18, r26
     da0:	2e 5f       	subi	r18, 0xFE	; 254
     da2:	3f 4f       	sbci	r19, 0xFF	; 255
     da4:	82 0f       	add	r24, r18
     da6:	93 1f       	adc	r25, r19
     da8:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <__brkval>
     dac:	30 91 ef 02 	lds	r19, 0x02EF	; 0x8002ef <__brkval+0x1>
     db0:	28 17       	cp	r18, r24
     db2:	39 07       	cpc	r19, r25
     db4:	69 f4       	brne	.+26     	; 0xdd0 <free+0x10c>
     db6:	30 97       	sbiw	r30, 0x00	; 0
     db8:	29 f4       	brne	.+10     	; 0xdc4 <free+0x100>
     dba:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <__flp+0x1>
     dbe:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <__flp>
     dc2:	02 c0       	rjmp	.+4      	; 0xdc8 <free+0x104>
     dc4:	13 82       	std	Z+3, r1	; 0x03
     dc6:	12 82       	std	Z+2, r1	; 0x02
     dc8:	b0 93 ef 02 	sts	0x02EF, r27	; 0x8002ef <__brkval+0x1>
     dcc:	a0 93 ee 02 	sts	0x02EE, r26	; 0x8002ee <__brkval>
     dd0:	df 91       	pop	r29
     dd2:	cf 91       	pop	r28
     dd4:	08 95       	ret

00000dd6 <strnlen_P>:
     dd6:	fc 01       	movw	r30, r24
     dd8:	05 90       	lpm	r0, Z+
     dda:	61 50       	subi	r22, 0x01	; 1
     ddc:	70 40       	sbci	r23, 0x00	; 0
     dde:	01 10       	cpse	r0, r1
     de0:	d8 f7       	brcc	.-10     	; 0xdd8 <strnlen_P+0x2>
     de2:	80 95       	com	r24
     de4:	90 95       	com	r25
     de6:	8e 0f       	add	r24, r30
     de8:	9f 1f       	adc	r25, r31
     dea:	08 95       	ret

00000dec <memset>:
     dec:	dc 01       	movw	r26, r24
     dee:	01 c0       	rjmp	.+2      	; 0xdf2 <memset+0x6>
     df0:	6d 93       	st	X+, r22
     df2:	41 50       	subi	r20, 0x01	; 1
     df4:	50 40       	sbci	r21, 0x00	; 0
     df6:	e0 f7       	brcc	.-8      	; 0xdf0 <memset+0x4>
     df8:	08 95       	ret

00000dfa <strnlen>:
     dfa:	fc 01       	movw	r30, r24
     dfc:	61 50       	subi	r22, 0x01	; 1
     dfe:	70 40       	sbci	r23, 0x00	; 0
     e00:	01 90       	ld	r0, Z+
     e02:	01 10       	cpse	r0, r1
     e04:	d8 f7       	brcc	.-10     	; 0xdfc <strnlen+0x2>
     e06:	80 95       	com	r24
     e08:	90 95       	com	r25
     e0a:	8e 0f       	add	r24, r30
     e0c:	9f 1f       	adc	r25, r31
     e0e:	08 95       	ret

00000e10 <fputc>:
     e10:	0f 93       	push	r16
     e12:	1f 93       	push	r17
     e14:	cf 93       	push	r28
     e16:	df 93       	push	r29
     e18:	fb 01       	movw	r30, r22
     e1a:	23 81       	ldd	r18, Z+3	; 0x03
     e1c:	21 fd       	sbrc	r18, 1
     e1e:	03 c0       	rjmp	.+6      	; 0xe26 <fputc+0x16>
     e20:	8f ef       	ldi	r24, 0xFF	; 255
     e22:	9f ef       	ldi	r25, 0xFF	; 255
     e24:	2c c0       	rjmp	.+88     	; 0xe7e <fputc+0x6e>
     e26:	22 ff       	sbrs	r18, 2
     e28:	16 c0       	rjmp	.+44     	; 0xe56 <fputc+0x46>
     e2a:	46 81       	ldd	r20, Z+6	; 0x06
     e2c:	57 81       	ldd	r21, Z+7	; 0x07
     e2e:	24 81       	ldd	r18, Z+4	; 0x04
     e30:	35 81       	ldd	r19, Z+5	; 0x05
     e32:	42 17       	cp	r20, r18
     e34:	53 07       	cpc	r21, r19
     e36:	44 f4       	brge	.+16     	; 0xe48 <fputc+0x38>
     e38:	a0 81       	ld	r26, Z
     e3a:	b1 81       	ldd	r27, Z+1	; 0x01
     e3c:	9d 01       	movw	r18, r26
     e3e:	2f 5f       	subi	r18, 0xFF	; 255
     e40:	3f 4f       	sbci	r19, 0xFF	; 255
     e42:	31 83       	std	Z+1, r19	; 0x01
     e44:	20 83       	st	Z, r18
     e46:	8c 93       	st	X, r24
     e48:	26 81       	ldd	r18, Z+6	; 0x06
     e4a:	37 81       	ldd	r19, Z+7	; 0x07
     e4c:	2f 5f       	subi	r18, 0xFF	; 255
     e4e:	3f 4f       	sbci	r19, 0xFF	; 255
     e50:	37 83       	std	Z+7, r19	; 0x07
     e52:	26 83       	std	Z+6, r18	; 0x06
     e54:	14 c0       	rjmp	.+40     	; 0xe7e <fputc+0x6e>
     e56:	8b 01       	movw	r16, r22
     e58:	ec 01       	movw	r28, r24
     e5a:	fb 01       	movw	r30, r22
     e5c:	00 84       	ldd	r0, Z+8	; 0x08
     e5e:	f1 85       	ldd	r31, Z+9	; 0x09
     e60:	e0 2d       	mov	r30, r0
     e62:	09 95       	icall
     e64:	89 2b       	or	r24, r25
     e66:	e1 f6       	brne	.-72     	; 0xe20 <fputc+0x10>
     e68:	d8 01       	movw	r26, r16
     e6a:	16 96       	adiw	r26, 0x06	; 6
     e6c:	8d 91       	ld	r24, X+
     e6e:	9c 91       	ld	r25, X
     e70:	17 97       	sbiw	r26, 0x07	; 7
     e72:	01 96       	adiw	r24, 0x01	; 1
     e74:	17 96       	adiw	r26, 0x07	; 7
     e76:	9c 93       	st	X, r25
     e78:	8e 93       	st	-X, r24
     e7a:	16 97       	sbiw	r26, 0x06	; 6
     e7c:	ce 01       	movw	r24, r28
     e7e:	df 91       	pop	r29
     e80:	cf 91       	pop	r28
     e82:	1f 91       	pop	r17
     e84:	0f 91       	pop	r16
     e86:	08 95       	ret

00000e88 <__ultoa_invert>:
     e88:	fa 01       	movw	r30, r20
     e8a:	aa 27       	eor	r26, r26
     e8c:	28 30       	cpi	r18, 0x08	; 8
     e8e:	51 f1       	breq	.+84     	; 0xee4 <__ultoa_invert+0x5c>
     e90:	20 31       	cpi	r18, 0x10	; 16
     e92:	81 f1       	breq	.+96     	; 0xef4 <__ultoa_invert+0x6c>
     e94:	e8 94       	clt
     e96:	6f 93       	push	r22
     e98:	6e 7f       	andi	r22, 0xFE	; 254
     e9a:	6e 5f       	subi	r22, 0xFE	; 254
     e9c:	7f 4f       	sbci	r23, 0xFF	; 255
     e9e:	8f 4f       	sbci	r24, 0xFF	; 255
     ea0:	9f 4f       	sbci	r25, 0xFF	; 255
     ea2:	af 4f       	sbci	r26, 0xFF	; 255
     ea4:	b1 e0       	ldi	r27, 0x01	; 1
     ea6:	3e d0       	rcall	.+124    	; 0xf24 <__ultoa_invert+0x9c>
     ea8:	b4 e0       	ldi	r27, 0x04	; 4
     eaa:	3c d0       	rcall	.+120    	; 0xf24 <__ultoa_invert+0x9c>
     eac:	67 0f       	add	r22, r23
     eae:	78 1f       	adc	r23, r24
     eb0:	89 1f       	adc	r24, r25
     eb2:	9a 1f       	adc	r25, r26
     eb4:	a1 1d       	adc	r26, r1
     eb6:	68 0f       	add	r22, r24
     eb8:	79 1f       	adc	r23, r25
     eba:	8a 1f       	adc	r24, r26
     ebc:	91 1d       	adc	r25, r1
     ebe:	a1 1d       	adc	r26, r1
     ec0:	6a 0f       	add	r22, r26
     ec2:	71 1d       	adc	r23, r1
     ec4:	81 1d       	adc	r24, r1
     ec6:	91 1d       	adc	r25, r1
     ec8:	a1 1d       	adc	r26, r1
     eca:	20 d0       	rcall	.+64     	; 0xf0c <__ultoa_invert+0x84>
     ecc:	09 f4       	brne	.+2      	; 0xed0 <__ultoa_invert+0x48>
     ece:	68 94       	set
     ed0:	3f 91       	pop	r19
     ed2:	2a e0       	ldi	r18, 0x0A	; 10
     ed4:	26 9f       	mul	r18, r22
     ed6:	11 24       	eor	r1, r1
     ed8:	30 19       	sub	r19, r0
     eda:	30 5d       	subi	r19, 0xD0	; 208
     edc:	31 93       	st	Z+, r19
     ede:	de f6       	brtc	.-74     	; 0xe96 <__ultoa_invert+0xe>
     ee0:	cf 01       	movw	r24, r30
     ee2:	08 95       	ret
     ee4:	46 2f       	mov	r20, r22
     ee6:	47 70       	andi	r20, 0x07	; 7
     ee8:	40 5d       	subi	r20, 0xD0	; 208
     eea:	41 93       	st	Z+, r20
     eec:	b3 e0       	ldi	r27, 0x03	; 3
     eee:	0f d0       	rcall	.+30     	; 0xf0e <__ultoa_invert+0x86>
     ef0:	c9 f7       	brne	.-14     	; 0xee4 <__ultoa_invert+0x5c>
     ef2:	f6 cf       	rjmp	.-20     	; 0xee0 <__ultoa_invert+0x58>
     ef4:	46 2f       	mov	r20, r22
     ef6:	4f 70       	andi	r20, 0x0F	; 15
     ef8:	40 5d       	subi	r20, 0xD0	; 208
     efa:	4a 33       	cpi	r20, 0x3A	; 58
     efc:	18 f0       	brcs	.+6      	; 0xf04 <__ultoa_invert+0x7c>
     efe:	49 5d       	subi	r20, 0xD9	; 217
     f00:	31 fd       	sbrc	r19, 1
     f02:	40 52       	subi	r20, 0x20	; 32
     f04:	41 93       	st	Z+, r20
     f06:	02 d0       	rcall	.+4      	; 0xf0c <__ultoa_invert+0x84>
     f08:	a9 f7       	brne	.-22     	; 0xef4 <__ultoa_invert+0x6c>
     f0a:	ea cf       	rjmp	.-44     	; 0xee0 <__ultoa_invert+0x58>
     f0c:	b4 e0       	ldi	r27, 0x04	; 4
     f0e:	a6 95       	lsr	r26
     f10:	97 95       	ror	r25
     f12:	87 95       	ror	r24
     f14:	77 95       	ror	r23
     f16:	67 95       	ror	r22
     f18:	ba 95       	dec	r27
     f1a:	c9 f7       	brne	.-14     	; 0xf0e <__ultoa_invert+0x86>
     f1c:	00 97       	sbiw	r24, 0x00	; 0
     f1e:	61 05       	cpc	r22, r1
     f20:	71 05       	cpc	r23, r1
     f22:	08 95       	ret
     f24:	9b 01       	movw	r18, r22
     f26:	ac 01       	movw	r20, r24
     f28:	0a 2e       	mov	r0, r26
     f2a:	06 94       	lsr	r0
     f2c:	57 95       	ror	r21
     f2e:	47 95       	ror	r20
     f30:	37 95       	ror	r19
     f32:	27 95       	ror	r18
     f34:	ba 95       	dec	r27
     f36:	c9 f7       	brne	.-14     	; 0xf2a <__ultoa_invert+0xa2>
     f38:	62 0f       	add	r22, r18
     f3a:	73 1f       	adc	r23, r19
     f3c:	84 1f       	adc	r24, r20
     f3e:	95 1f       	adc	r25, r21
     f40:	a0 1d       	adc	r26, r0
     f42:	08 95       	ret

00000f44 <__divmodsi4>:
     f44:	05 2e       	mov	r0, r21
     f46:	97 fb       	bst	r25, 7
     f48:	1e f4       	brtc	.+6      	; 0xf50 <__divmodsi4+0xc>
     f4a:	00 94       	com	r0
     f4c:	0e 94 b9 07 	call	0xf72	; 0xf72 <__negsi2>
     f50:	57 fd       	sbrc	r21, 7
     f52:	07 d0       	rcall	.+14     	; 0xf62 <__divmodsi4_neg2>
     f54:	0e 94 0b 08 	call	0x1016	; 0x1016 <__udivmodsi4>
     f58:	07 fc       	sbrc	r0, 7
     f5a:	03 d0       	rcall	.+6      	; 0xf62 <__divmodsi4_neg2>
     f5c:	4e f4       	brtc	.+18     	; 0xf70 <__divmodsi4_exit>
     f5e:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__negsi2>

00000f62 <__divmodsi4_neg2>:
     f62:	50 95       	com	r21
     f64:	40 95       	com	r20
     f66:	30 95       	com	r19
     f68:	21 95       	neg	r18
     f6a:	3f 4f       	sbci	r19, 0xFF	; 255
     f6c:	4f 4f       	sbci	r20, 0xFF	; 255
     f6e:	5f 4f       	sbci	r21, 0xFF	; 255

00000f70 <__divmodsi4_exit>:
     f70:	08 95       	ret

00000f72 <__negsi2>:
     f72:	90 95       	com	r25
     f74:	80 95       	com	r24
     f76:	70 95       	com	r23
     f78:	61 95       	neg	r22
     f7a:	7f 4f       	sbci	r23, 0xFF	; 255
     f7c:	8f 4f       	sbci	r24, 0xFF	; 255
     f7e:	9f 4f       	sbci	r25, 0xFF	; 255
     f80:	08 95       	ret

00000f82 <__muluhisi3>:
     f82:	0e 94 2d 08 	call	0x105a	; 0x105a <__umulhisi3>
     f86:	a5 9f       	mul	r26, r21
     f88:	90 0d       	add	r25, r0
     f8a:	b4 9f       	mul	r27, r20
     f8c:	90 0d       	add	r25, r0
     f8e:	a4 9f       	mul	r26, r20
     f90:	80 0d       	add	r24, r0
     f92:	91 1d       	adc	r25, r1
     f94:	11 24       	eor	r1, r1
     f96:	08 95       	ret

00000f98 <__mulshisi3>:
     f98:	b7 ff       	sbrs	r27, 7
     f9a:	0c 94 c1 07 	jmp	0xf82	; 0xf82 <__muluhisi3>

00000f9e <__mulohisi3>:
     f9e:	0e 94 c1 07 	call	0xf82	; 0xf82 <__muluhisi3>
     fa2:	82 1b       	sub	r24, r18
     fa4:	93 0b       	sbc	r25, r19
     fa6:	08 95       	ret

00000fa8 <__prologue_saves__>:
     fa8:	2f 92       	push	r2
     faa:	3f 92       	push	r3
     fac:	4f 92       	push	r4
     fae:	5f 92       	push	r5
     fb0:	6f 92       	push	r6
     fb2:	7f 92       	push	r7
     fb4:	8f 92       	push	r8
     fb6:	9f 92       	push	r9
     fb8:	af 92       	push	r10
     fba:	bf 92       	push	r11
     fbc:	cf 92       	push	r12
     fbe:	df 92       	push	r13
     fc0:	ef 92       	push	r14
     fc2:	ff 92       	push	r15
     fc4:	0f 93       	push	r16
     fc6:	1f 93       	push	r17
     fc8:	cf 93       	push	r28
     fca:	df 93       	push	r29
     fcc:	cd b7       	in	r28, 0x3d	; 61
     fce:	de b7       	in	r29, 0x3e	; 62
     fd0:	ca 1b       	sub	r28, r26
     fd2:	db 0b       	sbc	r29, r27
     fd4:	0f b6       	in	r0, 0x3f	; 63
     fd6:	f8 94       	cli
     fd8:	de bf       	out	0x3e, r29	; 62
     fda:	0f be       	out	0x3f, r0	; 63
     fdc:	cd bf       	out	0x3d, r28	; 61
     fde:	09 94       	ijmp

00000fe0 <__epilogue_restores__>:
     fe0:	2a 88       	ldd	r2, Y+18	; 0x12
     fe2:	39 88       	ldd	r3, Y+17	; 0x11
     fe4:	48 88       	ldd	r4, Y+16	; 0x10
     fe6:	5f 84       	ldd	r5, Y+15	; 0x0f
     fe8:	6e 84       	ldd	r6, Y+14	; 0x0e
     fea:	7d 84       	ldd	r7, Y+13	; 0x0d
     fec:	8c 84       	ldd	r8, Y+12	; 0x0c
     fee:	9b 84       	ldd	r9, Y+11	; 0x0b
     ff0:	aa 84       	ldd	r10, Y+10	; 0x0a
     ff2:	b9 84       	ldd	r11, Y+9	; 0x09
     ff4:	c8 84       	ldd	r12, Y+8	; 0x08
     ff6:	df 80       	ldd	r13, Y+7	; 0x07
     ff8:	ee 80       	ldd	r14, Y+6	; 0x06
     ffa:	fd 80       	ldd	r15, Y+5	; 0x05
     ffc:	0c 81       	ldd	r16, Y+4	; 0x04
     ffe:	1b 81       	ldd	r17, Y+3	; 0x03
    1000:	aa 81       	ldd	r26, Y+2	; 0x02
    1002:	b9 81       	ldd	r27, Y+1	; 0x01
    1004:	ce 0f       	add	r28, r30
    1006:	d1 1d       	adc	r29, r1
    1008:	0f b6       	in	r0, 0x3f	; 63
    100a:	f8 94       	cli
    100c:	de bf       	out	0x3e, r29	; 62
    100e:	0f be       	out	0x3f, r0	; 63
    1010:	cd bf       	out	0x3d, r28	; 61
    1012:	ed 01       	movw	r28, r26
    1014:	08 95       	ret

00001016 <__udivmodsi4>:
    1016:	a1 e2       	ldi	r26, 0x21	; 33
    1018:	1a 2e       	mov	r1, r26
    101a:	aa 1b       	sub	r26, r26
    101c:	bb 1b       	sub	r27, r27
    101e:	fd 01       	movw	r30, r26
    1020:	0d c0       	rjmp	.+26     	; 0x103c <__udivmodsi4_ep>

00001022 <__udivmodsi4_loop>:
    1022:	aa 1f       	adc	r26, r26
    1024:	bb 1f       	adc	r27, r27
    1026:	ee 1f       	adc	r30, r30
    1028:	ff 1f       	adc	r31, r31
    102a:	a2 17       	cp	r26, r18
    102c:	b3 07       	cpc	r27, r19
    102e:	e4 07       	cpc	r30, r20
    1030:	f5 07       	cpc	r31, r21
    1032:	20 f0       	brcs	.+8      	; 0x103c <__udivmodsi4_ep>
    1034:	a2 1b       	sub	r26, r18
    1036:	b3 0b       	sbc	r27, r19
    1038:	e4 0b       	sbc	r30, r20
    103a:	f5 0b       	sbc	r31, r21

0000103c <__udivmodsi4_ep>:
    103c:	66 1f       	adc	r22, r22
    103e:	77 1f       	adc	r23, r23
    1040:	88 1f       	adc	r24, r24
    1042:	99 1f       	adc	r25, r25
    1044:	1a 94       	dec	r1
    1046:	69 f7       	brne	.-38     	; 0x1022 <__udivmodsi4_loop>
    1048:	60 95       	com	r22
    104a:	70 95       	com	r23
    104c:	80 95       	com	r24
    104e:	90 95       	com	r25
    1050:	9b 01       	movw	r18, r22
    1052:	ac 01       	movw	r20, r24
    1054:	bd 01       	movw	r22, r26
    1056:	cf 01       	movw	r24, r30
    1058:	08 95       	ret

0000105a <__umulhisi3>:
    105a:	a2 9f       	mul	r26, r18
    105c:	b0 01       	movw	r22, r0
    105e:	b3 9f       	mul	r27, r19
    1060:	c0 01       	movw	r24, r0
    1062:	a3 9f       	mul	r26, r19
    1064:	70 0d       	add	r23, r0
    1066:	81 1d       	adc	r24, r1
    1068:	11 24       	eor	r1, r1
    106a:	91 1d       	adc	r25, r1
    106c:	b2 9f       	mul	r27, r18
    106e:	70 0d       	add	r23, r0
    1070:	81 1d       	adc	r24, r1
    1072:	11 24       	eor	r1, r1
    1074:	91 1d       	adc	r25, r1
    1076:	08 95       	ret

00001078 <_exit>:
    1078:	f8 94       	cli

0000107a <__stop_program>:
    107a:	ff cf       	rjmp	.-2      	; 0x107a <__stop_program>
