Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 28 15:46:01 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: U_DP/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.684        0.000                      0                   51        0.403        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.684        0.000                      0                   51        0.403        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.890ns (20.755%)  route 3.398ns (79.245%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.553     5.074    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.983     6.576    U_DP/counter[28]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.696     7.396    U_DP/counter[31]_i_8_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.718     9.238    U_DP/counter[31]_i_4_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.362 r  U_DP/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.362    U_DP/counter_0[13]
    SLICE_X44Y19         FDCE                                         r  U_DP/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.437    14.778    U_DP/CLK
    SLICE_X44Y19         FDCE                                         r  U_DP/counter_reg[13]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y19         FDCE (Setup_fdce_C_D)        0.029    15.046    U_DP/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.828ns (20.257%)  route 3.260ns (79.743%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.558     5.079    U_DP/CLK
    SLICE_X44Y17         FDCE                                         r  U_DP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_DP/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.347    U_DP/counter[5]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  U_DP/counter[31]_i_7/O
                         net (fo=1, routed)           0.520     6.991    U_DP/counter[31]_i_7_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          1.928     9.043    U_DP/counter[31]_i_3_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.167 r  U_DP/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.167    U_DP/counter_0[26]
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.433    14.774    U_DP/CLK
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[26]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X43Y22         FDCE (Setup_fdce_C_D)        0.031    15.030    U_DP/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.890ns (21.816%)  route 3.190ns (78.184%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.553     5.074    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.983     6.576    U_DP/counter[28]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.696     7.396    U_DP/counter[31]_i_8_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.510     9.030    U_DP/counter[31]_i_4_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.154 r  U_DP/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.154    U_DP/counter_0[4]
    SLICE_X44Y16         FDCE                                         r  U_DP/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.441    14.782    U_DP/CLK
    SLICE_X44Y16         FDCE                                         r  U_DP/counter_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X44Y16         FDCE (Setup_fdce_C_D)        0.031    15.052    U_DP/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.553     5.074    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.983     6.576    U_DP/counter[28]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.696     7.396    U_DP/counter[31]_i_8_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.514     9.034    U_DP/counter[31]_i_4_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.158 r  U_DP/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.158    U_DP/counter_0[3]
    SLICE_X46Y16         FDCE                                         r  U_DP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.441    14.782    U_DP/CLK
    SLICE_X46Y16         FDCE                                         r  U_DP/counter_reg[3]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y16         FDCE (Setup_fdce_C_D)        0.077    15.098    U_DP/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.828ns (20.970%)  route 3.121ns (79.030%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.558     5.079    U_DP/CLK
    SLICE_X44Y17         FDCE                                         r  U_DP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_DP/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.347    U_DP/counter[5]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  U_DP/counter[31]_i_7/O
                         net (fo=1, routed)           0.520     6.991    U_DP/counter[31]_i_7_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  U_DP/counter[31]_i_3/O
                         net (fo=32, routed)          1.789     8.904    U_DP/counter[31]_i_3_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.028 r  U_DP/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.028    U_DP/counter_0[25]
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.433    14.774    U_DP/CLK
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[25]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X43Y22         FDCE (Setup_fdce_C_D)        0.029    15.028    U_DP/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.890ns (22.479%)  route 3.069ns (77.521%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.553     5.074    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.983     6.576    U_DP/counter[28]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.696     7.396    U_DP/counter[31]_i_8_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.390     8.910    U_DP/counter[31]_i_4_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  U_DP/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.034    U_DP/counter_0[16]
    SLICE_X46Y19         FDCE                                         r  U_DP/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.437    14.778    U_DP/CLK
    SLICE_X46Y19         FDCE                                         r  U_DP/counter_reg[16]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y19         FDCE (Setup_fdce_C_D)        0.077    15.094    U_DP/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.890ns (22.762%)  route 3.020ns (77.238%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.553     5.074    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.983     6.576    U_DP/counter[28]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.696     7.396    U_DP/counter[31]_i_8_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.340     8.860    U_DP/counter[31]_i_4_n_0
    SLICE_X44Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.984 r  U_DP/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.984    U_DP/counter_0[12]
    SLICE_X44Y18         FDCE                                         r  U_DP/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.438    14.779    U_DP/CLK
    SLICE_X44Y18         FDCE                                         r  U_DP/counter_reg[12]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDCE (Setup_fdce_C_D)        0.031    15.049    U_DP/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.890ns (23.006%)  route 2.978ns (76.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.553     5.074    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_DP/counter_reg[28]/Q
                         net (fo=2, routed)           0.983     6.576    U_DP/counter[28]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  U_DP/counter[31]_i_8/O
                         net (fo=1, routed)           0.696     7.396    U_DP/counter[31]_i_8_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          1.299     8.819    U_DP/counter[31]_i_4_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.943 r  U_DP/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.943    U_DP/counter_0[15]
    SLICE_X44Y19         FDCE                                         r  U_DP/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.437    14.778    U_DP/CLK
    SLICE_X44Y19         FDCE                                         r  U_DP/counter_reg[15]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y19         FDCE (Setup_fdce_C_D)        0.031    15.048    U_DP/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 2.241ns (57.416%)  route 1.662ns (42.584%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.560     5.081    U_DP/CLK
    SLICE_X44Y15         FDCE                                         r  U_DP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_DP/counter_reg[0]/Q
                         net (fo=3, routed)           0.846     6.384    U_DP/U_DP/counter_reg[31][0]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.964 r  U_DP/U_DP/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    U_DP/U_DP/counter0_carry_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  U_DP/U_DP/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    U_DP/U_DP/counter0_carry__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  U_DP/U_DP/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    U_DP/U_DP/counter0_carry__1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  U_DP/U_DP/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.306    U_DP/U_DP/counter0_carry__2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  U_DP/U_DP/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.420    U_DP/U_DP/counter0_carry__3_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  U_DP/U_DP/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.534    U_DP/U_DP/counter0_carry__4_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  U_DP/U_DP/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.648    U_DP/U_DP/counter0_carry__5_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.870 r  U_DP/U_DP/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.816     8.685    U_DP/data0[29]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.299     8.984 r  U_DP/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.984    U_DP/counter_0[29]
    SLICE_X46Y23         FDCE                                         r  U_DP/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.433    14.774    U_DP/CLK
    SLICE_X46Y23         FDCE                                         r  U_DP/counter_reg[29]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y23         FDCE (Setup_fdce_C_D)        0.077    15.090    U_DP/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 U_DP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 2.147ns (56.318%)  route 1.665ns (43.682%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.560     5.081    U_DP/CLK
    SLICE_X44Y15         FDCE                                         r  U_DP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_DP/counter_reg[0]/Q
                         net (fo=3, routed)           0.846     6.384    U_DP/U_DP/counter_reg[31][0]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.964 r  U_DP/U_DP/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    U_DP/U_DP/counter0_carry_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  U_DP/U_DP/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.078    U_DP/U_DP/counter0_carry__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  U_DP/U_DP/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.192    U_DP/U_DP/counter0_carry__1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.306 r  U_DP/U_DP/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.306    U_DP/U_DP/counter0_carry__2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.420 r  U_DP/U_DP/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.420    U_DP/U_DP/counter0_carry__3_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.534 r  U_DP/U_DP/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.534    U_DP/U_DP/counter0_carry__4_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.773 r  U_DP/U_DP/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.819     8.592    U_DP/data0[27]
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.302     8.894 r  U_DP/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.894    U_DP/counter_0[27]
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.433    14.774    U_DP/CLK
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[27]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X43Y22         FDCE (Setup_fdce_C_D)        0.031    15.030    U_DP/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  6.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.380%)  route 0.218ns (53.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.554     1.437    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X47Y22         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  U_FND/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.099     1.677    U_FND/U_ClkDiv/counter_reg_n_0_[0]
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.048     1.725 r  U_FND/U_ClkDiv/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.119     1.845    U_FND/U_ClkDiv/counter[0]
    SLICE_X47Y22         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.821     1.948    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X47Y22         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y22         FDCE (Hold_fdce_C_D)         0.004     1.441    U_FND/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.387%)  route 0.282ns (52.613%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.554     1.437    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_DP/counter_reg[24]/Q
                         net (fo=2, routed)           0.165     1.766    U_DP/counter[24]
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  U_DP/counter[31]_i_4/O
                         net (fo=32, routed)          0.117     1.928    U_DP/counter[31]_i_4_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  U_DP/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.973    U_DP/counter_0[27]
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.820     1.947    U_DP/CLK
    SLICE_X43Y22         FDCE                                         r  U_DP/counter_reg[27]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.092     1.561    U_DP/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.395ns (66.540%)  route 0.199ns (33.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.554     1.437    U_DP/CLK
    SLICE_X44Y21         FDCE                                         r  U_DP/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_DP/counter_reg[23]/Q
                         net (fo=2, routed)           0.063     1.641    U_DP/U_DP/counter_reg[31][23]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.785 r  U_DP/U_DP/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.136     1.921    U_DP/data0[24]
    SLICE_X46Y21         LUT5 (Prop_lut5_I4_O)        0.110     2.031 r  U_DP/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.031    U_DP/counter_0[24]
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.822     1.949    U_DP/CLK
    SLICE_X46Y21         FDCE                                         r  U_DP/counter_reg[24]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X46Y21         FDCE (Hold_fdce_C_D)         0.120     1.571    U_DP/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.383ns (64.846%)  route 0.208ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.552     1.435    U_DP/CLK
    SLICE_X46Y23         FDCE                                         r  U_DP/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  U_DP/counter_reg[31]/Q
                         net (fo=2, routed)           0.104     1.703    U_DP/U_DP/counter_reg[31][31]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  U_DP/U_DP/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.104     1.918    U_DP/data0[31]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.108     2.026 r  U_DP/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_DP/counter_0[31]
    SLICE_X46Y23         FDCE                                         r  U_DP/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.819     1.946    U_DP/CLK
    SLICE_X46Y23         FDCE                                         r  U_DP/counter_reg[31]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X46Y23         FDCE (Hold_fdce_C_D)         0.121     1.556    U_DP/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.339%)  route 0.332ns (56.661%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.555     1.438    U_DP/CLK
    SLICE_X46Y20         FDCE                                         r  U_DP/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  U_DP/counter_reg[17]/Q
                         net (fo=2, routed)           0.175     1.777    U_DP/counter[17]
    SLICE_X44Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  U_DP/counter[31]_i_5/O
                         net (fo=32, routed)          0.157     1.979    U_DP/counter[31]_i_5_n_0
    SLICE_X44Y20         LUT5 (Prop_lut5_I3_O)        0.045     2.024 r  U_DP/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.024    U_DP/counter_0[20]
    SLICE_X44Y20         FDCE                                         r  U_DP/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.950    U_DP/CLK
    SLICE_X44Y20         FDCE                                         r  U_DP/counter_reg[20]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.092     1.544    U_DP/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.669%)  route 0.356ns (58.331%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.555     1.438    U_DP/CLK
    SLICE_X46Y20         FDCE                                         r  U_DP/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  U_DP/counter_reg[17]/Q
                         net (fo=2, routed)           0.175     1.777    U_DP/counter[17]
    SLICE_X44Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  U_DP/counter[31]_i_5/O
                         net (fo=32, routed)          0.181     2.003    U_DP/counter[31]_i_5_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I3_O)        0.045     2.048 r  U_DP/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.048    U_DP/counter_0[21]
    SLICE_X43Y21         FDCE                                         r  U_DP/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.821     1.948    U_DP/CLK
    SLICE_X43Y21         FDCE                                         r  U_DP/counter_reg[21]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.091     1.561    U_DP/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.255ns (41.251%)  route 0.363ns (58.749%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.551     1.434    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X46Y24         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  U_FND/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.175     1.773    U_FND/U_ClkDiv/counter_reg_n_0_[6]
    SLICE_X46Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  U_FND/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.188     2.006    U_FND/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X46Y24         LUT2 (Prop_lut2_I0_O)        0.046     2.052 r  U_FND/U_ClkDiv/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.052    U_FND/U_ClkDiv/counter[8]
    SLICE_X46Y24         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.818     1.945    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X46Y24         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[8]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.131     1.565    U_FND/U_ClkDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.555     1.438    U_DP/CLK
    SLICE_X44Y20         FDCE                                         r  U_DP/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_DP/counter_reg[19]/Q
                         net (fo=2, routed)           0.062     1.641    U_DP/U_DP/counter_reg[31][19]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.752 r  U_DP/U_DP/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.913    U_DP/data0[19]
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.108     2.021 r  U_DP/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.021    U_DP/counter_0[19]
    SLICE_X44Y20         FDCE                                         r  U_DP/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.823     1.950    U_DP/CLK
    SLICE_X44Y20         FDCE                                         r  U_DP/counter_reg[19]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.092     1.530    U_DP/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_DP/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.554     1.437    U_DP/CLK
    SLICE_X44Y21         FDCE                                         r  U_DP/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_DP/counter_reg[23]/Q
                         net (fo=2, routed)           0.063     1.641    U_DP/U_DP/counter_reg[31][23]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.752 r  U_DP/U_DP/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.913    U_DP/data0[23]
    SLICE_X44Y21         LUT5 (Prop_lut5_I4_O)        0.108     2.021 r  U_DP/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.021    U_DP/counter_0[23]
    SLICE_X44Y21         FDCE                                         r  U_DP/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.822     1.949    U_DP/CLK
    SLICE_X44Y21         FDCE                                         r  U_DP/counter_reg[23]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y21         FDCE (Hold_fdce_C_D)         0.092     1.529    U_DP/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.257ns (40.528%)  route 0.377ns (59.472%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.551     1.434    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X46Y24         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  U_FND/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.175     1.773    U_FND/U_ClkDiv/counter_reg_n_0_[6]
    SLICE_X46Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  U_FND/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.202     2.020    U_FND/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X45Y25         LUT2 (Prop_lut2_I0_O)        0.048     2.068 r  U_FND/U_ClkDiv/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.068    U_FND/U_ClkDiv/counter[15]
    SLICE_X45Y25         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.818     1.945    U_FND/U_ClkDiv/counter_reg[16]_0
    SLICE_X45Y25         FDCE                                         r  U_FND/U_ClkDiv/counter_reg[15]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y25         FDCE (Hold_fdce_C_D)         0.107     1.574    U_FND/U_ClkDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y15   U_DP/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y18   U_DP/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y18   U_DP/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y18   U_DP/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_DP/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_DP/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_DP/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y19   U_DP/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   U_DP/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y18   U_DP/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y18   U_DP/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   U_DP/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y20   U_DP/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y20   U_DP/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y20   U_DP/counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   U_DP/counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   U_DP/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   U_DP/counter_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   U_DP/counter_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   U_DP/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y15   U_DP/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   U_DP/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y16   U_DP/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   U_DP/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   U_DP/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   U_DP/counter_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   U_DP/counter_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y16   U_DP/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   U_DP/counter_reg[30]/C



