

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:18:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.338 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_8_6_s_fu_221  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_226  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_231  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_236  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_241  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_246  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_251  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_256  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_261  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_266  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_271  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_276  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_281  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_286  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_291  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_296  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     14|        -|        -|    -|
|Expression           |        -|      0|        0|      809|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     32|     4896|    19296|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      722|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     46|     5618|    20301|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |        5|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_8_6_s_fu_221  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_226  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_231  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_236  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_241  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_246  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_251  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_256  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_261  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_266  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_271  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_276  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_281  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_286  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_291  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    |grp_generic_sincos_8_6_s_fu_296  |generic_sincos_8_6_s  |        0|      2|  306|  1206|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        0|     32| 4896| 19296|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_3s_4s_10s_15_1_1_U17     |myproject_am_addmul_3s_4s_10s_15_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_4s_4s_5s_10_1_1_U14      |myproject_am_addmul_4s_4s_5s_10_1_1       | (i0 + i1) * i2 |
    |myproject_am_submul_4s_4s_8s_13_1_1_U18      |myproject_am_submul_4s_4s_8s_13_1_1       | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_11s_9s_14s_18_1_1_U16  |myproject_mac_mul_sub_11s_9s_14s_18_1_1   |  i0 * i1 - i2  |
    |myproject_mac_muladd_12s_8s_12ns_12_1_1_U7   |myproject_mac_muladd_12s_8s_12ns_12_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_13s_4s_9s_14_1_1_U20    |myproject_mac_muladd_13s_4s_9s_14_1_1     |  i0 + i1 * i2  |
    |myproject_mac_muladd_15s_4s_11s_15_1_1_U19   |myproject_mac_muladd_15s_4s_11s_15_1_1    |  i0 + i1 * i2  |
    |myproject_mac_muladd_4s_4s_11s_12_1_1_U15    |myproject_mac_muladd_4s_4s_11s_12_1_1     |  i0 + i1 * i1  |
    |myproject_mac_muladd_4s_4s_3s_7_1_1_U13      |myproject_mac_muladd_4s_4s_3s_7_1_1       |  i0 + i1 * i1  |
    |myproject_mac_muladd_5ns_12s_12ns_12_1_1_U8  |myproject_mac_muladd_5ns_12s_12ns_12_1_1  |  i0 + i1 * i2  |
    |myproject_mac_muladd_8ns_8s_12s_12_1_1_U10   |myproject_mac_muladd_8ns_8s_12s_12_1_1    |  i0 * i1 + i2  |
    |myproject_mac_muladd_8s_8s_5s_10_1_1_U12     |myproject_mac_muladd_8s_8s_5s_10_1_1      |  i0 + i1 * i1  |
    |myproject_mul_mul_11s_11s_16_1_1_U9          |myproject_mul_mul_11s_11s_16_1_1          |     i0 * i0    |
    |myproject_mul_mul_11s_11s_16_1_1_U11         |myproject_mul_mul_11s_11s_16_1_1          |     i0 * i0    |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1044_p0                        |     *    |      0|  0|  40|           8|           8|
    |grp_fu_1053_p1                        |     *    |      0|  0|  40|           8|           8|
    |grp_fu_1053_p2                        |     *    |      0|  0|  40|           6|           8|
    |mul_ln1192_3_fu_441_p2                |     *    |      0|  0|  40|           8|           8|
    |r_V_18_fu_992_p2                      |     *    |      0|  0|  11|           4|           4|
    |add_ln1192_13_fu_611_p2               |     +    |      0|  0|  18|           5|          11|
    |add_ln1192_15_fu_968_p2               |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_22_fu_641_p2               |     +    |      0|  0|  21|           6|          10|
    |add_ln1192_23_fu_647_p2               |     +    |      0|  0|  21|          10|          10|
    |add_ln1192_24_fu_674_p2               |     +    |      0|  0|  21|           5|          11|
    |add_ln1192_2_fu_419_p2                |     +    |      0|  0|  21|          10|          10|
    |add_ln1192_5_fu_447_p2                |     +    |      0|  0|  17|          10|          10|
    |add_ln1192_7_fu_570_p2                |     +    |      0|  0|  17|           4|          10|
    |add_ln1192_fu_831_p2                  |     +    |      0|  0|  21|           4|           9|
    |grp_generic_sincos_8_6_s_fu_261_in_V  |     +    |      0|  0|  15|           3|           8|
    |grp_generic_sincos_8_6_s_fu_266_in_V  |     +    |      0|  0|  15|           8|           8|
    |grp_generic_sincos_8_6_s_fu_296_in_V  |     +    |      0|  0|  15|           3|           8|
    |r_V_16_fu_727_p2                      |     +    |      0|  0|  23|          16|          16|
    |r_V_20_fu_694_p2                      |     +    |      0|  0|  23|          16|          16|
    |ret_V_20_fu_886_p2                    |     +    |      0|  0|  21|           7|          12|
    |ret_V_29_fu_425_p2                    |     +    |      0|  0|  21|           4|          10|
    |ret_V_31_fu_467_p2                    |     +    |      0|  0|  21|           6|          10|
    |ret_V_33_fu_493_p2                    |     +    |      0|  0|  17|           6|          10|
    |ret_V_34_fu_781_p2                    |     +    |      0|  0|  21|          14|          14|
    |ret_V_35_fu_799_p2                    |     +    |      0|  0|  21|          14|          14|
    |ret_V_37_fu_973_p2                    |     +    |      0|  0|  21|           9|          14|
    |ret_V_39_fu_808_p2                    |     +    |      0|  0|  16|           9|           9|
    |ret_V_41_fu_881_p2                    |     +    |      0|  0|  21|          12|          12|
    |ret_V_7_fu_845_p2                     |     +    |      0|  0|  15|           4|           5|
    |r_V_14_fu_752_p2                      |     -    |      0|  0|  16|           1|           9|
    |r_V_19_fu_668_p2                      |     -    |      0|  0|  21|          11|          11|
    |ret_V_26_fu_546_p2                    |     -    |      0|  0|  17|          10|          10|
    |ret_V_28_fu_825_p2                    |     -    |      0|  0|  21|           9|           9|
    |ret_V_36_fu_601_p2                    |     -    |      0|  0|  17|          10|          10|
    |ret_V_42_fu_900_p2                    |     -    |      0|  0|  21|          10|          14|
    |sub_ln1192_1_fu_461_p2                |     -    |      0|  0|  21|          10|          10|
    |sub_ln1192_3_fu_395_p2                |     -    |      0|  0|  17|          10|          10|
    |sub_ln1192_fu_413_p2                  |     -    |      0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 809|         317|         394|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  128|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  131|        262|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1118_reg_1297                   |    7|   0|    7|          0|
    |add_ln1192_reg_1302                   |    9|   0|    9|          0|
    |add_ln700_reg_1220                    |   12|   0|   12|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |mul_ln1118_reg_1235                   |   16|   0|   16|          0|
    |outsin_V_14_reg_1307                  |    4|   0|    4|          0|
    |outsin_V_5_reg_1317                   |    4|   0|    4|          0|
    |outsin_V_6_reg_1281                   |    4|   0|    4|          0|
    |outsin_V_9_reg_1327                   |    4|   0|    4|          0|
    |p_Val2_12_reg_1159                    |    8|   0|    8|          0|
    |p_Val2_3_reg_1178                     |    8|   0|    8|          0|
    |p_Val2_4_reg_1189                     |    8|   0|    8|          0|
    |p_Val2_s_reg_1168                     |    8|   0|    8|          0|
    |r_V_12_reg_1347                       |   13|   0|   13|          0|
    |r_V_2_reg_1312                        |   10|   0|   10|          0|
    |r_V_3_reg_1337                        |   15|   0|   15|          0|
    |ret_V_35_reg_1287                     |   10|   0|   14|          4|
    |ret_V_35_reg_1287_pp0_iter8_reg       |   10|   0|   14|          4|
    |ret_V_39_reg_1292                     |    9|   0|    9|          0|
    |tmp_3_reg_1183                        |    8|   0|    8|          0|
    |tmp_8_reg_1210                        |    7|   0|    7|          0|
    |trunc_ln708_11_reg_1261               |    8|   0|    8|          0|
    |trunc_ln708_12_reg_1266               |    8|   0|    8|          0|
    |trunc_ln708_1_reg_1195                |    8|   0|    8|          0|
    |trunc_ln708_2_reg_1200                |    8|   0|    8|          0|
    |trunc_ln708_3_reg_1332                |    8|   0|    8|          0|
    |trunc_ln708_4_reg_1205                |    8|   0|    8|          0|
    |trunc_ln708_6_reg_1322                |    8|   0|    8|          0|
    |trunc_ln708_6_reg_1322_pp0_iter9_reg  |    8|   0|    8|          0|
    |trunc_ln708_7_reg_1215                |    8|   0|    8|          0|
    |trunc_ln708_9_reg_1342                |    8|   0|    8|          0|
    |trunc_ln708_s_reg_1246                |    8|   0|    8|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  128|   0|  128|          0|
    |outsin_V_6_reg_1281                   |   64|  32|    4|          0|
    |p_Val2_3_reg_1178                     |   64|  32|    8|          0|
    |p_Val2_4_reg_1189                     |   64|  32|    8|          0|
    |p_Val2_s_reg_1168                     |   64|  32|    8|          0|
    |tmp_3_reg_1183                        |   64|  32|    8|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  722| 160|  446|          8|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  128|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    8|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    8|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    8|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    8|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    8|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

