# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../9_18.ip_user_files/bd/PL_NN/dual_port_AXI_Native_bram/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \

# Do not sort compile order
nosort
