# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model inferred_dpram
.inputs clk address_a[0] address_a[1] address_a[2] address_b[0] address_b[1] address_b[2] data_a[0] data_a[1] data_a[2] data_a[3] data_a[4] data_a[5] data_a[6] data_a[7] data_a[8] data_a[9] data_a[10] data_a[11] data_a[12] data_a[13] data_a[14] data_a[15] data_a[16] data_a[17] data_a[18] data_a[19] data_a[20] data_a[21] data_a[22] data_a[23] data_a[24] data_a[25] data_a[26] data_a[27] data_a[28] data_a[29] data_a[30] data_a[31] data_b[0] data_b[1] data_b[2] data_b[3] data_b[4] data_b[5] data_b[6] data_b[7] data_b[8] data_b[9] data_b[10] data_b[11] data_b[12] data_b[13] data_b[14] data_b[15] data_b[16] data_b[17] data_b[18] data_b[19] data_b[20] data_b[21] data_b[22] data_b[23] data_b[24] data_b[25] data_b[26] data_b[27] data_b[28] data_b[29] data_b[30] data_b[31]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31]
.subckt $dff CLK=clk D[0]=address_b_$memrd_ADDR_DATA[0] D[1]=address_b_$memrd_ADDR_DATA[1] D[2]=address_b_$memrd_ADDR_DATA[2] D[3]=address_b_$memrd_ADDR_DATA[3] D[4]=address_b_$memrd_ADDR_DATA[4] D[5]=address_b_$memrd_ADDR_DATA[5] D[6]=address_b_$memrd_ADDR_DATA[6] D[7]=address_b_$memrd_ADDR_DATA[7] D[8]=address_b_$memrd_ADDR_DATA[8] D[9]=address_b_$memrd_ADDR_DATA[9] D[10]=address_b_$memrd_ADDR_DATA[10] D[11]=address_b_$memrd_ADDR_DATA[11] D[12]=address_b_$memrd_ADDR_DATA[12] D[13]=address_b_$memrd_ADDR_DATA[13] D[14]=address_b_$memrd_ADDR_DATA[14] D[15]=address_b_$memrd_ADDR_DATA[15] D[16]=address_b_$memrd_ADDR_DATA[16] D[17]=address_b_$memrd_ADDR_DATA[17] D[18]=address_b_$memrd_ADDR_DATA[18] D[19]=address_b_$memrd_ADDR_DATA[19] D[20]=address_b_$memrd_ADDR_DATA[20] D[21]=address_b_$memrd_ADDR_DATA[21] D[22]=address_b_$memrd_ADDR_DATA[22] D[23]=address_b_$memrd_ADDR_DATA[23] D[24]=address_b_$memrd_ADDR_DATA[24] D[25]=address_b_$memrd_ADDR_DATA[25] D[26]=address_b_$memrd_ADDR_DATA[26] D[27]=address_b_$memrd_ADDR_DATA[27] D[28]=address_b_$memrd_ADDR_DATA[28] D[29]=address_b_$memrd_ADDR_DATA[29] D[30]=address_b_$memrd_ADDR_DATA[30] D[31]=address_b_$memrd_ADDR_DATA[31] Q[0]=data_out[0] Q[1]=data_out[1] Q[2]=data_out[2] Q[3]=data_out[3] Q[4]=data_out[4] Q[5]=data_out[5] Q[6]=data_out[6] Q[7]=data_out[7] Q[8]=data_out[8] Q[9]=data_out[9] Q[10]=data_out[10] Q[11]=data_out[11] Q[12]=data_out[12] Q[13]=data_out[13] Q[14]=data_out[14] Q[15]=data_out[15] Q[16]=data_out[16] Q[17]=data_out[17] Q[18]=data_out[18] Q[19]=data_out[19] Q[20]=data_out[20] Q[21]=data_out[21] Q[22]=data_out[22] Q[23]=data_out[23] Q[24]=data_out[24] Q[25]=data_out[25] Q[26]=data_out[26] Q[27]=data_out[27] Q[28]=data_out[28] Q[29]=data_out[29] Q[30]=data_out[30] Q[31]=data_out[31]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000100000
.subckt $mem RD_ADDR[0]=address_b[0] RD_ADDR[1]=address_b[1] RD_ADDR[2]=address_b[2] RD_CLK=$undef RD_DATA[0]=address_b_$memrd_ADDR_DATA[0] RD_DATA[1]=address_b_$memrd_ADDR_DATA[1] RD_DATA[2]=address_b_$memrd_ADDR_DATA[2] RD_DATA[3]=address_b_$memrd_ADDR_DATA[3] RD_DATA[4]=address_b_$memrd_ADDR_DATA[4] RD_DATA[5]=address_b_$memrd_ADDR_DATA[5] RD_DATA[6]=address_b_$memrd_ADDR_DATA[6] RD_DATA[7]=address_b_$memrd_ADDR_DATA[7] RD_DATA[8]=address_b_$memrd_ADDR_DATA[8] RD_DATA[9]=address_b_$memrd_ADDR_DATA[9] RD_DATA[10]=address_b_$memrd_ADDR_DATA[10] RD_DATA[11]=address_b_$memrd_ADDR_DATA[11] RD_DATA[12]=address_b_$memrd_ADDR_DATA[12] RD_DATA[13]=address_b_$memrd_ADDR_DATA[13] RD_DATA[14]=address_b_$memrd_ADDR_DATA[14] RD_DATA[15]=address_b_$memrd_ADDR_DATA[15] RD_DATA[16]=address_b_$memrd_ADDR_DATA[16] RD_DATA[17]=address_b_$memrd_ADDR_DATA[17] RD_DATA[18]=address_b_$memrd_ADDR_DATA[18] RD_DATA[19]=address_b_$memrd_ADDR_DATA[19] RD_DATA[20]=address_b_$memrd_ADDR_DATA[20] RD_DATA[21]=address_b_$memrd_ADDR_DATA[21] RD_DATA[22]=address_b_$memrd_ADDR_DATA[22] RD_DATA[23]=address_b_$memrd_ADDR_DATA[23] RD_DATA[24]=address_b_$memrd_ADDR_DATA[24] RD_DATA[25]=address_b_$memrd_ADDR_DATA[25] RD_DATA[26]=address_b_$memrd_ADDR_DATA[26] RD_DATA[27]=address_b_$memrd_ADDR_DATA[27] RD_DATA[28]=address_b_$memrd_ADDR_DATA[28] RD_DATA[29]=address_b_$memrd_ADDR_DATA[29] RD_DATA[30]=address_b_$memrd_ADDR_DATA[30] RD_DATA[31]=address_b_$memrd_ADDR_DATA[31] RD_EN=$undef WR_ADDR[0]=address_a[0] WR_ADDR[1]=address_a[1] WR_ADDR[2]=address_a[2] WR_ADDR[3]=address_b[0] WR_ADDR[4]=address_b[1] WR_ADDR[5]=address_b[2] WR_CLK[0]=clk WR_CLK[1]=clk WR_DATA[0]=data_a[0] WR_DATA[1]=data_a[1] WR_DATA[2]=data_a[2] WR_DATA[3]=data_a[3] WR_DATA[4]=data_a[4] WR_DATA[5]=data_a[5] WR_DATA[6]=data_a[6] WR_DATA[7]=data_a[7] WR_DATA[8]=data_a[8] WR_DATA[9]=data_a[9] WR_DATA[10]=data_a[10] WR_DATA[11]=data_a[11] WR_DATA[12]=data_a[12] WR_DATA[13]=data_a[13] WR_DATA[14]=data_a[14] WR_DATA[15]=data_a[15] WR_DATA[16]=data_a[16] WR_DATA[17]=data_a[17] WR_DATA[18]=data_a[18] WR_DATA[19]=data_a[19] WR_DATA[20]=data_a[20] WR_DATA[21]=data_a[21] WR_DATA[22]=data_a[22] WR_DATA[23]=data_a[23] WR_DATA[24]=data_a[24] WR_DATA[25]=data_a[25] WR_DATA[26]=data_a[26] WR_DATA[27]=data_a[27] WR_DATA[28]=data_a[28] WR_DATA[29]=data_a[29] WR_DATA[30]=data_a[30] WR_DATA[31]=data_a[31] WR_DATA[32]=data_b[0] WR_DATA[33]=data_b[1] WR_DATA[34]=data_b[2] WR_DATA[35]=data_b[3] WR_DATA[36]=data_b[4] WR_DATA[37]=data_b[5] WR_DATA[38]=data_b[6] WR_DATA[39]=data_b[7] WR_DATA[40]=data_b[8] WR_DATA[41]=data_b[9] WR_DATA[42]=data_b[10] WR_DATA[43]=data_b[11] WR_DATA[44]=data_b[12] WR_DATA[45]=data_b[13] WR_DATA[46]=data_b[14] WR_DATA[47]=data_b[15] WR_DATA[48]=data_b[16] WR_DATA[49]=data_b[17] WR_DATA[50]=data_b[18] WR_DATA[51]=data_b[19] WR_DATA[52]=data_b[20] WR_DATA[53]=data_b[21] WR_DATA[54]=data_b[22] WR_DATA[55]=data_b[23] WR_DATA[56]=data_b[24] WR_DATA[57]=data_b[25] WR_DATA[58]=data_b[26] WR_DATA[59]=data_b[27] WR_DATA[60]=data_b[28] WR_DATA[61]=data_b[29] WR_DATA[62]=data_b[30] WR_DATA[63]=data_b[31] WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true WR_EN[3]=$true WR_EN[4]=$true WR_EN[5]=$true WR_EN[6]=$true WR_EN[7]=$true WR_EN[8]=$true WR_EN[9]=$true WR_EN[10]=$true WR_EN[11]=$true WR_EN[12]=$true WR_EN[13]=$true WR_EN[14]=$true WR_EN[15]=$true WR_EN[16]=$true WR_EN[17]=$true WR_EN[18]=$true WR_EN[19]=$true WR_EN[20]=$true WR_EN[21]=$true WR_EN[22]=$true WR_EN[23]=$true WR_EN[24]=$true WR_EN[25]=$true WR_EN[26]=$true WR_EN[27]=$true WR_EN[28]=$true WR_EN[29]=$true WR_EN[30]=$true WR_EN[31]=$true WR_EN[32]=$true WR_EN[33]=$true WR_EN[34]=$true WR_EN[35]=$true WR_EN[36]=$true WR_EN[37]=$true WR_EN[38]=$true WR_EN[39]=$true WR_EN[40]=$true WR_EN[41]=$true WR_EN[42]=$true WR_EN[43]=$true WR_EN[44]=$true WR_EN[45]=$true WR_EN[46]=$true WR_EN[47]=$true WR_EN[48]=$true WR_EN[49]=$true WR_EN[50]=$true WR_EN[51]=$true WR_EN[52]=$true WR_EN[53]=$true WR_EN[54]=$true WR_EN[55]=$true WR_EN[56]=$true WR_EN[57]=$true WR_EN[58]=$true WR_EN[59]=$true WR_EN[60]=$true WR_EN[61]=$true WR_EN[62]=$true WR_EN[63]=$true
.param ABITS 00000000000000000000000000000011
.param INIT xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\mregs"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000001000
.param WIDTH 00000000000000000000000000100000
.param WR_CLK_ENABLE 11
.param WR_CLK_POLARITY 11
.param WR_PORTS 00000000000000000000000000000010
.end
