** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=7e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=65e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=62e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=62e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=292e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=85e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=93e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=51e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=93e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=286e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=62e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=35e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=61e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=61e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=440e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=181e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=181e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 6.82201 mW
** Area: 6671 (mu_m)^2
** Transit frequency: 27.3061 MHz
** Transit frequency with error factor: 27.3065 MHz
** Slew rate: 26.0158 V/mu_s
** Phase margin: 61.3065Â°
** CMRR: 106 dB
** negPSRR: 100 dB
** posPSRR: 53 dB
** VoutMax: 4.80001 V
** VoutMin: 0.470001 V
** VcmMax: 4.64001 V
** VcmMin: 1.43001 V


** Expected Currents: 
** NormalTransistorNmos: 405.215 muA
** NormalTransistorPmos: -599.149 muA
** DiodeTransistorPmos: -44.2839 muA
** DiodeTransistorPmos: -44.2839 muA
** NormalTransistorNmos: 88.5651 muA
** NormalTransistorNmos: 88.5641 muA
** NormalTransistorNmos: 44.2831 muA
** NormalTransistorNmos: 44.2831 muA
** NormalTransistorNmos: 130.685 muA
** NormalTransistorNmos: 130.684 muA
** NormalTransistorPmos: -130.684 muA
** NormalTransistorNmos: 130.685 muA
** NormalTransistorNmos: 130.684 muA
** NormalTransistorPmos: -130.684 muA
** DiodeTransistorNmos: 599.15 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -405.214 muA


** Expected Voltages: 
** ibias: 0.629001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.874001  V
** inSourceStageBiasComplementarySecondStage: 0.629001  V
** inTransconductanceComplementarySecondStage: 4.23601  V
** out: 2.5  V
** outFirstStage: 4.23601  V
** outVoltageBiasXXpXX0: 3.81601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.224001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.224001  V
** inner: 0.278001  V


.END