<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="fib_sim_wrapper_behav.wdb" id="1">
         <top_modules>
            <top_module name="fib_sim_wrapper" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="35159906880fs"></ZoomStartTime>
      <ZoomEndTime time="35172846881fs"></ZoomEndTime>
      <Cursor1Time time="250832500000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="102"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="23" />
   <wave_markers>
      <marker time="63680000" label="" />
   </wave_markers>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/pc_wire" type="array">
      <obj_property name="ElementShortName">pc_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_wire[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/opcode" type="array">
      <obj_property name="ElementShortName">opcode[5:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/funct" type="array">
      <obj_property name="ElementShortName">funct[5:0]</obj_property>
      <obj_property name="ObjectShortName">funct[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/IorD" type="logic">
      <obj_property name="ElementShortName">IorD</obj_property>
      <obj_property name="ObjectShortName">IorD</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/IRWrite" type="logic">
      <obj_property name="ElementShortName">IRWrite</obj_property>
      <obj_property name="ObjectShortName">IRWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/PCWrite" type="logic">
      <obj_property name="ElementShortName">PCWrite</obj_property>
      <obj_property name="ObjectShortName">PCWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/ToggleEqual" type="logic">
      <obj_property name="ElementShortName">ToggleEqual</obj_property>
      <obj_property name="ObjectShortName">ToggleEqual</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/ALUControl" type="array">
      <obj_property name="ElementShortName">ALUControl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUControl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/ALUSrcB" type="array">
      <obj_property name="ElementShortName">ALUSrcB[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/RegDst" type="array">
      <obj_property name="ElementShortName">RegDst[1:0]</obj_property>
      <obj_property name="ObjectShortName">RegDst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/MemtoReg" type="array">
      <obj_property name="ElementShortName">MemtoReg[1:0]</obj_property>
      <obj_property name="ObjectShortName">MemtoReg[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/alu_srcA" type="array">
      <obj_property name="ElementShortName">alu_srcA[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_srcA[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/alu_srcB" type="array">
      <obj_property name="ElementShortName">alu_srcB[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_srcB[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/state" type="array">
      <obj_property name="ElementShortName">state[4:0]</obj_property>
      <obj_property name="ObjectShortName">state[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fib_sim_wrapper/fib_sim_i/multicycle_cpu_sim_0/led" type="array">
      <obj_property name="ElementShortName">led[7:0]</obj_property>
      <obj_property name="ObjectShortName">led[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
