Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct  4 23:35:59 2024
| Host         : EddieRydell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file operating_system_timing_summary_routed.rpt -pb operating_system_timing_summary_routed.pb -rpx operating_system_timing_summary_routed.rpx -warn_on_violation
| Design       : operating_system
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  155         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 155 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  402          inf        0.000                      0                  402           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_1_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 3.977ns (47.208%)  route 4.448ns (52.792%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDSE                         0.000     0.000 r  LED_1_reg/C
    SLICE_X4Y47          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  LED_1_reg/Q
                         net (fo=1, routed)           4.448     4.904    LED_1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.425 r  LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.425    LED_1
    L1                                                                r  LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[36]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.429ns  (logic 1.323ns (20.580%)  route 5.106ns (79.420%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.258     6.429    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  serial_receiver/data_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[37]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 1.323ns (21.017%)  route 4.972ns (78.983%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.124     6.295    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  serial_receiver/data_out_reg[37]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[38]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 1.323ns (21.017%)  route 4.972ns (78.983%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.124     6.295    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  serial_receiver/data_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[39]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 1.323ns (21.017%)  route 4.972ns (78.983%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.124     6.295    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  serial_receiver/data_out_reg[39]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.323ns (21.078%)  route 4.954ns (78.922%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.106     6.277    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  serial_receiver/data_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.323ns (21.078%)  route 4.954ns (78.922%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.106     6.277    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  serial_receiver/data_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.323ns (21.078%)  route 4.954ns (78.922%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.106     6.277    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  serial_receiver/data_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.323ns (21.078%)  route 4.954ns (78.922%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.106     6.277    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  serial_receiver/data_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/baud_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.323ns (21.078%)  route 4.954ns (78.922%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  serial_receiver/baud_counter_reg[14]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  serial_receiver/baud_counter_reg[14]/Q
                         net (fo=3, routed)           0.764     1.183    serial_receiver/baud_counter_reg_n_0_[14]
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.299     1.482 f  serial_receiver/shift_reg[47]_i_4/O
                         net (fo=2, routed)           0.814     2.296    serial_receiver/shift_reg[47]_i_4_n_0
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.154     2.450 f  serial_receiver/baud_counter[15]_i_5/O
                         net (fo=1, routed)           0.807     3.256    serial_receiver/baud_counter[15]_i_5_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.327     3.583 f  serial_receiver/baud_counter[15]_i_3/O
                         net (fo=18, routed)          1.464     5.047    serial_receiver/baud_counter[15]_i_3_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.124     5.171 r  serial_receiver/data_out[47]_i_1/O
                         net (fo=48, routed)          1.106     6.277    serial_receiver/data_out[47]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  serial_receiver/data_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[4]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  serial_receiver/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     0.203    serial_receiver/shift_reg[4]
    SLICE_X5Y44          FDRE                                         r  serial_receiver/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[2]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial_receiver/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.066     0.207    serial_receiver/shift_reg[2]
    SLICE_X5Y44          FDRE                                         r  serial_receiver/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[15]/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial_receiver/shift_reg_reg[15]/Q
                         net (fo=2, routed)           0.066     0.207    serial_receiver/shift_reg[15]
    SLICE_X6Y43          FDRE                                         r  serial_receiver/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[5]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  serial_receiver/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.080     0.208    serial_receiver/shift_reg[5]
    SLICE_X5Y44          FDRE                                         r  serial_receiver/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_system_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=2, routed)           0.076     0.217    next_state__0[0]
    SLICE_X4Y42          FDRE                                         r  FSM_sequential_system_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_system_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=2, routed)           0.076     0.217    next_state__0[1]
    SLICE_X4Y41          FDRE                                         r  FSM_sequential_system_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.856%)  route 0.114ns (47.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[27]/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  serial_receiver/shift_reg_reg[27]/Q
                         net (fo=2, routed)           0.114     0.242    serial_receiver/shift_reg[27]
    SLICE_X5Y40          FDRE                                         r  serial_receiver/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[18]/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  serial_receiver/shift_reg_reg[18]/Q
                         net (fo=2, routed)           0.116     0.244    serial_receiver/shift_reg[18]
    SLICE_X6Y43          FDRE                                         r  serial_receiver/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[24]/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  serial_receiver/shift_reg_reg[24]/Q
                         net (fo=2, routed)           0.119     0.247    serial_receiver/shift_reg[24]
    SLICE_X6Y40          FDRE                                         r  serial_receiver/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_receiver/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial_receiver/data_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  serial_receiver/shift_reg_reg[8]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  serial_receiver/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.119     0.247    serial_receiver/shift_reg[8]
    SLICE_X6Y44          FDRE                                         r  serial_receiver/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------





