{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496441809230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496441809235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:16:49 2017 " "Processing started: Fri Jun 02 23:16:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496441809235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441809235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441809235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496441809661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496441809661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819386 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819388 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Behavioral " "Found design unit 1: Clock-Behavioral" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-v1 " "Found design unit 1: debouncer-v1" {  } { { "debouncer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chronometer-Behavioral " "Found design unit 1: Chronometer-Behavioral" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chronometer " "Found entity 1: Chronometer" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD1-Behavioral " "Found design unit 1: Bin2BCD1-Behavioral" {  } { { "Bin2BCD1.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD1 " "Found entity 1: Bin2BCD1" {  } { { "Bin2BCD1.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm-Behavioral " "Found design unit 1: Alarm-Behavioral" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Set-Behavioral " "Found design unit 1: Set-Behavioral" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Set " "Found entity 1: Set" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometerdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometerdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChronometerDown-Behavioral " "Found design unit 1: ChronometerDown-Behavioral" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChronometerDown " "Found entity 1: ChronometerDown" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller.vhd 6 3 " "Found 6 design units, including 3 entities, in source file audio/audio_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_io-v1 " "Found design unit 1: audio_io-v1" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_controller-v1 " "Found design unit 2: audio_controller-v1" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audio_i2c_controller-v1 " "Found design unit 3: audio_i2c_controller-v1" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_io " "Found entity 1: audio_io" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_controller " "Found entity 2: audio_controller" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_i2c_controller " "Found entity 3: audio_i2c_controller" {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-cyclone4e " "Found design unit 1: clock_generator-cyclone4e" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-v1 " "Found design unit 1: pulse_generator-v1" {  } { { "audio/pulse_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/pulse_generator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Found entity 1: pulse_generator" {  } { { "audio/pulse_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/pulse_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sin_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/sin_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_function-v1 " "Found design unit 1: sin_function-v1" {  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_function " "Found entity 1: sin_function" {  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/audio_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_tl-v1 " "Found design unit 1: audio_tl-v1" {  } { { "audio/audio_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_tl " "Found entity 1: audio_tl" {  } { { "audio/audio_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baseclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baseClock-RTL " "Found design unit 1: baseClock-RTL" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""} { "Info" "ISGN_ENTITY_NAME" "1 baseClock " "Found entity 1: baseClock" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_tl-v1 " "Found design unit 1: lcd_tl-v1" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819407 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_tl " "Found entity 1: lcd_tl" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819407 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/debouncer.vhd C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd " "File \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/debouncer.vhd\" is a duplicate of already analyzed file \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1496441819407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/debouncer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lcd/debouncer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-v1 " "Found design unit 1: lcd_controller-v1" {  } { { "lcd/lcd_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819407 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd/lcd_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseClock " "Elaborating entity \"baseClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496441819454 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX0 baseClock.vhd(183) " "VHDL Process Statement warning at baseClock.vhd(183): signal \"s_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819454 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX1 baseClock.vhd(184) " "VHDL Process Statement warning at baseClock.vhd(184): signal \"s_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819454 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX2 baseClock.vhd(185) " "VHDL Process Statement warning at baseClock.vhd(185): signal \"s_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819454 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX3 baseClock.vhd(186) " "VHDL Process Statement warning at baseClock.vhd(186): signal \"s_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819454 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX4 baseClock.vhd(187) " "VHDL Process Statement warning at baseClock.vhd(187): signal \"s_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819454 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX5 baseClock.vhd(188) " "VHDL Process Statement warning at baseClock.vhd(188): signal \"s_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX6 baseClock.vhd(189) " "VHDL Process Statement warning at baseClock.vhd(189): signal \"s_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_HEX7 baseClock.vhd(190) " "VHDL Process Statement warning at baseClock.vhd(190): signal \"s_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX0 baseClock.vhd(197) " "VHDL Process Statement warning at baseClock.vhd(197): signal \"a_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX1 baseClock.vhd(198) " "VHDL Process Statement warning at baseClock.vhd(198): signal \"a_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX2 baseClock.vhd(199) " "VHDL Process Statement warning at baseClock.vhd(199): signal \"a_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX3 baseClock.vhd(200) " "VHDL Process Statement warning at baseClock.vhd(200): signal \"a_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX4 baseClock.vhd(201) " "VHDL Process Statement warning at baseClock.vhd(201): signal \"a_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX5 baseClock.vhd(202) " "VHDL Process Statement warning at baseClock.vhd(202): signal \"a_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX6 baseClock.vhd(203) " "VHDL Process Statement warning at baseClock.vhd(203): signal \"a_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_HEX7 baseClock.vhd(204) " "VHDL Process Statement warning at baseClock.vhd(204): signal \"a_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX2 baseClock.vhd(213) " "VHDL Process Statement warning at baseClock.vhd(213): signal \"b_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX3 baseClock.vhd(214) " "VHDL Process Statement warning at baseClock.vhd(214): signal \"b_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX4 baseClock.vhd(215) " "VHDL Process Statement warning at baseClock.vhd(215): signal \"b_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX5 baseClock.vhd(216) " "VHDL Process Statement warning at baseClock.vhd(216): signal \"b_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX6 baseClock.vhd(217) " "VHDL Process Statement warning at baseClock.vhd(217): signal \"b_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_HEX7 baseClock.vhd(218) " "VHDL Process Statement warning at baseClock.vhd(218): signal \"b_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xck_buf1 baseClock.vhd(219) " "VHDL Process Statement warning at baseClock.vhd(219): signal \"xck_buf1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dacdat_buf1 baseClock.vhd(220) " "VHDL Process Statement warning at baseClock.vhd(220): signal \"dacdat_buf1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX0 baseClock.vhd(227) " "VHDL Process Statement warning at baseClock.vhd(227): signal \"c_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX1 baseClock.vhd(228) " "VHDL Process Statement warning at baseClock.vhd(228): signal \"c_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX2 baseClock.vhd(229) " "VHDL Process Statement warning at baseClock.vhd(229): signal \"c_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX4 baseClock.vhd(231) " "VHDL Process Statement warning at baseClock.vhd(231): signal \"c_HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX5 baseClock.vhd(232) " "VHDL Process Statement warning at baseClock.vhd(232): signal \"c_HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX6 baseClock.vhd(233) " "VHDL Process Statement warning at baseClock.vhd(233): signal \"c_HEX6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_HEX7 baseClock.vhd(234) " "VHDL Process Statement warning at baseClock.vhd(234): signal \"c_HEX7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xck_buf baseClock.vhd(235) " "VHDL Process Statement warning at baseClock.vhd(235): signal \"xck_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dacdat_buf baseClock.vhd(236) " "VHDL Process Statement warning at baseClock.vhd(236): signal \"dacdat_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aud_xck baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"aud_xck\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aud_dacdat baseClock.vhd(156) " "VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable \"aud_dacdat\", which holds its previous value in one or more paths through the process" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aud_dacdat baseClock.vhd(156) " "Inferred latch for \"aud_dacdat\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aud_xck baseClock.vhd(156) " "Inferred latch for \"aud_xck\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] baseClock.vhd(156) " "Inferred latch for \"LEDR\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX7\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX6\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX5\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX4\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX3\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX2\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX1\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[0\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[1\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[2\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[3\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[4\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[5\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] baseClock.vhd(156) " "Inferred latch for \"HEX0\[6\]\" at baseClock.vhd(156)" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|baseClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Clock Clock:clk A:behavioral " "Elaborating entity \"Clock\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\"" {  } { { "baseClock.vhd" "clk" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Clock.vhd(133) " "VHDL Process Statement warning at Clock.vhd(133): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(508) " "VHDL Process Statement warning at Clock.vhd(508): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(508) " "VHDL Process Statement warning at Clock.vhd(508): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis1 Clock.vhd(512) " "VHDL Process Statement warning at Clock.vhd(512): signal \"h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis Clock.vhd(513) " "VHDL Process Statement warning at Clock.vhd(513): signal \"h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(517) " "VHDL Process Statement warning at Clock.vhd(517): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(517) " "VHDL Process Statement warning at Clock.vhd(517): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 Clock.vhd(521) " "VHDL Process Statement warning at Clock.vhd(521): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis Clock.vhd(522) " "VHDL Process Statement warning at Clock.vhd(522): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(526) " "VHDL Process Statement warning at Clock.vhd(526): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_sel Clock.vhd(526) " "VHDL Process Statement warning at Clock.vhd(526): signal \"cur_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 Clock.vhd(530) " "VHDL Process Statement warning at Clock.vhd(530): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis Clock.vhd(531) " "VHDL Process Statement warning at Clock.vhd(531): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Clock.vhd(535) " "VHDL Process Statement warning at Clock.vhd(535): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "am Clock.vhd(537) " "VHDL Process Statement warning at Clock.vhd(537): signal \"am\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec Clock.vhd(548) " "VHDL Process Statement warning at Clock.vhd(548): signal \"sec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min Clock.vhd(549) " "VHDL Process Statement warning at Clock.vhd(549): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour Clock.vhd(550) " "VHDL Process Statement warning at Clock.vhd(550): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "secOut Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"secOut\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minOut Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"minOut\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hourOut Clock.vhd(129) " "VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable \"hourOut\", which holds its previous value in one or more paths through the process" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..3\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[5..3\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Clock.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Clock.vhd(33)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[0\] Clock.vhd(129) " "Inferred latch for \"hourOut\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[1\] Clock.vhd(129) " "Inferred latch for \"hourOut\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[2\] Clock.vhd(129) " "Inferred latch for \"hourOut\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[3\] Clock.vhd(129) " "Inferred latch for \"hourOut\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[4\] Clock.vhd(129) " "Inferred latch for \"hourOut\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[5\] Clock.vhd(129) " "Inferred latch for \"hourOut\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[6\] Clock.vhd(129) " "Inferred latch for \"hourOut\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[7\] Clock.vhd(129) " "Inferred latch for \"hourOut\[7\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[8\] Clock.vhd(129) " "Inferred latch for \"hourOut\[8\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[9\] Clock.vhd(129) " "Inferred latch for \"hourOut\[9\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[10\] Clock.vhd(129) " "Inferred latch for \"hourOut\[10\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[11\] Clock.vhd(129) " "Inferred latch for \"hourOut\[11\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[12\] Clock.vhd(129) " "Inferred latch for \"hourOut\[12\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[13\] Clock.vhd(129) " "Inferred latch for \"hourOut\[13\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[14\] Clock.vhd(129) " "Inferred latch for \"hourOut\[14\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[15\] Clock.vhd(129) " "Inferred latch for \"hourOut\[15\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[16\] Clock.vhd(129) " "Inferred latch for \"hourOut\[16\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[17\] Clock.vhd(129) " "Inferred latch for \"hourOut\[17\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[18\] Clock.vhd(129) " "Inferred latch for \"hourOut\[18\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[19\] Clock.vhd(129) " "Inferred latch for \"hourOut\[19\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[20\] Clock.vhd(129) " "Inferred latch for \"hourOut\[20\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[21\] Clock.vhd(129) " "Inferred latch for \"hourOut\[21\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[22\] Clock.vhd(129) " "Inferred latch for \"hourOut\[22\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[23\] Clock.vhd(129) " "Inferred latch for \"hourOut\[23\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[24\] Clock.vhd(129) " "Inferred latch for \"hourOut\[24\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[25\] Clock.vhd(129) " "Inferred latch for \"hourOut\[25\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[26\] Clock.vhd(129) " "Inferred latch for \"hourOut\[26\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[27\] Clock.vhd(129) " "Inferred latch for \"hourOut\[27\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[28\] Clock.vhd(129) " "Inferred latch for \"hourOut\[28\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[29\] Clock.vhd(129) " "Inferred latch for \"hourOut\[29\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[30\] Clock.vhd(129) " "Inferred latch for \"hourOut\[30\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourOut\[31\] Clock.vhd(129) " "Inferred latch for \"hourOut\[31\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[0\] Clock.vhd(129) " "Inferred latch for \"minOut\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[1\] Clock.vhd(129) " "Inferred latch for \"minOut\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[2\] Clock.vhd(129) " "Inferred latch for \"minOut\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[3\] Clock.vhd(129) " "Inferred latch for \"minOut\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[4\] Clock.vhd(129) " "Inferred latch for \"minOut\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[5\] Clock.vhd(129) " "Inferred latch for \"minOut\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[6\] Clock.vhd(129) " "Inferred latch for \"minOut\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[7\] Clock.vhd(129) " "Inferred latch for \"minOut\[7\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[8\] Clock.vhd(129) " "Inferred latch for \"minOut\[8\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[9\] Clock.vhd(129) " "Inferred latch for \"minOut\[9\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[10\] Clock.vhd(129) " "Inferred latch for \"minOut\[10\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[11\] Clock.vhd(129) " "Inferred latch for \"minOut\[11\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[12\] Clock.vhd(129) " "Inferred latch for \"minOut\[12\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[13\] Clock.vhd(129) " "Inferred latch for \"minOut\[13\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[14\] Clock.vhd(129) " "Inferred latch for \"minOut\[14\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[15\] Clock.vhd(129) " "Inferred latch for \"minOut\[15\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[16\] Clock.vhd(129) " "Inferred latch for \"minOut\[16\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[17\] Clock.vhd(129) " "Inferred latch for \"minOut\[17\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[18\] Clock.vhd(129) " "Inferred latch for \"minOut\[18\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[19\] Clock.vhd(129) " "Inferred latch for \"minOut\[19\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[20\] Clock.vhd(129) " "Inferred latch for \"minOut\[20\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[21\] Clock.vhd(129) " "Inferred latch for \"minOut\[21\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[22\] Clock.vhd(129) " "Inferred latch for \"minOut\[22\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[23\] Clock.vhd(129) " "Inferred latch for \"minOut\[23\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[24\] Clock.vhd(129) " "Inferred latch for \"minOut\[24\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[25\] Clock.vhd(129) " "Inferred latch for \"minOut\[25\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[26\] Clock.vhd(129) " "Inferred latch for \"minOut\[26\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[27\] Clock.vhd(129) " "Inferred latch for \"minOut\[27\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[28\] Clock.vhd(129) " "Inferred latch for \"minOut\[28\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[29\] Clock.vhd(129) " "Inferred latch for \"minOut\[29\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[30\] Clock.vhd(129) " "Inferred latch for \"minOut\[30\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minOut\[31\] Clock.vhd(129) " "Inferred latch for \"minOut\[31\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[0\] Clock.vhd(129) " "Inferred latch for \"secOut\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[1\] Clock.vhd(129) " "Inferred latch for \"secOut\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[2\] Clock.vhd(129) " "Inferred latch for \"secOut\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[3\] Clock.vhd(129) " "Inferred latch for \"secOut\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[4\] Clock.vhd(129) " "Inferred latch for \"secOut\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[5\] Clock.vhd(129) " "Inferred latch for \"secOut\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[6\] Clock.vhd(129) " "Inferred latch for \"secOut\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[7\] Clock.vhd(129) " "Inferred latch for \"secOut\[7\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[8\] Clock.vhd(129) " "Inferred latch for \"secOut\[8\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[9\] Clock.vhd(129) " "Inferred latch for \"secOut\[9\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[10\] Clock.vhd(129) " "Inferred latch for \"secOut\[10\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[11\] Clock.vhd(129) " "Inferred latch for \"secOut\[11\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[12\] Clock.vhd(129) " "Inferred latch for \"secOut\[12\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[13\] Clock.vhd(129) " "Inferred latch for \"secOut\[13\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[14\] Clock.vhd(129) " "Inferred latch for \"secOut\[14\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[15\] Clock.vhd(129) " "Inferred latch for \"secOut\[15\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[16\] Clock.vhd(129) " "Inferred latch for \"secOut\[16\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[17\] Clock.vhd(129) " "Inferred latch for \"secOut\[17\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[18\] Clock.vhd(129) " "Inferred latch for \"secOut\[18\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[19\] Clock.vhd(129) " "Inferred latch for \"secOut\[19\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[20\] Clock.vhd(129) " "Inferred latch for \"secOut\[20\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[21\] Clock.vhd(129) " "Inferred latch for \"secOut\[21\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[22\] Clock.vhd(129) " "Inferred latch for \"secOut\[22\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[23\] Clock.vhd(129) " "Inferred latch for \"secOut\[23\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[24\] Clock.vhd(129) " "Inferred latch for \"secOut\[24\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[25\] Clock.vhd(129) " "Inferred latch for \"secOut\[25\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[26\] Clock.vhd(129) " "Inferred latch for \"secOut\[26\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[27\] Clock.vhd(129) " "Inferred latch for \"secOut\[27\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[28\] Clock.vhd(129) " "Inferred latch for \"secOut\[28\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[29\] Clock.vhd(129) " "Inferred latch for \"secOut\[29\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[30\] Clock.vhd(129) " "Inferred latch for \"secOut\[30\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secOut\[31\] Clock.vhd(129) " "Inferred latch for \"secOut\[31\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Clock.vhd(129) " "Inferred latch for \"HEX0\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Clock.vhd(129) " "Inferred latch for \"HEX0\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Clock.vhd(129) " "Inferred latch for \"HEX0\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Clock.vhd(129) " "Inferred latch for \"HEX0\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Clock.vhd(129) " "Inferred latch for \"HEX0\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Clock.vhd(129) " "Inferred latch for \"HEX0\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Clock.vhd(129) " "Inferred latch for \"HEX0\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Clock.vhd(129) " "Inferred latch for \"HEX1\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Clock.vhd(129) " "Inferred latch for \"HEX1\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Clock.vhd(129) " "Inferred latch for \"HEX1\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Clock.vhd(129) " "Inferred latch for \"HEX1\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Clock.vhd(129) " "Inferred latch for \"HEX1\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Clock.vhd(129) " "Inferred latch for \"HEX1\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Clock.vhd(129) " "Inferred latch for \"HEX1\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Clock.vhd(129) " "Inferred latch for \"HEX2\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Clock.vhd(129) " "Inferred latch for \"HEX2\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Clock.vhd(129) " "Inferred latch for \"HEX2\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Clock.vhd(129) " "Inferred latch for \"HEX2\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Clock.vhd(129) " "Inferred latch for \"HEX2\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Clock.vhd(129) " "Inferred latch for \"HEX2\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Clock.vhd(129) " "Inferred latch for \"HEX2\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Clock.vhd(129) " "Inferred latch for \"HEX3\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Clock.vhd(129) " "Inferred latch for \"HEX3\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Clock.vhd(129) " "Inferred latch for \"HEX3\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Clock.vhd(129) " "Inferred latch for \"HEX3\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Clock.vhd(129) " "Inferred latch for \"HEX3\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Clock.vhd(129) " "Inferred latch for \"HEX3\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Clock.vhd(129) " "Inferred latch for \"HEX3\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Clock.vhd(129) " "Inferred latch for \"HEX4\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819469 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Clock.vhd(129) " "Inferred latch for \"HEX4\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Clock.vhd(129) " "Inferred latch for \"HEX4\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Clock.vhd(129) " "Inferred latch for \"HEX4\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Clock.vhd(129) " "Inferred latch for \"HEX4\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Clock.vhd(129) " "Inferred latch for \"HEX4\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Clock.vhd(129) " "Inferred latch for \"HEX4\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Clock.vhd(129) " "Inferred latch for \"HEX5\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Clock.vhd(129) " "Inferred latch for \"HEX5\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Clock.vhd(129) " "Inferred latch for \"HEX5\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Clock.vhd(129) " "Inferred latch for \"HEX5\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Clock.vhd(129) " "Inferred latch for \"HEX5\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Clock.vhd(129) " "Inferred latch for \"HEX5\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Clock.vhd(129) " "Inferred latch for \"HEX5\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] Clock.vhd(129) " "Inferred latch for \"HEX6\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] Clock.vhd(129) " "Inferred latch for \"HEX6\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] Clock.vhd(129) " "Inferred latch for \"HEX6\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] Clock.vhd(129) " "Inferred latch for \"HEX6\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] Clock.vhd(129) " "Inferred latch for \"HEX6\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] Clock.vhd(129) " "Inferred latch for \"HEX6\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] Clock.vhd(129) " "Inferred latch for \"HEX6\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] Clock.vhd(129) " "Inferred latch for \"HEX7\[0\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] Clock.vhd(129) " "Inferred latch for \"HEX7\[1\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] Clock.vhd(129) " "Inferred latch for \"HEX7\[2\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] Clock.vhd(129) " "Inferred latch for \"HEX7\[3\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] Clock.vhd(129) " "Inferred latch for \"HEX7\[4\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819485 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] Clock.vhd(129) " "Inferred latch for \"HEX7\[5\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819486 "|Alarm|Clock:clkIn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] Clock.vhd(129) " "Inferred latch for \"HEX7\[6\]\" at Clock.vhd(129)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819486 "|Alarm|Clock:clkIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Clock:clk\|Bin2BCD:bin2BCD A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|Bin2BCD:bin2BCD\"" {  } { { "Clock.vhd" "bin2BCD" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Clock:clk\|Bin7SegDecoder:b7segH A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|Bin7SegDecoder:b7segH\"" {  } { { "Clock.vhd" "b7segH" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider Clock:clk\|freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|freqDivider:freqDiv\"" {  } { { "Clock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider Clock:clk\|freqDivider:freqDiv2 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"Clock:clk\|freqDivider:freqDiv2\"" {  } { { "Clock.vhd" "freqDiv2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer Clock:clk\|debouncer:db0 A:v1 " "Elaborating entity \"debouncer\" using architecture \"A:v1\" for hierarchy \"Clock:clk\|debouncer:db0\"" {  } { { "Clock.vhd" "db0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Chronometer Chronometer:chronometer A:behavioral " "Elaborating entity \"Chronometer\" using architecture \"A:behavioral\" for hierarchy \"Chronometer:chronometer\"" {  } { { "baseClock.vhd" "chronometer" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Chronometer.vhd(190) " "VHDL Process Statement warning at Chronometer.vhd(190): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Chronometer.vhd(191) " "VHDL Process Statement warning at Chronometer.vhd(191): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set Chronometer.vhd(264) " "VHDL Process Statement warning at Chronometer.vhd(264): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "press Chronometer.vhd(264) " "VHDL Process Statement warning at Chronometer.vhd(264): signal \"press\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Chronometer.vhd(265) " "VHDL Process Statement warning at Chronometer.vhd(265): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svm2Dis1 Chronometer.vhd(273) " "VHDL Process Statement warning at Chronometer.vhd(273): signal \"svm2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svm2Dis Chronometer.vhd(274) " "VHDL Process Statement warning at Chronometer.vhd(274): signal \"svm2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svs2Dis1 Chronometer.vhd(275) " "VHDL Process Statement warning at Chronometer.vhd(275): signal \"svs2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svs2Dis Chronometer.vhd(276) " "VHDL Process Statement warning at Chronometer.vhd(276): signal \"svs2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svcs2Dis1 Chronometer.vhd(277) " "VHDL Process Statement warning at Chronometer.vhd(277): signal \"svcs2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "svcs2Dis Chronometer.vhd(278) " "VHDL Process Statement warning at Chronometer.vhd(278): signal \"svcs2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 Chronometer.vhd(282) " "VHDL Process Statement warning at Chronometer.vhd(282): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis Chronometer.vhd(283) " "VHDL Process Statement warning at Chronometer.vhd(283): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 Chronometer.vhd(284) " "VHDL Process Statement warning at Chronometer.vhd(284): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis Chronometer.vhd(285) " "VHDL Process Statement warning at Chronometer.vhd(285): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs2Dis1 Chronometer.vhd(286) " "VHDL Process Statement warning at Chronometer.vhd(286): signal \"cs2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs2Dis Chronometer.vhd(287) " "VHDL Process Statement warning at Chronometer.vhd(287): signal \"cs2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msLap2Dis Chronometer.vhd(291) " "VHDL Process Statement warning at Chronometer.vhd(291): signal \"msLap2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsLap2Dis Chronometer.vhd(292) " "VHDL Process Statement warning at Chronometer.vhd(292): signal \"lsLap2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 Chronometer.vhd(186) " "VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..3\] Chronometer.vhd(27) " "Using initial value X (don't care) for net \"LEDG\[6..3\]\" at Chronometer.vhd(27)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Chronometer.vhd(27) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Chronometer.vhd(27)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX6\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX7\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX0\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX1\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX2\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX3\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX4\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[0\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[1\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[2\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[3\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[4\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[5\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Chronometer.vhd(186) " "Inferred latch for \"HEX5\[6\]\" at Chronometer.vhd(186)" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 "|baseClock|Chronometer:chronometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD1 Chronometer:chronometer\|Bin2BCD1:bin2BCD3 A:behavioral " "Elaborating entity \"Bin2BCD1\" using architecture \"A:behavioral\" for hierarchy \"Chronometer:chronometer\|Bin2BCD1:bin2BCD3\"" {  } { { "Chronometer.vhd" "bin2BCD3" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider Chronometer:chronometer\|freqDivider:freqDiv2 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"Chronometer:chronometer\|freqDivider:freqDiv2\"" {  } { { "Chronometer.vhd" "freqDiv2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ChronometerDown ChronometerDown:chronometerDown A:behavioral " "Elaborating entity \"ChronometerDown\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\"" {  } { { "baseClock.vhd" "chronometerDown" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable ChronometerDown.vhd(203) " "VHDL Process Statement warning at ChronometerDown.vhd(203): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ChronometerDown.vhd(235) " "VHDL Process Statement warning at ChronometerDown.vhd(235): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setHour ChronometerDown.vhd(235) " "VHDL Process Statement warning at ChronometerDown.vhd(235): signal \"setHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis1 ChronometerDown.vhd(239) " "VHDL Process Statement warning at ChronometerDown.vhd(239): signal \"h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2Dis ChronometerDown.vhd(240) " "VHDL Process Statement warning at ChronometerDown.vhd(240): signal \"h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ChronometerDown.vhd(244) " "VHDL Process Statement warning at ChronometerDown.vhd(244): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setMin ChronometerDown.vhd(244) " "VHDL Process Statement warning at ChronometerDown.vhd(244): signal \"setMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis1 ChronometerDown.vhd(248) " "VHDL Process Statement warning at ChronometerDown.vhd(248): signal \"m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2Dis ChronometerDown.vhd(249) " "VHDL Process Statement warning at ChronometerDown.vhd(249): signal \"m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ChronometerDown.vhd(253) " "VHDL Process Statement warning at ChronometerDown.vhd(253): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setSec ChronometerDown.vhd(253) " "VHDL Process Statement warning at ChronometerDown.vhd(253): signal \"setSec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis1 ChronometerDown.vhd(257) " "VHDL Process Statement warning at ChronometerDown.vhd(257): signal \"s2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2Dis ChronometerDown.vhd(258) " "VHDL Process Statement warning at ChronometerDown.vhd(258): signal \"s2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 ChronometerDown.vhd(199) " "VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..3\] ChronometerDown.vhd(30) " "Using initial value X (don't care) for net \"LEDG\[6..3\]\" at ChronometerDown.vhd(30)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] ChronometerDown.vhd(30) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at ChronometerDown.vhd(30)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX2\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX3\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX4\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX5\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX6\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[0\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[1\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[2\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[3\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[4\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[5\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] ChronometerDown.vhd(199) " "Inferred latch for \"HEX7\[6\]\" at ChronometerDown.vhd(199)" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider ChronometerDown:chronometerDown\|freqDivider:freqDiv3 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\|freqDivider:freqDiv3\"" {  } { { "ChronometerDown.vhd" "freqDiv3" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Set ChronometerDown:chronometerDown\|Set:setSecs A:behavioral " "Elaborating entity \"Set\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\|Set:setSecs\"" {  } { { "ChronometerDown.vhd" "setSecs" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Set.vhd(21) " "VHDL Process Statement warning at Set.vhd(21): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|Alarm|Set:almsetMin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Set ChronometerDown:chronometerDown\|Set:setHours A:behavioral " "Elaborating entity \"Set\" using architecture \"A:behavioral\" for hierarchy \"ChronometerDown:chronometerDown\|Set:setHours\"" {  } { { "ChronometerDown.vhd" "setHours" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Set.vhd(21) " "VHDL Process Statement warning at Set.vhd(21): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 "|baseClock|ChronometerDown:chronometerDown|Set:setHours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_tl ChronometerDown:chronometerDown\|audio_tl:audio A:v1 " "Elaborating entity \"audio_tl\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\"" {  } { { "ChronometerDown.vhd" "audio" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_generator ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk A:cyclone4e " "Elaborating entity \"clock_generator\" using architecture \"A:cyclone4e\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\"" {  } { { "audio/audio_tl.vhd" "clk" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL " "Elaborating entity \"altpll\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "PLL" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL " "Elaborated megafunction instantiation \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL " "Instantiated megafunction \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100000000 " "Parameter \"clk0_multiply_by\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_auto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819538 ""}  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441819538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_auto_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_auto_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_auto_altpll " "Found entity 1: clock_auto_altpll" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_auto_altpll ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated " "Elaborating entity \"clock_auto_altpll\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_controller ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac A:v1 " "Elaborating entity \"audio_controller\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\"" {  } { { "audio/audio_tl.vhd" "ac" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_i2c_controller ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c A:v1 " "Elaborating entity \"audio_i2c_controller\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\"" {  } { { "audio/audio_controller.vhd" "i2c" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_io ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio A:v1 " "Elaborating entity \"audio_io\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\"" {  } { { "audio/audio_tl.vhd" "aio" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_generator ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c A:cyclone4e " "Elaborating entity \"clock_generator\" using architecture \"A:cyclone4e\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\"" {  } { { "audio/audio_controller.vhd" "c" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborating entity \"altpll\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "PLL" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborated megafunction instantiation \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL " "Instantiated megafunction \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12288000 " "Parameter \"clk0_multiply_by\" = \"12288000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_auto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441819607 ""}  } { { "audio/clock_generator.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441819607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_auto_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_auto_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_auto_altpll1 " "Found entity 1: clock_auto_altpll1" {  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441819654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_auto_altpll1 ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated " "Elaborating entity \"clock_auto_altpll1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sin_function ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave A:v1 " "Elaborating entity \"sin_function\" using architecture \"A:v1\" for hierarchy \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\"" {  } { { "audio/audio_tl.vhd" "wave" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819654 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "d:/programas/altera_lite/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1496441819654 "|Alarm|audio_tl:audio|sin_function:wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Alarm Alarm:alm A:behavioral " "Elaborating entity \"Alarm\" using architecture \"A:behavioral\" for hierarchy \"Alarm:alm\"" {  } { { "baseClock.vhd" "alm" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sec Alarm.vhd(48) " "Verilog HDL or VHDL warning at Alarm.vhd(48): object \"sec\" assigned a value but never read" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "SW 2 4 Alarm.vhd(146) " "VHDL Incomplete Partial Association warning at Alarm.vhd(146): port or argument \"SW\" has 2/4 unassociated elements" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 146 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Alarm.vhd(197) " "VHDL Process Statement warning at Alarm.vhd(197): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Alarm.vhd(219) " "VHDL Process Statement warning at Alarm.vhd(219): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "al_bip Alarm.vhd(221) " "VHDL Process Statement warning at Alarm.vhd(221): signal \"al_bip\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Alarm.vhd(221) " "VHDL Process Statement warning at Alarm.vhd(221): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis1 Alarm.vhd(230) " "VHDL Process Statement warning at Alarm.vhd(230): signal \"a_h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis Alarm.vhd(231) " "VHDL Process Statement warning at Alarm.vhd(231): signal \"a_h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis1 Alarm.vhd(232) " "VHDL Process Statement warning at Alarm.vhd(232): signal \"a_m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis Alarm.vhd(233) " "VHDL Process Statement warning at Alarm.vhd(233): signal \"a_m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Alarm.vhd(242) " "VHDL Process Statement warning at Alarm.vhd(242): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Alarm.vhd(242) " "VHDL Process Statement warning at Alarm.vhd(242): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setHour Alarm.vhd(242) " "VHDL Process Statement warning at Alarm.vhd(242): signal \"setHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis1 Alarm.vhd(246) " "VHDL Process Statement warning at Alarm.vhd(246): signal \"a_h2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_h2Dis Alarm.vhd(247) " "VHDL Process Statement warning at Alarm.vhd(247): signal \"a_h2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Alarm.vhd(251) " "VHDL Process Statement warning at Alarm.vhd(251): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Alarm.vhd(251) " "VHDL Process Statement warning at Alarm.vhd(251): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setMin Alarm.vhd(251) " "VHDL Process Statement warning at Alarm.vhd(251): signal \"setMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis1 Alarm.vhd(255) " "VHDL Process Statement warning at Alarm.vhd(255): signal \"a_m2Dis1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_m2Dis Alarm.vhd(256) " "VHDL Process Statement warning at Alarm.vhd(256): signal \"a_m2Dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Alarm.vhd(195) " "VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] Alarm.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at Alarm.vhd(33)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..3\] Alarm.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[5..3\]\" at Alarm.vhd(33)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] Alarm.vhd(33) " "Using initial value X (don't care) for net \"LEDG\[1\]\" at Alarm.vhd(33)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX0\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX1\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX2\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[8\] Alarm.vhd(195) " "Inferred latch for \"LEDG\[8\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX4\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX5\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX6\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[0\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[1\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[2\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[3\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[4\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[5\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] Alarm.vhd(195) " "Inferred latch for \"HEX7\[6\]\" at Alarm.vhd(195)" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441819670 "|baseClock|Alarm:alm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Set Alarm:alm\|Set:almsetHour A:behavioral " "Elaborating entity \"Set\" using architecture \"A:behavioral\" for hierarchy \"Alarm:alm\|Set:almsetHour\"" {  } { { "Alarm.vhd" "almsetHour" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819691 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Set.vhd(21) " "VHDL Process Statement warning at Set.vhd(21): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Set.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496441819691 "|Alarm|Set:almsetHour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_tl lcd_tl:lcd A:v1 " "Elaborating entity \"lcd_tl\" using architecture \"A:v1\" for hierarchy \"lcd_tl:lcd\"" {  } { { "baseClock.vhd" "lcd" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller lcd_tl:lcd\|lcd_controller:c A:v1 " "Elaborating entity \"lcd_controller\" using architecture \"A:v1\" for hierarchy \"lcd_tl:lcd\|lcd_controller:c\"" {  } { { "lcd/lcd_tl.vhd" "c" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:freqDiv\"" {  } { { "baseClock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441819723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[5\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[5\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[5\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[5\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|minOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|minOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[4\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[4\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[3\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[3\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[2\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[2\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[1\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[1\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alarm:alm\|Clock:clkIn\|hourOut\[0\] " "LATCH primitive \"Alarm:alm\|Clock:clkIn\|hourOut\[0\]\" is permanently enabled" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441820997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[0\]\$latch " "LATCH primitive \"HEX7\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[1\]\$latch " "LATCH primitive \"HEX7\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[2\]\$latch " "LATCH primitive \"HEX7\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[3\]\$latch " "LATCH primitive \"HEX7\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[4\]\$latch " "LATCH primitive \"HEX7\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[5\]\$latch " "LATCH primitive \"HEX7\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX7\[6\]\$latch " "LATCH primitive \"HEX7\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[0\]\$latch " "LATCH primitive \"HEX6\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[1\]\$latch " "LATCH primitive \"HEX6\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[2\]\$latch " "LATCH primitive \"HEX6\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[3\]\$latch " "LATCH primitive \"HEX6\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[4\]\$latch " "LATCH primitive \"HEX6\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[5\]\$latch " "LATCH primitive \"HEX6\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX6\[6\]\$latch " "LATCH primitive \"HEX6\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[0\]\$latch " "LATCH primitive \"HEX5\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[1\]\$latch " "LATCH primitive \"HEX5\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[2\]\$latch " "LATCH primitive \"HEX5\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[3\]\$latch " "LATCH primitive \"HEX5\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[4\]\$latch " "LATCH primitive \"HEX5\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[5\]\$latch " "LATCH primitive \"HEX5\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[6\]\$latch " "LATCH primitive \"HEX5\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[0\]\$latch " "LATCH primitive \"HEX4\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[1\]\$latch " "LATCH primitive \"HEX4\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[2\]\$latch " "LATCH primitive \"HEX4\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[3\]\$latch " "LATCH primitive \"HEX4\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[4\]\$latch " "LATCH primitive \"HEX4\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[5\]\$latch " "LATCH primitive \"HEX4\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX4\[6\]\$latch " "LATCH primitive \"HEX4\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[0\]\$latch " "LATCH primitive \"HEX3\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[1\]\$latch " "LATCH primitive \"HEX3\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[2\]\$latch " "LATCH primitive \"HEX3\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[3\]\$latch " "LATCH primitive \"HEX3\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[4\]\$latch " "LATCH primitive \"HEX3\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[5\]\$latch " "LATCH primitive \"HEX3\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[6\]\$latch " "LATCH primitive \"HEX3\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[0\]\$latch " "LATCH primitive \"HEX2\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[1\]\$latch " "LATCH primitive \"HEX2\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[2\]\$latch " "LATCH primitive \"HEX2\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[3\]\$latch " "LATCH primitive \"HEX2\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[4\]\$latch " "LATCH primitive \"HEX2\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[5\]\$latch " "LATCH primitive \"HEX2\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[6\]\$latch " "LATCH primitive \"HEX2\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[0\]\$latch " "LATCH primitive \"HEX1\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[1\]\$latch " "LATCH primitive \"HEX1\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[2\]\$latch " "LATCH primitive \"HEX1\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[3\]\$latch " "LATCH primitive \"HEX1\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[4\]\$latch " "LATCH primitive \"HEX1\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[5\]\$latch " "LATCH primitive \"HEX1\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[6\]\$latch " "LATCH primitive \"HEX1\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[0\]\$latch " "LATCH primitive \"HEX0\[0\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[1\]\$latch " "LATCH primitive \"HEX0\[1\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[2\]\$latch " "LATCH primitive \"HEX0\[2\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[3\]\$latch " "LATCH primitive \"HEX0\[3\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[4\]\$latch " "LATCH primitive \"HEX0\[4\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[5\]\$latch " "LATCH primitive \"HEX0\[5\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[6\]\$latch " "LATCH primitive \"HEX0\[6\]\$latch\" is permanently enabled" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1496441821038 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|baseClock\|lcd_tl:lcd\|lcd_controller:c\|state " "State machine \"\|baseClock\|lcd_tl:lcd\|lcd_controller:c\|state\" will be implemented as a safe state machine." {  } { { "lcd/lcd_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd" 69 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496441824141 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|baseClock\|Alarm:alm\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state " "State machine \"\|baseClock\|Alarm:alm\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state\" will be implemented as a safe state machine." {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 401 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496441824142 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|baseClock\|ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state " "State machine \"\|baseClock\|ChronometerDown:chronometerDown\|audio_tl:audio\|audio_controller:ac\|audio_i2c_controller:i2c\|state\" will be implemented as a safe state machine." {  } { { "audio/audio_controller.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd" 401 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496441824142 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/baseClock.ram0_sin_function_a757bb03.hdl.mif " "Parameter INIT_FILE set to db/baseClock.ram0_sin_function_a757bb03.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/baseClock.ram0_sin_function_a757bb03.hdl.mif " "Parameter INIT_FILE set to db/baseClock.ram0_sin_function_a757bb03.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1496441824671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1496441824671 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496441824671 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "34 " "Inferred 34 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod0\"" {  } { { "Bin2BCD1.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD:bin2BCD2\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div0\"" {  } { { "Bin2BCD1.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Mod0\"" {  } { { "Bin2BCD1.vhd" "Mod0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Mod1\"" {  } { { "Bin2BCD1.vhd" "Mod1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ChronometerDown:chronometerDown\|Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Chronometer:chronometer\|Bin2BCD1:bin2BCD3\|Div0\"" {  } { { "Bin2BCD1.vhd" "Div0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clk\|Bin2BCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clk\|Bin2BCD:bin2BCD\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alarm:alm\|Bin2BCD1:a_bin2BCD\|Div1\"" {  } { { "Bin2BCD1.vhd" "Div1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult0\"" {  } { { "audio/sin_function.vhd" "Mult0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|Mult1\"" {  } { { "audio/sin_function.vhd" "Mult1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult0\"" {  } { { "audio/sin_function.vhd" "Mult0" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ChronometerDown:chronometerDown\|audio_tl:audio\|sin_function:wave\|Mult1\"" {  } { { "audio/sin_function.vhd" "Mult1" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441824673 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496441824673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441824725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/baseClock.ram0_sin_function_a757bb03.hdl.mif " "Parameter \"INIT_FILE\" = \"db/baseClock.ram0_sin_function_a757bb03.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824725 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441824725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gp1 " "Found entity 1: altsyncram_2gp1" {  } { { "db/altsyncram_2gp1.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/altsyncram_2gp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441824772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441824772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441824805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824805 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441824805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441824847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441824847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441824859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441824859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441824875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441824875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441824919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441824919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441824961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441824961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441824974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441824974 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441824974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441825017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441825017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441825031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441825031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441825046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441825046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441825059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"Chronometer:chronometer\|Bin2BCD:bin2BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825059 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441825059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441825083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825084 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441825084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441825175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825175 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441825175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441825198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"Clock:clk\|Bin2BCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825198 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441825198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0\"" {  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441825232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0 " "Instantiated megafunction \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825232 ""}  } { { "audio/sin_function.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496441825232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496441825263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441825263 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[6\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[6\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX0\[5\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX0\[5\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[0\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[0\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[1\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[1\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[2\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[2\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[3\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[3\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[4\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[4\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX2\[5\] Alarm:alm\|HEX0\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX2\[5\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX0\[6\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX0\[6\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX0\[4\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX0\[4\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[6\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[6\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[5\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[5\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[4\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[4\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[1\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[1\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX1\[0\] Clock:clk\|HEX0\[2\] " "Duplicate LATCH primitive \"Clock:clk\|HEX1\[0\]\" merged with LATCH primitive \"Clock:clk\|HEX0\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[3\] Alarm:alm\|HEX0\[2\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[3\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[2\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[2\] Alarm:alm\|HEX0\[2\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[2\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[2\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX1\[1\] Alarm:alm\|HEX0\[2\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX1\[1\]\" merged with LATCH primitive \"Alarm:alm\|HEX0\[2\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Clock:clk\|HEX7\[3\] Clock:clk\|HEX7\[0\] " "Duplicate LATCH primitive \"Clock:clk\|HEX7\[3\]\" merged with LATCH primitive \"Clock:clk\|HEX7\[0\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Alarm:alm\|HEX7\[3\] Alarm:alm\|HEX7\[0\] " "Duplicate LATCH primitive \"Alarm:alm\|HEX7\[3\]\" merged with LATCH primitive \"Alarm:alm\|HEX7\[0\]\"" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1496441825972 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1496441825972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496441827918 "|baseClock|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496441827918 "|baseClock|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496441827918 "|baseClock|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496441827918 "|baseClock|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496441827918 "|baseClock|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496441827918 "|baseClock|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1496441827918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496441828159 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496441832530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 4 0 0 " "Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496441833095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496441833095 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441833449 "|baseClock|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441833449 "|baseClock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441833449 "|baseClock|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496441833449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4877 " "Implemented 4877 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496441833449 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496441833449 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1496441833449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4735 " "Implemented 4735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496441833449 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1496441833449 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1496441833449 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1496441833449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496441833449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 251 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 251 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496441833549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 23:17:13 2017 " "Processing ended: Fri Jun 02 23:17:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496441833549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496441833549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496441833549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496441833549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1496441834867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496441834867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:17:14 2017 " "Processing started: Fri Jun 02 23:17:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496441834867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496441834867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off baseClock -c baseClock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496441834867 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496441834967 ""}
{ "Info" "0" "" "Project  = baseClock" {  } {  } 0 0 "Project  = baseClock" 0 0 "Fitter" 0 0 1496441834967 ""}
{ "Info" "0" "" "Revision = baseClock" {  } {  } 0 0 "Revision = baseClock" 0 0 "Fitter" 0 0 1496441834967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1496441835117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1496441835118 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "baseClock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"baseClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496441835151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496441835214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496441835214 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Alarm:alm\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Alarm:alm\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Alarm:alm\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|wire_pll1_clk\[0\] 73 297 0 0 " "Implementing clock multiplication of 73, clock division of 297, and phase shift of 0 degrees (0 ps) for Alarm:alm\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1496441835290 ""}  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496441835290 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|wire_pll1_clk\[0\] 73 297 0 0 " "Implementing clock multiplication of 73, clock division of 297, and phase shift of 0 degrees (0 ps) for ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1496441835291 ""}  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496441835291 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1496441835292 ""}  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496441835292 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1496441835293 ""}  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496441835293 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0\|altsyncram_2gp1:auto_generated\|ram_block1a0 " "Atom \"Alarm:alm\|audio_tl:audio\|sin_function:wave\|altsyncram:rom_rtl_0\|altsyncram_2gp1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1496441835294 "|baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1496441835294 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496441835593 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496441835609 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1496441835715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496441835715 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496441835715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/altera_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1496441835715 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496441835715 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496441835715 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1496441836435 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 " "Successfully merged PLL ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1" {  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1496441837358 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 " "The parameters of the PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 and the PLL ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 73 " "The value of the parameter \"M\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 73" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 12474 " "The value of the parameter \"Min Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 12474" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 20576 " "The value of the parameter \"Max Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 20576" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837360 ""}  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2574 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1496441837360 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 " "The parameters of the PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 and the PLL ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 73 " "The value of the parameter \"M\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 73" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 12474 " "The value of the parameter \"Min Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 12474" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 20576 " "The value of the parameter \"Max Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 20576" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837361 ""}  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1496441837361 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "Successfully merged PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 and PLL Alarm:alm\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1496441837362 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 " "The parameters of the PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 and the PLL ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 73 " "The value of the parameter \"M\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 73" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 12474 " "The value of the parameter \"Min Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 12474" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 and PLL ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 20576 " "The value of the parameter \"Max Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|pll1 is 20576" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1496441837363 ""}  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1496441837363 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 87 0 0 } } { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1496441837408 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "173 " "TimeQuest Timing Analyzer is analyzing 173 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1496441838023 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "baseClock.sdc " "Synopsys Design Constraints File file not found: 'baseClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1496441838038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496441838038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496441838038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1496441838091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1496441838091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1496441838091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ChronometerDown:chronometerDown\|audio_tl:audio\|audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "db/clock_auto_altpll1.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node ChronometerDown:chronometerDown\|audio_tl:audio\|clock_generator:clk\|altpll:PLL\|clock_auto_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "Automatically promoted node ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "Automatically promoted node Alarm:alm\|freqDivider:freqDiv3\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX2\[6\]~0  " "Automatically promoted node HEX2\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|sec\[0\] " "Destination node Clock:clk\|sec\[0\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2049 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[0\] " "Destination node Clock:clk\|press\[0\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2032 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[1\] " "Destination node Clock:clk\|press\[1\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2031 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[2\] " "Destination node Clock:clk\|press\[2\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2030 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[3\] " "Destination node Clock:clk\|press\[3\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2029 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[4\] " "Destination node Clock:clk\|press\[4\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2028 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[5\] " "Destination node Clock:clk\|press\[5\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2027 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|press\[6\] " "Destination node Clock:clk\|press\[6\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2026 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|am " "Destination node Clock:clk\|am" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2098 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|hour\[2\] " "Destination node Clock:clk\|hour\[2\]" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2035 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal2~0  " "Automatically promoted node Equal2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[0\] " "Destination node Chronometer:chronometer\|press\[0\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1825 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[1\] " "Destination node Chronometer:chronometer\|press\[1\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[2\] " "Destination node Chronometer:chronometer\|press\[2\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1837 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[3\] " "Destination node Chronometer:chronometer\|press\[3\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1836 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[4\] " "Destination node Chronometer:chronometer\|press\[4\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1835 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[5\] " "Destination node Chronometer:chronometer\|press\[5\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1834 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[6\] " "Destination node Chronometer:chronometer\|press\[6\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1833 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0\[2\]~3 " "Destination node HEX0\[2\]~3" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1\[1\]~4 " "Destination node HEX1\[1\]~4" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1\[6\]~9 " "Destination node HEX1\[6\]~9" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal2~1  " "Automatically promoted node Equal2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|sec\[2\] " "Destination node ChronometerDown:chronometerDown\|sec\[2\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|min\[2\] " "Destination node ChronometerDown:chronometerDown\|min\[2\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|sec\[5\] " "Destination node ChronometerDown:chronometerDown\|sec\[5\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|sec\[4\] " "Destination node ChronometerDown:chronometerDown\|sec\[4\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|sec\[3\] " "Destination node ChronometerDown:chronometerDown\|sec\[3\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|sec\[1\] " "Destination node ChronometerDown:chronometerDown\|sec\[1\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|sec\[0\] " "Destination node ChronometerDown:chronometerDown\|sec\[0\]" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|hour\[6\]~0 " "Destination node ChronometerDown:chronometerDown\|hour\[6\]~0" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 7171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_tl:lcd\|line0\[107\] " "Destination node lcd_tl:lcd\|line0\[107\]" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1024 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|bip~0 " "Destination node ChronometerDown:chronometerDown\|bip~0" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 8353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "Automatically promoted node Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[0\] " "Destination node Chronometer:chronometer\|set\[0\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[1\] " "Destination node Chronometer:chronometer\|set\[1\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[2\] " "Destination node Chronometer:chronometer\|set\[2\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1868 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[3\] " "Destination node Chronometer:chronometer\|set\[3\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1867 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[4\] " "Destination node Chronometer:chronometer\|set\[4\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1866 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[5\] " "Destination node Chronometer:chronometer\|set\[5\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1865 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[6\] " "Destination node Chronometer:chronometer\|set\[6\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[7\] " "Destination node Chronometer:chronometer\|set\[7\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1863 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[8\] " "Destination node Chronometer:chronometer\|set\[8\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1862 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|set\[9\] " "Destination node Chronometer:chronometer\|set\[9\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1861 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1805 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:clk\|freqDivider:freqDiv2\|clkOut  " "Automatically promoted node Clock:clk\|freqDivider:freqDiv2\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDR\[3\]~0  " "Automatically promoted node LEDR\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Alarm:alm\|al_bip " "Destination node Alarm:alm\|al_bip" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_tl:lcd\|line0\[100\] " "Destination node lcd_tl:lcd\|line0\[100\]" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1018 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Alarm:alm\|bipClk " "Destination node Alarm:alm\|bipClk" {  } { { "Alarm.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_tl:lcd\|line0\[96\]~1 " "Destination node lcd_tl:lcd\|line0\[96\]~1" {  } { { "lcd/lcd_tl.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9724 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[3\]~output " "Destination node LEDR\[3\]~output" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 10587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838307 ""}  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:clk\|freqDivider:freqDiv\|clkOut  " "Automatically promoted node Clock:clk\|freqDivider:freqDiv\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|process_0~0 " "Destination node Clock:clk\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|process_0~1 " "Destination node Clock:clk\|process_0~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 5641 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|process_0~2 " "Destination node Clock:clk\|process_0~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 6112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|HEX7~5 " "Destination node Clock:clk\|HEX7~5" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 6344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|HEX7~10 " "Destination node Clock:clk\|HEX7~10" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 6419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[0\]~15 " "Destination node Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[0\]~15" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9567 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[1\]~16 " "Destination node Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[1\]~16" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9569 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[2\]~17 " "Destination node Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[2\]~17" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[4\]~18 " "Destination node Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[4\]~18" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9572 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[5\]~19 " "Destination node Clock:clk\|Bin7SegDecoder:b7segL2\|decOut_n\[5\]~19" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1976 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "Automatically promoted node ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|process_1~0 " "Destination node ChronometerDown:chronometerDown\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|process_1~1 " "Destination node ChronometerDown:chronometerDown\|process_1~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 5575 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|HEX5~5 " "Destination node ChronometerDown:chronometerDown\|HEX5~5" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 5866 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|process_1~2 " "Destination node ChronometerDown:chronometerDown\|process_1~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 6065 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|HEX7~9 " "Destination node ChronometerDown:chronometerDown\|HEX7~9" {  } { { "ChronometerDown.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 6385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[0\]~15 " "Destination node ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[0\]~15" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9516 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[1\]~16 " "Destination node ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[1\]~16" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9519 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[2\]~17 " "Destination node ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[2\]~17" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9521 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[4\]~18 " "Destination node ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[4\]~18" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[5\]~19 " "Destination node ChronometerDown:chronometerDown\|Bin7SegDecoder:b7segL1\|decOut_n\[5\]~19" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 9523 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "Automatically promoted node Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2634 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chronometer:chronometer\|HEX6\[6\]~0  " "Automatically promoted node Chronometer:chronometer\|HEX6\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 186 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 5982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "Automatically promoted node Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[0\] " "Destination node Chronometer:chronometer\|press\[0\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1825 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[1\] " "Destination node Chronometer:chronometer\|press\[1\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[2\] " "Destination node Chronometer:chronometer\|press\[2\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1837 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[3\] " "Destination node Chronometer:chronometer\|press\[3\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1836 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[4\] " "Destination node Chronometer:chronometer\|press\[4\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1835 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[5\] " "Destination node Chronometer:chronometer\|press\[5\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1834 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|press\[6\] " "Destination node Chronometer:chronometer\|press\[6\]" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 1833 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|HEX0~1 " "Destination node Chronometer:chronometer\|HEX0~1" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|HEX0~10 " "Destination node Chronometer:chronometer\|HEX0~10" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chronometer:chronometer\|HEX0~12 " "Destination node Chronometer:chronometer\|HEX0~12" {  } { { "Chronometer.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2882 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "Automatically promoted node ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2846 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "Automatically promoted node Alarm:alm\|freqDivider:freqDiv2\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enable\[1\]  " "Automatically promoted node enable\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX2\[6\]~0 " "Destination node HEX2\[6\]~0" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~0 " "Destination node Equal2~0" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~1 " "Destination node Equal2~1" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[3\]~0 " "Destination node LEDR\[3\]~0" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0\[0\]~0 " "Destination node HEX0\[0\]~0" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0\[1\]~1 " "Destination node HEX0\[1\]~1" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1\[3\]~2 " "Destination node HEX1\[3\]~2" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0\[2\]~2 " "Destination node HEX0\[2\]~2" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0\[3\]~4 " "Destination node HEX0\[3\]~4" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0\[4\]~5 " "Destination node HEX0\[4\]~5" {  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 4389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1496441838323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "baseClock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd" 158 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 2126 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freqDivider:freqDiv\|clkOut  " "Automatically promoted node freqDivider:freqDiv\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1496441838323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freqDivider:freqDiv\|clkOut~0 " "Destination node freqDivider:freqDiv\|clkOut~0" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 6441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1496441838323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1496441838323 ""}  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 0 { 0 ""} 0 893 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496441838323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496441838908 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496441838908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496441838923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496441838923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496441838923 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496441838939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496441839255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "104 Embedded multiplier block " "Packed 104 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1496441839255 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Embedded multiplier output " "Packed 96 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1496441839255 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1496441839255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496441839255 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/altera_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1496441840072 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1496441840072 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441840089 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496441840098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496441842656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441844011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496441844089 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496441853853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441853853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496441854701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1496441863299 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496441863299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "3 " "Failed to route the following 3 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "ChronometerDown:chronometerDown\|Set:setMins\|Add1~24 " "Signal \"ChronometerDown:chronometerDown\|Set:setMins\|Add1~24\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441872212 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "ChronometerDown:chronometerDown\|Set:setMins\|Equal0~7 " "Signal \"ChronometerDown:chronometerDown\|Set:setMins\|Equal0~7\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441872212 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "ChronometerDown:chronometerDown\|Set:setMins\|Add0~32 " "Signal \"ChronometerDown:chronometerDown\|Set:setMins\|Add0~32\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1496441872212 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1496441872212 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "2 " "Cannot fit design in device -- following 2 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X47_Y41, I21) " "Routing resource LAB Block interconnect (X47_Y41, I21)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1496441872212 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X47_Y41, I31) " "Routing resource LAB Block interconnect (X47_Y41, I31)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1496441872212 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1496441872212 ""}  } { { "d:/programas/altera_lite/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1496441872212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1496441872213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496441872213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441872214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496441874103 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496441876096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441876096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496441877202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1496441886069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496441886069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1496441893123 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496441893123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441893123 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.23 " "Total time spent on timing analysis during the Fitter is 12.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1496441893370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496441893440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496441894033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496441894035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496441894621 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496441895636 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1496441896818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/output_files/baseClock.fit.smsg " "Generated suppressed messages file C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/output_files/baseClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496441897206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 433 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 433 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1731 " "Peak virtual memory: 1731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496441898295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 23:18:18 2017 " "Processing ended: Fri Jun 02 23:18:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496441898295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496441898295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496441898295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496441898295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496441899443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496441899443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:18:19 2017 " "Processing started: Fri Jun 02 23:18:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496441899443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496441899443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off baseClock -c baseClock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496441899443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1496441899861 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1496441902441 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496441902554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496441902896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 23:18:22 2017 " "Processing ended: Fri Jun 02 23:18:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496441902896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496441902896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496441902896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496441902896 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1496441903574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496441904113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496441904129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:18:23 2017 " "Processing started: Fri Jun 02 23:18:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496441904129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441904129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta baseClock -c baseClock " "Command: quartus_sta baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441904129 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1496441904245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441904475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441904475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441904560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441904560 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "173 " "TimeQuest Timing Analyzer is analyzing 173 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "baseClock.sdc " "Synopsys Design Constraints File file not found: 'baseClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905245 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{chronometerDown\|audio\|aio\|c\|PLL\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 297 -multiply_by 73 -duty_cycle 50.00 -name \{chronometerDown\|audio\|aio\|c\|PLL\|auto_generated\|pll1\|clk\[0\]\} \{chronometerDown\|audio\|aio\|c\|PLL\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{chronometerDown\|audio\|aio\|c\|PLL\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 297 -multiply_by 73 -duty_cycle 50.00 -name \{chronometerDown\|audio\|aio\|c\|PLL\|auto_generated\|pll1\|clk\[0\]\} \{chronometerDown\|audio\|aio\|c\|PLL\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]\} \{chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]\} \{chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905261 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " "create_clock -period 1.000 -name Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Chronometer:chronometer\|debouncer:db0\|level Chronometer:chronometer\|debouncer:db0\|level " "create_clock -period 1.000 -name Chronometer:chronometer\|debouncer:db0\|level Chronometer:chronometer\|debouncer:db0\|level" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDivider:freqDiv\|clkOut freqDivider:freqDiv\|clkOut " "create_clock -period 1.000 -name freqDivider:freqDiv\|clkOut freqDivider:freqDiv\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Chronometer:chronometer\|freqDivider:freqDiv\|clkOut Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " "create_clock -period 1.000 -name Chronometer:chronometer\|freqDivider:freqDiv\|clkOut Chronometer:chronometer\|freqDivider:freqDiv\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " "create_clock -period 1.000 -name ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " "create_clock -period 1.000 -name ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " "create_clock -period 1.000 -name ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock:clk\|freqDivider:freqDiv\|clkOut Clock:clk\|freqDivider:freqDiv\|clkOut " "create_clock -period 1.000 -name Clock:clk\|freqDivider:freqDiv\|clkOut Clock:clk\|freqDivider:freqDiv\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock:clk\|freqDivider:freqDiv2\|clkOut Clock:clk\|freqDivider:freqDiv2\|clkOut " "create_clock -period 1.000 -name Clock:clk\|freqDivider:freqDiv2\|clkOut Clock:clk\|freqDivider:freqDiv2\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarm:alm\|freqDivider:freqDiv3\|clkOut Alarm:alm\|freqDivider:freqDiv3\|clkOut " "create_clock -period 1.000 -name Alarm:alm\|freqDivider:freqDiv3\|clkOut Alarm:alm\|freqDivider:freqDiv3\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarm:alm\|freqDivider:freqDiv2\|clkOut Alarm:alm\|freqDivider:freqDiv2\|clkOut " "create_clock -period 1.000 -name Alarm:alm\|freqDivider:freqDiv2\|clkOut Alarm:alm\|freqDivider:freqDiv2\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " "create_clock -period 1.000 -name Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable\[0\] enable\[0\] " "create_clock -period 1.000 -name enable\[0\] enable\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable\[1\] enable\[1\] " "create_clock -period 1.000 -name enable\[1\] enable\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1496441905261 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905298 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1496441905298 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496441905314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1496441905546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.319 " "Worst-case setup slack is -16.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.319           -1506.319 enable\[0\]  " "  -16.319           -1506.319 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.576           -1477.923 enable\[1\]  " "  -15.576           -1477.923 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.679             -93.093 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "   -5.679             -93.093 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.677             -99.136 Clock:clk\|freqDivider:freqDiv\|clkOut  " "   -5.677             -99.136 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.129            -260.395 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "   -5.129            -260.395 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.608            -259.090 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -4.608            -259.090 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.497            -360.163 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "   -4.497            -360.163 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.264            -202.019 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -4.264            -202.019 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.932            -113.057 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "   -3.932            -113.057 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772             -33.154 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "   -2.772             -33.154 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.575             -27.067 CLOCK_50  " "   -2.575             -27.067 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.412             -27.382 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -2.412             -27.382 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897              -5.535 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "   -1.897              -5.535 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -3.246 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "   -1.623              -3.246 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -2.650 freqDivider:freqDiv\|clkOut  " "   -1.337              -2.650 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 Chronometer:chronometer\|debouncer:db0\|level  " "    0.210               0.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.959 " "Worst-case hold slack is -0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959             -25.083 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -0.959             -25.083 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952             -14.455 enable\[1\]  " "   -0.952             -14.455 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -4.901 enable\[0\]  " "   -0.590              -4.901 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -2.909 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -0.456              -2.909 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "    0.334               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "    0.385               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "    0.402               0.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "    0.402               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "    0.403               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clock:clk\|freqDivider:freqDiv\|clkOut  " "    0.403               0.000 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "    0.407               0.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "    0.407               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Chronometer:chronometer\|debouncer:db0\|level  " "    0.445               0.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "    0.706               0.000 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 freqDivider:freqDiv\|clkOut  " "    1.010               0.000 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.636 " "Worst-case recovery slack is -3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636              -4.825 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -3.636              -4.825 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.080 " "Worst-case removal slack is 1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "    1.080               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -123.360 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "   -1.285            -123.360 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -89.950 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -1.285             -89.950 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -84.810 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -1.285             -84.810 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "   -1.285             -41.120 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -32.125 Clock:clk\|freqDivider:freqDiv\|clkOut  " "   -1.285             -32.125 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "   -1.285             -25.700 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "   -1.285             -23.130 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -1.285             -17.990 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "   -1.285              -3.855 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "   -1.285              -2.570 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 freqDivider:freqDiv\|clkOut  " "   -1.285              -2.570 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Chronometer:chronometer\|debouncer:db0\|level  " "   -1.285              -1.285 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 enable\[1\]  " "    0.304               0.000 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 enable\[0\]  " "    0.347               0.000 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.607               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "    4.607               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 CLOCK_50  " "    9.749               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441905661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441905661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1496441906763 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441906763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496441906801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441906863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1496441907865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.971 " "Worst-case setup slack is -14.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.971           -1380.548 enable\[0\]  " "  -14.971           -1380.548 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.231           -1354.103 enable\[1\]  " "  -14.231           -1354.103 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.189             -84.312 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "   -5.189             -84.312 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.107             -88.949 Clock:clk\|freqDivider:freqDiv\|clkOut  " "   -5.107             -88.949 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.537            -228.097 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "   -4.537            -228.097 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.046            -232.731 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -4.046            -232.731 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.972            -320.133 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "   -3.972            -320.133 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.792            -178.224 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -3.792            -178.224 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.458             -99.910 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "   -3.458             -99.910 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.376             -28.857 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "   -2.376             -28.857 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.210             -23.587 CLOCK_50  " "   -2.210             -23.587 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074             -23.741 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -2.074             -23.741 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685              -4.959 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "   -1.685              -4.959 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445              -2.890 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "   -1.445              -2.890 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.145              -2.276 freqDivider:freqDiv\|clkOut  " "   -1.145              -2.276 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 Chronometer:chronometer\|debouncer:db0\|level  " "    0.297               0.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.889 " "Worst-case hold slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889             -23.977 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -0.889             -23.977 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -9.983 enable\[1\]  " "   -0.723              -9.983 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446              -2.720 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -0.446              -2.720 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -2.208 enable\[0\]  " "   -0.401              -2.208 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "    0.338               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "    0.354               0.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "    0.354               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "    0.354               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Clock:clk\|freqDivider:freqDiv\|clkOut  " "    0.354               0.000 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "    0.364               0.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "    0.365               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 Chronometer:chronometer\|debouncer:db0\|level  " "    0.398               0.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "    0.657               0.000 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 freqDivider:freqDiv\|clkOut  " "    0.909               0.000 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.218 " "Worst-case recovery slack is -3.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218              -4.229 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -3.218              -4.229 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.087 " "Worst-case removal slack is 1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "    1.087               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441907997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441907997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -123.360 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "   -1.285            -123.360 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -89.950 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -1.285             -89.950 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -84.810 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -1.285             -84.810 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -41.120 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "   -1.285             -41.120 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -32.125 Clock:clk\|freqDivider:freqDiv\|clkOut  " "   -1.285             -32.125 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "   -1.285             -25.700 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "   -1.285             -23.130 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -1.285             -17.990 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "   -1.285              -3.855 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "   -1.285              -2.570 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 freqDivider:freqDiv\|clkOut  " "   -1.285              -2.570 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Chronometer:chronometer\|debouncer:db0\|level  " "   -1.285              -1.285 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 enable\[1\]  " "    0.288               0.000 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 enable\[0\]  " "    0.327               0.000 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.641               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "    4.641               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775               0.000 CLOCK_50  " "    9.775               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441908003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441908003 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1496441909234 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909234 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1496441909281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1496441909551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.557 " "Worst-case setup slack is -7.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.557            -651.795 enable\[0\]  " "   -7.557            -651.795 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.964            -635.107 enable\[1\]  " "   -6.964            -635.107 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.523             -39.086 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "   -2.523             -39.086 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317             -36.217 Clock:clk\|freqDivider:freqDiv\|clkOut  " "   -2.317             -36.217 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185            -106.174 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "   -2.185            -106.174 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825             -97.984 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -1.825             -97.984 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785            -127.763 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "   -1.785            -127.763 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664             -71.652 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -1.664             -71.652 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462             -39.181 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "   -1.462             -39.181 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212             -11.454 CLOCK_50  " "   -1.212             -11.454 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -6.691 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "   -0.859              -6.691 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -8.567 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -0.827              -8.567 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -1.292 freqDivider:freqDiv\|clkOut  " "   -0.653              -1.292 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -1.613 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "   -0.578              -1.613 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403              -0.785 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "   -0.403              -0.785 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 Chronometer:chronometer\|debouncer:db0\|level  " "    0.626               0.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.554 " "Worst-case hold slack is -0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554             -15.055 enable\[1\]  " "   -0.554             -15.055 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547             -15.564 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -0.547             -15.564 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -4.954 enable\[0\]  " "   -0.377              -4.954 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -1.973 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -0.322              -1.973 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "    0.137               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "    0.173               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "    0.180               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Clock:clk\|freqDivider:freqDiv\|clkOut  " "    0.180               0.000 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "    0.181               0.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "    0.181               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "    0.187               0.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "    0.187               0.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Chronometer:chronometer\|debouncer:db0\|level  " "    0.208               0.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 freqDivider:freqDiv\|clkOut  " "    0.287               0.000 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "    0.332               0.000 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.355 " "Worst-case recovery slack is -1.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355              -1.820 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -1.355              -1.820 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.387 " "Worst-case removal slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "    0.387               0.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut  " "   -1.000             -96.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -70.000 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut  " "   -1.000             -70.000 Chronometer:chronometer\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -66.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut  " "   -1.000             -66.000 Alarm:alm\|freqDivider:freqDiv3\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 Clock:clk\|freqDivider:freqDiv2\|clkOut  " "   -1.000             -32.000 Clock:clk\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 Clock:clk\|freqDivider:freqDiv\|clkOut  " "   -1.000             -25.000 Clock:clk\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut  " "   -1.000             -20.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut  " "   -1.000             -18.000 Alarm:alm\|Clock:clkIn\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut  " "   -1.000             -14.000 Chronometer:chronometer\|freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut  " "   -1.000              -3.000 ChronometerDown:chronometerDown\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut  " "   -1.000              -2.000 Alarm:alm\|freqDivider:freqDiv2\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 freqDivider:freqDiv\|clkOut  " "   -1.000              -2.000 freqDivider:freqDiv\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Chronometer:chronometer\|debouncer:db0\|level  " "   -1.000              -1.000 Chronometer:chronometer\|debouncer:db0\|level " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 enable\[1\]  " "    0.165               0.000 enable\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 enable\[0\]  " "    0.181               0.000 enable\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.761               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\]  " "    4.761               0.000 chronometerDown\|audio\|clk\|PLL\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.415               0.000 CLOCK_50  " "    9.415               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1496441909704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441909704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1496441911023 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441911023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441911685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441911685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496441912023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 23:18:32 2017 " "Processing ended: Fri Jun 02 23:18:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496441912023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496441912023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496441912023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441912023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1496441913316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496441913316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 23:18:33 2017 " "Processing started: Fri Jun 02 23:18:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496441913316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1496441913316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off baseClock -c baseClock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1496441913316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1496441914048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_7_1200mv_85c_slow.vho C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_7_1200mv_85c_slow.vho in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441914868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_7_1200mv_0c_slow.vho C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_7_1200mv_0c_slow.vho in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441915354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_min_1200mv_0c_fast.vho C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_min_1200mv_0c_fast.vho in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441915851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock.vho C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock.vho in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441916388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_7_1200mv_85c_vhd_slow.sdo C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441916920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_7_1200mv_0c_vhd_slow.sdo C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441917501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_min_1200mv_0c_vhd_fast.sdo C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441918016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "baseClock_vhd.sdo C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/ simulation " "Generated file baseClock_vhd.sdo in folder \"C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1496441918577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496441918700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 23:18:38 2017 " "Processing ended: Fri Jun 02 23:18:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496441918700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496441918700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496441918700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1496441918700 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 692 s " "Quartus Prime Full Compilation was successful. 0 errors, 692 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1496441919450 ""}
