> systemverilog çš„å¸¸ç”¨è¯­æ³•(å¯ç»¼åˆè¯­æ³•)

# ä¸€ã€äºŒè¿›åˆ¶

### 1.å¸¸é‡

> [width] ' (type)[value]
>
> width: (äºŒè¿›åˆ¶çš„)ä½å®½ï¼Œå¯ä»¥ä¸º 1/8/16/32/64 ç­‰(æœªæ ‡æ˜ä½å®½ï¼Œè‡ªåŠ¨è®¾ç½®ä¸º 32 ä½ï¼Ÿ`a = 1;`<-->`a = 32'b1;`)
>
> type: æ•°æ®ç±»å‹ï¼Œb è¡¨ç¤ºäºŒè¿›åˆ¶ï¼Œd è¡¨ç¤ºåè¿›åˆ¶ï¼Œh è¡¨ç¤ºåå…­è¿›åˆ¶
>
> value: å¸¸é‡å€¼

```verilog
1'b1
1'b0
```

### 2.å˜é‡

> logic:ä¸€ä½äºŒè¿›åˆ¶
>
> logic ä¸èƒ½æœ‰å¤šä¸ªç»“æ„æ€§çš„é©±åŠ¨ï¼Œåªèƒ½æœ‰ä¸€ä¸ªé©±åŠ¨
>
> [type] [high:low]name;
>
> type: å˜é‡ç±»å‹
>
> \[high:low\]: é«˜ä½å’Œä½ä½
>
> name: å˜é‡åç§°

```verilog
logic a;	//ä¸€ä½çš„äºŒè¿›åˆ¶å˜é‡a
logic [3:0]b;	//4ä½(é«˜ä½:ä½ä½)äºŒè¿›åˆ¶å˜é‡b(ç±»ä¼¼Cè¯­è¨€ä¸­çš„ä¸€ç»´æ•°ç»„)
logic [31:0][31:0]c;//32ä½Ã—32ä½äºŒè¿›åˆ¶å˜é‡c(ç±»ä¼¼Cè¯­è¨€ä¸­çš„äºŒç»´æ•°ç»„)
```

### 3.ç»„åˆ/ä½ç»‘å®š

```verilog
{a, 1'b1}
//é«˜ä½æ˜¯a,ä½ä½æ˜¯äºŒè¿›åˆ¶å¸¸æ•°1çš„2ä¸¤ä½å‘é‡
{a, b}
//é«˜ä½æ˜¯a,ä½å››ä½æ˜¯bçš„äº”ä½å‘é‡
{16{1'b1}}
//16ä½äºŒè¿›åˆ¶ï¼Œå…¨ä¸º1
{a, {16{b}}}
//é«˜ä½ä¸ºa,ä½ä½ä¸º16ä¸ªé‡å¤çš„b
```

# äºŒã€è¿ç®—ç¬¦

### 1.åŸºæœ¬è¿ç®—ç¬¦

|        æ“ä½œç¬¦        |      æè¿°      |        ä½¿ç”¨æ–¹æ³•(a,b)         |       è¾“å‡ºå€¼       |
| :------------------: | :------------: | :--------------------------: | :----------------: |
|          &           |     ä¸è¿ç®—     |     a[x-1:0] & b[x-1:0]      |      c[x-1:0]      |
|          \|          |     æˆ–è¿ç®—     |     a[x-1:0] \| b[x-1:0]     |      c[x-1:0]      |
|          ~           |     éè¿ç®—     |          ~a[x-1:0]           |      c[x-1:0]      |
|          ^           |    å¼‚æˆ–è¿ç®—    |     a[x-1:0] ^ b[x-1:0]      |      c[x-1:0]      |
|          !           |     é€»è¾‘é     |          !a[x-1:0]           | ?(ä¸€ä½ 0/éœ€è¦æµ‹è¯•) |
|         +, -         |   åŠ ,å‡è¿ç®—    |     a[x-1:0] + b[x-1:0]      |    ?(éœ€è¦æµ‹è¯•)     |
|         ? :          |    æ¡ä»¶è¿ç®—    | a[0:0] ? b[x-1:0] : c[x-1:0] |      d[x-1:0]      |
|          >>          |    é€»è¾‘å³ç§»    |   a[$$2^x$$-1:0]>>b[x-1:0]   |   c[$$2^x$$-1:0]   |
|          <<          |    é€»è¾‘å·¦ç§»    |   a[$$2^x$$-1:0]<<b[x-1:0]   |   c[$$2^x$$-1:0]   |
|         >>>          |    ç®—æœ¯å³ç§»    |  a[$$2^x$$-1:0]>>>b[x-1:0]   |   c[$$2^x$$-1:0]   |
|       \*, /, %       | ä¹˜é™¤ã€å–æ¨¡è¿ç®— |     è¿ç®—æ…¢ï¼Œå®é™…è¾ƒå°‘ä½¿ç”¨     |     ?(å¾…æµ‹è¯•)      |
| <, <=, !=, >, >=, == |    æ¯”è¾ƒè¿ç®—    |     a[x-1:0] op b[x-1:0]     |     ?(å¾…æµ‹è¯•)      |

### 2.ç¼©ä½è¿ç®—ç¬¦

| æ“ä½œç¬¦ |         æè¿°         |  ä½¿ç”¨æ–¹æ³•  | è¾“å‡ºå€¼ |
| :----: | :------------------: | :--------: | :----: |
|   &    | å‘é‡æ‰€æœ‰ä½è¿›è¡Œä¸è¿ç®— | &a[x-1:0]  | b[0:0] |
|   \|   | å‘é‡æ‰€æœ‰ä½è¿›è¡Œæˆ–è¿ç®— | \|a[x-1:0] | b[0:0] |

> è¿ç®—ç¬¦ä¸èƒ½ä½œä¸ºå‘é‡å–ä¸‹æ ‡ç´¢å¼•
>
> ```verilog
> a[3:0]	//åˆæ³•
> b[3:0]	//åˆæ³•
> (a + b)[3:0]	//ä¸åˆæ³•
> ```

### 3.èµ‹å€¼è¯­å¥

> `variable = expression`
>
> ```verilog
> a = 32'b1;
> b = a;
> c = {a, b, a + b};
> {d, e} = {{16{a}}, b, c};
> ```
>
> - ç­‰å·å·¦è¾¹å˜é‡å¯ä»¥æ˜¯å•ä¸ªå˜é‡ä¹Ÿå¯ä»¥æ˜¯`{a, b}`ä½ç»‘å®šï¼Œä½†ä¸èƒ½å¸¦æœ‰å¸¸é‡æˆ–è¿ç®—ç¬¦
> - ç­‰å·å³è¾¹è¡¨è¾¾å¼å¯ä»¥æ˜¯å•ä¸ªå˜é‡æˆ–å¸¸é‡ï¼Œä¹Ÿå¯ä»¥æ˜¯`{a + b, 1'b1}`ä½ç»‘å®šï¼Œä½†è¦æ³¨æ„ä½æ•°
> - è‹¥ç­‰å·å·¦å³ä¸¤è¾¹ä½æ•°ä¸åŒï¼Œåˆ™

# ä¸‰ã€ç”µè·¯è¯­å¥

> ç”µè·¯ä»£ç åŒ…æ‹¬ä»¥ä¸‹å‡ éƒ¨åˆ†ï¼š
>
> - äºŒè¿›åˆ¶ä¿¡å·å£°æ˜
> - æ•°å­—å…ƒä»¶
> - ç”µè·¯è¿æ¥

### 1. assign è¯­å¥

> assign è¯­å¥æ˜¯ä¸€ç§ç”µè·¯è¯­å¥ï¼Œå®ƒå¯ä»¥æè¿°ä¸€éƒ¨åˆ†ç”µè·¯ï¼Œè¿™äº›ç”µè·¯èµ·åˆ°è¿ç®—ç¬¦çš„åŠŸèƒ½
>
> assign è¯­å¥åŸºæœ¬è¯­æ³•ï¼š`assgin èµ‹å€¼è¯­å¥;`(é˜»å¡èµ‹å€¼)
>
> é€‚ç”¨äºç®€å•ç»„åˆç”µè·¯ã€å·²æœ‰ç”µè·¯å›¾(è¿›åŒ…å«åŸºæœ¬å…ƒä»¶)æˆ–é€»è¾‘è¡¨è¾¾å¼çš„ç»„åˆç”µè·¯

```verilog
logic [31:0] a, b, c;
assign c = a & b;	//æŒ‰ä½ä¸æ“ä½œ
```

### 2. å…ƒä»¶ä¾‹åŒ–è¯­å¥

> ä½œç”¨ï¼šå±‚æ¬¡åŒ–è®¾è®¡(åŠŸèƒ½åŒºåˆ†)ã€ä»£ç å¤ç”¨ã€é»‘ç›’(æ¡†æ¶)è®¾è®¡

##### 2.1 æ¨¡å—å£°æ˜

```verilog
module module_nam(
    input logic xx,	//è¾“å…¥ç«¯å£åç§°
    output logic xx	//è¾“å‡ºç«¯å£åç§°
);
	//å®ç°ä»£ç 
endmodule
//---

module adder(
	//è¾“å…¥è¾“å‡ºå£°æ˜
    input logic [3:0] a, b,
    output logic [3:0] c
);
    assign c = a + b;	//ç”µè·¯è¯­å¥
endmodule
```

##### 2.2 æ¨¡å—ä½¿ç”¨(å…ƒä»¶ä¾‹åŒ–)

> `adder adder_inst0(.a(4'b0010), .b, .*);`
>
> `adder`: æ¨¡å—å
>
> `adder_inst0`: å…ƒä»¶å
>
> **`.`ç«¯å£å`(value)`**: `value`å¯ä»¥ä¸ºå¸¸é‡ã€å˜é‡å’Œä½ç»‘å®šç­‰ï¼Œç«¯å£åå¿…é¡»å’Œå£°æ˜çš„ä¸€è‡´ï¼Œä¸èƒ½å–å…¶ä¸‹æ ‡ç­‰ï¼Œå¦‚`.a[0]()`
>
> `.`ç«¯å£å: æ¨¡å—å†…å¤–ç«¯å£ä¸€è‡´åˆ™å¯ä»¥è¿™æ ·ä½¿ç”¨ï¼Œå³`.ç«¯å£å1(ç«¯å£å1)`ï¼Œä¾‹å¦‚`.b`å’Œ`.b(b)`ä¸€è‡´ï¼Œæ‹¬å·ä¸­çš„`b`æ˜¯æ¨¡å—å¤–çš„`b`ï¼Œæ‹¬å·å¤–çš„`b`æ˜¯æ¨¡å—çš„ç«¯å£å
>
> `.*`: å‰©ä¸‹æ‰€æœ‰ç«¯å£æ¥æ¨¡å—å¤–éƒ¨åŒåä¿¡å·ä¸”ä¸¤è€…ä½å®½æœ€å¥½ä¸€è‡´

```verilog
logic [3:0] b, c;	//å£°æ˜è¯­å¥
adder adder_inst(.a(4'b0010), .b, .*);	//å…ƒä»¶ä¾‹åŒ–
//ä¸Šä¸€ä¸ªè¯­å¥ç›¸å½“äºä¸‹é¢è¿™ä¸ªè¯­å¥
assign c = b + 4'b0010;
```

### 3. always_comb è¯­å¥

> æè¿°å¤æ‚ç”µè·¯çš„ç»„åˆé€»è¾‘ï¼Œå†…éƒ¨å…è®¸ ifã€case ç­‰æ§åˆ¶è¯­å¥ï¼Œæ³¨æ„ä¸è¦å‡ºç°é”å­˜å™¨ï¼Œé‡‡ç”¨é˜»å¡èµ‹å€¼
>
> å…¶å†…éƒ¨æè¿°ç”µè·¯è¡Œä¸ºï¼Œå†…éƒ¨æ¯æ¡è¯­å¥éƒ½æ˜¯èµ‹å€¼è¯­å¥(ä¸èƒ½å‡ºç°ç”µè·¯è¯­å¥)ï¼Œï¼Œæ•´ä¸ª always_comb è¯­å¥å—æ˜¯ç”µè·¯è¯­å¥
>
> å¯¹äº always_comb è¯­å¥å—ï¼Œç›¸å½“äºä¸€ä¸ªæ¨¡å—ï¼Œè¾“å‡ºæ˜¯ç­‰å·å·¦è¾¹çš„é›†åˆï¼Œè¾“å…¥æ˜¯é™¤å»è¾“å‡ºå…¶ä»–ç»„æˆçš„é›†åˆ
>
> æ€§è´¨ï¼š
>
> - å†…éƒ¨è¦†ç›–æ€§: å…è®¸å¯¹åŒä¸€ä¸ªè¾“å‡ºå¤šæ¬¡èµ‹å€¼
> - å¯¹å¤–åŸå­æ€§: ç›¸å½“äºå¤–é¢çš„ assign è¯­å¥ä¼šé’ˆå¯¹ always_comb è¯­å¥æœ€åç»“æœè¿›è¡Œèµ‹å€¼ï¼Œå³å¯¹äº always_comb è¯­å¥å¯¹å¤–é¢çš„å…¶ä»–è¯­å¥å…·æœ‰åŸå­æ€§ï¼Œä¸ç®¡å†…éƒ¨å­˜åœ¨å¤šå°‘ä¸ªè¯­å¥ï¼Œå¯¹å¤–è¡¨ç°éƒ½åƒæ˜¯åªæœ‰ä¸€ä¸ªè¯­å¥(æ‰§è¡Œæ—¶é—´æœ€å°ï¼Œä¸å¯æ‹†åˆ†)ï¼Œä¸çŸ¥é“è¿™æ ·ç†è§£åˆé€‚ä¸ ğŸ˜‚
> - é˜»å¡èµ‹å€¼ï¼šå¯ä»¥ç†è§£ä¸ºä»ä¸Šåˆ°ä¸‹æ‰§è¡Œè¯­å¥

```verilog
always_comb begin	//é¡ºåº(ä¸²è¡Œ)æ‰§è¡Œ
    a = 1'b1;
    b = a;
    a = 1'b0;
    c = a;
end
```

```verilog
assign a = b;	//æŠŠbä¿¡å·æ¥ç»™aä¿¡å·
always_comb begin
    b = 1'b1;
    c = a;	// c = b;
    b = 1'b0;
end
// æœ€åb=1'b0, a=1'b0, c=1'b0
//è‹¥æŠŠc = a;æ¢æˆc = b;åˆ™æœ€åb=1'b0, a=1'b0, c=1b'1
```

##### 3.1 always_comb è¯­å¥ä¸­çš„æ§åˆ¶è¯­å¥: case

> case è¯­å¥å¸¸ç”¨äºæè¿°é€‰æ‹©å™¨å’Œè¯‘ç å™¨ï¼Œcase æœ€å¥½è¦æœ‰ default è¯­å¥

- `unique case`

> unique è¡¨ç¤ºåœ¨ä¸€ç³»åˆ—é€‰é¡¹ä¸­æœ‰ä¸”ä»…æœ‰ä¸€é¡¹ç¬¦åˆæ¡ä»¶ï¼Œå¦‚æœå­˜åœ¨å¤šä¸ªï¼Œåˆ™ä¼šå‘å‡ºè­¦å‘Šï¼Œé€‰é¡¹ä¹‹é—´å±äºå¹¶è¡Œå…³ç³»

```verilog
always_comb begin
    unique case(a[3:0])
        4'd1:begin
            ...
        end
        4'd0:begin
            ...
        end
        default:begin
            ...
        end
    endcase
end
```

- `priority case`

> å…·æœ‰ä¼˜å…ˆçº§çš„ caseï¼Œè®¾è®¡è€…è®¤ä¸ºå­˜åœ¨å¤šä¸ª case è¯­å¥çš„å€¼ä¸è¡¨è¾¾å¼ç›¸åŒ¹é…ï¼Œå¹¶ä¸”æ¡ä»¶é€‰é¡¹çš„é¡ºåºååˆ†é‡è¦ï¼Œå½“ä¸å­˜åœ¨ä»»æ„ä¸€é¡¹æ»¡è¶³è¡¨è¾¾å¼çš„å€¼æ—¶ï¼Œä»¿çœŸå™¨ä¼šå‘å‡ºè­¦å‘Š

```verilog
always_comb begin
    priority case(1'b1)
        a[3]:begin
            ...
        end
        a[2]:begin
            ...
        end
        default:begin
            ...
        end
    endcase
end
```

- ä¸Šé¢ä»£ç å’Œä¸‹é¢ä»£ç åŠŸèƒ½ä¸€æ ·

```verilog
always_comb begin
    if(a[3]) begin
        ...
    end else if(a[2]) begin
        ...
    end else if(a[1]) begin
        ...
    end
end
```

##### 3.2 always_comb è¯­å¥ä¸­çš„æ§åˆ¶è¯­å¥: if å’Œ for

> if å’Œ for æ˜¯ always_comb ä¸­çš„å¸¸ç”¨è¯­æ³•ï¼Œå®ƒä»¬å¯ä»¥è¡¨ç¤ºè¡Œä¸ºï¼Œä¹Ÿå¯ä»¥ç”Ÿæˆç”µè·¯

- `if`

> if å’Œ else ç”¨äºæ¡ä»¶åˆ¤æ–­

```verilog
always_comb begin
    if(a[3]) begin
        b = 1'b1;
    end else if(a[2]) begin
        b = 1'b0;
    end else begin
        b = 1'b0;
    end
end
```

- `for`

> for åœ¨ always_comb ä¸­è¢«è§£é‡Šä¸ºå¾ªç¯å±•å¼€ï¼Œå¾ªç¯å˜é‡ä¸Šä¸‹ç•Œéƒ½åº”è¯¥ä¸ºå¸¸æ•°
>
> for å¯ä»¥ä¸ break å’Œ continue ç»“åˆä½¿ç”¨

```verilog
logic [15:0] a;
logic [3:0] b;

//integer i;
always_comb begin
    b = '0;
    //forå¾ªç¯ä¸­çš„int iå¯ä»¥è¡¨ç¤ºä¸ºåœ¨å¤–é¢ä½¿ç”¨integer i;(ä½†æ˜¯è¿™é‡Œiæ˜¯å…¨å±€å˜é‡ï¼Œè¿™é‡Œéœ€è¦æ³¨æ„)
    for(int i = 15;i >= 0;i--) begin
        if(a[i]) begin
            b = i[3:0]
            break;
        end
    end
end
```

```verilog
always_comb begin
    for(int i = 0;i < 16;i++) begin
        a[i] = b[i] & (c[i] == d[i] | e[i]);//ç¼–è¯‘å™¨è®¤ä¸ºiä¸æ˜¯å¸¸æ•°ï¼Œa[i:i+3]éæ³•			(ä¸å¯ä»¥ä½¿ç”¨a[i:i+3])
    end
end
//----
ç”µè·¯ç”Ÿæˆçš„for
for(genvar i = 0; i < 16;i++) begin
    assign a[i] = b[i] & (c[i] == d[i] | e[i]);//ç¼–è¯‘å™¨è®¤ä¸ºiæ˜¯å¸¸æ•°ï¼Œa[i:i+3]åˆæ³•	(å¯ä»¥ä½¿ç”¨a[i:i+3])
    always_comb begin
        ...
    end
end
```

### 4. always_ff è¯­å¥

> `always_ff`è¯­å¥ç”¨äºæè¿°è§¦å‘å™¨ï¼Œé‡‡ç”¨éé˜»å¡èµ‹å€¼
>
> å†™ä»£ç æ—¶å‚è€ƒçŠ¶æ€æ–¹ç¨‹æ¥å†™
>
> `posedge clk`å¿…é¡»æœ‰ï¼Œå…¶ä»–ä¸æ˜¯å¿…é¡»çš„
>
> @ä¸­çš„è¯­å¥æ˜¯æ•æ„Ÿä¿¡å·è¡¨
>
> é˜»å¡èµ‹å€¼å’Œéé˜»å¡èµ‹å€¼åŒºåˆ«åœ¨äºå…ˆåé¡ºåºï¼Œé˜»å¡èµ‹å€¼å¿…é¡»ç­‰å®Œæˆä¸Šä¸€ä¸ªèµ‹å€¼è¯­å¥åæ‰èƒ½æ¥ç€å®Œæˆä¸‹ä¸€ä¸ªèµ‹å€¼è¯­å¥ï¼Œä¸Šä¸€ä¸ªèµ‹å€¼æ“ä½œä¼šå½±å“ä¸‹ä¸€ä¸ªèµ‹å€¼æ“ä½œï¼›è€Œéé˜»å¡èµ‹å€¼ç›¸å½“äºåŒæ—¶å®Œæˆï¼Œå¹¶è¡Œå¤„ç†ã€‚

```verilog
//å…¸å‹always_ffè¯­å¥
//å¸¸ç”¨çš„åªæœ‰posedge clk
always_ff @(posedge clk, negedge resetn) begin
    if(~resetn) begin	//resetn ä½ç”µå¹³æœ‰æ•ˆï¼Œä¼˜å…ˆè€ƒè™‘
        q <= '0;
    end else if(en) begin
        q <= d;
    end
end
```

```verilog
logic [3:0] a, a_nxt;

always_ff @(posedge clk) begin	//æè¿°å¹¶åˆ—è§¦å‘å™¨
    if(~resetn) begin
        a <= '0;
    end else if(en) begin
        a <= a_nxt;
    end
end

always_comb begin	//æè¿°ç»„åˆé€»è¾‘è¡Œä¸º
    a_nxt = a;
    unique case(a)
        4'd3:begin
            a_nxt = 4'd2;
        end
        ...
        default:begin
            ...
        end
    endcase
end
```

# å››ã€é«˜çº§è¯­æ³•

### 1. è‡ªå®šä¹‰ç±»å‹è¯­æ³•ï¼štypedef

> åŸºæœ¬æ ¼å¼ï¼š`typedef å·²æœ‰ç±»å‹ æ–°ç±»å‹`

```verilog
typedef logic[31:0] word_t;
typedef logic[5:0] entry_t;
typedef logic[31:0] table_t;
typedef entry_t[31:0] test;	//logic [31:0][5:0]

word_t a, b;
assign b = {a[15:0], a[31:16]};
```

### 2. struct

> æè¿°ä¸€ç»„ç›¸å…³çš„æ•°æ®ï¼Œä¸€èˆ¬ç»“åˆ`typedef`å’Œ`packed`ä½¿ç”¨
>
> ä»¥è¯‘ç å™¨ä¸ºä¾‹ï¼š

```verilog
//ä»¥å‰çš„å†™æ³•
logic [3:0] alufunc;
logic mem_read, mem_write,regwrite;

logic [6:0] control;
assign control = {alufunc, mem_read, mem_read, mem_write, regwrite};

//ä¸‹é¢æ˜¯ç»“æ„ä½“ç±»å‹çš„å†™æ³•
typedef struct packed{
    logic [3:0] alufunc;
    logic mem_read;
    logic mem_write;
    logic regwrite;
} control_t;

control_t control;
logic regwrite;
assign regwrite = control.regwrite;//ç­‰åŒäºcontrol[0]

//ä¸ä½¿ç”¨typedefçš„struct(åŒ¿åæ ¼å¼)
struct packed{
    logic [3:0] alufunc;
    logic mem_read;
    logic mem_write;
    logic regwrite;
} control_without_typedef;//control_without_typedefæ˜¯å˜é‡åï¼Œä¸æ˜¯æ–°ç±»å‹å
```

### 3. enum

> å¸¸ç”¨äºç¼–ç (åŒ…æ‹¬çŠ¶æ€æœºçš„ç¼–ç )
>
> enum ç±»å‹å˜é‡åœ¨ vivado ä»¿çœŸä¸­ä¼šæ˜¾ç¤ºæšä¸¾é¡¹ï¼Œæšä¸¾é¡¹è¢«è§†ä¸ºå¸¸é‡

```verilog
typedef enum <datatype>{
    IDEN_1,//å¸¸é‡ æšä¸¾å€¼ä¸º0
    IDEN_2//æšä¸¾å€¼ä¸º1
} typename;
```

```verilog
typedef enum logic [3:0]{
    ALU_ADD, ALU_ADN, ALU_SUB
} alufunc_t;

alufunc_t alufunc;

enum logic [3:0]{
    ALU_ADD, ALU_ADN, ALU_SUB
} alufunc_without_typedef;//è¿™é‡Œç±»ä¼¼äºä¸ä½¿ç”¨typedefçš„struct(åŒ¿åæ ¼å¼)
```

```verilog
typedef enum logic [2:0]{
    STATE_0, STATE_1, STATE_2
} state_t;

state_t state, state_nxt;
always_ff @(posedge clk) begin
    if(~resetn) begin
        state <= state_t'(0);//èµ‹å€¼æ—¶å¼ºåˆ¶è½¬æ¢ä¸ºæšä¸¾é¡¹
    end else begin
        state <= state_nxt;
    end
end
```

### 4. union

> å¯¹ union ç±»å‹å˜é‡è¿›è¡Œèµ‹å€¼æ—¶éœ€è¦æ³¨æ„å¤šé©±åŠ¨(åº”è¯¥å¯ä»¥è¿™æ ·ç†è§£ï¼šç›¸å½“äº union ä¸­çš„å˜é‡éƒ½å ç”¨ç›¸åŒçš„åœ°å€ç©ºé—´)

```verilog
typedef union packed{
    struct packed{
        logic zero;
        logic [31:0] aluout;
    } alu;
    struct packed{
        logic zero;
        logic [31:0] pcbranch;
    } branch;
    struct packed{
        logic [31:0] addr;
        logic mem_read;
    } memory;
} result_t;

result_t res;

logic [31:0] addr, aluout;
assign addr = res.memory.addr;// assign addr = res[32:1]
assign aluout = res.alu.aluout;// assign aluout = res[31:0]
```

### 5. parameter

> å·²æœ‰æ¨¡å—è®¾è®¡è¯­æ³•ç¼ºä¹çµæ´»æ€§ï¼Œä¸ºä½¿æ¨¡å—ä»£ç å…·æœ‰æ›´é«˜çš„å¤ç”¨æ€§ï¼Œå¼•å…¥å‚æ•°`parameter`
>
> `parameter`ä¹Ÿå¯ç”¨äºä½œç”¨åŸŸå†…çš„å…¨å±€å¸¸é‡å£°æ˜ï¼Œæ­¤æ—¶ä»¥åˆ†å·ç»“å°¾

```verilog
module adder #(
	parameter int N = 16,
    parameter logic [31:0] W = 32'd10000,
    parameter type element_t = logic [31:0]
)(
    input logic [N-1:0] a,b,
    output logic [N-1:0] c
);
    assign c = a + b;
    element_t x, y;//logic [31:0]
endmodule

module top #(
	parameter logic SIM = 1'b0//ä»¿çœŸæ ‡è®°ï¼Œä¸Šæ¿æ—¶è®¾ä¸º0ï¼Œä»¿çœŸæ—¶è®¾ä¸º1
)();
    logic [31:0] a, b, c;
    adder #(.N(32)) adder_inst(.a, .b, .c);//å£°æ˜32ä½åŠ æ³•å™¨ #(.N(32))

    logic [15:0] d, e, f;
    adder adder_inst2(.a(d), .b(e), .c(f));
endmodule

parameter logic[5:0] OP_ADDI = 6'b001011;
always_comb begin
    unique case(op)
        OP_ADDI: begin
            ...
        end
        ...
    endcase
end
```

### 6. é¢„ç¼–è¯‘å‘½ä»¤

> systemverilog ä¸­çš„é¢„ç¼–è¯‘å‘½ä»¤å’Œ C è¯­è¨€åŸºæœ¬ä¸€è‡´ï¼Œä½†ä½¿ç”¨`(åå¼•å·)å¼€å¤´
>
> é¢„ç¼–è¯‘å‘½ä»¤çš„ä½œç”¨ï¼š
>
> - é…ç½®ä¸€äº›å‚æ•°ï¼Œç±»ä¼¼äº`parameter`è¯­å¥
>
> - æ ¹æ®ä¸åŒå‚æ•°ç”Ÿæˆä¸åŒç”µè·¯ï¼Œä¸`mux`ä¸åŒ
>
>   `generate if`è¯­å¥ç²’åº¦ä¸ºç”µè·¯è¯­å¥ï¼Œè€Œ`ifdef`ä¹‹ç±»çš„é¢„ç¼–è¯‘å‘½ä»¤å¯ä»¥æ˜¯ä»»æ„ç²’åº¦çš„
>
>   ```verilog
>   assign a = b + c
>   	#ifdef D_INSIDE
>       + d
>   	#endif
>   ;
>
>   generate if(D_INSIDE) begin
>       assign a = b + c + d;
>   end else begin
>       assign a = b + c;
>   end
>   ```
>
> - å¤´æ–‡ä»¶ç±»ä¼¼äº`package`è¯­å¥
>
> - ä½¿ç”¨å®å°è£…ä¸€äº›åŠŸèƒ½ï¼Œéƒ¨åˆ†æƒ…å†µä¸‹å¯ä»¥ä½¿ç”¨`function`è¯­å¥ä»£æ›¿

```verilog
`include "mips.svh"	//svå¤´æ–‡ä»¶æ‰©å±•åä¸º.svh
// vivadoè½¯ä»¶æŠŠåŒä¸€å·¥ç¨‹ä¸‹æ‰€æœ‰æ–‡ä»¶è§†ä¸ºåŒä¸€ç›®å½•
`ifndef __MIPS_SVH
`define __MIPS_SVH

`define LEN 0x10
logic a[`LEN-1:0];	//ä½¿ç”¨å®æ—¶ä¹Ÿéœ€è¦ä»¥`å¼€å¤´

`endif
```

### 7. æŠ½è±¡æ¥å£ interface

> å…ƒä»¶ä¾‹åŒ–è¯­å¥å­˜åœ¨çš„é—®é¢˜ï¼š
>
> - å…ƒä»¶ä¾‹åŒ–è¯­å¥ä¸æ ‡æ˜ä¿¡å·æ˜¯è¾“å…¥è¿˜æ˜¯è¾“å‡º
> - ä¿¡å·ç›¸å…³æ¨¡å—çš„ä¾‹åŒ–ä»£ç å¯èƒ½ç›¸éš”å¾ˆè¿œ
>
> åŒæ—¶ï¼Œä¸åŒæ¨¡å—å¯èƒ½å¤ç”¨ä¸€éƒ¨åˆ†æ¥å£ï¼Œæ·»åŠ ä¸€ä¸ªæ¥å£éœ€è¦ä¿®æ”¹å¤šå¤„ä»£ç 
>
> `interface`è¯­æ³•å¯ä»¥è§£å†³ä»¥ä¸Šé—®é¢˜ï¼Œå…¶è¯­æ³•å½¢å¼ä¸æ¨¡å—ç±»ä¼¼ï¼Œ`interface`å¯ä»¥å¤šæ¬¡ä¾‹åŒ–
>
> `interface`å£°æ˜æ”¾åˆ°å¤´æ–‡ä»¶ä¸­å¯ä»¥å¤§å¹…å‡å°‘ä»£ç é‡
>
> ```verilog
> interface interface_name(/*input and output*/);
>     logic c;	//ä¿¡å·
>     //ç«¯å£
>     modport modport_name1(input c);
>     modport modport_name2(output c);
> endinterface
>
> module module_name(
> 	interface_name.modport_name1 variable_name
> );
> ```
>
> `interface`é‡Œæ²¡æœ‰ç”µè·¯è¯­å¥ï¼Œåªæœ‰ä¿¡å·(å¤„ç†ä¿¡å·å’Œä¿¡å·é—´çš„è¿æ¥å…³ç³»)

```verilog
interface interface_name(input logic d, output logic e);
    logic c;	//ä¿¡å·
    //ç«¯å£(åŒ…æ‹¬è¾“å…¥è¾“å‡ºä¿¡å·)
    modport modport_name1(input c, d, output e);
    modport modport_name2(output c);
endinterface

module module_name(
	interface_name.modport_name1 variable_name
    // ç›¸å½“äºinput logic c,d, output logic e
);
    logic d;
    assign d = variable_name.c;	//åƒstructä¸€æ ·ä½¿ç”¨variable_name
    assign variable_name.e = d;
endmodule

module top();
    logic a, b;
    interface_name intf_inst(.d(a), .e(b));	//interfaceä¾‹åŒ–(éšå¼å£°æ˜ä¿¡å·)
    module_name instance_name(.variable_name(intf_inst.modport_name1));
endmodule
```
