#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul  3 10:48:49 2018
# Process ID: 15892
# Current directory: D:/PANDA/Study/VE270/Lab/Lab5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12800 D:\PANDA\Study\VE270\Lab\Lab5\Lab5\Lab5.xpr
# Log file: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/vivado.log
# Journal file: D:/PANDA/Study/VE270/Lab/Lab5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 915.840 ; gain = 157.543
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 11:09:46 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 11:11:00 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 11:12:36 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 11:24:18 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 11:25:24 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 11:27:07 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab5Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab5Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5
INFO: [VRFC 10-311] analyzing module clock500
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-311] analyzing module ring
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-311] analyzing module counter2
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 26d5c53f664444be99efb5c381859c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5Test_behav xil_defaultlib.Lab5Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:41]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <clock1> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <ring> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <counter1> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <counter2> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab5Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab5Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5
INFO: [VRFC 10-311] analyzing module clock500
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-311] analyzing module ring
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-311] analyzing module counter2
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 26d5c53f664444be99efb5c381859c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5Test_behav xil_defaultlib.Lab5Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v:41]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <clock1> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <ring> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <counter1> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <counter2> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab5Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab5Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5
INFO: [VRFC 10-311] analyzing module clock500
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-311] analyzing module ring
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-311] analyzing module counter2
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5Test
WARNING: [VRFC 10-2369] data object SSD is already declared [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:36]
ERROR: [VRFC 10-1350] second declaration of SSD ignored [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:36]
WARNING: [VRFC 10-2369] data object ring is already declared [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:37]
ERROR: [VRFC 10-1350] second declaration of ring ignored [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:37]
ERROR: [VRFC 10-2787] module Lab5Test ignored due to previous errors [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 11:42:23 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 11:43:54 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 11:45:20 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B0A
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 11:49:39 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 11:50:41 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 11:52:22 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Jul  3 11:52:22 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 11:56:38 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 11:57:45 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 11:59:19 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 12:08:16 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 12:09:15 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 12:12:01 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 12:17:29 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 12:18:30 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 12:20:20 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul  3 12:23:28 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul  3 12:24:28 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul  3 12:26:04 2018] Launched impl_1...
Run output will be captured here: D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.runs/impl_1/Lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B0A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  3 12:34:13 2018...
