0.7
2020.2
Oct 14 2022
05:20:55
D:/vivado_project/vivado_nit_projects/bit_4_adder/bit_4_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/vivado_project/vivado_nit_projects/bit_4_adder/bit_4_adder.srcs/sources_1/imports/vivado_nit_projects/half_adder/rtl_srcs/half_adder.v,1756647308,verilog,,D:/vivado_project/vivado_nit_projects/bit_4_adder/sim_srcs/tb_bit_4_adder.v,,half_adder,,,,,,,,
D:/vivado_project/vivado_nit_projects/bit_4_adder/bit_4_adder.srcs/sources_1/imports/vivado_nit_projects/nbit_adder/nbit_adder.srcs/sources_1/imports/rtl_srcs/adder.v,1757494358,verilog,,D:/vivado_project/vivado_nit_projects/bit_4_adder/new_rtl_srcs/bit_4_adder.v,,full_adder,,,,,,,,
D:/vivado_project/vivado_nit_projects/bit_4_adder/new_rtl_srcs/bit_4_adder.v,1757494525,verilog,,D:/vivado_project/vivado_nit_projects/bit_4_adder/bit_4_adder.srcs/sources_1/imports/vivado_nit_projects/half_adder/rtl_srcs/half_adder.v,,bit_4_adder,,,,,,,,
D:/vivado_project/vivado_nit_projects/bit_4_adder/sim_srcs/tb_bit_4_adder.v,1757495086,verilog,,,,tb_bit_4_adder,,,,,,,,
