
SM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd00  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800ced0  0800ced0  0001ced0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d348  0800d348  0002023c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d348  0800d348  0001d348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d350  0800d350  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d350  0800d350  0001d350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d354  0800d354  0001d354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  0800d358  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  20000240  0800d594  00020240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  0800d594  000205e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015eae  00000000  00000000  000202af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031fd  00000000  00000000  0003615d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001250  00000000  00000000  00039360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e35  00000000  00000000  0003a5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028843  00000000  00000000  0003b3e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017b00  00000000  00000000  00063c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f65e5  00000000  00000000  0007b728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000060a0  00000000  00000000  00171d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00177db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000240 	.word	0x20000240
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ceb8 	.word	0x0800ceb8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000244 	.word	0x20000244
 800020c:	0800ceb8 	.word	0x0800ceb8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 fa47 	bl	80014cc <null_ptr_check>
 800103e:	4603      	mov	r3, r0
 8001040:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8001042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d117      	bne.n	800107a <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2201      	movs	r2, #1
 8001050:	20d0      	movs	r0, #208	; 0xd0
 8001052:	f000 f818 	bl	8001086 <bmp2_get_regs>
 8001056:	4603      	mov	r3, r0
 8001058:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 800105a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10b      	bne.n	800107a <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b58      	cmp	r3, #88	; 0x58
 8001068:	d105      	bne.n	8001076 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f000 fa79 	bl	8001562 <get_calib_param>
 8001070:	4603      	mov	r3, r0
 8001072:	73fb      	strb	r3, [r7, #15]
 8001074:	e001      	b.n	800107a <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8001076:	23fc      	movs	r3, #252	; 0xfc
 8001078:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800107a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8001086:	b590      	push	{r4, r7, lr}
 8001088:	b087      	sub	sp, #28
 800108a:	af00      	add	r7, sp, #0
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	4603      	mov	r3, r0
 8001094:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001096:	6838      	ldr	r0, [r7, #0]
 8001098:	f000 fa18 	bl	80014cc <null_ptr_check>
 800109c:	4603      	mov	r3, r0
 800109e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 80010a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d11e      	bne.n	80010e6 <bmp2_get_regs+0x60>
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d01b      	beq.n	80010e6 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	785b      	ldrb	r3, [r3, #1]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d103      	bne.n	80010be <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010bc:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	68dc      	ldr	r4, [r3, #12]
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	7bf8      	ldrb	r0, [r7, #15]
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	68b9      	ldr	r1, [r7, #8]
 80010cc:	47a0      	blx	r4
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010e0:	23fe      	movs	r3, #254	; 0xfe
 80010e2:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010e4:	e001      	b.n	80010ea <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010e6:	23ff      	movs	r3, #255	; 0xff
 80010e8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	371c      	adds	r7, #28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd90      	pop	{r4, r7, pc}

080010f6 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010f6:	b590      	push	{r4, r7, lr}
 80010f8:	b08b      	sub	sp, #44	; 0x2c
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	60f8      	str	r0, [r7, #12]
 80010fe:	60b9      	str	r1, [r7, #8]
 8001100:	607a      	str	r2, [r7, #4]
 8001102:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b04      	cmp	r3, #4
 8001108:	d901      	bls.n	800110e <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 800110a:	2304      	movs	r3, #4
 800110c:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 800110e:	6838      	ldr	r0, [r7, #0]
 8001110:	f000 f9dc 	bl	80014cc <null_ptr_check>
 8001114:	4603      	mov	r3, r0
 8001116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800111a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800111e:	2b00      	cmp	r3, #0
 8001120:	d150      	bne.n	80011c4 <bmp2_set_regs+0xce>
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d04d      	beq.n	80011c4 <bmp2_set_regs+0xce>
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d04a      	beq.n	80011c4 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d043      	beq.n	80011bc <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	785b      	ldrb	r3, [r3, #1]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d114      	bne.n	800116c <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001142:	2300      	movs	r3, #0
 8001144:	77fb      	strb	r3, [r7, #31]
 8001146:	e00d      	b.n	8001164 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001148:	7ffb      	ldrb	r3, [r7, #31]
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	4413      	add	r3, r2
 800114e:	781a      	ldrb	r2, [r3, #0]
 8001150:	7ffb      	ldrb	r3, [r7, #31]
 8001152:	68f9      	ldr	r1, [r7, #12]
 8001154:	440b      	add	r3, r1
 8001156:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800115e:	7ffb      	ldrb	r3, [r7, #31]
 8001160:	3301      	adds	r3, #1
 8001162:	77fb      	strb	r3, [r7, #31]
 8001164:	7ffb      	ldrb	r3, [r7, #31]
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	429a      	cmp	r2, r3
 800116a:	d8ed      	bhi.n	8001148 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d90b      	bls.n	800118a <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001172:	f107 0114 	add.w	r1, r7, #20
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68ba      	ldr	r2, [r7, #8]
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	f000 f9c6 	bl	800150c <interleave_data>
                temp_len = ((len * 2) - 1);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	3b01      	subs	r3, #1
 8001186:	623b      	str	r3, [r7, #32]
 8001188:	e001      	b.n	800118e <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	691c      	ldr	r4, [r3, #16]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	7818      	ldrb	r0, [r3, #0]
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f107 0114 	add.w	r1, r7, #20
 800119e:	6a3a      	ldr	r2, [r7, #32]
 80011a0:	47a0      	blx	r4
 80011a2:	4603      	mov	r3, r0
 80011a4:	461a      	mov	r2, r3
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d00b      	beq.n	80011cc <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011b4:	23fe      	movs	r3, #254	; 0xfe
 80011b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80011ba:	e007      	b.n	80011cc <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011bc:	23fd      	movs	r3, #253	; 0xfd
 80011be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80011c2:	e003      	b.n	80011cc <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011c4:	23ff      	movs	r3, #255	; 0xff
 80011c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011ca:	e000      	b.n	80011ce <bmp2_set_regs+0xd8>
        if (len > 0)
 80011cc:	bf00      	nop
    }

    return rslt;
 80011ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	372c      	adds	r7, #44	; 0x2c
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}

080011da <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b084      	sub	sp, #16
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011e2:	23e0      	movs	r3, #224	; 0xe0
 80011e4:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011e6:	23b6      	movs	r3, #182	; 0xb6
 80011e8:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011ea:	f107 010d 	add.w	r1, r7, #13
 80011ee:	f107 000e 	add.w	r0, r7, #14
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2201      	movs	r2, #1
 80011f6:	f7ff ff7e 	bl	80010f6 <bmp2_set_regs>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80011fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b084      	sub	sp, #16
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001214:	2300      	movs	r3, #0
 8001216:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d02d      	beq.n	800127a <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800121e:	f107 010c 	add.w	r1, r7, #12
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	2202      	movs	r2, #2
 8001226:	20f4      	movs	r0, #244	; 0xf4
 8001228:	f7ff ff2d 	bl	8001086 <bmp2_get_regs>
 800122c:	4603      	mov	r3, r0
 800122e:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d122      	bne.n	800127e <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001238:	7b3b      	ldrb	r3, [r7, #12]
 800123a:	095b      	lsrs	r3, r3, #5
 800123c:	b2da      	uxtb	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8001242:	7b3b      	ldrb	r3, [r7, #12]
 8001244:	109b      	asrs	r3, r3, #2
 8001246:	b2db      	uxtb	r3, r3
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	b2da      	uxtb	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8001252:	7b7b      	ldrb	r3, [r7, #13]
 8001254:	095b      	lsrs	r3, r3, #5
 8001256:	b2da      	uxtb	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 800125c:	7b7b      	ldrb	r3, [r7, #13]
 800125e:	109b      	asrs	r3, r3, #2
 8001260:	b2db      	uxtb	r3, r3
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 800126c:	7b7b      	ldrb	r3, [r7, #13]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	b2da      	uxtb	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	715a      	strb	r2, [r3, #5]
 8001278:	e001      	b.n	800127e <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800127a:	23ff      	movs	r3, #255	; 0xff
 800127c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800127e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001282:	4618      	mov	r0, r3
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	2000      	movs	r0, #0
 800129a:	f000 f9fd 	bl	8001698 <conf_sensor>
 800129e:	4603      	mov	r3, r0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d01b      	beq.n	80012f0 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012b8:	f107 010e 	add.w	r1, r7, #14
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	2201      	movs	r2, #1
 80012c0:	20f3      	movs	r0, #243	; 0xf3
 80012c2:	f7ff fee0 	bl	8001086 <bmp2_get_regs>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d110      	bne.n	80012f4 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012d2:	7bbb      	ldrb	r3, [r7, #14]
 80012d4:	10db      	asrs	r3, r3, #3
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012e2:	7bbb      	ldrb	r3, [r7, #14]
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	705a      	strb	r2, [r3, #1]
 80012ee:	e001      	b.n	80012f4 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012f0:	23ff      	movs	r3, #255	; 0xff
 80012f2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	68b9      	ldr	r1, [r7, #8]
 8001314:	4618      	mov	r0, r3
 8001316:	f000 f9bf 	bl	8001698 <conf_sensor>
 800131a:	4603      	mov	r3, r0
 800131c:	75fb      	strb	r3, [r7, #23]

    return rslt;
 800131e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
 8001338:	2300      	movs	r3, #0
 800133a:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 800133c:	f107 0308 	add.w	r3, r7, #8
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d024      	beq.n	8001396 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 800134c:	f107 0110 	add.w	r1, r7, #16
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	2206      	movs	r2, #6
 8001354:	20f7      	movs	r0, #247	; 0xf7
 8001356:	f7ff fe96 	bl	8001086 <bmp2_get_regs>
 800135a:	4603      	mov	r3, r0
 800135c:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 800135e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d119      	bne.n	800139a <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8001366:	f107 0208 	add.w	r2, r7, #8
 800136a:	f107 0310 	add.w	r3, r7, #16
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f000 fab9 	bl	80018e8 <parse_sensor_data>
 8001376:	4603      	mov	r3, r0
 8001378:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800137a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10b      	bne.n	800139a <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001382:	f107 0308 	add.w	r3, r7, #8
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	6879      	ldr	r1, [r7, #4]
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f80b 	bl	80013a6 <bmp2_compensate_data>
 8001390:	4603      	mov	r3, r0
 8001392:	75fb      	strb	r3, [r7, #23]
 8001394:	e001      	b.n	800139a <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001396:	23ff      	movs	r3, #255	; 0xff
 8001398:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800139a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	60f8      	str	r0, [r7, #12]
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 f88a 	bl	80014cc <null_ptr_check>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d129      	bne.n	8001418 <bmp2_compensate_data+0x72>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d026      	beq.n	8001418 <bmp2_compensate_data+0x72>
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d023      	beq.n	8001418 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013d0:	68b9      	ldr	r1, [r7, #8]
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013de:	68b9      	ldr	r1, [r7, #8]
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	3308      	adds	r3, #8
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	68f9      	ldr	r1, [r7, #12]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 fabb 	bl	8001970 <compensate_temperature>
 80013fa:	4603      	mov	r3, r0
 80013fc:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80013fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10a      	bne.n	800141c <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	68f9      	ldr	r1, [r7, #12]
 800140c:	4618      	mov	r0, r3
 800140e:	f000 fba7 	bl	8001b60 <compensate_pressure>
 8001412:	4603      	mov	r3, r0
 8001414:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8001416:	e001      	b.n	800141c <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001418:	23ff      	movs	r3, #255	; 0xff
 800141a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800141c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b092      	sub	sp, #72	; 0x48
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001434:	4b23      	ldr	r3, [pc, #140]	; (80014c4 <bmp2_compute_meas_time+0x9c>)
 8001436:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800143a:	461d      	mov	r5, r3
 800143c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800143e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001440:	682b      	ldr	r3, [r5, #0]
 8001442:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001444:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <bmp2_compute_meas_time+0xa0>)
 8001446:	f107 0410 	add.w	r4, r7, #16
 800144a:	461d      	mov	r5, r3
 800144c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800144e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001450:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001454:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f837 	bl	80014cc <null_ptr_check>
 800145e:	4603      	mov	r3, r0
 8001460:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001464:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001468:	2b00      	cmp	r3, #0
 800146a:	d122      	bne.n	80014b2 <bmp2_compute_meas_time+0x8a>
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01f      	beq.n	80014b2 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	7e1b      	ldrb	r3, [r3, #24]
 8001476:	2b03      	cmp	r3, #3
 8001478:	d111      	bne.n	800149e <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	78db      	ldrb	r3, [r3, #3]
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	3348      	adds	r3, #72	; 0x48
 8001482:	443b      	add	r3, r7
 8001484:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	789b      	ldrb	r3, [r3, #2]
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	3348      	adds	r3, #72	; 0x48
 8001490:	443b      	add	r3, r7
 8001492:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8001496:	441a      	add	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800149c:	e00c      	b.n	80014b8 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	78db      	ldrb	r3, [r3, #3]
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	3348      	adds	r3, #72	; 0x48
 80014a6:	443b      	add	r3, r7
 80014a8:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014b0:	e002      	b.n	80014b8 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014b2:	23ff      	movs	r3, #255	; 0xff
 80014b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 80014b8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3748      	adds	r7, #72	; 0x48
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bdb0      	pop	{r4, r5, r7, pc}
 80014c4:	0800ced0 	.word	0x0800ced0
 80014c8:	0800cee4 	.word	0x0800cee4

080014cc <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d00b      	beq.n	80014f2 <null_ptr_check+0x26>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <null_ptr_check+0x26>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <null_ptr_check+0x26>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d102      	bne.n	80014f8 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014f2:	23ff      	movs	r3, #255	; 0xff
 80014f4:	73fb      	strb	r3, [r7, #15]
 80014f6:	e001      	b.n	80014fc <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 800150c:	b480      	push	{r7}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800151a:	2301      	movs	r3, #1
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	e015      	b.n	800154c <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	441a      	add	r2, r3
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	3b01      	subs	r3, #1
 800152c:	68b9      	ldr	r1, [r7, #8]
 800152e:	440b      	add	r3, r1
 8001530:	7812      	ldrb	r2, [r2, #0]
 8001532:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	441a      	add	r2, r3
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	68b9      	ldr	r1, [r7, #8]
 8001540:	440b      	add	r3, r1
 8001542:	7812      	ldrb	r2, [r2, #0]
 8001544:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	3301      	adds	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	429a      	cmp	r2, r3
 8001552:	d3e5      	bcc.n	8001520 <interleave_data+0x14>
    }
}
 8001554:	bf00      	nop
 8001556:	bf00      	nop
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b08a      	sub	sp, #40	; 0x28
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	f107 0310 	add.w	r3, r7, #16
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]
 800157e:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001580:	f107 010c 	add.w	r1, r7, #12
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2219      	movs	r2, #25
 8001588:	2088      	movs	r0, #136	; 0x88
 800158a:	f7ff fd7c 	bl	8001086 <bmp2_get_regs>
 800158e:	4603      	mov	r3, r0
 8001590:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 8001594:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001598:	2b00      	cmp	r3, #0
 800159a:	d177      	bne.n	800168c <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 800159c:	7b7b      	ldrb	r3, [r7, #13]
 800159e:	021b      	lsls	r3, r3, #8
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	7b3b      	ldrb	r3, [r7, #12]
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	021b      	lsls	r3, r3, #8
 80015b4:	b21a      	sxth	r2, r3
 80015b6:	7bbb      	ldrb	r3, [r7, #14]
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	4313      	orrs	r3, r2
 80015bc:	b21a      	sxth	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015c2:	7c7b      	ldrb	r3, [r7, #17]
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	7c3b      	ldrb	r3, [r7, #16]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015d4:	7cfb      	ldrb	r3, [r7, #19]
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21a      	sxth	r2, r3
 80015da:	7cbb      	ldrb	r3, [r7, #18]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	4313      	orrs	r3, r2
 80015e0:	b21b      	sxth	r3, r3
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015e8:	7d7b      	ldrb	r3, [r7, #21]
 80015ea:	021b      	lsls	r3, r3, #8
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	7d3b      	ldrb	r3, [r7, #20]
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80015fa:	7dfb      	ldrb	r3, [r7, #23]
 80015fc:	021b      	lsls	r3, r3, #8
 80015fe:	b21a      	sxth	r2, r3
 8001600:	7dbb      	ldrb	r3, [r7, #22]
 8001602:	b21b      	sxth	r3, r3
 8001604:	4313      	orrs	r3, r2
 8001606:	b21a      	sxth	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 800160c:	7e7b      	ldrb	r3, [r7, #25]
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	b21a      	sxth	r2, r3
 8001612:	7e3b      	ldrb	r3, [r7, #24]
 8001614:	b21b      	sxth	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	b21a      	sxth	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 800161e:	7efb      	ldrb	r3, [r7, #27]
 8001620:	021b      	lsls	r3, r3, #8
 8001622:	b21a      	sxth	r2, r3
 8001624:	7ebb      	ldrb	r3, [r7, #26]
 8001626:	b21b      	sxth	r3, r3
 8001628:	4313      	orrs	r3, r2
 800162a:	b21a      	sxth	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001630:	7f7b      	ldrb	r3, [r7, #29]
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	b21a      	sxth	r2, r3
 8001636:	7f3b      	ldrb	r3, [r7, #28]
 8001638:	b21b      	sxth	r3, r3
 800163a:	4313      	orrs	r3, r2
 800163c:	b21a      	sxth	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001642:	7ffb      	ldrb	r3, [r7, #31]
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21a      	sxth	r2, r3
 8001648:	7fbb      	ldrb	r3, [r7, #30]
 800164a:	b21b      	sxth	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	b21a      	sxth	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001654:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	b21a      	sxth	r2, r3
 800165c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001660:	b21b      	sxth	r3, r3
 8001662:	4313      	orrs	r3, r2
 8001664:	b21a      	sxth	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800166a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b21a      	sxth	r2, r3
 8001672:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001676:	b21b      	sxth	r3, r3
 8001678:	4313      	orrs	r3, r2
 800167a:	b21a      	sxth	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001680:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001684:	b25a      	sxtb	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 800168c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001690:	4618      	mov	r0, r3
 8001692:	3728      	adds	r7, #40	; 0x28
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80016a6:	2300      	movs	r3, #0
 80016a8:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 80016aa:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 80016ae:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d074      	beq.n	80017a0 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016b6:	f107 0114 	add.w	r1, r7, #20
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2202      	movs	r2, #2
 80016be:	20f4      	movs	r0, #244	; 0xf4
 80016c0:	f7ff fce1 	bl	8001086 <bmp2_get_regs>
 80016c4:	4603      	mov	r3, r0
 80016c6:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d169      	bne.n	80017a4 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7ff fd82 	bl	80011da <bmp2_soft_reset>
 80016d6:	4603      	mov	r3, r0
 80016d8:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d160      	bne.n	80017a4 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	68b9      	ldr	r1, [r7, #8]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f000 f861 	bl	80017b0 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016ee:	7d7b      	ldrb	r3, [r7, #21]
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	f003 031f 	and.w	r3, r3, #31
 80016f6:	b25a      	sxtb	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	789b      	ldrb	r3, [r3, #2]
 80016fc:	015b      	lsls	r3, r3, #5
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b25b      	sxtb	r3, r3
 8001704:	b2db      	uxtb	r3, r3
 8001706:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001708:	7d7b      	ldrb	r3, [r7, #21]
 800170a:	b25b      	sxtb	r3, r3
 800170c:	f023 031c 	bic.w	r3, r3, #28
 8001710:	b25a      	sxtb	r2, r3
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	791b      	ldrb	r3, [r3, #4]
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	b25b      	sxtb	r3, r3
 800171a:	f003 031c 	and.w	r3, r3, #28
 800171e:	b25b      	sxtb	r3, r3
 8001720:	4313      	orrs	r3, r2
 8001722:	b25b      	sxtb	r3, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001728:	7d7b      	ldrb	r3, [r7, #21]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	f023 0301 	bic.w	r3, r3, #1
 8001730:	b25a      	sxtb	r2, r3
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	795b      	ldrb	r3, [r3, #5]
 8001736:	b25b      	sxtb	r3, r3
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	b25b      	sxtb	r3, r3
 800173e:	4313      	orrs	r3, r2
 8001740:	b25b      	sxtb	r3, r3
 8001742:	b2db      	uxtb	r3, r3
 8001744:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8001746:	f107 0114 	add.w	r1, r7, #20
 800174a:	f107 0010 	add.w	r0, r7, #16
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2202      	movs	r2, #2
 8001752:	f7ff fcd0 	bl	80010f6 <bmp2_set_regs>
 8001756:	4603      	mov	r3, r0
 8001758:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800175a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d120      	bne.n	80017a4 <conf_sensor+0x10c>
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d01d      	beq.n	80017a4 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	7bfa      	ldrb	r2, [r7, #15]
 800176c:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 800176e:	7d3b      	ldrb	r3, [r7, #20]
 8001770:	b25b      	sxtb	r3, r3
 8001772:	f023 0303 	bic.w	r3, r3, #3
 8001776:	b25a      	sxtb	r2, r3
 8001778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	b25b      	sxtb	r3, r3
 8001782:	4313      	orrs	r3, r2
 8001784:	b25b      	sxtb	r3, r3
 8001786:	b2db      	uxtb	r3, r3
 8001788:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800178a:	f107 0114 	add.w	r1, r7, #20
 800178e:	f107 0010 	add.w	r0, r7, #16
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2201      	movs	r2, #1
 8001796:	f7ff fcae 	bl	80010f6 <bmp2_set_regs>
 800179a:	4603      	mov	r3, r0
 800179c:	75fb      	strb	r3, [r7, #23]
 800179e:	e001      	b.n	80017a4 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80017a0:	23ff      	movs	r3, #255	; 0xff
 80017a2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	78db      	ldrb	r3, [r3, #3]
 80017be:	2b04      	cmp	r3, #4
 80017c0:	f200 808b 	bhi.w	80018da <set_os_mode+0x12a>
 80017c4:	a201      	add	r2, pc, #4	; (adr r2, 80017cc <set_os_mode+0x1c>)
 80017c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ca:	bf00      	nop
 80017cc:	080017e1 	.word	0x080017e1
 80017d0:	08001813 	.word	0x08001813
 80017d4:	08001845 	.word	0x08001845
 80017d8:	08001877 	.word	0x08001877
 80017dc:	080018a9 	.word	0x080018a9
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	f003 031f 	and.w	r3, r3, #31
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	f043 0320 	orr.w	r3, r3, #32
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	f023 031c 	bic.w	r3, r3, #28
 8001802:	b25b      	sxtb	r3, r3
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	b25b      	sxtb	r3, r3
 800180a:	b2da      	uxtb	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	701a      	strb	r2, [r3, #0]
            break;
 8001810:	e064      	b.n	80018dc <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	b25b      	sxtb	r3, r3
 8001818:	f003 031f 	and.w	r3, r3, #31
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f043 0320 	orr.w	r3, r3, #32
 8001822:	b25b      	sxtb	r3, r3
 8001824:	b2da      	uxtb	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b25b      	sxtb	r3, r3
 8001830:	f023 031c 	bic.w	r3, r3, #28
 8001834:	b25b      	sxtb	r3, r3
 8001836:	f043 0308 	orr.w	r3, r3, #8
 800183a:	b25b      	sxtb	r3, r3
 800183c:	b2da      	uxtb	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	701a      	strb	r2, [r3, #0]
            break;
 8001842:	e04b      	b.n	80018dc <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b25b      	sxtb	r3, r3
 800184a:	f003 031f 	and.w	r3, r3, #31
 800184e:	b25b      	sxtb	r3, r3
 8001850:	f043 0320 	orr.w	r3, r3, #32
 8001854:	b25b      	sxtb	r3, r3
 8001856:	b2da      	uxtb	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	b25b      	sxtb	r3, r3
 8001862:	f023 031c 	bic.w	r3, r3, #28
 8001866:	b25b      	sxtb	r3, r3
 8001868:	f043 030c 	orr.w	r3, r3, #12
 800186c:	b25b      	sxtb	r3, r3
 800186e:	b2da      	uxtb	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	701a      	strb	r2, [r3, #0]
            break;
 8001874:	e032      	b.n	80018dc <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	b25b      	sxtb	r3, r3
 800187c:	f003 031f 	and.w	r3, r3, #31
 8001880:	b25b      	sxtb	r3, r3
 8001882:	f043 0320 	orr.w	r3, r3, #32
 8001886:	b25b      	sxtb	r3, r3
 8001888:	b2da      	uxtb	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	b25b      	sxtb	r3, r3
 8001894:	f023 031c 	bic.w	r3, r3, #28
 8001898:	b25b      	sxtb	r3, r3
 800189a:	f043 0310 	orr.w	r3, r3, #16
 800189e:	b25b      	sxtb	r3, r3
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	701a      	strb	r2, [r3, #0]
            break;
 80018a6:	e019      	b.n	80018dc <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	f003 031f 	and.w	r3, r3, #31
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	f023 031c 	bic.w	r3, r3, #28
 80018ca:	b25b      	sxtb	r3, r3
 80018cc:	f043 0314 	orr.w	r3, r3, #20
 80018d0:	b25b      	sxtb	r3, r3
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	701a      	strb	r2, [r3, #0]
            break;
 80018d8:	e000      	b.n	80018dc <set_os_mode+0x12c>
        default:
            break;
 80018da:	bf00      	nop
    }
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	031b      	lsls	r3, r3, #12
 80018f8:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	3301      	adds	r3, #1
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	011b      	lsls	r3, r3, #4
 8001902:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3302      	adds	r3, #2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	b2db      	uxtb	r3, r3
 800190e:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	431a      	orrs	r2, r3
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	431a      	orrs	r2, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	3303      	adds	r3, #3
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	031b      	lsls	r3, r3, #12
 8001926:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3304      	adds	r3, #4
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3305      	adds	r3, #5
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	b2db      	uxtb	r3, r3
 800193c:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 800193e:	697a      	ldr	r2, [r7, #20]
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	431a      	orrs	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4313      	orrs	r3, r2
 8001948:	461a      	mov	r2, r3
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	4619      	mov	r1, r3
 8001958:	4610      	mov	r0, r2
 800195a:	f000 fae5 	bl	8001f28 <st_check_boundaries>
 800195e:	4603      	mov	r3, r0
 8001960:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001962:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001970:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001974:	b08c      	sub	sp, #48	; 0x30
 8001976:	af00      	add	r7, sp, #0
 8001978:	60f8      	str	r0, [r7, #12]
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 800197e:	2300      	movs	r3, #0
 8001980:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4618      	mov	r0, r3
 800198a:	f7fe fdeb 	bl	8000564 <__aeabi_i2d>
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	4b6c      	ldr	r3, [pc, #432]	; (8001b44 <compensate_temperature+0x1d4>)
 8001994:	f7fe ff7a 	bl	800088c <__aeabi_ddiv>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4614      	mov	r4, r2
 800199e:	461d      	mov	r5, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	8b9b      	ldrh	r3, [r3, #28]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fdcd 	bl	8000544 <__aeabi_ui2d>
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	4b66      	ldr	r3, [pc, #408]	; (8001b48 <compensate_temperature+0x1d8>)
 80019b0:	f7fe ff6c 	bl	800088c <__aeabi_ddiv>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4620      	mov	r0, r4
 80019ba:	4629      	mov	r1, r5
 80019bc:	f7fe fc84 	bl	80002c8 <__aeabi_dsub>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	4614      	mov	r4, r2
 80019c6:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fdc8 	bl	8000564 <__aeabi_i2d>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019d8:	4620      	mov	r0, r4
 80019da:	4629      	mov	r1, r5
 80019dc:	f7fe fe2c 	bl	8000638 <__aeabi_dmul>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fdb9 	bl	8000564 <__aeabi_i2d>
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80019fa:	f7fe ff47 	bl	800088c <__aeabi_ddiv>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	4614      	mov	r4, r2
 8001a04:	461d      	mov	r5, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	8b9b      	ldrh	r3, [r3, #28]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7fe fd9a 	bl	8000544 <__aeabi_ui2d>
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	4b4d      	ldr	r3, [pc, #308]	; (8001b4c <compensate_temperature+0x1dc>)
 8001a16:	f7fe ff39 	bl	800088c <__aeabi_ddiv>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4620      	mov	r0, r4
 8001a20:	4629      	mov	r1, r5
 8001a22:	f7fe fc51 	bl	80002c8 <__aeabi_dsub>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4614      	mov	r4, r2
 8001a2c:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fd96 	bl	8000564 <__aeabi_i2d>
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001a40:	f7fe ff24 	bl	800088c <__aeabi_ddiv>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4690      	mov	r8, r2
 8001a4a:	4699      	mov	r9, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	8b9b      	ldrh	r3, [r3, #28]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7fe fd77 	bl	8000544 <__aeabi_ui2d>
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	4b3c      	ldr	r3, [pc, #240]	; (8001b4c <compensate_temperature+0x1dc>)
 8001a5c:	f7fe ff16 	bl	800088c <__aeabi_ddiv>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4640      	mov	r0, r8
 8001a66:	4649      	mov	r1, r9
 8001a68:	f7fe fc2e 	bl	80002c8 <__aeabi_dsub>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a70:	4620      	mov	r0, r4
 8001a72:	4629      	mov	r1, r5
 8001a74:	f7fe fde0 	bl	8000638 <__aeabi_dmul>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4614      	mov	r4, r2
 8001a7e:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7fe fd6c 	bl	8000564 <__aeabi_i2d>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
    var2 =
 8001a90:	4620      	mov	r0, r4
 8001a92:	4629      	mov	r1, r5
 8001a94:	f7fe fdd0 	bl	8000638 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001aa0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001aa4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aa8:	f7fe fc10 	bl	80002cc <__adddf3>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f7ff f870 	bl	8000b98 <__aeabi_d2iz>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001abe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ac2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ac6:	f7fe fc01 	bl	80002cc <__adddf3>
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	; (8001b50 <compensate_temperature+0x1e0>)
 8001ad8:	f7fe fed8 	bl	800088c <__aeabi_ddiv>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <compensate_temperature+0x1e4>)
 8001aea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001aee:	f7ff f815 	bl	8000b1c <__aeabi_dcmplt>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d007      	beq.n	8001b08 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <compensate_temperature+0x1e4>)
 8001afe:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001b02:	2301      	movs	r3, #1
 8001b04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <compensate_temperature+0x1e8>)
 8001b0e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b12:	f7ff f821 	bl	8000b58 <__aeabi_dcmpgt>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d007      	beq.n	8001b2c <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	4b0d      	ldr	r3, [pc, #52]	; (8001b58 <compensate_temperature+0x1e8>)
 8001b22:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 8001b2c:	68f9      	ldr	r1, [r7, #12]
 8001b2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b32:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b36:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3730      	adds	r7, #48	; 0x30
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b44:	40d00000 	.word	0x40d00000
 8001b48:	40900000 	.word	0x40900000
 8001b4c:	40c00000 	.word	0x40c00000
 8001b50:	40b40000 	.word	0x40b40000
 8001b54:	c0440000 	.word	0xc0440000
 8001b58:	40554000 	.word	0x40554000
 8001b5c:	00000000 	.word	0x00000000

08001b60 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b60:	b5b0      	push	{r4, r5, r7, lr}
 8001b62:	b08c      	sub	sp, #48	; 0x30
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	f04f 0300 	mov.w	r3, #0
 8001b7a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fcee 	bl	8000564 <__aeabi_i2d>
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b90:	f7fe fe7c 	bl	800088c <__aeabi_ddiv>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4610      	mov	r0, r2
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	4bcb      	ldr	r3, [pc, #812]	; (8001ed0 <compensate_pressure+0x370>)
 8001ba2:	f7fe fb91 	bl	80002c8 <__aeabi_dsub>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001bae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bb6:	f7fe fd3f 	bl	8000638 <__aeabi_dmul>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4614      	mov	r4, r2
 8001bc0:	461d      	mov	r5, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fccb 	bl	8000564 <__aeabi_i2d>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4620      	mov	r0, r4
 8001bd4:	4629      	mov	r1, r5
 8001bd6:	f7fe fd2f 	bl	8000638 <__aeabi_dmul>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	4610      	mov	r0, r2
 8001be0:	4619      	mov	r1, r3
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	4bbb      	ldr	r3, [pc, #748]	; (8001ed4 <compensate_pressure+0x374>)
 8001be8:	f7fe fe50 	bl	800088c <__aeabi_ddiv>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7fe fcb2 	bl	8000564 <__aeabi_i2d>
 8001c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c04:	f7fe fd18 	bl	8000638 <__aeabi_dmul>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	f7fe fb5a 	bl	80002cc <__adddf3>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c20:	f7fe fb54 	bl	80002cc <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	4ba9      	ldr	r3, [pc, #676]	; (8001ed8 <compensate_pressure+0x378>)
 8001c32:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c36:	f7fe fe29 	bl	800088c <__aeabi_ddiv>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4614      	mov	r4, r2
 8001c40:	461d      	mov	r5, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fc8b 	bl	8000564 <__aeabi_i2d>
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	4ba2      	ldr	r3, [pc, #648]	; (8001edc <compensate_pressure+0x37c>)
 8001c54:	f7fe fcf0 	bl	8000638 <__aeabi_dmul>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	4629      	mov	r1, r5
 8001c60:	f7fe fb34 	bl	80002cc <__adddf3>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc76 	bl	8000564 <__aeabi_i2d>
 8001c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7c:	f7fe fcdc 	bl	8000638 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c8c:	f7fe fcd4 	bl	8000638 <__aeabi_dmul>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4610      	mov	r0, r2
 8001c96:	4619      	mov	r1, r3
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	4b90      	ldr	r3, [pc, #576]	; (8001ee0 <compensate_pressure+0x380>)
 8001c9e:	f7fe fdf5 	bl	800088c <__aeabi_ddiv>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4614      	mov	r4, r2
 8001ca8:	461d      	mov	r5, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe fc57 	bl	8000564 <__aeabi_i2d>
 8001cb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cba:	f7fe fcbd 	bl	8000638 <__aeabi_dmul>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4620      	mov	r0, r4
 8001cc4:	4629      	mov	r1, r5
 8001cc6:	f7fe fb01 	bl	80002cc <__adddf3>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4610      	mov	r0, r2
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f04f 0200 	mov.w	r2, #0
 8001cd6:	4b82      	ldr	r3, [pc, #520]	; (8001ee0 <compensate_pressure+0x380>)
 8001cd8:	f7fe fdd8 	bl	800088c <__aeabi_ddiv>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4b7a      	ldr	r3, [pc, #488]	; (8001ed4 <compensate_pressure+0x374>)
 8001cea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cee:	f7fe fdcd 	bl	800088c <__aeabi_ddiv>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	4b79      	ldr	r3, [pc, #484]	; (8001ee4 <compensate_pressure+0x384>)
 8001d00:	f7fe fae4 	bl	80002cc <__adddf3>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4614      	mov	r4, r2
 8001d0a:	461d      	mov	r5, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc17 	bl	8000544 <__aeabi_ui2d>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	4629      	mov	r1, r5
 8001d1e:	f7fe fc8b 	bl	8000638 <__aeabi_dmul>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d36:	f7fe fef1 	bl	8000b1c <__aeabi_dcmplt>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d10b      	bne.n	8001d58 <compensate_pressure+0x1f8>
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	f04f 0300 	mov.w	r3, #0
 8001d48:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d4c:	f7fe ff04 	bl	8000b58 <__aeabi_dcmpgt>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f000 80de 	beq.w	8001f14 <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fbf1 	bl	8000544 <__aeabi_ui2d>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	f04f 0000 	mov.w	r0, #0
 8001d6a:	495f      	ldr	r1, [pc, #380]	; (8001ee8 <compensate_pressure+0x388>)
 8001d6c:	f7fe faac 	bl	80002c8 <__aeabi_dsub>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	4b5b      	ldr	r3, [pc, #364]	; (8001eec <compensate_pressure+0x38c>)
 8001d7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d82:	f7fe fd83 	bl	800088c <__aeabi_ddiv>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d8e:	f7fe fa9b 	bl	80002c8 <__aeabi_dsub>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4610      	mov	r0, r2
 8001d98:	4619      	mov	r1, r3
 8001d9a:	a347      	add	r3, pc, #284	; (adr r3, 8001eb8 <compensate_pressure+0x358>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fc4a 	bl	8000638 <__aeabi_dmul>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001db0:	f7fe fd6c 	bl	800088c <__aeabi_ddiv>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fbce 	bl	8000564 <__aeabi_i2d>
 8001dc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dcc:	f7fe fc34 	bl	8000638 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ddc:	f7fe fc2c 	bl	8000638 <__aeabi_dmul>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4619      	mov	r1, r3
 8001de8:	f04f 0200 	mov.w	r2, #0
 8001dec:	4b40      	ldr	r3, [pc, #256]	; (8001ef0 <compensate_pressure+0x390>)
 8001dee:	f7fe fd4d 	bl	800088c <__aeabi_ddiv>
 8001df2:	4602      	mov	r2, r0
 8001df4:	460b      	mov	r3, r1
 8001df6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fbaf 	bl	8000564 <__aeabi_i2d>
 8001e06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e0a:	f7fe fc15 	bl	8000638 <__aeabi_dmul>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4610      	mov	r0, r2
 8001e14:	4619      	mov	r1, r3
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	4b2e      	ldr	r3, [pc, #184]	; (8001ed4 <compensate_pressure+0x374>)
 8001e1c:	f7fe fd36 	bl	800088c <__aeabi_ddiv>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e2c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e30:	f7fe fa4c 	bl	80002cc <__adddf3>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4614      	mov	r4, r2
 8001e3a:	461d      	mov	r5, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fb8e 	bl	8000564 <__aeabi_i2d>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4620      	mov	r0, r4
 8001e4e:	4629      	mov	r1, r5
 8001e50:	f7fe fa3c 	bl	80002cc <__adddf3>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	4b24      	ldr	r3, [pc, #144]	; (8001ef4 <compensate_pressure+0x394>)
 8001e62:	f7fe fd13 	bl	800088c <__aeabi_ddiv>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e6e:	f7fe fa2d 	bl	80002cc <__adddf3>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e7a:	a311      	add	r3, pc, #68	; (adr r3, 8001ec0 <compensate_pressure+0x360>)
 8001e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e80:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e84:	f7fe fe4a 	bl	8000b1c <__aeabi_dcmplt>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d007      	beq.n	8001e9e <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e8e:	a30c      	add	r3, pc, #48	; (adr r3, 8001ec0 <compensate_pressure+0x360>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001e9e:	a30a      	add	r3, pc, #40	; (adr r3, 8001ec8 <compensate_pressure+0x368>)
 8001ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ea8:	f7fe fe56 	bl	8000b58 <__aeabi_dcmpgt>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	e022      	b.n	8001ef8 <compensate_pressure+0x398>
 8001eb2:	bf00      	nop
 8001eb4:	f3af 8000 	nop.w
 8001eb8:	00000000 	.word	0x00000000
 8001ebc:	40b86a00 	.word	0x40b86a00
 8001ec0:	00000000 	.word	0x00000000
 8001ec4:	40dd4c00 	.word	0x40dd4c00
 8001ec8:	00000000 	.word	0x00000000
 8001ecc:	40fadb00 	.word	0x40fadb00
 8001ed0:	40ef4000 	.word	0x40ef4000
 8001ed4:	40e00000 	.word	0x40e00000
 8001ed8:	40100000 	.word	0x40100000
 8001edc:	40f00000 	.word	0x40f00000
 8001ee0:	41200000 	.word	0x41200000
 8001ee4:	3ff00000 	.word	0x3ff00000
 8001ee8:	41300000 	.word	0x41300000
 8001eec:	40b00000 	.word	0x40b00000
 8001ef0:	41e00000 	.word	0x41e00000
 8001ef4:	40300000 	.word	0x40300000
 8001ef8:	d007      	beq.n	8001f0a <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001efa:	a309      	add	r3, pc, #36	; (adr r3, 8001f20 <compensate_pressure+0x3c0>)
 8001efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f00:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001f04:	2304      	movs	r3, #4
 8001f06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001f0a:	68f9      	ldr	r1, [r7, #12]
 8001f0c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f10:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f14:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3730      	adds	r7, #48	; 0x30
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f20:	00000000 	.word	0x00000000
 8001f24:	40fadb00 	.word	0x40fadb00

08001f28 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	db03      	blt.n	8001f44 <st_check_boundaries+0x1c>
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4a1c      	ldr	r2, [pc, #112]	; (8001fb0 <st_check_boundaries+0x88>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	dd09      	ble.n	8001f58 <st_check_boundaries+0x30>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	db06      	blt.n	8001f58 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <st_check_boundaries+0x88>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	dc02      	bgt.n	8001f58 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f52:	23fa      	movs	r3, #250	; 0xfa
 8001f54:	73fb      	strb	r3, [r7, #15]
 8001f56:	e023      	b.n	8001fa0 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	db03      	blt.n	8001f66 <st_check_boundaries+0x3e>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a13      	ldr	r2, [pc, #76]	; (8001fb0 <st_check_boundaries+0x88>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	dd09      	ble.n	8001f7a <st_check_boundaries+0x52>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	db06      	blt.n	8001f7a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	4a10      	ldr	r2, [pc, #64]	; (8001fb0 <st_check_boundaries+0x88>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	dc02      	bgt.n	8001f7a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f74:	23fb      	movs	r3, #251	; 0xfb
 8001f76:	73fb      	strb	r3, [r7, #15]
 8001f78:	e012      	b.n	8001fa0 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	db03      	blt.n	8001f88 <st_check_boundaries+0x60>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <st_check_boundaries+0x88>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	dd09      	ble.n	8001f9c <st_check_boundaries+0x74>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	db03      	blt.n	8001f96 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <st_check_boundaries+0x88>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	dd02      	ble.n	8001f9c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f96:	23f9      	movs	r3, #249	; 0xf9
 8001f98:	73fb      	strb	r3, [r7, #15]
 8001f9a:	e001      	b.n	8001fa0 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001fa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	000ffff0 	.word	0x000ffff0

08001fb4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff f837 	bl	8001030 <bmp2_init>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fc6:	f107 0308 	add.w	r3, r7, #8
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff f91c 	bl	800120a <bmp2_get_config>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_OFF;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff f94e 	bl	800128a <bmp2_set_config>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001ff2:	f107 0308 	add.w	r3, r7, #8
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	2003      	movs	r0, #3
 8001ffc:	f7ff f980 	bl	8001300 <bmp2_set_power_mode>
 8002000:	4603      	mov	r3, r0
 8002002:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8002004:	f107 0108 	add.w	r1, r7, #8
 8002008:	f107 0310 	add.w	r3, r7, #16
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fa0a 	bl	8001428 <bmp2_compute_meas_time>
 8002014:	4603      	mov	r3, r0
 8002016:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002018:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08e      	sub	sp, #56	; 0x38
 8002028:	af00      	add	r7, sp, #0
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	4603      	mov	r3, r0
 8002032:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 800203a:	2300      	movs	r3, #0
 800203c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	633b      	str	r3, [r7, #48]	; 0x30

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002046:	6858      	ldr	r0, [r3, #4]
 8002048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204a:	891b      	ldrh	r3, [r3, #8]
 800204c:	2200      	movs	r2, #0
 800204e:	4619      	mov	r1, r3
 8002050:	f001 fccc 	bl	80039ec <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	f107 010f 	add.w	r1, r7, #15
 800205c:	2305      	movs	r3, #5
 800205e:	2201      	movs	r2, #1
 8002060:	f002 fec7 	bl	8004df2 <HAL_SPI_Transmit>
 8002064:	4603      	mov	r3, r0
 8002066:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 800206a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800206c:	6818      	ldr	r0, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	b29a      	uxth	r2, r3
 8002072:	2305      	movs	r3, #5
 8002074:	68b9      	ldr	r1, [r7, #8]
 8002076:	f003 f82a 	bl	80050ce <HAL_SPI_Receive>
 800207a:	4603      	mov	r3, r0
 800207c:	461a      	mov	r2, r3
 800207e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002082:	4413      	add	r3, r2
 8002084:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800208a:	6858      	ldr	r0, [r3, #4]
 800208c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800208e:	891b      	ldrh	r3, [r3, #8]
 8002090:	2201      	movs	r2, #1
 8002092:	4619      	mov	r1, r3
 8002094:	f001 fcaa 	bl	80039ec <HAL_GPIO_WritePin>

#ifdef DEBUG
  uint8_t data[BMP2_SPI_BUFFER_LEN] = {0,};
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	f107 0318 	add.w	r3, r7, #24
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
 80020ac:	615a      	str	r2, [r3, #20]
  memcpy(data, reg_data, length);
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f007 fbc7 	bl	800984a <memcpy>
#endif

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80020bc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d002      	beq.n	80020ca <bmp2_spi_read+0xa6>
    iError = -1;
 80020c4:	23ff      	movs	r3, #255	; 0xff
 80020c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  return iError;
 80020ca:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3738      	adds	r7, #56	; 0x38
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b08e      	sub	sp, #56	; 0x38
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
 80020e2:	4603      	mov	r3, r0
 80020e4:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020ec:	2300      	movs	r3, #0
 80020ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef DEBUG
  uint8_t data[BMP2_SPI_BUFFER_LEN] = {0,};
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	f107 0318 	add.w	r3, r7, #24
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	605a      	str	r2, [r3, #4]
 8002104:	609a      	str	r2, [r3, #8]
 8002106:	60da      	str	r2, [r3, #12]
 8002108:	611a      	str	r2, [r3, #16]
 800210a:	615a      	str	r2, [r3, #20]
  memcpy(data, reg_data, length);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	68b9      	ldr	r1, [r7, #8]
 8002114:	4618      	mov	r0, r3
 8002116:	f007 fb98 	bl	800984a <memcpy>
#endif

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 800211a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800211c:	6858      	ldr	r0, [r3, #4]
 800211e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002120:	891b      	ldrh	r3, [r3, #8]
 8002122:	2200      	movs	r2, #0
 8002124:	4619      	mov	r1, r3
 8002126:	f001 fc61 	bl	80039ec <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 800212a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800212c:	6818      	ldr	r0, [r3, #0]
 800212e:	f107 010f 	add.w	r1, r7, #15
 8002132:	2305      	movs	r3, #5
 8002134:	2201      	movs	r2, #1
 8002136:	f002 fe5c 	bl	8004df2 <HAL_SPI_Transmit>
 800213a:	4603      	mov	r3, r0
 800213c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 8002140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002142:	6818      	ldr	r0, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	b29a      	uxth	r2, r3
 8002148:	2305      	movs	r3, #5
 800214a:	68b9      	ldr	r1, [r7, #8]
 800214c:	f002 fe51 	bl	8004df2 <HAL_SPI_Transmit>
 8002150:	4603      	mov	r3, r0
 8002152:	461a      	mov	r2, r3
 8002154:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002158:	4413      	add	r3, r2
 800215a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 800215e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002160:	6858      	ldr	r0, [r3, #4]
 8002162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002164:	891b      	ldrh	r3, [r3, #8]
 8002166:	2201      	movs	r2, #1
 8002168:	4619      	mov	r1, r3
 800216a:	f001 fc3f 	bl	80039ec <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 800216e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <bmp2_spi_write+0xa6>
    iError = -1;
 8002176:	23ff      	movs	r3, #255	; 0xff
 8002178:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  return iError;
 800217c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8002180:	4618      	mov	r0, r3
 8002182:	3738      	adds	r7, #56	; 0x38
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a05      	ldr	r2, [pc, #20]	; (80021ac <bmp2_delay_us+0x24>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	099b      	lsrs	r3, r3, #6
 800219c:	4618      	mov	r0, r3
 800219e:	f001 f8b1 	bl	8003304 <HAL_Delay>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	10624dd3 	.word	0x10624dd3

080021b0 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08c      	sub	sp, #48	; 0x30
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 80021b8:	23ff      	movs	r3, #255	; 0xff
 80021ba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = -1.0;
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <BMP2_ReadTemperature_degC+0x88>)
 80021c4:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = 10;
 80021c8:	230a      	movs	r3, #10
 80021ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff f867 	bl	80012a8 <bmp2_get_status>
 80021da:	4603      	mov	r3, r0
 80021dc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80021e0:	f107 0308 	add.w	r3, r7, #8
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff f89f 	bl	800132a <bmp2_get_sensor_data>
 80021ec:	4603      	mov	r3, r0
 80021ee:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    temp = comp_data.temperature;
 80021f2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80021f6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 80021fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	3b01      	subs	r3, #1
 8002202:	b2db      	uxtb	r3, r3
 8002204:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002208:	7f3b      	ldrb	r3, [r7, #28]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <BMP2_ReadTemperature_degC+0x66>
 800220e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8002212:	2b00      	cmp	r3, #0
 8002214:	dcdb      	bgt.n	80021ce <BMP2_ReadTemperature_degC+0x1e>

  /* Save reading result in sensor handler */
  ((BMP2_HandleTypeDef*)(dev->intf_ptr))->LastExecutionStatus = rslt;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800221e:	729a      	strb	r2, [r3, #10]

  return temp;
 8002220:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002224:	ec43 2b17 	vmov	d7, r2, r3
}
 8002228:	eeb0 0a47 	vmov.f32	s0, s14
 800222c:	eef0 0a67 	vmov.f32	s1, s15
 8002230:	3730      	adds	r7, #48	; 0x30
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	bff00000 	.word	0xbff00000

0800223c <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08c      	sub	sp, #48	; 0x30
 8002240:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002242:	f107 031c 	add.w	r3, r7, #28
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	609a      	str	r2, [r3, #8]
 800224e:	60da      	str	r2, [r3, #12]
 8002250:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002252:	4b8a      	ldr	r3, [pc, #552]	; (800247c <MX_GPIO_Init+0x240>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	4a89      	ldr	r2, [pc, #548]	; (800247c <MX_GPIO_Init+0x240>)
 8002258:	f043 0310 	orr.w	r3, r3, #16
 800225c:	6313      	str	r3, [r2, #48]	; 0x30
 800225e:	4b87      	ldr	r3, [pc, #540]	; (800247c <MX_GPIO_Init+0x240>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	61bb      	str	r3, [r7, #24]
 8002268:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800226a:	4b84      	ldr	r3, [pc, #528]	; (800247c <MX_GPIO_Init+0x240>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	4a83      	ldr	r2, [pc, #524]	; (800247c <MX_GPIO_Init+0x240>)
 8002270:	f043 0304 	orr.w	r3, r3, #4
 8002274:	6313      	str	r3, [r2, #48]	; 0x30
 8002276:	4b81      	ldr	r3, [pc, #516]	; (800247c <MX_GPIO_Init+0x240>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002282:	4b7e      	ldr	r3, [pc, #504]	; (800247c <MX_GPIO_Init+0x240>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	4a7d      	ldr	r2, [pc, #500]	; (800247c <MX_GPIO_Init+0x240>)
 8002288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800228c:	6313      	str	r3, [r2, #48]	; 0x30
 800228e:	4b7b      	ldr	r3, [pc, #492]	; (800247c <MX_GPIO_Init+0x240>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800229a:	4b78      	ldr	r3, [pc, #480]	; (800247c <MX_GPIO_Init+0x240>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	4a77      	ldr	r2, [pc, #476]	; (800247c <MX_GPIO_Init+0x240>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	; 0x30
 80022a6:	4b75      	ldr	r3, [pc, #468]	; (800247c <MX_GPIO_Init+0x240>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b2:	4b72      	ldr	r3, [pc, #456]	; (800247c <MX_GPIO_Init+0x240>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	4a71      	ldr	r2, [pc, #452]	; (800247c <MX_GPIO_Init+0x240>)
 80022b8:	f043 0302 	orr.w	r3, r3, #2
 80022bc:	6313      	str	r3, [r2, #48]	; 0x30
 80022be:	4b6f      	ldr	r3, [pc, #444]	; (800247c <MX_GPIO_Init+0x240>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ca:	4b6c      	ldr	r3, [pc, #432]	; (800247c <MX_GPIO_Init+0x240>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	4a6b      	ldr	r2, [pc, #428]	; (800247c <MX_GPIO_Init+0x240>)
 80022d0:	f043 0308 	orr.w	r3, r3, #8
 80022d4:	6313      	str	r3, [r2, #48]	; 0x30
 80022d6:	4b69      	ldr	r3, [pc, #420]	; (800247c <MX_GPIO_Init+0x240>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	607b      	str	r3, [r7, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022e2:	4b66      	ldr	r3, [pc, #408]	; (800247c <MX_GPIO_Init+0x240>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	4a65      	ldr	r2, [pc, #404]	; (800247c <MX_GPIO_Init+0x240>)
 80022e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022ec:	6313      	str	r3, [r2, #48]	; 0x30
 80022ee:	4b63      	ldr	r3, [pc, #396]	; (800247c <MX_GPIO_Init+0x240>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022f6:	603b      	str	r3, [r7, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CS1_GPIO_Port, BMP2_CS1_Pin, GPIO_PIN_SET);
 80022fa:	2201      	movs	r2, #1
 80022fc:	2110      	movs	r1, #16
 80022fe:	4860      	ldr	r0, [pc, #384]	; (8002480 <MX_GPIO_Init+0x244>)
 8002300:	f001 fb74 	bl	80039ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002304:	2200      	movs	r2, #0
 8002306:	f244 0181 	movw	r1, #16513	; 0x4081
 800230a:	485e      	ldr	r0, [pc, #376]	; (8002484 <MX_GPIO_Init+0x248>)
 800230c:	f001 fb6e 	bl	80039ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002310:	2200      	movs	r2, #0
 8002312:	2140      	movs	r1, #64	; 0x40
 8002314:	485c      	ldr	r0, [pc, #368]	; (8002488 <MX_GPIO_Init+0x24c>)
 8002316:	f001 fb69 	bl	80039ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP2_CS1_Pin;
 800231a:	2310      	movs	r3, #16
 800231c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231e:	2301      	movs	r3, #1
 8002320:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002326:	2302      	movs	r3, #2
 8002328:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BMP2_CS1_GPIO_Port, &GPIO_InitStruct);
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	4619      	mov	r1, r3
 8002330:	4853      	ldr	r0, [pc, #332]	; (8002480 <MX_GPIO_Init+0x244>)
 8002332:	f001 f9af 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800233a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800233c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002340:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	4619      	mov	r1, r3
 800234c:	484f      	ldr	r0, [pc, #316]	; (800248c <MX_GPIO_Init+0x250>)
 800234e:	f001 f9a1 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002352:	2332      	movs	r3, #50	; 0x32
 8002354:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002356:	2302      	movs	r3, #2
 8002358:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002362:	230b      	movs	r3, #11
 8002364:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	4847      	ldr	r0, [pc, #284]	; (800248c <MX_GPIO_Init+0x250>)
 800236e:	f001 f991 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002372:	2386      	movs	r3, #134	; 0x86
 8002374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002382:	230b      	movs	r3, #11
 8002384:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002386:	f107 031c 	add.w	r3, r7, #28
 800238a:	4619      	mov	r1, r3
 800238c:	4840      	ldr	r0, [pc, #256]	; (8002490 <MX_GPIO_Init+0x254>)
 800238e:	f001 f981 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002392:	f244 0381 	movw	r3, #16513	; 0x4081
 8002396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002398:	2301      	movs	r3, #1
 800239a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	2300      	movs	r3, #0
 80023a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a4:	f107 031c 	add.w	r3, r7, #28
 80023a8:	4619      	mov	r1, r3
 80023aa:	4836      	ldr	r0, [pc, #216]	; (8002484 <MX_GPIO_Init+0x248>)
 80023ac:	f001 f972 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80023b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80023c2:	230b      	movs	r3, #11
 80023c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 031c 	add.w	r3, r7, #28
 80023ca:	4619      	mov	r1, r3
 80023cc:	482d      	ldr	r0, [pc, #180]	; (8002484 <MX_GPIO_Init+0x248>)
 80023ce:	f001 f961 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80023d2:	2340      	movs	r3, #64	; 0x40
 80023d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d6:	2301      	movs	r3, #1
 80023d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80023e2:	f107 031c 	add.w	r3, r7, #28
 80023e6:	4619      	mov	r1, r3
 80023e8:	4827      	ldr	r0, [pc, #156]	; (8002488 <MX_GPIO_Init+0x24c>)
 80023ea:	f001 f953 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f2:	2300      	movs	r3, #0
 80023f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	4619      	mov	r1, r3
 8002400:	4821      	ldr	r0, [pc, #132]	; (8002488 <MX_GPIO_Init+0x24c>)
 8002402:	f001 f947 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002406:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800240a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002418:	230a      	movs	r3, #10
 800241a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	4619      	mov	r1, r3
 8002422:	481b      	ldr	r0, [pc, #108]	; (8002490 <MX_GPIO_Init+0x254>)
 8002424:	f001 f936 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002428:	f44f 7300 	mov.w	r3, #512	; 0x200
 800242c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	4619      	mov	r1, r3
 800243c:	4814      	ldr	r0, [pc, #80]	; (8002490 <MX_GPIO_Init+0x254>)
 800243e:	f001 f929 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002442:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002448:	2302      	movs	r3, #2
 800244a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002454:	230b      	movs	r3, #11
 8002456:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002458:	f107 031c 	add.w	r3, r7, #28
 800245c:	4619      	mov	r1, r3
 800245e:	480a      	ldr	r0, [pc, #40]	; (8002488 <MX_GPIO_Init+0x24c>)
 8002460:	f001 f918 	bl	8003694 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	2028      	movs	r0, #40	; 0x28
 800246a:	f001 f84a 	bl	8003502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800246e:	2028      	movs	r0, #40	; 0x28
 8002470:	f001 f863 	bl	800353a <HAL_NVIC_EnableIRQ>

}
 8002474:	bf00      	nop
 8002476:	3730      	adds	r7, #48	; 0x30
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40023800 	.word	0x40023800
 8002480:	40021000 	.word	0x40021000
 8002484:	40020400 	.word	0x40020400
 8002488:	40021800 	.word	0x40021800
 800248c:	40020800 	.word	0x40020800
 8002490:	40020000 	.word	0x40020000

08002494 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a08      	ldr	r2, [pc, #32]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d109      	bne.n	80024b8 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		temp = BMP2_ReadTemperature_degC(&bmp2dev_1);
 80024a4:	4807      	ldr	r0, [pc, #28]	; (80024c4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80024a6:	f7ff fe83 	bl	80021b0 <BMP2_ReadTemperature_degC>
 80024aa:	eeb0 7a40 	vmov.f32	s14, s0
 80024ae:	eef0 7a60 	vmov.f32	s15, s1
 80024b2:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80024b4:	ed83 7b00 	vstr	d7, [r3]
////					output_int / 1000, output_int % 1000);
////	    HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
//	    int tx_msg_len = sprintf((char*)tx_buffer, "%2u%03u\r", temp_int / 1000, temp_int % 1000);
//	    HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
//	}
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200003c4 	.word	0x200003c4
 80024c4:	20000010 	.word	0x20000010
 80024c8:	20000260 	.word	0x20000260
 80024cc:	00000000 	.word	0x00000000

080024d0 <PID_Control>:
double ki = 0.15;
double kd = 0;

unsigned int output_i;

void PID_Control(double measured_value) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	; 0x28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	ed87 0b00 	vstr	d0, [r7]
	double previous_error = 0;
 80024da:	f04f 0200 	mov.w	r2, #0
 80024de:	f04f 0300 	mov.w	r3, #0
 80024e2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double integral = 0;
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	f04f 0300 	mov.w	r3, #0
 80024ee:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double error = setpoint - measured_value;
 80024f2:	4b4b      	ldr	r3, [pc, #300]	; (8002620 <PID_Control+0x150>)
 80024f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024fc:	f7fd fee4 	bl	80002c8 <__aeabi_dsub>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	e9c7 2304 	strd	r2, r3, [r7, #16]

    double proportional = kp * error;
 8002508:	4b46      	ldr	r3, [pc, #280]	; (8002624 <PID_Control+0x154>)
 800250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002512:	f7fe f891 	bl	8000638 <__aeabi_dmul>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    //double derivative = kd * (error - previous_error);

    if (measured_value < 0.98*setpoint){ // ANTI-WINDUP
 800251e:	4b40      	ldr	r3, [pc, #256]	; (8002620 <PID_Control+0x150>)
 8002520:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002524:	a33c      	add	r3, pc, #240	; (adr r3, 8002618 <PID_Control+0x148>)
 8002526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252a:	f7fe f885 	bl	8000638 <__aeabi_dmul>
 800252e:	4602      	mov	r2, r0
 8002530:	460b      	mov	r3, r1
 8002532:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002536:	f7fe faf1 	bl	8000b1c <__aeabi_dcmplt>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <PID_Control+0x7e>
    	integral = 0;}
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	f04f 0300 	mov.w	r3, #0
 8002548:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800254c:	e010      	b.n	8002570 <PID_Control+0xa0>
    else{
    	integral += ki * error;}
 800254e:	4b36      	ldr	r3, [pc, #216]	; (8002628 <PID_Control+0x158>)
 8002550:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002554:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002558:	f7fe f86e 	bl	8000638 <__aeabi_dmul>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002564:	f7fd feb2 	bl	80002cc <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	e9c7 2308 	strd	r2, r3, [r7, #32]


    output = proportional + integral;
 8002570:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002574:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002578:	f7fd fea8 	bl	80002cc <__adddf3>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	492a      	ldr	r1, [pc, #168]	; (800262c <PID_Control+0x15c>)
 8002582:	e9c1 2300 	strd	r2, r3, [r1]

    output_i = 1000*output;
 8002586:	4b29      	ldr	r3, [pc, #164]	; (800262c <PID_Control+0x15c>)
 8002588:	e9d3 0100 	ldrd	r0, r1, [r3]
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	4b27      	ldr	r3, [pc, #156]	; (8002630 <PID_Control+0x160>)
 8002592:	f7fe f851 	bl	8000638 <__aeabi_dmul>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4610      	mov	r0, r2
 800259c:	4619      	mov	r1, r3
 800259e:	f7fe fb23 	bl	8000be8 <__aeabi_d2uiz>
 80025a2:	4603      	mov	r3, r0
 80025a4:	4a23      	ldr	r2, [pc, #140]	; (8002634 <PID_Control+0x164>)
 80025a6:	6013      	str	r3, [r2, #0]
    previous_error = error;
 80025a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025ac:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (output < 0)
 80025b0:	4b1e      	ldr	r3, [pc, #120]	; (800262c <PID_Control+0x15c>)
 80025b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	f04f 0300 	mov.w	r3, #0
 80025be:	f7fe faad 	bl	8000b1c <__aeabi_dcmplt>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d006      	beq.n	80025d6 <PID_Control+0x106>
    {
    	output = 0;
 80025c8:	4918      	ldr	r1, [pc, #96]	; (800262c <PID_Control+0x15c>)
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	f04f 0300 	mov.w	r3, #0
 80025d2:	e9c1 2300 	strd	r2, r3, [r1]
    }
    duty = output;
 80025d6:	4b15      	ldr	r3, [pc, #84]	; (800262c <PID_Control+0x15c>)
 80025d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025dc:	4610      	mov	r0, r2
 80025de:	4619      	mov	r1, r3
 80025e0:	f7fe fada 	bl	8000b98 <__aeabi_d2iz>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4a14      	ldr	r2, [pc, #80]	; (8002638 <PID_Control+0x168>)
 80025e8:	6013      	str	r3, [r2, #0]
    if (duty > 100)
 80025ea:	4b13      	ldr	r3, [pc, #76]	; (8002638 <PID_Control+0x168>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2b64      	cmp	r3, #100	; 0x64
 80025f0:	dd02      	ble.n	80025f8 <PID_Control+0x128>
    {
    	duty = 100;
 80025f2:	4b11      	ldr	r3, [pc, #68]	; (8002638 <PID_Control+0x168>)
 80025f4:	2264      	movs	r2, #100	; 0x64
 80025f6:	601a      	str	r2, [r3, #0]
    }
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 10*duty);
 80025f8:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <PID_Control+0x168>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4613      	mov	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4413      	add	r3, r2
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	461a      	mov	r2, r3
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <PID_Control+0x16c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800260c:	bf00      	nop
 800260e:	3728      	adds	r7, #40	; 0x28
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	f3af 8000 	nop.w
 8002618:	f5c28f5c 	.word	0xf5c28f5c
 800261c:	3fef5c28 	.word	0x3fef5c28
 8002620:	20000050 	.word	0x20000050
 8002624:	20000058 	.word	0x20000058
 8002628:	20000060 	.word	0x20000060
 800262c:	20000268 	.word	0x20000268
 8002630:	408f4000 	.word	0x408f4000
 8002634:	20000274 	.word	0x20000274
 8002638:	2000025c 	.word	0x2000025c
 800263c:	2000032c 	.word	0x2000032c

08002640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002644:	f000 fe01 	bl	800324a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002648:	f000 f83e 	bl	80026c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800264c:	f7ff fdf6 	bl	800223c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002650:	f000 fd3a 	bl	80030c8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002654:	f000 fac0 	bl	8002bd8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002658:	f000 fb0c 	bl	8002c74 <MX_TIM3_Init>
  MX_SPI4_Init();
 800265c:	f000 f8d2 	bl	8002804 <MX_SPI4_Init>
  MX_TIM4_Init();
 8002660:	f000 fb96 	bl	8002d90 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002664:	f000 fbea 	bl	8002e3c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  BMP2_Init(&bmp2dev_1);
 8002668:	4810      	ldr	r0, [pc, #64]	; (80026ac <main+0x6c>)
 800266a:	f7ff fca3 	bl	8001fb4 <BMP2_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800266e:	2108      	movs	r1, #8
 8002670:	480f      	ldr	r0, [pc, #60]	; (80026b0 <main+0x70>)
 8002672:	f003 fcb9 	bl	8005fe8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8002676:	480f      	ldr	r0, [pc, #60]	; (80026b4 <main+0x74>)
 8002678:	f003 fbdc 	bl	8005e34 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 800267c:	480e      	ldr	r0, [pc, #56]	; (80026b8 <main+0x78>)
 800267e:	f003 fbd9 	bl	8005e34 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT (&huart3, &rx_sign, rx_len);
 8002682:	2302      	movs	r3, #2
 8002684:	b29b      	uxth	r3, r3
 8002686:	461a      	mov	r2, r3
 8002688:	490c      	ldr	r1, [pc, #48]	; (80026bc <main+0x7c>)
 800268a:	480d      	ldr	r0, [pc, #52]	; (80026c0 <main+0x80>)
 800268c:	f004 fe2a 	bl	80072e4 <HAL_UART_Receive_IT>
//	    if (HAL_UART_Receive(&huart3, rx_buffer, sizeof(rx_buffer) - 1, 100) == HAL_OK)
//	    {
//	        sscanf((char*)rx_buffer, "%lf", &received_temp);
//	        received_temp = setpoint;
//	    }
	  PID_Control(temp);
 8002690:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <main+0x84>)
 8002692:	ed93 7b00 	vldr	d7, [r3]
 8002696:	eeb0 0a47 	vmov.f32	s0, s14
 800269a:	eef0 0a67 	vmov.f32	s1, s15
 800269e:	f7ff ff17 	bl	80024d0 <PID_Control>
	  HAL_Delay(10);
 80026a2:	200a      	movs	r0, #10
 80026a4:	f000 fe2e 	bl	8003304 <HAL_Delay>
	  PID_Control(temp);
 80026a8:	e7f2      	b.n	8002690 <main+0x50>
 80026aa:	bf00      	nop
 80026ac:	20000010 	.word	0x20000010
 80026b0:	2000032c 	.word	0x2000032c
 80026b4:	200002e0 	.word	0x200002e0
 80026b8:	200003c4 	.word	0x200003c4
 80026bc:	20000270 	.word	0x20000270
 80026c0:	20000410 	.word	0x20000410
 80026c4:	20000260 	.word	0x20000260

080026c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b094      	sub	sp, #80	; 0x50
 80026cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ce:	f107 0320 	add.w	r3, r7, #32
 80026d2:	2230      	movs	r2, #48	; 0x30
 80026d4:	2100      	movs	r1, #0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f007 f837 	bl	800974a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026dc:	f107 030c 	add.w	r3, r7, #12
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80026ec:	f001 f9bc 	bl	8003a68 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026f0:	4b2a      	ldr	r3, [pc, #168]	; (800279c <SystemClock_Config+0xd4>)
 80026f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f4:	4a29      	ldr	r2, [pc, #164]	; (800279c <SystemClock_Config+0xd4>)
 80026f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fa:	6413      	str	r3, [r2, #64]	; 0x40
 80026fc:	4b27      	ldr	r3, [pc, #156]	; (800279c <SystemClock_Config+0xd4>)
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002708:	4b25      	ldr	r3, [pc, #148]	; (80027a0 <SystemClock_Config+0xd8>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a24      	ldr	r2, [pc, #144]	; (80027a0 <SystemClock_Config+0xd8>)
 800270e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	4b22      	ldr	r3, [pc, #136]	; (80027a0 <SystemClock_Config+0xd8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800271c:	607b      	str	r3, [r7, #4]
 800271e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002720:	2301      	movs	r3, #1
 8002722:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002724:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002728:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800272a:	2302      	movs	r3, #2
 800272c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800272e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002732:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002734:	2304      	movs	r3, #4
 8002736:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002738:	23d8      	movs	r3, #216	; 0xd8
 800273a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800273c:	2302      	movs	r3, #2
 800273e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002740:	2309      	movs	r3, #9
 8002742:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002744:	f107 0320 	add.w	r3, r7, #32
 8002748:	4618      	mov	r0, r3
 800274a:	f001 f9ed 	bl	8003b28 <HAL_RCC_OscConfig>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002754:	f000 f850 	bl	80027f8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002758:	f001 f996 	bl	8003a88 <HAL_PWREx_EnableOverDrive>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002762:	f000 f849 	bl	80027f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002766:	230f      	movs	r3, #15
 8002768:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800276a:	2302      	movs	r3, #2
 800276c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002772:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002776:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800277c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800277e:	f107 030c 	add.w	r3, r7, #12
 8002782:	2107      	movs	r1, #7
 8002784:	4618      	mov	r0, r3
 8002786:	f001 fc73 	bl	8004070 <HAL_RCC_ClockConfig>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002790:	f000 f832 	bl	80027f8 <Error_Handler>
  }
}
 8002794:	bf00      	nop
 8002796:	3750      	adds	r7, #80	; 0x50
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40023800 	.word	0x40023800
 80027a0:	40007000 	.word	0x40007000

080027a4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0d      	ldr	r2, [pc, #52]	; (80027e8 <HAL_UART_RxCpltCallback+0x44>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d114      	bne.n	80027e0 <HAL_UART_RxCpltCallback+0x3c>
	{
		int rx_temp = strtol((char*)&rx_sign, 0, 10);
 80027b6:	220a      	movs	r2, #10
 80027b8:	2100      	movs	r1, #0
 80027ba:	480c      	ldr	r0, [pc, #48]	; (80027ec <HAL_UART_RxCpltCallback+0x48>)
 80027bc:	f006 f820 	bl	8008800 <strtol>
 80027c0:	60f8      	str	r0, [r7, #12]
		setpoint = rx_temp;
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f7fd fece 	bl	8000564 <__aeabi_i2d>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	4908      	ldr	r1, [pc, #32]	; (80027f0 <HAL_UART_RxCpltCallback+0x4c>)
 80027ce:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_UART_Receive_IT(&huart3, &rx_sign, rx_len);
 80027d2:	2302      	movs	r3, #2
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	461a      	mov	r2, r3
 80027d8:	4904      	ldr	r1, [pc, #16]	; (80027ec <HAL_UART_RxCpltCallback+0x48>)
 80027da:	4806      	ldr	r0, [pc, #24]	; (80027f4 <HAL_UART_RxCpltCallback+0x50>)
 80027dc:	f004 fd82 	bl	80072e4 <HAL_UART_Receive_IT>
	}
}
 80027e0:	bf00      	nop
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40004800 	.word	0x40004800
 80027ec:	20000270 	.word	0x20000270
 80027f0:	20000050 	.word	0x20000050
 80027f4:	20000410 	.word	0x20000410

080027f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027fc:	b672      	cpsid	i
}
 80027fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002800:	e7fe      	b.n	8002800 <Error_Handler+0x8>
	...

08002804 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002808:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <MX_SPI4_Init+0x74>)
 800280a:	4a1c      	ldr	r2, [pc, #112]	; (800287c <MX_SPI4_Init+0x78>)
 800280c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800280e:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <MX_SPI4_Init+0x74>)
 8002810:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002814:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002816:	4b18      	ldr	r3, [pc, #96]	; (8002878 <MX_SPI4_Init+0x74>)
 8002818:	2200      	movs	r2, #0
 800281a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800281c:	4b16      	ldr	r3, [pc, #88]	; (8002878 <MX_SPI4_Init+0x74>)
 800281e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002822:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002824:	4b14      	ldr	r3, [pc, #80]	; (8002878 <MX_SPI4_Init+0x74>)
 8002826:	2202      	movs	r2, #2
 8002828:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800282a:	4b13      	ldr	r3, [pc, #76]	; (8002878 <MX_SPI4_Init+0x74>)
 800282c:	2201      	movs	r2, #1
 800282e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002830:	4b11      	ldr	r3, [pc, #68]	; (8002878 <MX_SPI4_Init+0x74>)
 8002832:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002836:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002838:	4b0f      	ldr	r3, [pc, #60]	; (8002878 <MX_SPI4_Init+0x74>)
 800283a:	2210      	movs	r2, #16
 800283c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800283e:	4b0e      	ldr	r3, [pc, #56]	; (8002878 <MX_SPI4_Init+0x74>)
 8002840:	2200      	movs	r2, #0
 8002842:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002844:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <MX_SPI4_Init+0x74>)
 8002846:	2200      	movs	r2, #0
 8002848:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800284a:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <MX_SPI4_Init+0x74>)
 800284c:	2200      	movs	r2, #0
 800284e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002850:	4b09      	ldr	r3, [pc, #36]	; (8002878 <MX_SPI4_Init+0x74>)
 8002852:	2207      	movs	r2, #7
 8002854:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002856:	4b08      	ldr	r3, [pc, #32]	; (8002878 <MX_SPI4_Init+0x74>)
 8002858:	2200      	movs	r2, #0
 800285a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800285c:	4b06      	ldr	r3, [pc, #24]	; (8002878 <MX_SPI4_Init+0x74>)
 800285e:	2200      	movs	r2, #0
 8002860:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002862:	4805      	ldr	r0, [pc, #20]	; (8002878 <MX_SPI4_Init+0x74>)
 8002864:	f002 fa1a 	bl	8004c9c <HAL_SPI_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800286e:	f7ff ffc3 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000278 	.word	0x20000278
 800287c:	40013400 	.word	0x40013400

08002880 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	; 0x28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1b      	ldr	r2, [pc, #108]	; (800290c <HAL_SPI_MspInit+0x8c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d12f      	bne.n	8002902 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80028a2:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <HAL_SPI_MspInit+0x90>)
 80028a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a6:	4a1a      	ldr	r2, [pc, #104]	; (8002910 <HAL_SPI_MspInit+0x90>)
 80028a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028ac:	6453      	str	r3, [r2, #68]	; 0x44
 80028ae:	4b18      	ldr	r3, [pc, #96]	; (8002910 <HAL_SPI_MspInit+0x90>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ba:	4b15      	ldr	r3, [pc, #84]	; (8002910 <HAL_SPI_MspInit+0x90>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	4a14      	ldr	r2, [pc, #80]	; (8002910 <HAL_SPI_MspInit+0x90>)
 80028c0:	f043 0310 	orr.w	r3, r3, #16
 80028c4:	6313      	str	r3, [r2, #48]	; 0x30
 80028c6:	4b12      	ldr	r3, [pc, #72]	; (8002910 <HAL_SPI_MspInit+0x90>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f003 0310 	and.w	r3, r3, #16
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80028d2:	2364      	movs	r3, #100	; 0x64
 80028d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d6:	2302      	movs	r3, #2
 80028d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028de:	2303      	movs	r3, #3
 80028e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80028e2:	2305      	movs	r3, #5
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028e6:	f107 0314 	add.w	r3, r7, #20
 80028ea:	4619      	mov	r1, r3
 80028ec:	4809      	ldr	r0, [pc, #36]	; (8002914 <HAL_SPI_MspInit+0x94>)
 80028ee:	f000 fed1 	bl	8003694 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2100      	movs	r1, #0
 80028f6:	2054      	movs	r0, #84	; 0x54
 80028f8:	f000 fe03 	bl	8003502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80028fc:	2054      	movs	r0, #84	; 0x54
 80028fe:	f000 fe1c 	bl	800353a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002902:	bf00      	nop
 8002904:	3728      	adds	r7, #40	; 0x28
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40013400 	.word	0x40013400
 8002910:	40023800 	.word	0x40023800
 8002914:	40021000 	.word	0x40021000

08002918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800291e:	4b0f      	ldr	r3, [pc, #60]	; (800295c <HAL_MspInit+0x44>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	4a0e      	ldr	r2, [pc, #56]	; (800295c <HAL_MspInit+0x44>)
 8002924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002928:	6413      	str	r3, [r2, #64]	; 0x40
 800292a:	4b0c      	ldr	r3, [pc, #48]	; (800295c <HAL_MspInit+0x44>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002932:	607b      	str	r3, [r7, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002936:	4b09      	ldr	r3, [pc, #36]	; (800295c <HAL_MspInit+0x44>)
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	4a08      	ldr	r2, [pc, #32]	; (800295c <HAL_MspInit+0x44>)
 800293c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002940:	6453      	str	r3, [r2, #68]	; 0x44
 8002942:	4b06      	ldr	r3, [pc, #24]	; (800295c <HAL_MspInit+0x44>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800294a:	603b      	str	r3, [r7, #0]
 800294c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40023800 	.word	0x40023800

08002960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002964:	e7fe      	b.n	8002964 <NMI_Handler+0x4>

08002966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002966:	b480      	push	{r7}
 8002968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800296a:	e7fe      	b.n	800296a <HardFault_Handler+0x4>

0800296c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002970:	e7fe      	b.n	8002970 <MemManage_Handler+0x4>

08002972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002972:	b480      	push	{r7}
 8002974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002976:	e7fe      	b.n	8002976 <BusFault_Handler+0x4>

08002978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800297c:	e7fe      	b.n	800297c <UsageFault_Handler+0x4>

0800297e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800297e:	b480      	push	{r7}
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr

0800299a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800299a:	b480      	push	{r7}
 800299c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800299e:	bf00      	nop
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ac:	f000 fc8a 	bl	80032c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029b0:	bf00      	nop
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029b8:	4802      	ldr	r0, [pc, #8]	; (80029c4 <TIM2_IRQHandler+0x10>)
 80029ba:	f003 fcb5 	bl	8006328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	200002e0 	.word	0x200002e0

080029c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029cc:	4802      	ldr	r0, [pc, #8]	; (80029d8 <TIM3_IRQHandler+0x10>)
 80029ce:	f003 fcab 	bl	8006328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	2000032c 	.word	0x2000032c

080029dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80029e0:	4802      	ldr	r0, [pc, #8]	; (80029ec <USART3_IRQHandler+0x10>)
 80029e2:	f004 fcc3 	bl	800736c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20000410 	.word	0x20000410

080029f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80029f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029f8:	f001 f812 	bl	8003a20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029fc:	bf00      	nop
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002a04:	4802      	ldr	r0, [pc, #8]	; (8002a10 <TIM5_IRQHandler+0x10>)
 8002a06:	f003 fc8f 	bl	8006328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	200003c4 	.word	0x200003c4

08002a14 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002a18:	4802      	ldr	r0, [pc, #8]	; (8002a24 <SPI4_IRQHandler+0x10>)
 8002a1a:	f002 fe9b 	bl	8005754 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20000278 	.word	0x20000278

08002a28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return 1;
 8002a2c:	2301      	movs	r3, #1
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <_kill>:

int _kill(int pid, int sig)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a42:	f006 fed5 	bl	80097f0 <__errno>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2216      	movs	r2, #22
 8002a4a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_exit>:

void _exit (int status)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a60:	f04f 31ff 	mov.w	r1, #4294967295
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ffe7 	bl	8002a38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a6a:	e7fe      	b.n	8002a6a <_exit+0x12>

08002a6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	e00a      	b.n	8002a94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a7e:	f3af 8000 	nop.w
 8002a82:	4601      	mov	r1, r0
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	1c5a      	adds	r2, r3, #1
 8002a88:	60ba      	str	r2, [r7, #8]
 8002a8a:	b2ca      	uxtb	r2, r1
 8002a8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	3301      	adds	r3, #1
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	dbf0      	blt.n	8002a7e <_read+0x12>
  }

  return len;
 8002a9c:	687b      	ldr	r3, [r7, #4]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3718      	adds	r7, #24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b086      	sub	sp, #24
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	60f8      	str	r0, [r7, #12]
 8002aae:	60b9      	str	r1, [r7, #8]
 8002ab0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	e009      	b.n	8002acc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	60ba      	str	r2, [r7, #8]
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	dbf1      	blt.n	8002ab8 <_write+0x12>
  }
  return len;
 8002ad4:	687b      	ldr	r3, [r7, #4]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <_close>:

int _close(int file)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ae6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b06:	605a      	str	r2, [r3, #4]
  return 0;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr

08002b16 <_isatty>:

int _isatty(int file)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b083      	sub	sp, #12
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b1e:	2301      	movs	r3, #1
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
	...

08002b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b50:	4a14      	ldr	r2, [pc, #80]	; (8002ba4 <_sbrk+0x5c>)
 8002b52:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <_sbrk+0x60>)
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b5c:	4b13      	ldr	r3, [pc, #76]	; (8002bac <_sbrk+0x64>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d102      	bne.n	8002b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b64:	4b11      	ldr	r3, [pc, #68]	; (8002bac <_sbrk+0x64>)
 8002b66:	4a12      	ldr	r2, [pc, #72]	; (8002bb0 <_sbrk+0x68>)
 8002b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b6a:	4b10      	ldr	r3, [pc, #64]	; (8002bac <_sbrk+0x64>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	693a      	ldr	r2, [r7, #16]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d207      	bcs.n	8002b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b78:	f006 fe3a 	bl	80097f0 <__errno>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	220c      	movs	r2, #12
 8002b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b82:	f04f 33ff 	mov.w	r3, #4294967295
 8002b86:	e009      	b.n	8002b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b88:	4b08      	ldr	r3, [pc, #32]	; (8002bac <_sbrk+0x64>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b8e:	4b07      	ldr	r3, [pc, #28]	; (8002bac <_sbrk+0x64>)
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4413      	add	r3, r2
 8002b96:	4a05      	ldr	r2, [pc, #20]	; (8002bac <_sbrk+0x64>)
 8002b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3718      	adds	r7, #24
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	20050000 	.word	0x20050000
 8002ba8:	00000400 	.word	0x00000400
 8002bac:	200002dc 	.word	0x200002dc
 8002bb0:	200005e8 	.word	0x200005e8

08002bb4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bb8:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <SystemInit+0x20>)
 8002bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bbe:	4a05      	ldr	r2, [pc, #20]	; (8002bd4 <SystemInit+0x20>)
 8002bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	e000ed00 	.word	0xe000ed00

08002bd8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bde:	f107 0310 	add.w	r3, r7, #16
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]
 8002be8:	609a      	str	r2, [r3, #8]
 8002bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bec:	1d3b      	adds	r3, r7, #4
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	605a      	str	r2, [r3, #4]
 8002bf4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bf6:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002bf8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bfc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8002bfe:	4b1b      	ldr	r3, [pc, #108]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c00:	226b      	movs	r2, #107	; 0x6b
 8002c02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c04:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8002c0a:	4b18      	ldr	r3, [pc, #96]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c0c:	4a18      	ldr	r2, [pc, #96]	; (8002c70 <MX_TIM2_Init+0x98>)
 8002c0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c10:	4b16      	ldr	r3, [pc, #88]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c16:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c1c:	4813      	ldr	r0, [pc, #76]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c1e:	f003 f8b1 	bl	8005d84 <HAL_TIM_Base_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002c28:	f7ff fde6 	bl	80027f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c32:	f107 0310 	add.w	r3, r7, #16
 8002c36:	4619      	mov	r1, r3
 8002c38:	480c      	ldr	r0, [pc, #48]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c3a:	f003 fda9 	bl	8006790 <HAL_TIM_ConfigClockSource>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002c44:	f7ff fdd8 	bl	80027f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c50:	1d3b      	adds	r3, r7, #4
 8002c52:	4619      	mov	r1, r3
 8002c54:	4805      	ldr	r0, [pc, #20]	; (8002c6c <MX_TIM2_Init+0x94>)
 8002c56:	f004 fa4b 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002c60:	f7ff fdca 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c64:	bf00      	nop
 8002c66:	3720      	adds	r7, #32
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	200002e0 	.word	0x200002e0
 8002c70:	0001869f 	.word	0x0001869f

08002c74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b08e      	sub	sp, #56	; 0x38
 8002c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c7e:	2200      	movs	r2, #0
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	605a      	str	r2, [r3, #4]
 8002c84:	609a      	str	r2, [r3, #8]
 8002c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c88:	f107 031c 	add.w	r3, r7, #28
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c94:	463b      	mov	r3, r7
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	605a      	str	r2, [r3, #4]
 8002c9c:	609a      	str	r2, [r3, #8]
 8002c9e:	60da      	str	r2, [r3, #12]
 8002ca0:	611a      	str	r2, [r3, #16]
 8002ca2:	615a      	str	r2, [r3, #20]
 8002ca4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ca6:	4b38      	ldr	r3, [pc, #224]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002ca8:	4a38      	ldr	r2, [pc, #224]	; (8002d8c <MX_TIM3_Init+0x118>)
 8002caa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 107;
 8002cac:	4b36      	ldr	r3, [pc, #216]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cae:	226b      	movs	r2, #107	; 0x6b
 8002cb0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cb2:	4b35      	ldr	r3, [pc, #212]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002cb8:	4b33      	ldr	r3, [pc, #204]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cba:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cbe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cc0:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cc6:	4b30      	ldr	r3, [pc, #192]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cc8:	2280      	movs	r2, #128	; 0x80
 8002cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ccc:	482e      	ldr	r0, [pc, #184]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cce:	f003 f859 	bl	8005d84 <HAL_TIM_Base_Init>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002cd8:	f7ff fd8e 	bl	80027f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4827      	ldr	r0, [pc, #156]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cea:	f003 fd51 	bl	8006790 <HAL_TIM_ConfigClockSource>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002cf4:	f7ff fd80 	bl	80027f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002cf8:	4823      	ldr	r0, [pc, #140]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002cfa:	f003 f913 	bl	8005f24 <HAL_TIM_PWM_Init>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002d04:	f7ff fd78 	bl	80027f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d10:	f107 031c 	add.w	r3, r7, #28
 8002d14:	4619      	mov	r1, r3
 8002d16:	481c      	ldr	r0, [pc, #112]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002d18:	f004 f9ea 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002d22:	f7ff fd69 	bl	80027f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d26:	2360      	movs	r3, #96	; 0x60
 8002d28:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d32:	2300      	movs	r3, #0
 8002d34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d36:	463b      	mov	r3, r7
 8002d38:	2200      	movs	r2, #0
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4812      	ldr	r0, [pc, #72]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002d3e:	f003 fc13 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002d48:	f7ff fd56 	bl	80027f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d4c:	463b      	mov	r3, r7
 8002d4e:	2204      	movs	r2, #4
 8002d50:	4619      	mov	r1, r3
 8002d52:	480d      	ldr	r0, [pc, #52]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002d54:	f003 fc08 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002d5e:	f7ff fd4b 	bl	80027f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d62:	463b      	mov	r3, r7
 8002d64:	2208      	movs	r2, #8
 8002d66:	4619      	mov	r1, r3
 8002d68:	4807      	ldr	r0, [pc, #28]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002d6a:	f003 fbfd 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8002d74:	f7ff fd40 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002d78:	4803      	ldr	r0, [pc, #12]	; (8002d88 <MX_TIM3_Init+0x114>)
 8002d7a:	f000 f94f 	bl	800301c <HAL_TIM_MspPostInit>

}
 8002d7e:	bf00      	nop
 8002d80:	3738      	adds	r7, #56	; 0x38
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	2000032c 	.word	0x2000032c
 8002d8c:	40000400 	.word	0x40000400

08002d90 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08c      	sub	sp, #48	; 0x30
 8002d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d96:	f107 030c 	add.w	r3, r7, #12
 8002d9a:	2224      	movs	r2, #36	; 0x24
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f006 fcd3 	bl	800974a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002da4:	463b      	mov	r3, r7
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002dae:	4b21      	ldr	r3, [pc, #132]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002db0:	4a21      	ldr	r2, [pc, #132]	; (8002e38 <MX_TIM4_Init+0xa8>)
 8002db2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002db4:	4b1f      	ldr	r3, [pc, #124]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dba:	4b1e      	ldr	r3, [pc, #120]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002dc0:	4b1c      	ldr	r3, [pc, #112]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002dc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002dc6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc8:	4b1a      	ldr	r3, [pc, #104]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dce:	4b19      	ldr	r3, [pc, #100]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002de0:	2300      	movs	r3, #0
 8002de2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002de8:	2300      	movs	r3, #0
 8002dea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002dec:	2301      	movs	r3, #1
 8002dee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002df0:	2300      	movs	r3, #0
 8002df2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002df8:	f107 030c 	add.w	r3, r7, #12
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	480d      	ldr	r0, [pc, #52]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002e00:	f003 f9ec 	bl	80061dc <HAL_TIM_Encoder_Init>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002e0a:	f7ff fcf5 	bl	80027f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e12:	2300      	movs	r3, #0
 8002e14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e16:	463b      	mov	r3, r7
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4806      	ldr	r0, [pc, #24]	; (8002e34 <MX_TIM4_Init+0xa4>)
 8002e1c:	f004 f968 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002e26:	f7ff fce7 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002e2a:	bf00      	nop
 8002e2c:	3730      	adds	r7, #48	; 0x30
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000378 	.word	0x20000378
 8002e38:	40000800 	.word	0x40000800

08002e3c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b088      	sub	sp, #32
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e42:	f107 0310 	add.w	r3, r7, #16
 8002e46:	2200      	movs	r2, #0
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	605a      	str	r2, [r3, #4]
 8002e4c:	609a      	str	r2, [r3, #8]
 8002e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e50:	1d3b      	adds	r3, r7, #4
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	605a      	str	r2, [r3, #4]
 8002e58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002e5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e5c:	4a1d      	ldr	r2, [pc, #116]	; (8002ed4 <MX_TIM5_Init+0x98>)
 8002e5e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 107;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e62:	226b      	movs	r2, #107	; 0x6b
 8002e64:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e66:	4b1a      	ldr	r3, [pc, #104]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99999;
 8002e6c:	4b18      	ldr	r3, [pc, #96]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e6e:	4a1a      	ldr	r2, [pc, #104]	; (8002ed8 <MX_TIM5_Init+0x9c>)
 8002e70:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e72:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e78:	4b15      	ldr	r3, [pc, #84]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002e7e:	4814      	ldr	r0, [pc, #80]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e80:	f002 ff80 	bl	8005d84 <HAL_TIM_Base_Init>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002e8a:	f7ff fcb5 	bl	80027f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e92:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002e94:	f107 0310 	add.w	r3, r7, #16
 8002e98:	4619      	mov	r1, r3
 8002e9a:	480d      	ldr	r0, [pc, #52]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002e9c:	f003 fc78 	bl	8006790 <HAL_TIM_ConfigClockSource>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002ea6:	f7ff fca7 	bl	80027f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002eb2:	1d3b      	adds	r3, r7, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4806      	ldr	r0, [pc, #24]	; (8002ed0 <MX_TIM5_Init+0x94>)
 8002eb8:	f004 f91a 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002ec2:	f7ff fc99 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002ec6:	bf00      	nop
 8002ec8:	3720      	adds	r7, #32
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	200003c4 	.word	0x200003c4
 8002ed4:	40000c00 	.word	0x40000c00
 8002ed8:	0001869f 	.word	0x0001869f

08002edc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eec:	d114      	bne.n	8002f18 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eee:	4b26      	ldr	r3, [pc, #152]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	4a25      	ldr	r2, [pc, #148]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8002efa:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	617b      	str	r3, [r7, #20]
 8002f04:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	201c      	movs	r0, #28
 8002f0c:	f000 faf9 	bl	8003502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f10:	201c      	movs	r0, #28
 8002f12:	f000 fb12 	bl	800353a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002f16:	e032      	b.n	8002f7e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a1b      	ldr	r2, [pc, #108]	; (8002f8c <HAL_TIM_Base_MspInit+0xb0>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d114      	bne.n	8002f4c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f22:	4b19      	ldr	r3, [pc, #100]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	4a18      	ldr	r2, [pc, #96]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002f28:	f043 0302 	orr.w	r3, r3, #2
 8002f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	613b      	str	r3, [r7, #16]
 8002f38:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	201d      	movs	r0, #29
 8002f40:	f000 fadf 	bl	8003502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f44:	201d      	movs	r0, #29
 8002f46:	f000 faf8 	bl	800353a <HAL_NVIC_EnableIRQ>
}
 8002f4a:	e018      	b.n	8002f7e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM5)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a0f      	ldr	r2, [pc, #60]	; (8002f90 <HAL_TIM_Base_MspInit+0xb4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d113      	bne.n	8002f7e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f56:	4b0c      	ldr	r3, [pc, #48]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	4a0b      	ldr	r2, [pc, #44]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002f5c:	f043 0308 	orr.w	r3, r3, #8
 8002f60:	6413      	str	r3, [r2, #64]	; 0x40
 8002f62:	4b09      	ldr	r3, [pc, #36]	; (8002f88 <HAL_TIM_Base_MspInit+0xac>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2100      	movs	r1, #0
 8002f72:	2032      	movs	r0, #50	; 0x32
 8002f74:	f000 fac5 	bl	8003502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002f78:	2032      	movs	r0, #50	; 0x32
 8002f7a:	f000 fade 	bl	800353a <HAL_NVIC_EnableIRQ>
}
 8002f7e:	bf00      	nop
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40000400 	.word	0x40000400
 8002f90:	40000c00 	.word	0x40000c00

08002f94 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08a      	sub	sp, #40	; 0x28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 0314 	add.w	r3, r7, #20
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a17      	ldr	r2, [pc, #92]	; (8003010 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d128      	bne.n	8003008 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002fb6:	4b17      	ldr	r3, [pc, #92]	; (8003014 <HAL_TIM_Encoder_MspInit+0x80>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	4a16      	ldr	r2, [pc, #88]	; (8003014 <HAL_TIM_Encoder_MspInit+0x80>)
 8002fbc:	f043 0304 	orr.w	r3, r3, #4
 8002fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fc2:	4b14      	ldr	r3, [pc, #80]	; (8003014 <HAL_TIM_Encoder_MspInit+0x80>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	613b      	str	r3, [r7, #16]
 8002fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fce:	4b11      	ldr	r3, [pc, #68]	; (8003014 <HAL_TIM_Encoder_MspInit+0x80>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4a10      	ldr	r2, [pc, #64]	; (8003014 <HAL_TIM_Encoder_MspInit+0x80>)
 8002fd4:	f043 0308 	orr.w	r3, r3, #8
 8002fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_TIM_Encoder_MspInit+0x80>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	60fb      	str	r3, [r7, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002fe6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fec:	2302      	movs	r3, #2
 8002fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ffc:	f107 0314 	add.w	r3, r7, #20
 8003000:	4619      	mov	r1, r3
 8003002:	4805      	ldr	r0, [pc, #20]	; (8003018 <HAL_TIM_Encoder_MspInit+0x84>)
 8003004:	f000 fb46 	bl	8003694 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003008:	bf00      	nop
 800300a:	3728      	adds	r7, #40	; 0x28
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40000800 	.word	0x40000800
 8003014:	40023800 	.word	0x40023800
 8003018:	40020c00 	.word	0x40020c00

0800301c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08a      	sub	sp, #40	; 0x28
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003024:	f107 0314 	add.w	r3, r7, #20
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]
 8003032:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a1f      	ldr	r2, [pc, #124]	; (80030b8 <HAL_TIM_MspPostInit+0x9c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d138      	bne.n	80030b0 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800303e:	4b1f      	ldr	r3, [pc, #124]	; (80030bc <HAL_TIM_MspPostInit+0xa0>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	4a1e      	ldr	r2, [pc, #120]	; (80030bc <HAL_TIM_MspPostInit+0xa0>)
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	6313      	str	r3, [r2, #48]	; 0x30
 800304a:	4b1c      	ldr	r3, [pc, #112]	; (80030bc <HAL_TIM_MspPostInit+0xa0>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003056:	4b19      	ldr	r3, [pc, #100]	; (80030bc <HAL_TIM_MspPostInit+0xa0>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305a:	4a18      	ldr	r2, [pc, #96]	; (80030bc <HAL_TIM_MspPostInit+0xa0>)
 800305c:	f043 0304 	orr.w	r3, r3, #4
 8003060:	6313      	str	r3, [r2, #48]	; 0x30
 8003062:	4b16      	ldr	r3, [pc, #88]	; (80030bc <HAL_TIM_MspPostInit+0xa0>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003066:	f003 0304 	and.w	r3, r3, #4
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800306e:	2340      	movs	r3, #64	; 0x40
 8003070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003072:	2302      	movs	r3, #2
 8003074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003076:	2300      	movs	r3, #0
 8003078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800307a:	2300      	movs	r3, #0
 800307c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800307e:	2302      	movs	r3, #2
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003082:	f107 0314 	add.w	r3, r7, #20
 8003086:	4619      	mov	r1, r3
 8003088:	480d      	ldr	r0, [pc, #52]	; (80030c0 <HAL_TIM_MspPostInit+0xa4>)
 800308a:	f000 fb03 	bl	8003694 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800308e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003094:	2302      	movs	r3, #2
 8003096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003098:	2300      	movs	r3, #0
 800309a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800309c:	2300      	movs	r3, #0
 800309e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030a0:	2302      	movs	r3, #2
 80030a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030a4:	f107 0314 	add.w	r3, r7, #20
 80030a8:	4619      	mov	r1, r3
 80030aa:	4806      	ldr	r0, [pc, #24]	; (80030c4 <HAL_TIM_MspPostInit+0xa8>)
 80030ac:	f000 faf2 	bl	8003694 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80030b0:	bf00      	nop
 80030b2:	3728      	adds	r7, #40	; 0x28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40000400 	.word	0x40000400
 80030bc:	40023800 	.word	0x40023800
 80030c0:	40020000 	.word	0x40020000
 80030c4:	40020800 	.word	0x40020800

080030c8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80030cc:	4b14      	ldr	r3, [pc, #80]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030ce:	4a15      	ldr	r2, [pc, #84]	; (8003124 <MX_USART3_UART_Init+0x5c>)
 80030d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80030d2:	4b13      	ldr	r3, [pc, #76]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80030d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030da:	4b11      	ldr	r3, [pc, #68]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80030e0:	4b0f      	ldr	r3, [pc, #60]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80030e6:	4b0e      	ldr	r3, [pc, #56]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80030ec:	4b0c      	ldr	r3, [pc, #48]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030ee:	220c      	movs	r2, #12
 80030f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f2:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80030f8:	4b09      	ldr	r3, [pc, #36]	; (8003120 <MX_USART3_UART_Init+0x58>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030fe:	4b08      	ldr	r3, [pc, #32]	; (8003120 <MX_USART3_UART_Init+0x58>)
 8003100:	2200      	movs	r2, #0
 8003102:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003104:	4b06      	ldr	r3, [pc, #24]	; (8003120 <MX_USART3_UART_Init+0x58>)
 8003106:	2200      	movs	r2, #0
 8003108:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800310a:	4805      	ldr	r0, [pc, #20]	; (8003120 <MX_USART3_UART_Init+0x58>)
 800310c:	f004 f89c 	bl	8007248 <HAL_UART_Init>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003116:	f7ff fb6f 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000410 	.word	0x20000410
 8003124:	40004800 	.word	0x40004800

08003128 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b0aa      	sub	sp, #168	; 0xa8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003130:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	609a      	str	r2, [r3, #8]
 800313c:	60da      	str	r2, [r3, #12]
 800313e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003140:	f107 0310 	add.w	r3, r7, #16
 8003144:	2284      	movs	r2, #132	; 0x84
 8003146:	2100      	movs	r1, #0
 8003148:	4618      	mov	r0, r3
 800314a:	f006 fafe 	bl	800974a <memset>
  if(uartHandle->Instance==USART3)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a26      	ldr	r2, [pc, #152]	; (80031ec <HAL_UART_MspInit+0xc4>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d144      	bne.n	80031e2 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003158:	f44f 7380 	mov.w	r3, #256	; 0x100
 800315c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800315e:	2300      	movs	r3, #0
 8003160:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003162:	f107 0310 	add.w	r3, r7, #16
 8003166:	4618      	mov	r0, r3
 8003168:	f001 f9a8 	bl	80044bc <HAL_RCCEx_PeriphCLKConfig>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003172:	f7ff fb41 	bl	80027f8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003176:	4b1e      	ldr	r3, [pc, #120]	; (80031f0 <HAL_UART_MspInit+0xc8>)
 8003178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317a:	4a1d      	ldr	r2, [pc, #116]	; (80031f0 <HAL_UART_MspInit+0xc8>)
 800317c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003180:	6413      	str	r3, [r2, #64]	; 0x40
 8003182:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <HAL_UART_MspInit+0xc8>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800318e:	4b18      	ldr	r3, [pc, #96]	; (80031f0 <HAL_UART_MspInit+0xc8>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	4a17      	ldr	r2, [pc, #92]	; (80031f0 <HAL_UART_MspInit+0xc8>)
 8003194:	f043 0308 	orr.w	r3, r3, #8
 8003198:	6313      	str	r3, [r2, #48]	; 0x30
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_UART_MspInit+0xc8>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80031a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ae:	2302      	movs	r3, #2
 80031b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031b4:	2301      	movs	r3, #1
 80031b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ba:	2303      	movs	r3, #3
 80031bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031c0:	2307      	movs	r3, #7
 80031c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031c6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80031ca:	4619      	mov	r1, r3
 80031cc:	4809      	ldr	r0, [pc, #36]	; (80031f4 <HAL_UART_MspInit+0xcc>)
 80031ce:	f000 fa61 	bl	8003694 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	2027      	movs	r0, #39	; 0x27
 80031d8:	f000 f993 	bl	8003502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80031dc:	2027      	movs	r0, #39	; 0x27
 80031de:	f000 f9ac 	bl	800353a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80031e2:	bf00      	nop
 80031e4:	37a8      	adds	r7, #168	; 0xa8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40004800 	.word	0x40004800
 80031f0:	40023800 	.word	0x40023800
 80031f4:	40020c00 	.word	0x40020c00

080031f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003230 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031fc:	480d      	ldr	r0, [pc, #52]	; (8003234 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031fe:	490e      	ldr	r1, [pc, #56]	; (8003238 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003200:	4a0e      	ldr	r2, [pc, #56]	; (800323c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003204:	e002      	b.n	800320c <LoopCopyDataInit>

08003206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800320a:	3304      	adds	r3, #4

0800320c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800320c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800320e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003210:	d3f9      	bcc.n	8003206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003212:	4a0b      	ldr	r2, [pc, #44]	; (8003240 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003214:	4c0b      	ldr	r4, [pc, #44]	; (8003244 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003218:	e001      	b.n	800321e <LoopFillZerobss>

0800321a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800321a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800321c:	3204      	adds	r2, #4

0800321e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800321e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003220:	d3fb      	bcc.n	800321a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003222:	f7ff fcc7 	bl	8002bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003226:	f006 fae9 	bl	80097fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800322a:	f7ff fa09 	bl	8002640 <main>
  bx  lr    
 800322e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003230:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003238:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 800323c:	0800d358 	.word	0x0800d358
  ldr r2, =_sbss
 8003240:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8003244:	200005e8 	.word	0x200005e8

08003248 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003248:	e7fe      	b.n	8003248 <ADC_IRQHandler>

0800324a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800324e:	2003      	movs	r0, #3
 8003250:	f000 f94c 	bl	80034ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003254:	2000      	movs	r0, #0
 8003256:	f000 f805 	bl	8003264 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800325a:	f7ff fb5d 	bl	8002918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800326c:	4b12      	ldr	r3, [pc, #72]	; (80032b8 <HAL_InitTick+0x54>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b12      	ldr	r3, [pc, #72]	; (80032bc <HAL_InitTick+0x58>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	4619      	mov	r1, r3
 8003276:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800327a:	fbb3 f3f1 	udiv	r3, r3, r1
 800327e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003282:	4618      	mov	r0, r3
 8003284:	f000 f967 	bl	8003556 <HAL_SYSTICK_Config>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e00e      	b.n	80032b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2b0f      	cmp	r3, #15
 8003296:	d80a      	bhi.n	80032ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003298:	2200      	movs	r2, #0
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	f04f 30ff 	mov.w	r0, #4294967295
 80032a0:	f000 f92f 	bl	8003502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032a4:	4a06      	ldr	r2, [pc, #24]	; (80032c0 <HAL_InitTick+0x5c>)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	e000      	b.n	80032b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	20000068 	.word	0x20000068
 80032bc:	20000070 	.word	0x20000070
 80032c0:	2000006c 	.word	0x2000006c

080032c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032c8:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <HAL_IncTick+0x20>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	461a      	mov	r2, r3
 80032ce:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <HAL_IncTick+0x24>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4413      	add	r3, r2
 80032d4:	4a04      	ldr	r2, [pc, #16]	; (80032e8 <HAL_IncTick+0x24>)
 80032d6:	6013      	str	r3, [r2, #0]
}
 80032d8:	bf00      	nop
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20000070 	.word	0x20000070
 80032e8:	20000498 	.word	0x20000498

080032ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  return uwTick;
 80032f0:	4b03      	ldr	r3, [pc, #12]	; (8003300 <HAL_GetTick+0x14>)
 80032f2:	681b      	ldr	r3, [r3, #0]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000498 	.word	0x20000498

08003304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800330c:	f7ff ffee 	bl	80032ec <HAL_GetTick>
 8003310:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331c:	d005      	beq.n	800332a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800331e:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <HAL_Delay+0x44>)
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	461a      	mov	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4413      	add	r3, r2
 8003328:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800332a:	bf00      	nop
 800332c:	f7ff ffde 	bl	80032ec <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	429a      	cmp	r2, r3
 800333a:	d8f7      	bhi.n	800332c <HAL_Delay+0x28>
  {
  }
}
 800333c:	bf00      	nop
 800333e:	bf00      	nop
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	20000070 	.word	0x20000070

0800334c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800335c:	4b0b      	ldr	r3, [pc, #44]	; (800338c <__NVIC_SetPriorityGrouping+0x40>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003368:	4013      	ands	r3, r2
 800336a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003374:	4b06      	ldr	r3, [pc, #24]	; (8003390 <__NVIC_SetPriorityGrouping+0x44>)
 8003376:	4313      	orrs	r3, r2
 8003378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800337a:	4a04      	ldr	r2, [pc, #16]	; (800338c <__NVIC_SetPriorityGrouping+0x40>)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	60d3      	str	r3, [r2, #12]
}
 8003380:	bf00      	nop
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	e000ed00 	.word	0xe000ed00
 8003390:	05fa0000 	.word	0x05fa0000

08003394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003398:	4b04      	ldr	r3, [pc, #16]	; (80033ac <__NVIC_GetPriorityGrouping+0x18>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	0a1b      	lsrs	r3, r3, #8
 800339e:	f003 0307 	and.w	r3, r3, #7
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	e000ed00 	.word	0xe000ed00

080033b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	db0b      	blt.n	80033da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033c2:	79fb      	ldrb	r3, [r7, #7]
 80033c4:	f003 021f 	and.w	r2, r3, #31
 80033c8:	4907      	ldr	r1, [pc, #28]	; (80033e8 <__NVIC_EnableIRQ+0x38>)
 80033ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ce:	095b      	lsrs	r3, r3, #5
 80033d0:	2001      	movs	r0, #1
 80033d2:	fa00 f202 	lsl.w	r2, r0, r2
 80033d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000e100 	.word	0xe000e100

080033ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	6039      	str	r1, [r7, #0]
 80033f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	db0a      	blt.n	8003416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	b2da      	uxtb	r2, r3
 8003404:	490c      	ldr	r1, [pc, #48]	; (8003438 <__NVIC_SetPriority+0x4c>)
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	0112      	lsls	r2, r2, #4
 800340c:	b2d2      	uxtb	r2, r2
 800340e:	440b      	add	r3, r1
 8003410:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003414:	e00a      	b.n	800342c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4908      	ldr	r1, [pc, #32]	; (800343c <__NVIC_SetPriority+0x50>)
 800341c:	79fb      	ldrb	r3, [r7, #7]
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	3b04      	subs	r3, #4
 8003424:	0112      	lsls	r2, r2, #4
 8003426:	b2d2      	uxtb	r2, r2
 8003428:	440b      	add	r3, r1
 800342a:	761a      	strb	r2, [r3, #24]
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	e000e100 	.word	0xe000e100
 800343c:	e000ed00 	.word	0xe000ed00

08003440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003440:	b480      	push	{r7}
 8003442:	b089      	sub	sp, #36	; 0x24
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f003 0307 	and.w	r3, r3, #7
 8003452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	f1c3 0307 	rsb	r3, r3, #7
 800345a:	2b04      	cmp	r3, #4
 800345c:	bf28      	it	cs
 800345e:	2304      	movcs	r3, #4
 8003460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	3304      	adds	r3, #4
 8003466:	2b06      	cmp	r3, #6
 8003468:	d902      	bls.n	8003470 <NVIC_EncodePriority+0x30>
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	3b03      	subs	r3, #3
 800346e:	e000      	b.n	8003472 <NVIC_EncodePriority+0x32>
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003474:	f04f 32ff 	mov.w	r2, #4294967295
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	43da      	mvns	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	401a      	ands	r2, r3
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003488:	f04f 31ff 	mov.w	r1, #4294967295
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	fa01 f303 	lsl.w	r3, r1, r3
 8003492:	43d9      	mvns	r1, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003498:	4313      	orrs	r3, r2
         );
}
 800349a:	4618      	mov	r0, r3
 800349c:	3724      	adds	r7, #36	; 0x24
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
	...

080034a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034b8:	d301      	bcc.n	80034be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ba:	2301      	movs	r3, #1
 80034bc:	e00f      	b.n	80034de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034be:	4a0a      	ldr	r2, [pc, #40]	; (80034e8 <SysTick_Config+0x40>)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3b01      	subs	r3, #1
 80034c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034c6:	210f      	movs	r1, #15
 80034c8:	f04f 30ff 	mov.w	r0, #4294967295
 80034cc:	f7ff ff8e 	bl	80033ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034d0:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <SysTick_Config+0x40>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034d6:	4b04      	ldr	r3, [pc, #16]	; (80034e8 <SysTick_Config+0x40>)
 80034d8:	2207      	movs	r2, #7
 80034da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	e000e010 	.word	0xe000e010

080034ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7ff ff29 	bl	800334c <__NVIC_SetPriorityGrouping>
}
 80034fa:	bf00      	nop
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003502:	b580      	push	{r7, lr}
 8003504:	b086      	sub	sp, #24
 8003506:	af00      	add	r7, sp, #0
 8003508:	4603      	mov	r3, r0
 800350a:	60b9      	str	r1, [r7, #8]
 800350c:	607a      	str	r2, [r7, #4]
 800350e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003510:	2300      	movs	r3, #0
 8003512:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003514:	f7ff ff3e 	bl	8003394 <__NVIC_GetPriorityGrouping>
 8003518:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	68b9      	ldr	r1, [r7, #8]
 800351e:	6978      	ldr	r0, [r7, #20]
 8003520:	f7ff ff8e 	bl	8003440 <NVIC_EncodePriority>
 8003524:	4602      	mov	r2, r0
 8003526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800352a:	4611      	mov	r1, r2
 800352c:	4618      	mov	r0, r3
 800352e:	f7ff ff5d 	bl	80033ec <__NVIC_SetPriority>
}
 8003532:	bf00      	nop
 8003534:	3718      	adds	r7, #24
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b082      	sub	sp, #8
 800353e:	af00      	add	r7, sp, #0
 8003540:	4603      	mov	r3, r0
 8003542:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff ff31 	bl	80033b0 <__NVIC_EnableIRQ>
}
 800354e:	bf00      	nop
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b082      	sub	sp, #8
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7ff ffa2 	bl	80034a8 <SysTick_Config>
 8003564:	4603      	mov	r3, r0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b084      	sub	sp, #16
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800357c:	f7ff feb6 	bl	80032ec <HAL_GetTick>
 8003580:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d008      	beq.n	80035a0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2280      	movs	r2, #128	; 0x80
 8003592:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e052      	b.n	8003646 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 0216 	bic.w	r2, r2, #22
 80035ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695a      	ldr	r2, [r3, #20]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035be:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d103      	bne.n	80035d0 <HAL_DMA_Abort+0x62>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d007      	beq.n	80035e0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0208 	bic.w	r2, r2, #8
 80035de:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0201 	bic.w	r2, r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035f0:	e013      	b.n	800361a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035f2:	f7ff fe7b 	bl	80032ec <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b05      	cmp	r3, #5
 80035fe:	d90c      	bls.n	800361a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2220      	movs	r2, #32
 8003604:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2203      	movs	r2, #3
 800360a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e015      	b.n	8003646 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1e4      	bne.n	80035f2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362c:	223f      	movs	r2, #63	; 0x3f
 800362e:	409a      	lsls	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d004      	beq.n	800366c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2280      	movs	r2, #128	; 0x80
 8003666:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e00c      	b.n	8003686 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2205      	movs	r2, #5
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0201 	bic.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
	...

08003694 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003694:	b480      	push	{r7}
 8003696:	b089      	sub	sp, #36	; 0x24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800369e:	2300      	movs	r3, #0
 80036a0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80036a6:	2300      	movs	r3, #0
 80036a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80036aa:	2300      	movs	r3, #0
 80036ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80036ae:	2300      	movs	r3, #0
 80036b0:	61fb      	str	r3, [r7, #28]
 80036b2:	e175      	b.n	80039a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80036b4:	2201      	movs	r2, #1
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4013      	ands	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	f040 8164 	bne.w	800399a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d005      	beq.n	80036ea <HAL_GPIO_Init+0x56>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d130      	bne.n	800374c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	2203      	movs	r2, #3
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	43db      	mvns	r3, r3
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4013      	ands	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	4313      	orrs	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003720:	2201      	movs	r2, #1
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	43db      	mvns	r3, r3
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	4013      	ands	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 0201 	and.w	r2, r3, #1
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b03      	cmp	r3, #3
 8003756:	d017      	beq.n	8003788 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	2203      	movs	r2, #3
 8003764:	fa02 f303 	lsl.w	r3, r2, r3
 8003768:	43db      	mvns	r3, r3
 800376a:	69ba      	ldr	r2, [r7, #24]
 800376c:	4013      	ands	r3, r2
 800376e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	4313      	orrs	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d123      	bne.n	80037dc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	08da      	lsrs	r2, r3, #3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	3208      	adds	r2, #8
 800379c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	220f      	movs	r2, #15
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	08da      	lsrs	r2, r3, #3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3208      	adds	r2, #8
 80037d6:	69b9      	ldr	r1, [r7, #24]
 80037d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	2203      	movs	r2, #3
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4013      	ands	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f003 0203 	and.w	r2, r3, #3
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	4313      	orrs	r3, r2
 8003808:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 80be 	beq.w	800399a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800381e:	4b66      	ldr	r3, [pc, #408]	; (80039b8 <HAL_GPIO_Init+0x324>)
 8003820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003822:	4a65      	ldr	r2, [pc, #404]	; (80039b8 <HAL_GPIO_Init+0x324>)
 8003824:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003828:	6453      	str	r3, [r2, #68]	; 0x44
 800382a:	4b63      	ldr	r3, [pc, #396]	; (80039b8 <HAL_GPIO_Init+0x324>)
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003836:	4a61      	ldr	r2, [pc, #388]	; (80039bc <HAL_GPIO_Init+0x328>)
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	089b      	lsrs	r3, r3, #2
 800383c:	3302      	adds	r3, #2
 800383e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003842:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	220f      	movs	r2, #15
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	43db      	mvns	r3, r3
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	4013      	ands	r3, r2
 8003858:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a58      	ldr	r2, [pc, #352]	; (80039c0 <HAL_GPIO_Init+0x32c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d037      	beq.n	80038d2 <HAL_GPIO_Init+0x23e>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a57      	ldr	r2, [pc, #348]	; (80039c4 <HAL_GPIO_Init+0x330>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d031      	beq.n	80038ce <HAL_GPIO_Init+0x23a>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a56      	ldr	r2, [pc, #344]	; (80039c8 <HAL_GPIO_Init+0x334>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d02b      	beq.n	80038ca <HAL_GPIO_Init+0x236>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a55      	ldr	r2, [pc, #340]	; (80039cc <HAL_GPIO_Init+0x338>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d025      	beq.n	80038c6 <HAL_GPIO_Init+0x232>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a54      	ldr	r2, [pc, #336]	; (80039d0 <HAL_GPIO_Init+0x33c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d01f      	beq.n	80038c2 <HAL_GPIO_Init+0x22e>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a53      	ldr	r2, [pc, #332]	; (80039d4 <HAL_GPIO_Init+0x340>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d019      	beq.n	80038be <HAL_GPIO_Init+0x22a>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a52      	ldr	r2, [pc, #328]	; (80039d8 <HAL_GPIO_Init+0x344>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d013      	beq.n	80038ba <HAL_GPIO_Init+0x226>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a51      	ldr	r2, [pc, #324]	; (80039dc <HAL_GPIO_Init+0x348>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00d      	beq.n	80038b6 <HAL_GPIO_Init+0x222>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a50      	ldr	r2, [pc, #320]	; (80039e0 <HAL_GPIO_Init+0x34c>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d007      	beq.n	80038b2 <HAL_GPIO_Init+0x21e>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a4f      	ldr	r2, [pc, #316]	; (80039e4 <HAL_GPIO_Init+0x350>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d101      	bne.n	80038ae <HAL_GPIO_Init+0x21a>
 80038aa:	2309      	movs	r3, #9
 80038ac:	e012      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038ae:	230a      	movs	r3, #10
 80038b0:	e010      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038b2:	2308      	movs	r3, #8
 80038b4:	e00e      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038b6:	2307      	movs	r3, #7
 80038b8:	e00c      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038ba:	2306      	movs	r3, #6
 80038bc:	e00a      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038be:	2305      	movs	r3, #5
 80038c0:	e008      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038c2:	2304      	movs	r3, #4
 80038c4:	e006      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038c6:	2303      	movs	r3, #3
 80038c8:	e004      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038ca:	2302      	movs	r3, #2
 80038cc:	e002      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <HAL_GPIO_Init+0x240>
 80038d2:	2300      	movs	r3, #0
 80038d4:	69fa      	ldr	r2, [r7, #28]
 80038d6:	f002 0203 	and.w	r2, r2, #3
 80038da:	0092      	lsls	r2, r2, #2
 80038dc:	4093      	lsls	r3, r2
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80038e4:	4935      	ldr	r1, [pc, #212]	; (80039bc <HAL_GPIO_Init+0x328>)
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	089b      	lsrs	r3, r3, #2
 80038ea:	3302      	adds	r3, #2
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038f2:	4b3d      	ldr	r3, [pc, #244]	; (80039e8 <HAL_GPIO_Init+0x354>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	43db      	mvns	r3, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4013      	ands	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d003      	beq.n	8003916 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003916:	4a34      	ldr	r2, [pc, #208]	; (80039e8 <HAL_GPIO_Init+0x354>)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800391c:	4b32      	ldr	r3, [pc, #200]	; (80039e8 <HAL_GPIO_Init+0x354>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	43db      	mvns	r3, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003940:	4a29      	ldr	r2, [pc, #164]	; (80039e8 <HAL_GPIO_Init+0x354>)
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003946:	4b28      	ldr	r3, [pc, #160]	; (80039e8 <HAL_GPIO_Init+0x354>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800396a:	4a1f      	ldr	r2, [pc, #124]	; (80039e8 <HAL_GPIO_Init+0x354>)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003970:	4b1d      	ldr	r3, [pc, #116]	; (80039e8 <HAL_GPIO_Init+0x354>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003994:	4a14      	ldr	r2, [pc, #80]	; (80039e8 <HAL_GPIO_Init+0x354>)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3301      	adds	r3, #1
 800399e:	61fb      	str	r3, [r7, #28]
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	2b0f      	cmp	r3, #15
 80039a4:	f67f ae86 	bls.w	80036b4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80039a8:	bf00      	nop
 80039aa:	bf00      	nop
 80039ac:	3724      	adds	r7, #36	; 0x24
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	40023800 	.word	0x40023800
 80039bc:	40013800 	.word	0x40013800
 80039c0:	40020000 	.word	0x40020000
 80039c4:	40020400 	.word	0x40020400
 80039c8:	40020800 	.word	0x40020800
 80039cc:	40020c00 	.word	0x40020c00
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40021400 	.word	0x40021400
 80039d8:	40021800 	.word	0x40021800
 80039dc:	40021c00 	.word	0x40021c00
 80039e0:	40022000 	.word	0x40022000
 80039e4:	40022400 	.word	0x40022400
 80039e8:	40013c00 	.word	0x40013c00

080039ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	807b      	strh	r3, [r7, #2]
 80039f8:	4613      	mov	r3, r2
 80039fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039fc:	787b      	ldrb	r3, [r7, #1]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d003      	beq.n	8003a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a02:	887a      	ldrh	r2, [r7, #2]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003a08:	e003      	b.n	8003a12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003a0a:	887b      	ldrh	r3, [r7, #2]
 8003a0c:	041a      	lsls	r2, r3, #16
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	619a      	str	r2, [r3, #24]
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a2a:	4b08      	ldr	r3, [pc, #32]	; (8003a4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	88fb      	ldrh	r3, [r7, #6]
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d006      	beq.n	8003a44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a36:	4a05      	ldr	r2, [pc, #20]	; (8003a4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a38:	88fb      	ldrh	r3, [r7, #6]
 8003a3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a3c:	88fb      	ldrh	r3, [r7, #6]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 f806 	bl	8003a50 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a44:	bf00      	nop
 8003a46:	3708      	adds	r7, #8
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40013c00 	.word	0x40013c00

08003a50 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
	...

08003a68 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a6c:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a04      	ldr	r2, [pc, #16]	; (8003a84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a76:	6013      	str	r3, [r2, #0]
}
 8003a78:	bf00      	nop
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40007000 	.word	0x40007000

08003a88 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a92:	4b23      	ldr	r3, [pc, #140]	; (8003b20 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	4a22      	ldr	r2, [pc, #136]	; (8003b20 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9e:	4b20      	ldr	r3, [pc, #128]	; (8003b20 <HAL_PWREx_EnableOverDrive+0x98>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa6:	603b      	str	r3, [r7, #0]
 8003aa8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003aaa:	4b1e      	ldr	r3, [pc, #120]	; (8003b24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a1d      	ldr	r2, [pc, #116]	; (8003b24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ab6:	f7ff fc19 	bl	80032ec <HAL_GetTick>
 8003aba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003abc:	e009      	b.n	8003ad2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003abe:	f7ff fc15 	bl	80032ec <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003acc:	d901      	bls.n	8003ad2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e022      	b.n	8003b18 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ad2:	4b14      	ldr	r3, [pc, #80]	; (8003b24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ade:	d1ee      	bne.n	8003abe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003ae0:	4b10      	ldr	r3, [pc, #64]	; (8003b24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a0f      	ldr	r2, [pc, #60]	; (8003b24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ae6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003aea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003aec:	f7ff fbfe 	bl	80032ec <HAL_GetTick>
 8003af0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003af2:	e009      	b.n	8003b08 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003af4:	f7ff fbfa 	bl	80032ec <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b02:	d901      	bls.n	8003b08 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e007      	b.n	8003b18 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b08:	4b06      	ldr	r3, [pc, #24]	; (8003b24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b14:	d1ee      	bne.n	8003af4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40007000 	.word	0x40007000

08003b28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003b30:	2300      	movs	r3, #0
 8003b32:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e291      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 8087 	beq.w	8003c5a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b4c:	4b96      	ldr	r3, [pc, #600]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f003 030c 	and.w	r3, r3, #12
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d00c      	beq.n	8003b72 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b58:	4b93      	ldr	r3, [pc, #588]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f003 030c 	and.w	r3, r3, #12
 8003b60:	2b08      	cmp	r3, #8
 8003b62:	d112      	bne.n	8003b8a <HAL_RCC_OscConfig+0x62>
 8003b64:	4b90      	ldr	r3, [pc, #576]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b70:	d10b      	bne.n	8003b8a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b72:	4b8d      	ldr	r3, [pc, #564]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d06c      	beq.n	8003c58 <HAL_RCC_OscConfig+0x130>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d168      	bne.n	8003c58 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e26b      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b92:	d106      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x7a>
 8003b94:	4b84      	ldr	r3, [pc, #528]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a83      	ldr	r2, [pc, #524]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003b9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	e02e      	b.n	8003c00 <HAL_RCC_OscConfig+0xd8>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10c      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x9c>
 8003baa:	4b7f      	ldr	r3, [pc, #508]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a7e      	ldr	r2, [pc, #504]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	4b7c      	ldr	r3, [pc, #496]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a7b      	ldr	r2, [pc, #492]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	e01d      	b.n	8003c00 <HAL_RCC_OscConfig+0xd8>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bcc:	d10c      	bne.n	8003be8 <HAL_RCC_OscConfig+0xc0>
 8003bce:	4b76      	ldr	r3, [pc, #472]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a75      	ldr	r2, [pc, #468]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	4b73      	ldr	r3, [pc, #460]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a72      	ldr	r2, [pc, #456]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	e00b      	b.n	8003c00 <HAL_RCC_OscConfig+0xd8>
 8003be8:	4b6f      	ldr	r3, [pc, #444]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a6e      	ldr	r2, [pc, #440]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	4b6c      	ldr	r3, [pc, #432]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a6b      	ldr	r2, [pc, #428]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d013      	beq.n	8003c30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c08:	f7ff fb70 	bl	80032ec <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0e:	e008      	b.n	8003c22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c10:	f7ff fb6c 	bl	80032ec <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b64      	cmp	r3, #100	; 0x64
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e21f      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	4b61      	ldr	r3, [pc, #388]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0f0      	beq.n	8003c10 <HAL_RCC_OscConfig+0xe8>
 8003c2e:	e014      	b.n	8003c5a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c30:	f7ff fb5c 	bl	80032ec <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c38:	f7ff fb58 	bl	80032ec <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e20b      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4a:	4b57      	ldr	r3, [pc, #348]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f0      	bne.n	8003c38 <HAL_RCC_OscConfig+0x110>
 8003c56:	e000      	b.n	8003c5a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d069      	beq.n	8003d3a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c66:	4b50      	ldr	r3, [pc, #320]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00b      	beq.n	8003c8a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c72:	4b4d      	ldr	r3, [pc, #308]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d11c      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x190>
 8003c7e:	4b4a      	ldr	r3, [pc, #296]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d116      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c8a:	4b47      	ldr	r3, [pc, #284]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d005      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x17a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d001      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e1df      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca2:	4b41      	ldr	r3, [pc, #260]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	493d      	ldr	r1, [pc, #244]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb6:	e040      	b.n	8003d3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d023      	beq.n	8003d08 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cc0:	4b39      	ldr	r3, [pc, #228]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a38      	ldr	r2, [pc, #224]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003cc6:	f043 0301 	orr.w	r3, r3, #1
 8003cca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ccc:	f7ff fb0e 	bl	80032ec <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cd4:	f7ff fb0a 	bl	80032ec <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e1bd      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce6:	4b30      	ldr	r3, [pc, #192]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0f0      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf2:	4b2d      	ldr	r3, [pc, #180]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	4929      	ldr	r1, [pc, #164]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	600b      	str	r3, [r1, #0]
 8003d06:	e018      	b.n	8003d3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d08:	4b27      	ldr	r3, [pc, #156]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a26      	ldr	r2, [pc, #152]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d0e:	f023 0301 	bic.w	r3, r3, #1
 8003d12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7ff faea 	bl	80032ec <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d1c:	f7ff fae6 	bl	80032ec <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e199      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d038      	beq.n	8003db8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d019      	beq.n	8003d82 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d4e:	4b16      	ldr	r3, [pc, #88]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d52:	4a15      	ldr	r2, [pc, #84]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d54:	f043 0301 	orr.w	r3, r3, #1
 8003d58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5a:	f7ff fac7 	bl	80032ec <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d62:	f7ff fac3 	bl	80032ec <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e176      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d74:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d0f0      	beq.n	8003d62 <HAL_RCC_OscConfig+0x23a>
 8003d80:	e01a      	b.n	8003db8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d82:	4b09      	ldr	r3, [pc, #36]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d86:	4a08      	ldr	r2, [pc, #32]	; (8003da8 <HAL_RCC_OscConfig+0x280>)
 8003d88:	f023 0301 	bic.w	r3, r3, #1
 8003d8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8e:	f7ff faad 	bl	80032ec <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d94:	e00a      	b.n	8003dac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d96:	f7ff faa9 	bl	80032ec <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d903      	bls.n	8003dac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e15c      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
 8003da8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dac:	4b91      	ldr	r3, [pc, #580]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003dae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1ee      	bne.n	8003d96 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 80a4 	beq.w	8003f0e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dc6:	4b8b      	ldr	r3, [pc, #556]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10d      	bne.n	8003dee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dd2:	4b88      	ldr	r3, [pc, #544]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	4a87      	ldr	r2, [pc, #540]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dde:	4b85      	ldr	r3, [pc, #532]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003de6:	60bb      	str	r3, [r7, #8]
 8003de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dea:	2301      	movs	r3, #1
 8003dec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dee:	4b82      	ldr	r3, [pc, #520]	; (8003ff8 <HAL_RCC_OscConfig+0x4d0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d118      	bne.n	8003e2c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003dfa:	4b7f      	ldr	r3, [pc, #508]	; (8003ff8 <HAL_RCC_OscConfig+0x4d0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a7e      	ldr	r2, [pc, #504]	; (8003ff8 <HAL_RCC_OscConfig+0x4d0>)
 8003e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e06:	f7ff fa71 	bl	80032ec <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e0e:	f7ff fa6d 	bl	80032ec <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b64      	cmp	r3, #100	; 0x64
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e120      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e20:	4b75      	ldr	r3, [pc, #468]	; (8003ff8 <HAL_RCC_OscConfig+0x4d0>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d106      	bne.n	8003e42 <HAL_RCC_OscConfig+0x31a>
 8003e34:	4b6f      	ldr	r3, [pc, #444]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e38:	4a6e      	ldr	r2, [pc, #440]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e40:	e02d      	b.n	8003e9e <HAL_RCC_OscConfig+0x376>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x33c>
 8003e4a:	4b6a      	ldr	r3, [pc, #424]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	4a69      	ldr	r2, [pc, #420]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e50:	f023 0301 	bic.w	r3, r3, #1
 8003e54:	6713      	str	r3, [r2, #112]	; 0x70
 8003e56:	4b67      	ldr	r3, [pc, #412]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5a:	4a66      	ldr	r2, [pc, #408]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e5c:	f023 0304 	bic.w	r3, r3, #4
 8003e60:	6713      	str	r3, [r2, #112]	; 0x70
 8003e62:	e01c      	b.n	8003e9e <HAL_RCC_OscConfig+0x376>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	2b05      	cmp	r3, #5
 8003e6a:	d10c      	bne.n	8003e86 <HAL_RCC_OscConfig+0x35e>
 8003e6c:	4b61      	ldr	r3, [pc, #388]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e70:	4a60      	ldr	r2, [pc, #384]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e72:	f043 0304 	orr.w	r3, r3, #4
 8003e76:	6713      	str	r3, [r2, #112]	; 0x70
 8003e78:	4b5e      	ldr	r3, [pc, #376]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7c:	4a5d      	ldr	r2, [pc, #372]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e7e:	f043 0301 	orr.w	r3, r3, #1
 8003e82:	6713      	str	r3, [r2, #112]	; 0x70
 8003e84:	e00b      	b.n	8003e9e <HAL_RCC_OscConfig+0x376>
 8003e86:	4b5b      	ldr	r3, [pc, #364]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8a:	4a5a      	ldr	r2, [pc, #360]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e8c:	f023 0301 	bic.w	r3, r3, #1
 8003e90:	6713      	str	r3, [r2, #112]	; 0x70
 8003e92:	4b58      	ldr	r3, [pc, #352]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e96:	4a57      	ldr	r2, [pc, #348]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003e98:	f023 0304 	bic.w	r3, r3, #4
 8003e9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d015      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea6:	f7ff fa21 	bl	80032ec <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eac:	e00a      	b.n	8003ec4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eae:	f7ff fa1d 	bl	80032ec <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e0ce      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec4:	4b4b      	ldr	r3, [pc, #300]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0ee      	beq.n	8003eae <HAL_RCC_OscConfig+0x386>
 8003ed0:	e014      	b.n	8003efc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed2:	f7ff fa0b 	bl	80032ec <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eda:	f7ff fa07 	bl	80032ec <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e0b8      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef0:	4b40      	ldr	r3, [pc, #256]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1ee      	bne.n	8003eda <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003efc:	7dfb      	ldrb	r3, [r7, #23]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d105      	bne.n	8003f0e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f02:	4b3c      	ldr	r3, [pc, #240]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	4a3b      	ldr	r2, [pc, #236]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 80a4 	beq.w	8004060 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f18:	4b36      	ldr	r3, [pc, #216]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 030c 	and.w	r3, r3, #12
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d06b      	beq.n	8003ffc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d149      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f2c:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a30      	ldr	r2, [pc, #192]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7ff f9d8 	bl	80032ec <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f40:	f7ff f9d4 	bl	80032ec <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e087      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f52:	4b28      	ldr	r3, [pc, #160]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	019b      	lsls	r3, r3, #6
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f74:	085b      	lsrs	r3, r3, #1
 8003f76:	3b01      	subs	r3, #1
 8003f78:	041b      	lsls	r3, r3, #16
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f80:	061b      	lsls	r3, r3, #24
 8003f82:	4313      	orrs	r3, r2
 8003f84:	4a1b      	ldr	r2, [pc, #108]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f86:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003f8a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f8c:	4b19      	ldr	r3, [pc, #100]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a18      	ldr	r2, [pc, #96]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003f92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7ff f9a8 	bl	80032ec <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa0:	f7ff f9a4 	bl	80032ec <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e057      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb2:	4b10      	ldr	r3, [pc, #64]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x478>
 8003fbe:	e04f      	b.n	8004060 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a0b      	ldr	r2, [pc, #44]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7ff f98e 	bl	80032ec <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd4:	f7ff f98a 	bl	80032ec <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e03d      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fe6:	4b03      	ldr	r3, [pc, #12]	; (8003ff4 <HAL_RCC_OscConfig+0x4cc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x4ac>
 8003ff2:	e035      	b.n	8004060 <HAL_RCC_OscConfig+0x538>
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003ffc:	4b1b      	ldr	r3, [pc, #108]	; (800406c <HAL_RCC_OscConfig+0x544>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d028      	beq.n	800405c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004014:	429a      	cmp	r2, r3
 8004016:	d121      	bne.n	800405c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004022:	429a      	cmp	r2, r3
 8004024:	d11a      	bne.n	800405c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800402c:	4013      	ands	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004032:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004034:	4293      	cmp	r3, r2
 8004036:	d111      	bne.n	800405c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004042:	085b      	lsrs	r3, r3, #1
 8004044:	3b01      	subs	r3, #1
 8004046:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004048:	429a      	cmp	r2, r3
 800404a:	d107      	bne.n	800405c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004056:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004058:	429a      	cmp	r2, r3
 800405a:	d001      	beq.n	8004060 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e000      	b.n	8004062 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3718      	adds	r7, #24
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40023800 	.word	0x40023800

08004070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e0d0      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004088:	4b6a      	ldr	r3, [pc, #424]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 030f 	and.w	r3, r3, #15
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	429a      	cmp	r2, r3
 8004094:	d910      	bls.n	80040b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004096:	4b67      	ldr	r3, [pc, #412]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f023 020f 	bic.w	r2, r3, #15
 800409e:	4965      	ldr	r1, [pc, #404]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a6:	4b63      	ldr	r3, [pc, #396]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d001      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0b8      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d020      	beq.n	8004106 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040d0:	4b59      	ldr	r3, [pc, #356]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a58      	ldr	r2, [pc, #352]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80040d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040e8:	4b53      	ldr	r3, [pc, #332]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4a52      	ldr	r2, [pc, #328]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80040ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f4:	4b50      	ldr	r3, [pc, #320]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	494d      	ldr	r1, [pc, #308]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004102:	4313      	orrs	r3, r2
 8004104:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d040      	beq.n	8004194 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d107      	bne.n	800412a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411a:	4b47      	ldr	r3, [pc, #284]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d115      	bne.n	8004152 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e07f      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b02      	cmp	r3, #2
 8004130:	d107      	bne.n	8004142 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004132:	4b41      	ldr	r3, [pc, #260]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d109      	bne.n	8004152 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e073      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004142:	4b3d      	ldr	r3, [pc, #244]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e06b      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004152:	4b39      	ldr	r3, [pc, #228]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f023 0203 	bic.w	r2, r3, #3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	4936      	ldr	r1, [pc, #216]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004160:	4313      	orrs	r3, r2
 8004162:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004164:	f7ff f8c2 	bl	80032ec <HAL_GetTick>
 8004168:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416a:	e00a      	b.n	8004182 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800416c:	f7ff f8be 	bl	80032ec <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	f241 3288 	movw	r2, #5000	; 0x1388
 800417a:	4293      	cmp	r3, r2
 800417c:	d901      	bls.n	8004182 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e053      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004182:	4b2d      	ldr	r3, [pc, #180]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 020c 	and.w	r2, r3, #12
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	429a      	cmp	r2, r3
 8004192:	d1eb      	bne.n	800416c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004194:	4b27      	ldr	r3, [pc, #156]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 030f 	and.w	r3, r3, #15
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d210      	bcs.n	80041c4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a2:	4b24      	ldr	r3, [pc, #144]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f023 020f 	bic.w	r2, r3, #15
 80041aa:	4922      	ldr	r1, [pc, #136]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b2:	4b20      	ldr	r3, [pc, #128]	; (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 030f 	and.w	r3, r3, #15
 80041ba:	683a      	ldr	r2, [r7, #0]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d001      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e032      	b.n	800422a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d008      	beq.n	80041e2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041d0:	4b19      	ldr	r3, [pc, #100]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	4916      	ldr	r1, [pc, #88]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d009      	beq.n	8004202 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041ee:	4b12      	ldr	r3, [pc, #72]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	490e      	ldr	r1, [pc, #56]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004202:	f000 f821 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 8004206:	4602      	mov	r2, r0
 8004208:	4b0b      	ldr	r3, [pc, #44]	; (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	091b      	lsrs	r3, r3, #4
 800420e:	f003 030f 	and.w	r3, r3, #15
 8004212:	490a      	ldr	r1, [pc, #40]	; (800423c <HAL_RCC_ClockConfig+0x1cc>)
 8004214:	5ccb      	ldrb	r3, [r1, r3]
 8004216:	fa22 f303 	lsr.w	r3, r2, r3
 800421a:	4a09      	ldr	r2, [pc, #36]	; (8004240 <HAL_RCC_ClockConfig+0x1d0>)
 800421c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800421e:	4b09      	ldr	r3, [pc, #36]	; (8004244 <HAL_RCC_ClockConfig+0x1d4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff f81e 	bl	8003264 <HAL_InitTick>

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40023c00 	.word	0x40023c00
 8004238:	40023800 	.word	0x40023800
 800423c:	0800cf04 	.word	0x0800cf04
 8004240:	20000068 	.word	0x20000068
 8004244:	2000006c 	.word	0x2000006c

08004248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800424c:	b094      	sub	sp, #80	; 0x50
 800424e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004250:	2300      	movs	r3, #0
 8004252:	647b      	str	r3, [r7, #68]	; 0x44
 8004254:	2300      	movs	r3, #0
 8004256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004258:	2300      	movs	r3, #0
 800425a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 800425c:	2300      	movs	r3, #0
 800425e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004260:	4b79      	ldr	r3, [pc, #484]	; (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 030c 	and.w	r3, r3, #12
 8004268:	2b08      	cmp	r3, #8
 800426a:	d00d      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0x40>
 800426c:	2b08      	cmp	r3, #8
 800426e:	f200 80e1 	bhi.w	8004434 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <HAL_RCC_GetSysClockFreq+0x34>
 8004276:	2b04      	cmp	r3, #4
 8004278:	d003      	beq.n	8004282 <HAL_RCC_GetSysClockFreq+0x3a>
 800427a:	e0db      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800427c:	4b73      	ldr	r3, [pc, #460]	; (800444c <HAL_RCC_GetSysClockFreq+0x204>)
 800427e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004280:	e0db      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004282:	4b73      	ldr	r3, [pc, #460]	; (8004450 <HAL_RCC_GetSysClockFreq+0x208>)
 8004284:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004286:	e0d8      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004288:	4b6f      	ldr	r3, [pc, #444]	; (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004290:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004292:	4b6d      	ldr	r3, [pc, #436]	; (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d063      	beq.n	8004366 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800429e:	4b6a      	ldr	r3, [pc, #424]	; (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	099b      	lsrs	r3, r3, #6
 80042a4:	2200      	movs	r2, #0
 80042a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80042a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80042aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b0:	633b      	str	r3, [r7, #48]	; 0x30
 80042b2:	2300      	movs	r3, #0
 80042b4:	637b      	str	r3, [r7, #52]	; 0x34
 80042b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80042ba:	4622      	mov	r2, r4
 80042bc:	462b      	mov	r3, r5
 80042be:	f04f 0000 	mov.w	r0, #0
 80042c2:	f04f 0100 	mov.w	r1, #0
 80042c6:	0159      	lsls	r1, r3, #5
 80042c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042cc:	0150      	lsls	r0, r2, #5
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	4621      	mov	r1, r4
 80042d4:	1a51      	subs	r1, r2, r1
 80042d6:	6139      	str	r1, [r7, #16]
 80042d8:	4629      	mov	r1, r5
 80042da:	eb63 0301 	sbc.w	r3, r3, r1
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	f04f 0300 	mov.w	r3, #0
 80042e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042ec:	4659      	mov	r1, fp
 80042ee:	018b      	lsls	r3, r1, #6
 80042f0:	4651      	mov	r1, sl
 80042f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042f6:	4651      	mov	r1, sl
 80042f8:	018a      	lsls	r2, r1, #6
 80042fa:	4651      	mov	r1, sl
 80042fc:	ebb2 0801 	subs.w	r8, r2, r1
 8004300:	4659      	mov	r1, fp
 8004302:	eb63 0901 	sbc.w	r9, r3, r1
 8004306:	f04f 0200 	mov.w	r2, #0
 800430a:	f04f 0300 	mov.w	r3, #0
 800430e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004312:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004316:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800431a:	4690      	mov	r8, r2
 800431c:	4699      	mov	r9, r3
 800431e:	4623      	mov	r3, r4
 8004320:	eb18 0303 	adds.w	r3, r8, r3
 8004324:	60bb      	str	r3, [r7, #8]
 8004326:	462b      	mov	r3, r5
 8004328:	eb49 0303 	adc.w	r3, r9, r3
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800433a:	4629      	mov	r1, r5
 800433c:	024b      	lsls	r3, r1, #9
 800433e:	4621      	mov	r1, r4
 8004340:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004344:	4621      	mov	r1, r4
 8004346:	024a      	lsls	r2, r1, #9
 8004348:	4610      	mov	r0, r2
 800434a:	4619      	mov	r1, r3
 800434c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800434e:	2200      	movs	r2, #0
 8004350:	62bb      	str	r3, [r7, #40]	; 0x28
 8004352:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004354:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004358:	f7fc fcb6 	bl	8000cc8 <__aeabi_uldivmod>
 800435c:	4602      	mov	r2, r0
 800435e:	460b      	mov	r3, r1
 8004360:	4613      	mov	r3, r2
 8004362:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004364:	e058      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004366:	4b38      	ldr	r3, [pc, #224]	; (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	099b      	lsrs	r3, r3, #6
 800436c:	2200      	movs	r2, #0
 800436e:	4618      	mov	r0, r3
 8004370:	4611      	mov	r1, r2
 8004372:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004376:	623b      	str	r3, [r7, #32]
 8004378:	2300      	movs	r3, #0
 800437a:	627b      	str	r3, [r7, #36]	; 0x24
 800437c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004380:	4642      	mov	r2, r8
 8004382:	464b      	mov	r3, r9
 8004384:	f04f 0000 	mov.w	r0, #0
 8004388:	f04f 0100 	mov.w	r1, #0
 800438c:	0159      	lsls	r1, r3, #5
 800438e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004392:	0150      	lsls	r0, r2, #5
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	4641      	mov	r1, r8
 800439a:	ebb2 0a01 	subs.w	sl, r2, r1
 800439e:	4649      	mov	r1, r9
 80043a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80043a4:	f04f 0200 	mov.w	r2, #0
 80043a8:	f04f 0300 	mov.w	r3, #0
 80043ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043b8:	ebb2 040a 	subs.w	r4, r2, sl
 80043bc:	eb63 050b 	sbc.w	r5, r3, fp
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	00eb      	lsls	r3, r5, #3
 80043ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043ce:	00e2      	lsls	r2, r4, #3
 80043d0:	4614      	mov	r4, r2
 80043d2:	461d      	mov	r5, r3
 80043d4:	4643      	mov	r3, r8
 80043d6:	18e3      	adds	r3, r4, r3
 80043d8:	603b      	str	r3, [r7, #0]
 80043da:	464b      	mov	r3, r9
 80043dc:	eb45 0303 	adc.w	r3, r5, r3
 80043e0:	607b      	str	r3, [r7, #4]
 80043e2:	f04f 0200 	mov.w	r2, #0
 80043e6:	f04f 0300 	mov.w	r3, #0
 80043ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043ee:	4629      	mov	r1, r5
 80043f0:	028b      	lsls	r3, r1, #10
 80043f2:	4621      	mov	r1, r4
 80043f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043f8:	4621      	mov	r1, r4
 80043fa:	028a      	lsls	r2, r1, #10
 80043fc:	4610      	mov	r0, r2
 80043fe:	4619      	mov	r1, r3
 8004400:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004402:	2200      	movs	r2, #0
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	61fa      	str	r2, [r7, #28]
 8004408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800440c:	f7fc fc5c 	bl	8000cc8 <__aeabi_uldivmod>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4613      	mov	r3, r2
 8004416:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004418:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <HAL_RCC_GetSysClockFreq+0x200>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	0c1b      	lsrs	r3, r3, #16
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	3301      	adds	r3, #1
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004428:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800442a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004432:	e002      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004434:	4b05      	ldr	r3, [pc, #20]	; (800444c <HAL_RCC_GetSysClockFreq+0x204>)
 8004436:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004438:	bf00      	nop
    }
  }
  return sysclockfreq;
 800443a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800443c:	4618      	mov	r0, r3
 800443e:	3750      	adds	r7, #80	; 0x50
 8004440:	46bd      	mov	sp, r7
 8004442:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004446:	bf00      	nop
 8004448:	40023800 	.word	0x40023800
 800444c:	00f42400 	.word	0x00f42400
 8004450:	007a1200 	.word	0x007a1200

08004454 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004458:	4b03      	ldr	r3, [pc, #12]	; (8004468 <HAL_RCC_GetHCLKFreq+0x14>)
 800445a:	681b      	ldr	r3, [r3, #0]
}
 800445c:	4618      	mov	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20000068 	.word	0x20000068

0800446c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004470:	f7ff fff0 	bl	8004454 <HAL_RCC_GetHCLKFreq>
 8004474:	4602      	mov	r2, r0
 8004476:	4b05      	ldr	r3, [pc, #20]	; (800448c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	0a9b      	lsrs	r3, r3, #10
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	4903      	ldr	r1, [pc, #12]	; (8004490 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004482:	5ccb      	ldrb	r3, [r1, r3]
 8004484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004488:	4618      	mov	r0, r3
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40023800 	.word	0x40023800
 8004490:	0800cf14 	.word	0x0800cf14

08004494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004498:	f7ff ffdc 	bl	8004454 <HAL_RCC_GetHCLKFreq>
 800449c:	4602      	mov	r2, r0
 800449e:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	0b5b      	lsrs	r3, r3, #13
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	4903      	ldr	r1, [pc, #12]	; (80044b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044aa:	5ccb      	ldrb	r3, [r1, r3]
 80044ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	40023800 	.word	0x40023800
 80044b8:	0800cf14 	.word	0x0800cf14

080044bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80044c8:	2300      	movs	r3, #0
 80044ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80044d0:	2300      	movs	r3, #0
 80044d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d012      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80044e4:	4b69      	ldr	r3, [pc, #420]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	4a68      	ldr	r2, [pc, #416]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044ea:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80044ee:	6093      	str	r3, [r2, #8]
 80044f0:	4b66      	ldr	r3, [pc, #408]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f8:	4964      	ldr	r1, [pc, #400]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004506:	2301      	movs	r3, #1
 8004508:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d017      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004516:	4b5d      	ldr	r3, [pc, #372]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004518:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800451c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004524:	4959      	ldr	r1, [pc, #356]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004530:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004534:	d101      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004536:	2301      	movs	r3, #1
 8004538:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004542:	2301      	movs	r3, #1
 8004544:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d017      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004552:	4b4e      	ldr	r3, [pc, #312]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004554:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004558:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004560:	494a      	ldr	r1, [pc, #296]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004570:	d101      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004572:	2301      	movs	r3, #1
 8004574:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800457e:	2301      	movs	r3, #1
 8004580:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800458e:	2301      	movs	r3, #1
 8004590:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 808b 	beq.w	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045a0:	4b3a      	ldr	r3, [pc, #232]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a4:	4a39      	ldr	r2, [pc, #228]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045aa:	6413      	str	r3, [r2, #64]	; 0x40
 80045ac:	4b37      	ldr	r3, [pc, #220]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045b4:	60bb      	str	r3, [r7, #8]
 80045b6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80045b8:	4b35      	ldr	r3, [pc, #212]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a34      	ldr	r2, [pc, #208]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80045be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045c4:	f7fe fe92 	bl	80032ec <HAL_GetTick>
 80045c8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80045ca:	e008      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045cc:	f7fe fe8e 	bl	80032ec <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b64      	cmp	r3, #100	; 0x64
 80045d8:	d901      	bls.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e357      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80045de:	4b2c      	ldr	r3, [pc, #176]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f0      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045ea:	4b28      	ldr	r3, [pc, #160]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045f2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d035      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	429a      	cmp	r2, r3
 8004606:	d02e      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004608:	4b20      	ldr	r3, [pc, #128]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800460a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800460c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004610:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004612:	4b1e      	ldr	r3, [pc, #120]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004616:	4a1d      	ldr	r2, [pc, #116]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800461c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800461e:	4b1b      	ldr	r3, [pc, #108]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004622:	4a1a      	ldr	r2, [pc, #104]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004628:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800462a:	4a18      	ldr	r2, [pc, #96]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004630:	4b16      	ldr	r3, [pc, #88]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b01      	cmp	r3, #1
 800463a:	d114      	bne.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463c:	f7fe fe56 	bl	80032ec <HAL_GetTick>
 8004640:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004642:	e00a      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004644:	f7fe fe52 	bl	80032ec <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004652:	4293      	cmp	r3, r2
 8004654:	d901      	bls.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e319      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800465c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d0ee      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800466e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004672:	d111      	bne.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004680:	4b04      	ldr	r3, [pc, #16]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004682:	400b      	ands	r3, r1
 8004684:	4901      	ldr	r1, [pc, #4]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004686:	4313      	orrs	r3, r2
 8004688:	608b      	str	r3, [r1, #8]
 800468a:	e00b      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800468c:	40023800 	.word	0x40023800
 8004690:	40007000 	.word	0x40007000
 8004694:	0ffffcff 	.word	0x0ffffcff
 8004698:	4baa      	ldr	r3, [pc, #680]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	4aa9      	ldr	r2, [pc, #676]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800469e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80046a2:	6093      	str	r3, [r2, #8]
 80046a4:	4ba7      	ldr	r3, [pc, #668]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b0:	49a4      	ldr	r1, [pc, #656]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0310 	and.w	r3, r3, #16
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d010      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80046c2:	4ba0      	ldr	r3, [pc, #640]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046c8:	4a9e      	ldr	r2, [pc, #632]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80046d2:	4b9c      	ldr	r3, [pc, #624]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046dc:	4999      	ldr	r1, [pc, #612]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046f0:	4b94      	ldr	r3, [pc, #592]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046fe:	4991      	ldr	r1, [pc, #580]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004700:	4313      	orrs	r3, r2
 8004702:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00a      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004712:	4b8c      	ldr	r3, [pc, #560]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004718:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004720:	4988      	ldr	r1, [pc, #544]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004722:	4313      	orrs	r3, r2
 8004724:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00a      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004734:	4b83      	ldr	r3, [pc, #524]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800473a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004742:	4980      	ldr	r1, [pc, #512]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004744:	4313      	orrs	r3, r2
 8004746:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00a      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004756:	4b7b      	ldr	r3, [pc, #492]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800475c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004764:	4977      	ldr	r1, [pc, #476]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004766:	4313      	orrs	r3, r2
 8004768:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00a      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004778:	4b72      	ldr	r3, [pc, #456]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800477a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800477e:	f023 0203 	bic.w	r2, r3, #3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004786:	496f      	ldr	r1, [pc, #444]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004788:	4313      	orrs	r3, r2
 800478a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00a      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800479a:	4b6a      	ldr	r3, [pc, #424]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800479c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047a0:	f023 020c 	bic.w	r2, r3, #12
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a8:	4966      	ldr	r1, [pc, #408]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00a      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047bc:	4b61      	ldr	r3, [pc, #388]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ca:	495e      	ldr	r1, [pc, #376]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047de:	4b59      	ldr	r3, [pc, #356]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ec:	4955      	ldr	r1, [pc, #340]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004800:	4b50      	ldr	r3, [pc, #320]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004806:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800480e:	494d      	ldr	r1, [pc, #308]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004810:	4313      	orrs	r3, r2
 8004812:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004822:	4b48      	ldr	r3, [pc, #288]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004828:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004830:	4944      	ldr	r1, [pc, #272]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004844:	4b3f      	ldr	r3, [pc, #252]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800484a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004852:	493c      	ldr	r1, [pc, #240]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004866:	4b37      	ldr	r3, [pc, #220]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004874:	4933      	ldr	r1, [pc, #204]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004888:	4b2e      	ldr	r3, [pc, #184]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800488e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004896:	492b      	ldr	r1, [pc, #172]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d011      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80048aa:	4b26      	ldr	r3, [pc, #152]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048b8:	4922      	ldr	r1, [pc, #136]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048c8:	d101      	bne.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80048ca:	2301      	movs	r3, #1
 80048cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80048da:	2301      	movs	r3, #1
 80048dc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00a      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048ea:	4b16      	ldr	r3, [pc, #88]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048f8:	4912      	ldr	r1, [pc, #72]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00b      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800490c:	4b0d      	ldr	r3, [pc, #52]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800490e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004912:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800491c:	4909      	ldr	r1, [pc, #36]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d006      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 80d9 	beq.w	8004aea <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004938:	4b02      	ldr	r3, [pc, #8]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a01      	ldr	r2, [pc, #4]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800493e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004942:	e001      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004944:	40023800 	.word	0x40023800
 8004948:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800494a:	f7fe fccf 	bl	80032ec <HAL_GetTick>
 800494e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004950:	e008      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004952:	f7fe fccb 	bl	80032ec <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b64      	cmp	r3, #100	; 0x64
 800495e:	d901      	bls.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e194      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004964:	4b6c      	ldr	r3, [pc, #432]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1f0      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	2b00      	cmp	r3, #0
 800497a:	d021      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004980:	2b00      	cmp	r3, #0
 8004982:	d11d      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004984:	4b64      	ldr	r3, [pc, #400]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004986:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800498a:	0c1b      	lsrs	r3, r3, #16
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004992:	4b61      	ldr	r3, [pc, #388]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004994:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004998:	0e1b      	lsrs	r3, r3, #24
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	019a      	lsls	r2, r3, #6
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	041b      	lsls	r3, r3, #16
 80049aa:	431a      	orrs	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	061b      	lsls	r3, r3, #24
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	071b      	lsls	r3, r3, #28
 80049b8:	4957      	ldr	r1, [pc, #348]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d004      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049d4:	d00a      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d02e      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049ea:	d129      	bne.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80049ec:	4b4a      	ldr	r3, [pc, #296]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049f2:	0c1b      	lsrs	r3, r3, #16
 80049f4:	f003 0303 	and.w	r3, r3, #3
 80049f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80049fa:	4b47      	ldr	r3, [pc, #284]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a00:	0f1b      	lsrs	r3, r3, #28
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	019a      	lsls	r2, r3, #6
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	041b      	lsls	r3, r3, #16
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	061b      	lsls	r3, r3, #24
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	071b      	lsls	r3, r3, #28
 8004a20:	493d      	ldr	r1, [pc, #244]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004a28:	4b3b      	ldr	r3, [pc, #236]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a2e:	f023 021f 	bic.w	r2, r3, #31
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	3b01      	subs	r3, #1
 8004a38:	4937      	ldr	r1, [pc, #220]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d01d      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004a4c:	4b32      	ldr	r3, [pc, #200]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a52:	0e1b      	lsrs	r3, r3, #24
 8004a54:	f003 030f 	and.w	r3, r3, #15
 8004a58:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004a5a:	4b2f      	ldr	r3, [pc, #188]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a60:	0f1b      	lsrs	r3, r3, #28
 8004a62:	f003 0307 	and.w	r3, r3, #7
 8004a66:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	019a      	lsls	r2, r3, #6
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	041b      	lsls	r3, r3, #16
 8004a74:	431a      	orrs	r2, r3
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	061b      	lsls	r3, r3, #24
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	071b      	lsls	r3, r3, #28
 8004a80:	4925      	ldr	r1, [pc, #148]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d011      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	019a      	lsls	r2, r3, #6
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	041b      	lsls	r3, r3, #16
 8004aa0:	431a      	orrs	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	061b      	lsls	r3, r3, #24
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	071b      	lsls	r3, r3, #28
 8004ab0:	4919      	ldr	r1, [pc, #100]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ab8:	4b17      	ldr	r3, [pc, #92]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a16      	ldr	r2, [pc, #88]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004abe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ac2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ac4:	f7fe fc12 	bl	80032ec <HAL_GetTick>
 8004ac8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004aca:	e008      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004acc:	f7fe fc0e 	bl	80032ec <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b64      	cmp	r3, #100	; 0x64
 8004ad8:	d901      	bls.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e0d7      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ade:	4b0e      	ldr	r3, [pc, #56]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d0f0      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	f040 80cd 	bne.w	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004af2:	4b09      	ldr	r3, [pc, #36]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a08      	ldr	r2, [pc, #32]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004afc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004afe:	f7fe fbf5 	bl	80032ec <HAL_GetTick>
 8004b02:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b04:	e00a      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b06:	f7fe fbf1 	bl	80032ec <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b64      	cmp	r3, #100	; 0x64
 8004b12:	d903      	bls.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e0ba      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004b18:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b1c:	4b5e      	ldr	r3, [pc, #376]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b28:	d0ed      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d02e      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d12a      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004b52:	4b51      	ldr	r3, [pc, #324]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b58:	0c1b      	lsrs	r3, r3, #16
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004b60:	4b4d      	ldr	r3, [pc, #308]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b66:	0f1b      	lsrs	r3, r3, #28
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	019a      	lsls	r2, r3, #6
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	041b      	lsls	r3, r3, #16
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	061b      	lsls	r3, r3, #24
 8004b80:	431a      	orrs	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	071b      	lsls	r3, r3, #28
 8004b86:	4944      	ldr	r1, [pc, #272]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004b8e:	4b42      	ldr	r3, [pc, #264]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b94:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	021b      	lsls	r3, r3, #8
 8004ba0:	493d      	ldr	r1, [pc, #244]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d022      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bbc:	d11d      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004bbe:	4b36      	ldr	r3, [pc, #216]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc4:	0e1b      	lsrs	r3, r3, #24
 8004bc6:	f003 030f 	and.w	r3, r3, #15
 8004bca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004bcc:	4b32      	ldr	r3, [pc, #200]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd2:	0f1b      	lsrs	r3, r3, #28
 8004bd4:	f003 0307 	and.w	r3, r3, #7
 8004bd8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	019a      	lsls	r2, r3, #6
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	041b      	lsls	r3, r3, #16
 8004be6:	431a      	orrs	r2, r3
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	061b      	lsls	r3, r3, #24
 8004bec:	431a      	orrs	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	071b      	lsls	r3, r3, #28
 8004bf2:	4929      	ldr	r1, [pc, #164]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0308 	and.w	r3, r3, #8
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d028      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c06:	4b24      	ldr	r3, [pc, #144]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c0c:	0e1b      	lsrs	r3, r3, #24
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c14:	4b20      	ldr	r3, [pc, #128]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c1a:	0c1b      	lsrs	r3, r3, #16
 8004c1c:	f003 0303 	and.w	r3, r3, #3
 8004c20:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	019a      	lsls	r2, r3, #6
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	041b      	lsls	r3, r3, #16
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	061b      	lsls	r3, r3, #24
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	071b      	lsls	r3, r3, #28
 8004c3a:	4917      	ldr	r1, [pc, #92]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c42:	4b15      	ldr	r3, [pc, #84]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c48:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c50:	4911      	ldr	r1, [pc, #68]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004c58:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a0e      	ldr	r2, [pc, #56]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c64:	f7fe fb42 	bl	80032ec <HAL_GetTick>
 8004c68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c6c:	f7fe fb3e 	bl	80032ec <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d901      	bls.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e007      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004c7e:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c8a:	d1ef      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3720      	adds	r7, #32
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	40023800 	.word	0x40023800

08004c9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e09d      	b.n	8004dea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d108      	bne.n	8004cc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cbe:	d009      	beq.n	8004cd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	61da      	str	r2, [r3, #28]
 8004cc6:	e005      	b.n	8004cd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d106      	bne.n	8004cf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f7fd fdc6 	bl	8002880 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d14:	d902      	bls.n	8004d1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d16:	2300      	movs	r3, #0
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	e002      	b.n	8004d22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004d2a:	d007      	beq.n	8004d3c <HAL_SPI_Init+0xa0>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d34:	d002      	beq.n	8004d3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d7e:	ea42 0103 	orr.w	r1, r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d86:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	0c1b      	lsrs	r3, r3, #16
 8004d98:	f003 0204 	and.w	r2, r3, #4
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da0:	f003 0310 	and.w	r3, r3, #16
 8004da4:	431a      	orrs	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	431a      	orrs	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004db8:	ea42 0103 	orr.w	r1, r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	69da      	ldr	r2, [r3, #28]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b088      	sub	sp, #32
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	603b      	str	r3, [r7, #0]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e02:	2300      	movs	r3, #0
 8004e04:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d101      	bne.n	8004e14 <HAL_SPI_Transmit+0x22>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e158      	b.n	80050c6 <HAL_SPI_Transmit+0x2d4>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e1c:	f7fe fa66 	bl	80032ec <HAL_GetTick>
 8004e20:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004e22:	88fb      	ldrh	r3, [r7, #6]
 8004e24:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d002      	beq.n	8004e38 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004e32:	2302      	movs	r3, #2
 8004e34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e36:	e13d      	b.n	80050b4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d002      	beq.n	8004e44 <HAL_SPI_Transmit+0x52>
 8004e3e:	88fb      	ldrh	r3, [r7, #6]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d102      	bne.n	8004e4a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e48:	e134      	b.n	80050b4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2203      	movs	r2, #3
 8004e4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	88fa      	ldrh	r2, [r7, #6]
 8004e62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	88fa      	ldrh	r2, [r7, #6]
 8004e68:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e94:	d10f      	bne.n	8004eb6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ea4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004eb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec0:	2b40      	cmp	r3, #64	; 0x40
 8004ec2:	d007      	beq.n	8004ed4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ed2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004edc:	d94b      	bls.n	8004f76 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <HAL_SPI_Transmit+0xfa>
 8004ee6:	8afb      	ldrh	r3, [r7, #22]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d13e      	bne.n	8004f6a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef0:	881a      	ldrh	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004efc:	1c9a      	adds	r2, r3, #2
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f10:	e02b      	b.n	8004f6a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d112      	bne.n	8004f46 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	881a      	ldrh	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f30:	1c9a      	adds	r2, r3, #2
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f44:	e011      	b.n	8004f6a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f46:	f7fe f9d1 	bl	80032ec <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d803      	bhi.n	8004f5e <HAL_SPI_Transmit+0x16c>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5c:	d102      	bne.n	8004f64 <HAL_SPI_Transmit+0x172>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d102      	bne.n	8004f6a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f68:	e0a4      	b.n	80050b4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1ce      	bne.n	8004f12 <HAL_SPI_Transmit+0x120>
 8004f74:	e07c      	b.n	8005070 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_SPI_Transmit+0x192>
 8004f7e:	8afb      	ldrh	r3, [r7, #22]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d170      	bne.n	8005066 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d912      	bls.n	8004fb4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f92:	881a      	ldrh	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9e:	1c9a      	adds	r2, r3, #2
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b02      	subs	r3, #2
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fb2:	e058      	b.n	8005066 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	330c      	adds	r3, #12
 8004fbe:	7812      	ldrb	r2, [r2, #0]
 8004fc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004fda:	e044      	b.n	8005066 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d12b      	bne.n	8005042 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d912      	bls.n	800501a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff8:	881a      	ldrh	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005004:	1c9a      	adds	r2, r3, #2
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b02      	subs	r3, #2
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005018:	e025      	b.n	8005066 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	330c      	adds	r3, #12
 8005024:	7812      	ldrb	r2, [r2, #0]
 8005026:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	1c5a      	adds	r2, r3, #1
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005036:	b29b      	uxth	r3, r3
 8005038:	3b01      	subs	r3, #1
 800503a:	b29a      	uxth	r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005040:	e011      	b.n	8005066 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005042:	f7fe f953 	bl	80032ec <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	429a      	cmp	r2, r3
 8005050:	d803      	bhi.n	800505a <HAL_SPI_Transmit+0x268>
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d102      	bne.n	8005060 <HAL_SPI_Transmit+0x26e>
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d102      	bne.n	8005066 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005064:	e026      	b.n	80050b4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800506a:	b29b      	uxth	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1b5      	bne.n	8004fdc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	6839      	ldr	r1, [r7, #0]
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fe1b 	bl	8005cb0 <SPI_EndRxTxTransaction>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d002      	beq.n	8005086 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2220      	movs	r2, #32
 8005084:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10a      	bne.n	80050a4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800508e:	2300      	movs	r3, #0
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	613b      	str	r3, [r7, #16]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	77fb      	strb	r3, [r7, #31]
 80050b0:	e000      	b.n	80050b4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80050b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80050c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3720      	adds	r7, #32
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b088      	sub	sp, #32
 80050d2:	af02      	add	r7, sp, #8
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	603b      	str	r3, [r7, #0]
 80050da:	4613      	mov	r3, r2
 80050dc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ea:	d112      	bne.n	8005112 <HAL_SPI_Receive+0x44>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10e      	bne.n	8005112 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2204      	movs	r2, #4
 80050f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80050fc:	88fa      	ldrh	r2, [r7, #6]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	4613      	mov	r3, r2
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	68b9      	ldr	r1, [r7, #8]
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 f910 	bl	800532e <HAL_SPI_TransmitReceive>
 800510e:	4603      	mov	r3, r0
 8005110:	e109      	b.n	8005326 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005118:	2b01      	cmp	r3, #1
 800511a:	d101      	bne.n	8005120 <HAL_SPI_Receive+0x52>
 800511c:	2302      	movs	r3, #2
 800511e:	e102      	b.n	8005326 <HAL_SPI_Receive+0x258>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005128:	f7fe f8e0 	bl	80032ec <HAL_GetTick>
 800512c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b01      	cmp	r3, #1
 8005138:	d002      	beq.n	8005140 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800513a:	2302      	movs	r3, #2
 800513c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800513e:	e0e9      	b.n	8005314 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <HAL_SPI_Receive+0x7e>
 8005146:	88fb      	ldrh	r3, [r7, #6]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d102      	bne.n	8005152 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005150:	e0e0      	b.n	8005314 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2204      	movs	r2, #4
 8005156:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	88fa      	ldrh	r2, [r7, #6]
 800516a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	88fa      	ldrh	r2, [r7, #6]
 8005172:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800519c:	d908      	bls.n	80051b0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051ac:	605a      	str	r2, [r3, #4]
 80051ae:	e007      	b.n	80051c0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051be:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051c8:	d10f      	bne.n	80051ea <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80051e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f4:	2b40      	cmp	r3, #64	; 0x40
 80051f6:	d007      	beq.n	8005208 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005206:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005210:	d867      	bhi.n	80052e2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005212:	e030      	b.n	8005276 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b01      	cmp	r3, #1
 8005220:	d117      	bne.n	8005252 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f103 020c 	add.w	r2, r3, #12
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522e:	7812      	ldrb	r2, [r2, #0]
 8005230:	b2d2      	uxtb	r2, r2
 8005232:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005244:	b29b      	uxth	r3, r3
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005250:	e011      	b.n	8005276 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005252:	f7fe f84b 	bl	80032ec <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	429a      	cmp	r2, r3
 8005260:	d803      	bhi.n	800526a <HAL_SPI_Receive+0x19c>
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005268:	d102      	bne.n	8005270 <HAL_SPI_Receive+0x1a2>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d102      	bne.n	8005276 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005274:	e04e      	b.n	8005314 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1c8      	bne.n	8005214 <HAL_SPI_Receive+0x146>
 8005282:	e034      	b.n	80052ee <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b01      	cmp	r3, #1
 8005290:	d115      	bne.n	80052be <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529c:	b292      	uxth	r2, r2
 800529e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a4:	1c9a      	adds	r2, r3, #2
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80052bc:	e011      	b.n	80052e2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052be:	f7fe f815 	bl	80032ec <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d803      	bhi.n	80052d6 <HAL_SPI_Receive+0x208>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d102      	bne.n	80052dc <HAL_SPI_Receive+0x20e>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d102      	bne.n	80052e2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	75fb      	strb	r3, [r7, #23]
          goto error;
 80052e0:	e018      	b.n	8005314 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1ca      	bne.n	8005284 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	6839      	ldr	r1, [r7, #0]
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f000 fc60 	bl	8005bb8 <SPI_EndRxTransaction>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d002      	beq.n	8005304 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2220      	movs	r2, #32
 8005302:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	75fb      	strb	r3, [r7, #23]
 8005310:	e000      	b.n	8005314 <HAL_SPI_Receive+0x246>
  }

error :
 8005312:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005324:	7dfb      	ldrb	r3, [r7, #23]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3718      	adds	r7, #24
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b08a      	sub	sp, #40	; 0x28
 8005332:	af00      	add	r7, sp, #0
 8005334:	60f8      	str	r0, [r7, #12]
 8005336:	60b9      	str	r1, [r7, #8]
 8005338:	607a      	str	r2, [r7, #4]
 800533a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800533c:	2301      	movs	r3, #1
 800533e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x26>
 8005350:	2302      	movs	r3, #2
 8005352:	e1fb      	b.n	800574c <HAL_SPI_TransmitReceive+0x41e>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800535c:	f7fd ffc6 	bl	80032ec <HAL_GetTick>
 8005360:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005368:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005370:	887b      	ldrh	r3, [r7, #2]
 8005372:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005374:	887b      	ldrh	r3, [r7, #2]
 8005376:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005378:	7efb      	ldrb	r3, [r7, #27]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d00e      	beq.n	800539c <HAL_SPI_TransmitReceive+0x6e>
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005384:	d106      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d102      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x66>
 800538e:	7efb      	ldrb	r3, [r7, #27]
 8005390:	2b04      	cmp	r3, #4
 8005392:	d003      	beq.n	800539c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005394:	2302      	movs	r3, #2
 8005396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800539a:	e1cd      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d005      	beq.n	80053ae <HAL_SPI_TransmitReceive+0x80>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <HAL_SPI_TransmitReceive+0x80>
 80053a8:	887b      	ldrh	r3, [r7, #2]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80053b4:	e1c0      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d003      	beq.n	80053ca <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2205      	movs	r2, #5
 80053c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	887a      	ldrh	r2, [r7, #2]
 80053da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	887a      	ldrh	r2, [r7, #2]
 80053e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	887a      	ldrh	r2, [r7, #2]
 80053f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	887a      	ldrh	r2, [r7, #2]
 80053f6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800540c:	d802      	bhi.n	8005414 <HAL_SPI_TransmitReceive+0xe6>
 800540e:	8a3b      	ldrh	r3, [r7, #16]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d908      	bls.n	8005426 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005422:	605a      	str	r2, [r3, #4]
 8005424:	e007      	b.n	8005436 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005434:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b40      	cmp	r3, #64	; 0x40
 8005442:	d007      	beq.n	8005454 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005452:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800545c:	d97c      	bls.n	8005558 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <HAL_SPI_TransmitReceive+0x13e>
 8005466:	8a7b      	ldrh	r3, [r7, #18]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d169      	bne.n	8005540 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005470:	881a      	ldrh	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547c:	1c9a      	adds	r2, r3, #2
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005486:	b29b      	uxth	r3, r3
 8005488:	3b01      	subs	r3, #1
 800548a:	b29a      	uxth	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005490:	e056      	b.n	8005540 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b02      	cmp	r3, #2
 800549e:	d11b      	bne.n	80054d8 <HAL_SPI_TransmitReceive+0x1aa>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d016      	beq.n	80054d8 <HAL_SPI_TransmitReceive+0x1aa>
 80054aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d113      	bne.n	80054d8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b4:	881a      	ldrh	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c0:	1c9a      	adds	r2, r3, #2
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	3b01      	subs	r3, #1
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d11c      	bne.n	8005520 <HAL_SPI_TransmitReceive+0x1f2>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d016      	beq.n	8005520 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68da      	ldr	r2, [r3, #12]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	b292      	uxth	r2, r2
 80054fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	1c9a      	adds	r2, r3, #2
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800551c:	2301      	movs	r3, #1
 800551e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005520:	f7fd fee4 	bl	80032ec <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800552c:	429a      	cmp	r2, r3
 800552e:	d807      	bhi.n	8005540 <HAL_SPI_TransmitReceive+0x212>
 8005530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005536:	d003      	beq.n	8005540 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800553e:	e0fb      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1a3      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x164>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005550:	b29b      	uxth	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d19d      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x164>
 8005556:	e0df      	b.n	8005718 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <HAL_SPI_TransmitReceive+0x23a>
 8005560:	8a7b      	ldrh	r3, [r7, #18]
 8005562:	2b01      	cmp	r3, #1
 8005564:	f040 80cb 	bne.w	80056fe <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b01      	cmp	r3, #1
 8005570:	d912      	bls.n	8005598 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005576:	881a      	ldrh	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005582:	1c9a      	adds	r2, r3, #2
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800558c:	b29b      	uxth	r3, r3
 800558e:	3b02      	subs	r3, #2
 8005590:	b29a      	uxth	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005596:	e0b2      	b.n	80056fe <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	7812      	ldrb	r2, [r2, #0]
 80055a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055aa:	1c5a      	adds	r2, r3, #1
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055be:	e09e      	b.n	80056fe <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d134      	bne.n	8005638 <HAL_SPI_TransmitReceive+0x30a>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d02f      	beq.n	8005638 <HAL_SPI_TransmitReceive+0x30a>
 80055d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d12c      	bne.n	8005638 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d912      	bls.n	800560e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ec:	881a      	ldrh	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f8:	1c9a      	adds	r2, r3, #2
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b02      	subs	r3, #2
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800560c:	e012      	b.n	8005634 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	330c      	adds	r3, #12
 8005618:	7812      	ldrb	r2, [r2, #0]
 800561a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b01      	cmp	r3, #1
 8005644:	d148      	bne.n	80056d8 <HAL_SPI_TransmitReceive+0x3aa>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800564c:	b29b      	uxth	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d042      	beq.n	80056d8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b01      	cmp	r3, #1
 800565c:	d923      	bls.n	80056a6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68da      	ldr	r2, [r3, #12]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005668:	b292      	uxth	r2, r2
 800566a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005670:	1c9a      	adds	r2, r3, #2
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b02      	subs	r3, #2
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	d81f      	bhi.n	80056d4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	e016      	b.n	80056d4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f103 020c 	add.w	r2, r3, #12
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	7812      	ldrb	r2, [r2, #0]
 80056b4:	b2d2      	uxtb	r2, r2
 80056b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056d4:	2301      	movs	r3, #1
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056d8:	f7fd fe08 	bl	80032ec <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d803      	bhi.n	80056f0 <HAL_SPI_TransmitReceive+0x3c2>
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ee:	d102      	bne.n	80056f6 <HAL_SPI_TransmitReceive+0x3c8>
 80056f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d103      	bne.n	80056fe <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80056fc:	e01c      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	f47f af5b 	bne.w	80055c0 <HAL_SPI_TransmitReceive+0x292>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	f47f af54 	bne.w	80055c0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005718:	69fa      	ldr	r2, [r7, #28]
 800571a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 fac7 	bl	8005cb0 <SPI_EndRxTxTransaction>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d006      	beq.n	8005736 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	661a      	str	r2, [r3, #96]	; 0x60
 8005734:	e000      	b.n	8005738 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005736:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005748:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800574c:	4618      	mov	r0, r3
 800574e:	3728      	adds	r7, #40	; 0x28
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10e      	bne.n	8005794 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800577c:	2b00      	cmp	r3, #0
 800577e:	d009      	beq.n	8005794 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005786:	2b00      	cmp	r3, #0
 8005788:	d004      	beq.n	8005794 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	4798      	blx	r3
    return;
 8005792:	e0ce      	b.n	8005932 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d009      	beq.n	80057b2 <HAL_SPI_IRQHandler+0x5e>
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d004      	beq.n	80057b2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	4798      	blx	r3
    return;
 80057b0:	e0bf      	b.n	8005932 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	f003 0320 	and.w	r3, r3, #32
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d10a      	bne.n	80057d2 <HAL_SPI_IRQHandler+0x7e>
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d105      	bne.n	80057d2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 80b0 	beq.w	8005932 <HAL_SPI_IRQHandler+0x1de>
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 80aa 	beq.w	8005932 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d023      	beq.n	8005830 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	d011      	beq.n	8005818 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057f8:	f043 0204 	orr.w	r2, r3, #4
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005800:	2300      	movs	r3, #0
 8005802:	617b      	str	r3, [r7, #20]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	617b      	str	r3, [r7, #20]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	617b      	str	r3, [r7, #20]
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	e00b      	b.n	8005830 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005818:	2300      	movs	r3, #0
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	613b      	str	r3, [r7, #16]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	613b      	str	r3, [r7, #16]
 800582c:	693b      	ldr	r3, [r7, #16]
        return;
 800582e:	e080      	b.n	8005932 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	f003 0320 	and.w	r3, r3, #32
 8005836:	2b00      	cmp	r3, #0
 8005838:	d014      	beq.n	8005864 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800583e:	f043 0201 	orr.w	r2, r3, #1
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005846:	2300      	movs	r3, #0
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00c      	beq.n	8005888 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005872:	f043 0208 	orr.w	r2, r3, #8
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800587a:	2300      	movs	r3, #0
 800587c:	60bb      	str	r3, [r7, #8]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	60bb      	str	r3, [r7, #8]
 8005886:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800588c:	2b00      	cmp	r3, #0
 800588e:	d04f      	beq.n	8005930 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800589e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d104      	bne.n	80058bc <HAL_SPI_IRQHandler+0x168>
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d034      	beq.n	8005926 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0203 	bic.w	r2, r2, #3
 80058ca:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d011      	beq.n	80058f8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d8:	4a17      	ldr	r2, [pc, #92]	; (8005938 <HAL_SPI_IRQHandler+0x1e4>)
 80058da:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7fd feb4 	bl	800364e <HAL_DMA_Abort_IT>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d005      	beq.n	80058f8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d016      	beq.n	800592e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005904:	4a0c      	ldr	r2, [pc, #48]	; (8005938 <HAL_SPI_IRQHandler+0x1e4>)
 8005906:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800590c:	4618      	mov	r0, r3
 800590e:	f7fd fe9e 	bl	800364e <HAL_DMA_Abort_IT>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00a      	beq.n	800592e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800591c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005924:	e003      	b.n	800592e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f808 	bl	800593c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800592c:	e000      	b.n	8005930 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800592e:	bf00      	nop
    return;
 8005930:	bf00      	nop
  }
}
 8005932:	3720      	adds	r7, #32
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	08005951 	.word	0x08005951

0800593c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f7ff ffe5 	bl	800593c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005972:	bf00      	nop
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b088      	sub	sp, #32
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	603b      	str	r3, [r7, #0]
 8005988:	4613      	mov	r3, r2
 800598a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800598c:	f7fd fcae 	bl	80032ec <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005994:	1a9b      	subs	r3, r3, r2
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	4413      	add	r3, r2
 800599a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800599c:	f7fd fca6 	bl	80032ec <HAL_GetTick>
 80059a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059a2:	4b39      	ldr	r3, [pc, #228]	; (8005a88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	015b      	lsls	r3, r3, #5
 80059a8:	0d1b      	lsrs	r3, r3, #20
 80059aa:	69fa      	ldr	r2, [r7, #28]
 80059ac:	fb02 f303 	mul.w	r3, r2, r3
 80059b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059b2:	e054      	b.n	8005a5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ba:	d050      	beq.n	8005a5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059bc:	f7fd fc96 	bl	80032ec <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	69fa      	ldr	r2, [r7, #28]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d902      	bls.n	80059d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d13d      	bne.n	8005a4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80059e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059ea:	d111      	bne.n	8005a10 <SPI_WaitFlagStateUntilTimeout+0x94>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059f4:	d004      	beq.n	8005a00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059fe:	d107      	bne.n	8005a10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a18:	d10f      	bne.n	8005a3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e017      	b.n	8005a7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a54:	2300      	movs	r3, #0
 8005a56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	4013      	ands	r3, r2
 8005a68:	68ba      	ldr	r2, [r7, #8]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	bf0c      	ite	eq
 8005a6e:	2301      	moveq	r3, #1
 8005a70:	2300      	movne	r3, #0
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	461a      	mov	r2, r3
 8005a76:	79fb      	ldrb	r3, [r7, #7]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d19b      	bne.n	80059b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3720      	adds	r7, #32
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	20000068 	.word	0x20000068

08005a8c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b08a      	sub	sp, #40	; 0x28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a9e:	f7fd fc25 	bl	80032ec <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa6:	1a9b      	subs	r3, r3, r2
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	4413      	add	r3, r2
 8005aac:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005aae:	f7fd fc1d 	bl	80032ec <HAL_GetTick>
 8005ab2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	330c      	adds	r3, #12
 8005aba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005abc:	4b3d      	ldr	r3, [pc, #244]	; (8005bb4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	4413      	add	r3, r2
 8005ac6:	00da      	lsls	r2, r3, #3
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	0d1b      	lsrs	r3, r3, #20
 8005acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ace:	fb02 f303 	mul.w	r3, r2, r3
 8005ad2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005ad4:	e060      	b.n	8005b98 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005adc:	d107      	bne.n	8005aee <SPI_WaitFifoStateUntilTimeout+0x62>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d104      	bne.n	8005aee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005aec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af4:	d050      	beq.n	8005b98 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005af6:	f7fd fbf9 	bl	80032ec <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	6a3b      	ldr	r3, [r7, #32]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d902      	bls.n	8005b0c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d13d      	bne.n	8005b88 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b1a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b24:	d111      	bne.n	8005b4a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b2e:	d004      	beq.n	8005b3a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b38:	d107      	bne.n	8005b4a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b48:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b52:	d10f      	bne.n	8005b74 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b72:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	e010      	b.n	8005baa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	3b01      	subs	r3, #1
 8005b96:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	689a      	ldr	r2, [r3, #8]
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d196      	bne.n	8005ad6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3728      	adds	r7, #40	; 0x28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	20000068 	.word	0x20000068

08005bb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af02      	add	r7, sp, #8
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bcc:	d111      	bne.n	8005bf2 <SPI_EndRxTransaction+0x3a>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bd6:	d004      	beq.n	8005be2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005be0:	d107      	bne.n	8005bf2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bf0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bfa:	d112      	bne.n	8005c22 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	2200      	movs	r2, #0
 8005c04:	2180      	movs	r1, #128	; 0x80
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f7ff feb8 	bl	800597c <SPI_WaitFlagStateUntilTimeout>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d021      	beq.n	8005c56 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c16:	f043 0220 	orr.w	r2, r3, #32
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e03d      	b.n	8005c9e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c22:	4b21      	ldr	r3, [pc, #132]	; (8005ca8 <SPI_EndRxTransaction+0xf0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a21      	ldr	r2, [pc, #132]	; (8005cac <SPI_EndRxTransaction+0xf4>)
 8005c28:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2c:	0d5b      	lsrs	r3, r3, #21
 8005c2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c32:	fb02 f303 	mul.w	r3, r2, r3
 8005c36:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00a      	beq.n	8005c54 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	3b01      	subs	r3, #1
 8005c42:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4e:	2b80      	cmp	r3, #128	; 0x80
 8005c50:	d0f2      	beq.n	8005c38 <SPI_EndRxTransaction+0x80>
 8005c52:	e000      	b.n	8005c56 <SPI_EndRxTransaction+0x9e>
        break;
 8005c54:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c5e:	d11d      	bne.n	8005c9c <SPI_EndRxTransaction+0xe4>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c68:	d004      	beq.n	8005c74 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c72:	d113      	bne.n	8005c9c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f7ff ff03 	bl	8005a8c <SPI_WaitFifoStateUntilTimeout>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d007      	beq.n	8005c9c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c90:	f043 0220 	orr.w	r2, r3, #32
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e000      	b.n	8005c9e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3718      	adds	r7, #24
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20000068 	.word	0x20000068
 8005cac:	165e9f81 	.word	0x165e9f81

08005cb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af02      	add	r7, sp, #8
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f7ff fedf 	bl	8005a8c <SPI_WaitFifoStateUntilTimeout>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d007      	beq.n	8005ce4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd8:	f043 0220 	orr.w	r2, r3, #32
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e046      	b.n	8005d72 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ce4:	4b25      	ldr	r3, [pc, #148]	; (8005d7c <SPI_EndRxTxTransaction+0xcc>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a25      	ldr	r2, [pc, #148]	; (8005d80 <SPI_EndRxTxTransaction+0xd0>)
 8005cea:	fba2 2303 	umull	r2, r3, r2, r3
 8005cee:	0d5b      	lsrs	r3, r3, #21
 8005cf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005cf4:	fb02 f303 	mul.w	r3, r2, r3
 8005cf8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d02:	d112      	bne.n	8005d2a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2180      	movs	r1, #128	; 0x80
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f7ff fe34 	bl	800597c <SPI_WaitFlagStateUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d016      	beq.n	8005d48 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d1e:	f043 0220 	orr.w	r2, r3, #32
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e023      	b.n	8005d72 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00a      	beq.n	8005d46 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d40:	2b80      	cmp	r3, #128	; 0x80
 8005d42:	d0f2      	beq.n	8005d2a <SPI_EndRxTxTransaction+0x7a>
 8005d44:	e000      	b.n	8005d48 <SPI_EndRxTxTransaction+0x98>
        break;
 8005d46:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f7ff fe99 	bl	8005a8c <SPI_WaitFifoStateUntilTimeout>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d007      	beq.n	8005d70 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d64:	f043 0220 	orr.w	r2, r3, #32
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e000      	b.n	8005d72 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3718      	adds	r7, #24
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000068 	.word	0x20000068
 8005d80:	165e9f81 	.word	0x165e9f81

08005d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e049      	b.n	8005e2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d106      	bne.n	8005db0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7fd f896 	bl	8002edc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	f000 fdd6 	bl	8006974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d001      	beq.n	8005e4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e054      	b.n	8005ef6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f042 0201 	orr.w	r2, r2, #1
 8005e62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a26      	ldr	r2, [pc, #152]	; (8005f04 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d022      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e76:	d01d      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a22      	ldr	r2, [pc, #136]	; (8005f08 <HAL_TIM_Base_Start_IT+0xd4>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d018      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a21      	ldr	r2, [pc, #132]	; (8005f0c <HAL_TIM_Base_Start_IT+0xd8>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d013      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a1f      	ldr	r2, [pc, #124]	; (8005f10 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d00e      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a1e      	ldr	r2, [pc, #120]	; (8005f14 <HAL_TIM_Base_Start_IT+0xe0>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d009      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a1c      	ldr	r2, [pc, #112]	; (8005f18 <HAL_TIM_Base_Start_IT+0xe4>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d004      	beq.n	8005eb4 <HAL_TIM_Base_Start_IT+0x80>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a1b      	ldr	r2, [pc, #108]	; (8005f1c <HAL_TIM_Base_Start_IT+0xe8>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d115      	bne.n	8005ee0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689a      	ldr	r2, [r3, #8]
 8005eba:	4b19      	ldr	r3, [pc, #100]	; (8005f20 <HAL_TIM_Base_Start_IT+0xec>)
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2b06      	cmp	r3, #6
 8005ec4:	d015      	beq.n	8005ef2 <HAL_TIM_Base_Start_IT+0xbe>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ecc:	d011      	beq.n	8005ef2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
 8005edc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ede:	e008      	b.n	8005ef2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0201 	orr.w	r2, r2, #1
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	e000      	b.n	8005ef4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	40010000 	.word	0x40010000
 8005f08:	40000400 	.word	0x40000400
 8005f0c:	40000800 	.word	0x40000800
 8005f10:	40000c00 	.word	0x40000c00
 8005f14:	40010400 	.word	0x40010400
 8005f18:	40014000 	.word	0x40014000
 8005f1c:	40001800 	.word	0x40001800
 8005f20:	00010007 	.word	0x00010007

08005f24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b082      	sub	sp, #8
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e049      	b.n	8005fca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d106      	bne.n	8005f50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f841 	bl	8005fd2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3304      	adds	r3, #4
 8005f60:	4619      	mov	r1, r3
 8005f62:	4610      	mov	r0, r2
 8005f64:	f000 fd06 	bl	8006974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b083      	sub	sp, #12
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005fda:	bf00      	nop
 8005fdc:	370c      	adds	r7, #12
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
	...

08005fe8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d109      	bne.n	800600c <HAL_TIM_PWM_Start+0x24>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b01      	cmp	r3, #1
 8006002:	bf14      	ite	ne
 8006004:	2301      	movne	r3, #1
 8006006:	2300      	moveq	r3, #0
 8006008:	b2db      	uxtb	r3, r3
 800600a:	e03c      	b.n	8006086 <HAL_TIM_PWM_Start+0x9e>
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	2b04      	cmp	r3, #4
 8006010:	d109      	bne.n	8006026 <HAL_TIM_PWM_Start+0x3e>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b01      	cmp	r3, #1
 800601c:	bf14      	ite	ne
 800601e:	2301      	movne	r3, #1
 8006020:	2300      	moveq	r3, #0
 8006022:	b2db      	uxtb	r3, r3
 8006024:	e02f      	b.n	8006086 <HAL_TIM_PWM_Start+0x9e>
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d109      	bne.n	8006040 <HAL_TIM_PWM_Start+0x58>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006032:	b2db      	uxtb	r3, r3
 8006034:	2b01      	cmp	r3, #1
 8006036:	bf14      	ite	ne
 8006038:	2301      	movne	r3, #1
 800603a:	2300      	moveq	r3, #0
 800603c:	b2db      	uxtb	r3, r3
 800603e:	e022      	b.n	8006086 <HAL_TIM_PWM_Start+0x9e>
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	2b0c      	cmp	r3, #12
 8006044:	d109      	bne.n	800605a <HAL_TIM_PWM_Start+0x72>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b01      	cmp	r3, #1
 8006050:	bf14      	ite	ne
 8006052:	2301      	movne	r3, #1
 8006054:	2300      	moveq	r3, #0
 8006056:	b2db      	uxtb	r3, r3
 8006058:	e015      	b.n	8006086 <HAL_TIM_PWM_Start+0x9e>
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	2b10      	cmp	r3, #16
 800605e:	d109      	bne.n	8006074 <HAL_TIM_PWM_Start+0x8c>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2b01      	cmp	r3, #1
 800606a:	bf14      	ite	ne
 800606c:	2301      	movne	r3, #1
 800606e:	2300      	moveq	r3, #0
 8006070:	b2db      	uxtb	r3, r3
 8006072:	e008      	b.n	8006086 <HAL_TIM_PWM_Start+0x9e>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b01      	cmp	r3, #1
 800607e:	bf14      	ite	ne
 8006080:	2301      	movne	r3, #1
 8006082:	2300      	moveq	r3, #0
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e092      	b.n	80061b4 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d104      	bne.n	800609e <HAL_TIM_PWM_Start+0xb6>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800609c:	e023      	b.n	80060e6 <HAL_TIM_PWM_Start+0xfe>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d104      	bne.n	80060ae <HAL_TIM_PWM_Start+0xc6>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060ac:	e01b      	b.n	80060e6 <HAL_TIM_PWM_Start+0xfe>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d104      	bne.n	80060be <HAL_TIM_PWM_Start+0xd6>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060bc:	e013      	b.n	80060e6 <HAL_TIM_PWM_Start+0xfe>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b0c      	cmp	r3, #12
 80060c2:	d104      	bne.n	80060ce <HAL_TIM_PWM_Start+0xe6>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060cc:	e00b      	b.n	80060e6 <HAL_TIM_PWM_Start+0xfe>
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b10      	cmp	r3, #16
 80060d2:	d104      	bne.n	80060de <HAL_TIM_PWM_Start+0xf6>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2202      	movs	r2, #2
 80060d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060dc:	e003      	b.n	80060e6 <HAL_TIM_PWM_Start+0xfe>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2202      	movs	r2, #2
 80060e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2201      	movs	r2, #1
 80060ec:	6839      	ldr	r1, [r7, #0]
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 ffd8 	bl	80070a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a30      	ldr	r2, [pc, #192]	; (80061bc <HAL_TIM_PWM_Start+0x1d4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d004      	beq.n	8006108 <HAL_TIM_PWM_Start+0x120>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a2f      	ldr	r2, [pc, #188]	; (80061c0 <HAL_TIM_PWM_Start+0x1d8>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d101      	bne.n	800610c <HAL_TIM_PWM_Start+0x124>
 8006108:	2301      	movs	r3, #1
 800610a:	e000      	b.n	800610e <HAL_TIM_PWM_Start+0x126>
 800610c:	2300      	movs	r3, #0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d007      	beq.n	8006122 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006120:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a25      	ldr	r2, [pc, #148]	; (80061bc <HAL_TIM_PWM_Start+0x1d4>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d022      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006134:	d01d      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a22      	ldr	r2, [pc, #136]	; (80061c4 <HAL_TIM_PWM_Start+0x1dc>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d018      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a20      	ldr	r2, [pc, #128]	; (80061c8 <HAL_TIM_PWM_Start+0x1e0>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d013      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a1f      	ldr	r2, [pc, #124]	; (80061cc <HAL_TIM_PWM_Start+0x1e4>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00e      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a19      	ldr	r2, [pc, #100]	; (80061c0 <HAL_TIM_PWM_Start+0x1d8>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d009      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1b      	ldr	r2, [pc, #108]	; (80061d0 <HAL_TIM_PWM_Start+0x1e8>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d004      	beq.n	8006172 <HAL_TIM_PWM_Start+0x18a>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a19      	ldr	r2, [pc, #100]	; (80061d4 <HAL_TIM_PWM_Start+0x1ec>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d115      	bne.n	800619e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689a      	ldr	r2, [r3, #8]
 8006178:	4b17      	ldr	r3, [pc, #92]	; (80061d8 <HAL_TIM_PWM_Start+0x1f0>)
 800617a:	4013      	ands	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2b06      	cmp	r3, #6
 8006182:	d015      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x1c8>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800618a:	d011      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f042 0201 	orr.w	r2, r2, #1
 800619a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800619c:	e008      	b.n	80061b0 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f042 0201 	orr.w	r2, r2, #1
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	e000      	b.n	80061b2 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	40010000 	.word	0x40010000
 80061c0:	40010400 	.word	0x40010400
 80061c4:	40000400 	.word	0x40000400
 80061c8:	40000800 	.word	0x40000800
 80061cc:	40000c00 	.word	0x40000c00
 80061d0:	40014000 	.word	0x40014000
 80061d4:	40001800 	.word	0x40001800
 80061d8:	00010007 	.word	0x00010007

080061dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e08f      	b.n	8006310 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d106      	bne.n	800620a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7fc fec5 	bl	8002f94 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2202      	movs	r2, #2
 800620e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6899      	ldr	r1, [r3, #8]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	4b3e      	ldr	r3, [pc, #248]	; (8006318 <HAL_TIM_Encoder_Init+0x13c>)
 800621e:	400b      	ands	r3, r1
 8006220:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	3304      	adds	r3, #4
 800622a:	4619      	mov	r1, r3
 800622c:	4610      	mov	r0, r2
 800622e:	f000 fba1 	bl	8006974 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	697a      	ldr	r2, [r7, #20]
 8006250:	4313      	orrs	r3, r2
 8006252:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	4b31      	ldr	r3, [pc, #196]	; (800631c <HAL_TIM_Encoder_Init+0x140>)
 8006258:	4013      	ands	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	021b      	lsls	r3, r3, #8
 8006266:	4313      	orrs	r3, r2
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	4313      	orrs	r3, r2
 800626c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	4b2b      	ldr	r3, [pc, #172]	; (8006320 <HAL_TIM_Encoder_Init+0x144>)
 8006272:	4013      	ands	r3, r2
 8006274:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4b2a      	ldr	r3, [pc, #168]	; (8006324 <HAL_TIM_Encoder_Init+0x148>)
 800627a:	4013      	ands	r3, r2
 800627c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	021b      	lsls	r3, r3, #8
 8006288:	4313      	orrs	r3, r2
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	4313      	orrs	r3, r2
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	011a      	lsls	r2, r3, #4
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	031b      	lsls	r3, r3, #12
 800629c:	4313      	orrs	r3, r2
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80062aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80062b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	011b      	lsls	r3, r3, #4
 80062be:	4313      	orrs	r3, r2
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3718      	adds	r7, #24
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	fffebff8 	.word	0xfffebff8
 800631c:	fffffcfc 	.word	0xfffffcfc
 8006320:	fffff3f3 	.word	0xfffff3f3
 8006324:	ffff0f0f 	.word	0xffff0f0f

08006328 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	2b02      	cmp	r3, #2
 800633c:	d122      	bne.n	8006384 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	f003 0302 	and.w	r3, r3, #2
 8006348:	2b02      	cmp	r3, #2
 800634a:	d11b      	bne.n	8006384 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f06f 0202 	mvn.w	r2, #2
 8006354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	f003 0303 	and.w	r3, r3, #3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d003      	beq.n	8006372 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 fae4 	bl	8006938 <HAL_TIM_IC_CaptureCallback>
 8006370:	e005      	b.n	800637e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 fad6 	bl	8006924 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fae7 	bl	800694c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f003 0304 	and.w	r3, r3, #4
 800638e:	2b04      	cmp	r3, #4
 8006390:	d122      	bne.n	80063d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	f003 0304 	and.w	r3, r3, #4
 800639c:	2b04      	cmp	r3, #4
 800639e:	d11b      	bne.n	80063d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f06f 0204 	mvn.w	r2, #4
 80063a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2202      	movs	r2, #2
 80063ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 faba 	bl	8006938 <HAL_TIM_IC_CaptureCallback>
 80063c4:	e005      	b.n	80063d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 faac 	bl	8006924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 fabd 	bl	800694c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	f003 0308 	and.w	r3, r3, #8
 80063e2:	2b08      	cmp	r3, #8
 80063e4:	d122      	bne.n	800642c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f003 0308 	and.w	r3, r3, #8
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d11b      	bne.n	800642c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f06f 0208 	mvn.w	r2, #8
 80063fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2204      	movs	r2, #4
 8006402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	69db      	ldr	r3, [r3, #28]
 800640a:	f003 0303 	and.w	r3, r3, #3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 fa90 	bl	8006938 <HAL_TIM_IC_CaptureCallback>
 8006418:	e005      	b.n	8006426 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fa82 	bl	8006924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 fa93 	bl	800694c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	f003 0310 	and.w	r3, r3, #16
 8006436:	2b10      	cmp	r3, #16
 8006438:	d122      	bne.n	8006480 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f003 0310 	and.w	r3, r3, #16
 8006444:	2b10      	cmp	r3, #16
 8006446:	d11b      	bne.n	8006480 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0210 	mvn.w	r2, #16
 8006450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2208      	movs	r2, #8
 8006456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fa66 	bl	8006938 <HAL_TIM_IC_CaptureCallback>
 800646c:	e005      	b.n	800647a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 fa58 	bl	8006924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 fa69 	bl	800694c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	2b01      	cmp	r3, #1
 800648c:	d10e      	bne.n	80064ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	2b01      	cmp	r3, #1
 800649a:	d107      	bne.n	80064ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0201 	mvn.w	r2, #1
 80064a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7fb fff4 	bl	8002494 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b6:	2b80      	cmp	r3, #128	; 0x80
 80064b8:	d10e      	bne.n	80064d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c4:	2b80      	cmp	r3, #128	; 0x80
 80064c6:	d107      	bne.n	80064d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 fea4 	bl	8007220 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064e6:	d10e      	bne.n	8006506 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f2:	2b80      	cmp	r3, #128	; 0x80
 80064f4:	d107      	bne.n	8006506 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80064fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fe97 	bl	8007234 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006510:	2b40      	cmp	r3, #64	; 0x40
 8006512:	d10e      	bne.n	8006532 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800651e:	2b40      	cmp	r3, #64	; 0x40
 8006520:	d107      	bne.n	8006532 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800652a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fa17 	bl	8006960 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	f003 0320 	and.w	r3, r3, #32
 800653c:	2b20      	cmp	r3, #32
 800653e:	d10e      	bne.n	800655e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	f003 0320 	and.w	r3, r3, #32
 800654a:	2b20      	cmp	r3, #32
 800654c:	d107      	bne.n	800655e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f06f 0220 	mvn.w	r2, #32
 8006556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fe57 	bl	800720c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800655e:	bf00      	nop
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
	...

08006568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006574:	2300      	movs	r3, #0
 8006576:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800657e:	2b01      	cmp	r3, #1
 8006580:	d101      	bne.n	8006586 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006582:	2302      	movs	r3, #2
 8006584:	e0ff      	b.n	8006786 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2201      	movs	r2, #1
 800658a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2b14      	cmp	r3, #20
 8006592:	f200 80f0 	bhi.w	8006776 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006596:	a201      	add	r2, pc, #4	; (adr r2, 800659c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800659c:	080065f1 	.word	0x080065f1
 80065a0:	08006777 	.word	0x08006777
 80065a4:	08006777 	.word	0x08006777
 80065a8:	08006777 	.word	0x08006777
 80065ac:	08006631 	.word	0x08006631
 80065b0:	08006777 	.word	0x08006777
 80065b4:	08006777 	.word	0x08006777
 80065b8:	08006777 	.word	0x08006777
 80065bc:	08006673 	.word	0x08006673
 80065c0:	08006777 	.word	0x08006777
 80065c4:	08006777 	.word	0x08006777
 80065c8:	08006777 	.word	0x08006777
 80065cc:	080066b3 	.word	0x080066b3
 80065d0:	08006777 	.word	0x08006777
 80065d4:	08006777 	.word	0x08006777
 80065d8:	08006777 	.word	0x08006777
 80065dc:	080066f5 	.word	0x080066f5
 80065e0:	08006777 	.word	0x08006777
 80065e4:	08006777 	.word	0x08006777
 80065e8:	08006777 	.word	0x08006777
 80065ec:	08006735 	.word	0x08006735
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68b9      	ldr	r1, [r7, #8]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f000 fa5c 	bl	8006ab4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699a      	ldr	r2, [r3, #24]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f042 0208 	orr.w	r2, r2, #8
 800660a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	699a      	ldr	r2, [r3, #24]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0204 	bic.w	r2, r2, #4
 800661a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	6999      	ldr	r1, [r3, #24]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	691a      	ldr	r2, [r3, #16]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	430a      	orrs	r2, r1
 800662c:	619a      	str	r2, [r3, #24]
      break;
 800662e:	e0a5      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68b9      	ldr	r1, [r7, #8]
 8006636:	4618      	mov	r0, r3
 8006638:	f000 faae 	bl	8006b98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	699a      	ldr	r2, [r3, #24]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800664a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	699a      	ldr	r2, [r3, #24]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800665a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6999      	ldr	r1, [r3, #24]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	021a      	lsls	r2, r3, #8
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	430a      	orrs	r2, r1
 800666e:	619a      	str	r2, [r3, #24]
      break;
 8006670:	e084      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68b9      	ldr	r1, [r7, #8]
 8006678:	4618      	mov	r0, r3
 800667a:	f000 fb05 	bl	8006c88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69da      	ldr	r2, [r3, #28]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0208 	orr.w	r2, r2, #8
 800668c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69da      	ldr	r2, [r3, #28]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 0204 	bic.w	r2, r2, #4
 800669c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69d9      	ldr	r1, [r3, #28]
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	691a      	ldr	r2, [r3, #16]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	61da      	str	r2, [r3, #28]
      break;
 80066b0:	e064      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68b9      	ldr	r1, [r7, #8]
 80066b8:	4618      	mov	r0, r3
 80066ba:	f000 fb5b 	bl	8006d74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	69da      	ldr	r2, [r3, #28]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	69da      	ldr	r2, [r3, #28]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	69d9      	ldr	r1, [r3, #28]
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	021a      	lsls	r2, r3, #8
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	430a      	orrs	r2, r1
 80066f0:	61da      	str	r2, [r3, #28]
      break;
 80066f2:	e043      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68b9      	ldr	r1, [r7, #8]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 fb92 	bl	8006e24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f042 0208 	orr.w	r2, r2, #8
 800670e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 0204 	bic.w	r2, r2, #4
 800671e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	691a      	ldr	r2, [r3, #16]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	430a      	orrs	r2, r1
 8006730:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006732:	e023      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68b9      	ldr	r1, [r7, #8]
 800673a:	4618      	mov	r0, r3
 800673c:	f000 fbc4 	bl	8006ec8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800674e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800675e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	021a      	lsls	r2, r3, #8
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	430a      	orrs	r2, r1
 8006772:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006774:	e002      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	75fb      	strb	r3, [r7, #23]
      break;
 800677a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006784:	7dfb      	ldrb	r3, [r7, #23]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop

08006790 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_TIM_ConfigClockSource+0x1c>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e0b4      	b.n	8006916 <HAL_TIM_ConfigClockSource+0x186>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	4b56      	ldr	r3, [pc, #344]	; (8006920 <HAL_TIM_ConfigClockSource+0x190>)
 80067c8:	4013      	ands	r3, r2
 80067ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067e4:	d03e      	beq.n	8006864 <HAL_TIM_ConfigClockSource+0xd4>
 80067e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067ea:	f200 8087 	bhi.w	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 80067ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067f2:	f000 8086 	beq.w	8006902 <HAL_TIM_ConfigClockSource+0x172>
 80067f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067fa:	d87f      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 80067fc:	2b70      	cmp	r3, #112	; 0x70
 80067fe:	d01a      	beq.n	8006836 <HAL_TIM_ConfigClockSource+0xa6>
 8006800:	2b70      	cmp	r3, #112	; 0x70
 8006802:	d87b      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 8006804:	2b60      	cmp	r3, #96	; 0x60
 8006806:	d050      	beq.n	80068aa <HAL_TIM_ConfigClockSource+0x11a>
 8006808:	2b60      	cmp	r3, #96	; 0x60
 800680a:	d877      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 800680c:	2b50      	cmp	r3, #80	; 0x50
 800680e:	d03c      	beq.n	800688a <HAL_TIM_ConfigClockSource+0xfa>
 8006810:	2b50      	cmp	r3, #80	; 0x50
 8006812:	d873      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 8006814:	2b40      	cmp	r3, #64	; 0x40
 8006816:	d058      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x13a>
 8006818:	2b40      	cmp	r3, #64	; 0x40
 800681a:	d86f      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 800681c:	2b30      	cmp	r3, #48	; 0x30
 800681e:	d064      	beq.n	80068ea <HAL_TIM_ConfigClockSource+0x15a>
 8006820:	2b30      	cmp	r3, #48	; 0x30
 8006822:	d86b      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 8006824:	2b20      	cmp	r3, #32
 8006826:	d060      	beq.n	80068ea <HAL_TIM_ConfigClockSource+0x15a>
 8006828:	2b20      	cmp	r3, #32
 800682a:	d867      	bhi.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
 800682c:	2b00      	cmp	r3, #0
 800682e:	d05c      	beq.n	80068ea <HAL_TIM_ConfigClockSource+0x15a>
 8006830:	2b10      	cmp	r3, #16
 8006832:	d05a      	beq.n	80068ea <HAL_TIM_ConfigClockSource+0x15a>
 8006834:	e062      	b.n	80068fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006846:	f000 fc0d 	bl	8007064 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006858:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	609a      	str	r2, [r3, #8]
      break;
 8006862:	e04f      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006874:	f000 fbf6 	bl	8007064 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006886:	609a      	str	r2, [r3, #8]
      break;
 8006888:	e03c      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006896:	461a      	mov	r2, r3
 8006898:	f000 fb6a 	bl	8006f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2150      	movs	r1, #80	; 0x50
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fbc3 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 80068a8:	e02c      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068b6:	461a      	mov	r2, r3
 80068b8:	f000 fb89 	bl	8006fce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2160      	movs	r1, #96	; 0x60
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 fbb3 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 80068c8:	e01c      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068d6:	461a      	mov	r2, r3
 80068d8:	f000 fb4a 	bl	8006f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2140      	movs	r1, #64	; 0x40
 80068e2:	4618      	mov	r0, r3
 80068e4:	f000 fba3 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 80068e8:	e00c      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4619      	mov	r1, r3
 80068f4:	4610      	mov	r0, r2
 80068f6:	f000 fb9a 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 80068fa:	e003      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006900:	e000      	b.n	8006904 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006902:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006914:	7bfb      	ldrb	r3, [r7, #15]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	fffeff88 	.word	0xfffeff88

08006924 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006954:	bf00      	nop
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a40      	ldr	r2, [pc, #256]	; (8006a88 <TIM_Base_SetConfig+0x114>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d013      	beq.n	80069b4 <TIM_Base_SetConfig+0x40>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006992:	d00f      	beq.n	80069b4 <TIM_Base_SetConfig+0x40>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a3d      	ldr	r2, [pc, #244]	; (8006a8c <TIM_Base_SetConfig+0x118>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d00b      	beq.n	80069b4 <TIM_Base_SetConfig+0x40>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a3c      	ldr	r2, [pc, #240]	; (8006a90 <TIM_Base_SetConfig+0x11c>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d007      	beq.n	80069b4 <TIM_Base_SetConfig+0x40>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a3b      	ldr	r2, [pc, #236]	; (8006a94 <TIM_Base_SetConfig+0x120>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d003      	beq.n	80069b4 <TIM_Base_SetConfig+0x40>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a3a      	ldr	r2, [pc, #232]	; (8006a98 <TIM_Base_SetConfig+0x124>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d108      	bne.n	80069c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a2f      	ldr	r2, [pc, #188]	; (8006a88 <TIM_Base_SetConfig+0x114>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d02b      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069d4:	d027      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a2c      	ldr	r2, [pc, #176]	; (8006a8c <TIM_Base_SetConfig+0x118>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d023      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a2b      	ldr	r2, [pc, #172]	; (8006a90 <TIM_Base_SetConfig+0x11c>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d01f      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a2a      	ldr	r2, [pc, #168]	; (8006a94 <TIM_Base_SetConfig+0x120>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d01b      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a29      	ldr	r2, [pc, #164]	; (8006a98 <TIM_Base_SetConfig+0x124>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d017      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a28      	ldr	r2, [pc, #160]	; (8006a9c <TIM_Base_SetConfig+0x128>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d013      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a27      	ldr	r2, [pc, #156]	; (8006aa0 <TIM_Base_SetConfig+0x12c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d00f      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a26      	ldr	r2, [pc, #152]	; (8006aa4 <TIM_Base_SetConfig+0x130>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00b      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a25      	ldr	r2, [pc, #148]	; (8006aa8 <TIM_Base_SetConfig+0x134>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d007      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a24      	ldr	r2, [pc, #144]	; (8006aac <TIM_Base_SetConfig+0x138>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d003      	beq.n	8006a26 <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a23      	ldr	r2, [pc, #140]	; (8006ab0 <TIM_Base_SetConfig+0x13c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d108      	bne.n	8006a38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	68fa      	ldr	r2, [r7, #12]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a0a      	ldr	r2, [pc, #40]	; (8006a88 <TIM_Base_SetConfig+0x114>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d003      	beq.n	8006a6c <TIM_Base_SetConfig+0xf8>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a0c      	ldr	r2, [pc, #48]	; (8006a98 <TIM_Base_SetConfig+0x124>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d103      	bne.n	8006a74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	691a      	ldr	r2, [r3, #16]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	615a      	str	r2, [r3, #20]
}
 8006a7a:	bf00      	nop
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	40010000 	.word	0x40010000
 8006a8c:	40000400 	.word	0x40000400
 8006a90:	40000800 	.word	0x40000800
 8006a94:	40000c00 	.word	0x40000c00
 8006a98:	40010400 	.word	0x40010400
 8006a9c:	40014000 	.word	0x40014000
 8006aa0:	40014400 	.word	0x40014400
 8006aa4:	40014800 	.word	0x40014800
 8006aa8:	40001800 	.word	0x40001800
 8006aac:	40001c00 	.word	0x40001c00
 8006ab0:	40002000 	.word	0x40002000

08006ab4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b087      	sub	sp, #28
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	f023 0201 	bic.w	r2, r3, #1
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	699b      	ldr	r3, [r3, #24]
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4b2b      	ldr	r3, [pc, #172]	; (8006b8c <TIM_OC1_SetConfig+0xd8>)
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0303 	bic.w	r3, r3, #3
 8006aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f023 0302 	bic.w	r3, r3, #2
 8006afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	697a      	ldr	r2, [r7, #20]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a21      	ldr	r2, [pc, #132]	; (8006b90 <TIM_OC1_SetConfig+0xdc>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d003      	beq.n	8006b18 <TIM_OC1_SetConfig+0x64>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a20      	ldr	r2, [pc, #128]	; (8006b94 <TIM_OC1_SetConfig+0xe0>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d10c      	bne.n	8006b32 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f023 0308 	bic.w	r3, r3, #8
 8006b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f023 0304 	bic.w	r3, r3, #4
 8006b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a16      	ldr	r2, [pc, #88]	; (8006b90 <TIM_OC1_SetConfig+0xdc>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d003      	beq.n	8006b42 <TIM_OC1_SetConfig+0x8e>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a15      	ldr	r2, [pc, #84]	; (8006b94 <TIM_OC1_SetConfig+0xe0>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d111      	bne.n	8006b66 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	693a      	ldr	r2, [r7, #16]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	621a      	str	r2, [r3, #32]
}
 8006b80:	bf00      	nop
 8006b82:	371c      	adds	r7, #28
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	fffeff8f 	.word	0xfffeff8f
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40010400 	.word	0x40010400

08006b98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	f023 0210 	bic.w	r2, r3, #16
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	4b2e      	ldr	r3, [pc, #184]	; (8006c7c <TIM_OC2_SetConfig+0xe4>)
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	021b      	lsls	r3, r3, #8
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f023 0320 	bic.w	r3, r3, #32
 8006be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a23      	ldr	r2, [pc, #140]	; (8006c80 <TIM_OC2_SetConfig+0xe8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d003      	beq.n	8006c00 <TIM_OC2_SetConfig+0x68>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a22      	ldr	r2, [pc, #136]	; (8006c84 <TIM_OC2_SetConfig+0xec>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d10d      	bne.n	8006c1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	011b      	lsls	r3, r3, #4
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a18      	ldr	r2, [pc, #96]	; (8006c80 <TIM_OC2_SetConfig+0xe8>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_OC2_SetConfig+0x94>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a17      	ldr	r2, [pc, #92]	; (8006c84 <TIM_OC2_SetConfig+0xec>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d113      	bne.n	8006c54 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	621a      	str	r2, [r3, #32]
}
 8006c6e:	bf00      	nop
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	feff8fff 	.word	0xfeff8fff
 8006c80:	40010000 	.word	0x40010000
 8006c84:	40010400 	.word	0x40010400

08006c88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a1b      	ldr	r3, [r3, #32]
 8006ca2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	4b2d      	ldr	r3, [pc, #180]	; (8006d68 <TIM_OC3_SetConfig+0xe0>)
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f023 0303 	bic.w	r3, r3, #3
 8006cbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	021b      	lsls	r3, r3, #8
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a22      	ldr	r2, [pc, #136]	; (8006d6c <TIM_OC3_SetConfig+0xe4>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d003      	beq.n	8006cee <TIM_OC3_SetConfig+0x66>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a21      	ldr	r2, [pc, #132]	; (8006d70 <TIM_OC3_SetConfig+0xe8>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d10d      	bne.n	8006d0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	021b      	lsls	r3, r3, #8
 8006cfc:	697a      	ldr	r2, [r7, #20]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a17      	ldr	r2, [pc, #92]	; (8006d6c <TIM_OC3_SetConfig+0xe4>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d003      	beq.n	8006d1a <TIM_OC3_SetConfig+0x92>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a16      	ldr	r2, [pc, #88]	; (8006d70 <TIM_OC3_SetConfig+0xe8>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d113      	bne.n	8006d42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	011b      	lsls	r3, r3, #4
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	011b      	lsls	r3, r3, #4
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	621a      	str	r2, [r3, #32]
}
 8006d5c:	bf00      	nop
 8006d5e:	371c      	adds	r7, #28
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr
 8006d68:	fffeff8f 	.word	0xfffeff8f
 8006d6c:	40010000 	.word	0x40010000
 8006d70:	40010400 	.word	0x40010400

08006d74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	69db      	ldr	r3, [r3, #28]
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	4b1e      	ldr	r3, [pc, #120]	; (8006e18 <TIM_OC4_SetConfig+0xa4>)
 8006da0:	4013      	ands	r3, r2
 8006da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006daa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	021b      	lsls	r3, r3, #8
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	031b      	lsls	r3, r3, #12
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a13      	ldr	r2, [pc, #76]	; (8006e1c <TIM_OC4_SetConfig+0xa8>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d003      	beq.n	8006ddc <TIM_OC4_SetConfig+0x68>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a12      	ldr	r2, [pc, #72]	; (8006e20 <TIM_OC4_SetConfig+0xac>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d109      	bne.n	8006df0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006de2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	019b      	lsls	r3, r3, #6
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	697a      	ldr	r2, [r7, #20]
 8006df4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	621a      	str	r2, [r3, #32]
}
 8006e0a:	bf00      	nop
 8006e0c:	371c      	adds	r7, #28
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	feff8fff 	.word	0xfeff8fff
 8006e1c:	40010000 	.word	0x40010000
 8006e20:	40010400 	.word	0x40010400

08006e24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	4b1b      	ldr	r3, [pc, #108]	; (8006ebc <TIM_OC5_SetConfig+0x98>)
 8006e50:	4013      	ands	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006e64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	041b      	lsls	r3, r3, #16
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a12      	ldr	r2, [pc, #72]	; (8006ec0 <TIM_OC5_SetConfig+0x9c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d003      	beq.n	8006e82 <TIM_OC5_SetConfig+0x5e>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a11      	ldr	r2, [pc, #68]	; (8006ec4 <TIM_OC5_SetConfig+0xa0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d109      	bne.n	8006e96 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	021b      	lsls	r3, r3, #8
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	693a      	ldr	r2, [r7, #16]
 8006eae:	621a      	str	r2, [r3, #32]
}
 8006eb0:	bf00      	nop
 8006eb2:	371c      	adds	r7, #28
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	fffeff8f 	.word	0xfffeff8f
 8006ec0:	40010000 	.word	0x40010000
 8006ec4:	40010400 	.word	0x40010400

08006ec8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b087      	sub	sp, #28
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a1b      	ldr	r3, [r3, #32]
 8006ed6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	4b1c      	ldr	r3, [pc, #112]	; (8006f64 <TIM_OC6_SetConfig+0x9c>)
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	021b      	lsls	r3, r3, #8
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	051b      	lsls	r3, r3, #20
 8006f12:	693a      	ldr	r2, [r7, #16]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4a13      	ldr	r2, [pc, #76]	; (8006f68 <TIM_OC6_SetConfig+0xa0>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d003      	beq.n	8006f28 <TIM_OC6_SetConfig+0x60>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a12      	ldr	r2, [pc, #72]	; (8006f6c <TIM_OC6_SetConfig+0xa4>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d109      	bne.n	8006f3c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	029b      	lsls	r3, r3, #10
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	621a      	str	r2, [r3, #32]
}
 8006f56:	bf00      	nop
 8006f58:	371c      	adds	r7, #28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	feff8fff 	.word	0xfeff8fff
 8006f68:	40010000 	.word	0x40010000
 8006f6c:	40010400 	.word	0x40010400

08006f70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	f023 0201 	bic.w	r2, r3, #1
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	011b      	lsls	r3, r3, #4
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f023 030a 	bic.w	r3, r3, #10
 8006fac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	621a      	str	r2, [r3, #32]
}
 8006fc2:	bf00      	nop
 8006fc4:	371c      	adds	r7, #28
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr

08006fce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fce:	b480      	push	{r7}
 8006fd0:	b087      	sub	sp, #28
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	60f8      	str	r0, [r7, #12]
 8006fd6:	60b9      	str	r1, [r7, #8]
 8006fd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	f023 0210 	bic.w	r2, r3, #16
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ff8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	031b      	lsls	r3, r3, #12
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	4313      	orrs	r3, r2
 8007002:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800700a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	693a      	ldr	r2, [r7, #16]
 8007020:	621a      	str	r2, [r3, #32]
}
 8007022:	bf00      	nop
 8007024:	371c      	adds	r7, #28
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr

0800702e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800702e:	b480      	push	{r7}
 8007030:	b085      	sub	sp, #20
 8007032:	af00      	add	r7, sp, #0
 8007034:	6078      	str	r0, [r7, #4]
 8007036:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007044:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4313      	orrs	r3, r2
 800704c:	f043 0307 	orr.w	r3, r3, #7
 8007050:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	609a      	str	r2, [r3, #8]
}
 8007058:	bf00      	nop
 800705a:	3714      	adds	r7, #20
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007064:	b480      	push	{r7}
 8007066:	b087      	sub	sp, #28
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
 8007070:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800707e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	021a      	lsls	r2, r3, #8
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	431a      	orrs	r2, r3
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	4313      	orrs	r3, r2
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	4313      	orrs	r3, r2
 8007090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	609a      	str	r2, [r3, #8]
}
 8007098:	bf00      	nop
 800709a:	371c      	adds	r7, #28
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f003 031f 	and.w	r3, r3, #31
 80070b6:	2201      	movs	r2, #1
 80070b8:	fa02 f303 	lsl.w	r3, r2, r3
 80070bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6a1a      	ldr	r2, [r3, #32]
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	43db      	mvns	r3, r3
 80070c6:	401a      	ands	r2, r3
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a1a      	ldr	r2, [r3, #32]
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	f003 031f 	and.w	r3, r3, #31
 80070d6:	6879      	ldr	r1, [r7, #4]
 80070d8:	fa01 f303 	lsl.w	r3, r1, r3
 80070dc:	431a      	orrs	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	621a      	str	r2, [r3, #32]
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
	...

080070f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007104:	2302      	movs	r3, #2
 8007106:	e06d      	b.n	80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a30      	ldr	r2, [pc, #192]	; (80071f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d004      	beq.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a2f      	ldr	r2, [pc, #188]	; (80071f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d108      	bne.n	800714e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007142:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007154:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	4313      	orrs	r3, r2
 800715e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a20      	ldr	r2, [pc, #128]	; (80071f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d022      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717a:	d01d      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a1d      	ldr	r2, [pc, #116]	; (80071f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d018      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a1c      	ldr	r2, [pc, #112]	; (80071fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d013      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a1a      	ldr	r2, [pc, #104]	; (8007200 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d00e      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a15      	ldr	r2, [pc, #84]	; (80071f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d009      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a16      	ldr	r2, [pc, #88]	; (8007204 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d004      	beq.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a15      	ldr	r2, [pc, #84]	; (8007208 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d10c      	bne.n	80071d2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	68ba      	ldr	r2, [r7, #8]
 80071d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3714      	adds	r7, #20
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	40010000 	.word	0x40010000
 80071f4:	40010400 	.word	0x40010400
 80071f8:	40000400 	.word	0x40000400
 80071fc:	40000800 	.word	0x40000800
 8007200:	40000c00 	.word	0x40000c00
 8007204:	40014000 	.word	0x40014000
 8007208:	40001800 	.word	0x40001800

0800720c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007214:	bf00      	nop
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e040      	b.n	80072dc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800725e:	2b00      	cmp	r3, #0
 8007260:	d106      	bne.n	8007270 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7fb ff5c 	bl	8003128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2224      	movs	r2, #36	; 0x24
 8007274:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f022 0201 	bic.w	r2, r2, #1
 8007284:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 fb62 	bl	8007950 <UART_SetConfig>
 800728c:	4603      	mov	r3, r0
 800728e:	2b01      	cmp	r3, #1
 8007290:	d101      	bne.n	8007296 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e022      	b.n	80072dc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729a:	2b00      	cmp	r3, #0
 800729c:	d002      	beq.n	80072a4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 fdba 	bl	8007e18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689a      	ldr	r2, [r3, #8]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f042 0201 	orr.w	r2, r2, #1
 80072d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fe41 	bl	8007f5c <UART_CheckIdleState>
 80072da:	4603      	mov	r3, r0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b08a      	sub	sp, #40	; 0x28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	4613      	mov	r3, r2
 80072f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072f8:	2b20      	cmp	r3, #32
 80072fa:	d132      	bne.n	8007362 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d002      	beq.n	8007308 <HAL_UART_Receive_IT+0x24>
 8007302:	88fb      	ldrh	r3, [r7, #6]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d101      	bne.n	800730c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e02b      	b.n	8007364 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d018      	beq.n	8007352 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	e853 3f00 	ldrex	r3, [r3]
 800732c:	613b      	str	r3, [r7, #16]
   return(result);
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007334:	627b      	str	r3, [r7, #36]	; 0x24
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	461a      	mov	r2, r3
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	623b      	str	r3, [r7, #32]
 8007340:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007342:	69f9      	ldr	r1, [r7, #28]
 8007344:	6a3a      	ldr	r2, [r7, #32]
 8007346:	e841 2300 	strex	r3, r2, [r1]
 800734a:	61bb      	str	r3, [r7, #24]
   return(result);
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e6      	bne.n	8007320 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007352:	88fb      	ldrh	r3, [r7, #6]
 8007354:	461a      	mov	r2, r3
 8007356:	68b9      	ldr	r1, [r7, #8]
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 fefd 	bl	8008158 <UART_Start_Receive_IT>
 800735e:	4603      	mov	r3, r0
 8007360:	e000      	b.n	8007364 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8007362:	2302      	movs	r3, #2
  }
}
 8007364:	4618      	mov	r0, r3
 8007366:	3728      	adds	r7, #40	; 0x28
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b0ba      	sub	sp, #232	; 0xe8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	69db      	ldr	r3, [r3, #28]
 800737a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007392:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007396:	f640 030f 	movw	r3, #2063	; 0x80f
 800739a:	4013      	ands	r3, r2
 800739c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80073a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d115      	bne.n	80073d4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ac:	f003 0320 	and.w	r3, r3, #32
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00f      	beq.n	80073d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d009      	beq.n	80073d4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f000 8297 	beq.w	80078f8 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	4798      	blx	r3
      }
      return;
 80073d2:	e291      	b.n	80078f8 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80073d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 8117 	beq.w	800760c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80073de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d106      	bne.n	80073f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80073ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80073ee:	4b85      	ldr	r3, [pc, #532]	; (8007604 <HAL_UART_IRQHandler+0x298>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 810a 	beq.w	800760c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80073f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b00      	cmp	r3, #0
 8007402:	d011      	beq.n	8007428 <HAL_UART_IRQHandler+0xbc>
 8007404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00b      	beq.n	8007428 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2201      	movs	r2, #1
 8007416:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800741e:	f043 0201 	orr.w	r2, r3, #1
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800742c:	f003 0302 	and.w	r3, r3, #2
 8007430:	2b00      	cmp	r3, #0
 8007432:	d011      	beq.n	8007458 <HAL_UART_IRQHandler+0xec>
 8007434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00b      	beq.n	8007458 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2202      	movs	r2, #2
 8007446:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800744e:	f043 0204 	orr.w	r2, r3, #4
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b00      	cmp	r3, #0
 8007462:	d011      	beq.n	8007488 <HAL_UART_IRQHandler+0x11c>
 8007464:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00b      	beq.n	8007488 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2204      	movs	r2, #4
 8007476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800747e:	f043 0202 	orr.w	r2, r3, #2
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800748c:	f003 0308 	and.w	r3, r3, #8
 8007490:	2b00      	cmp	r3, #0
 8007492:	d017      	beq.n	80074c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007498:	f003 0320 	and.w	r3, r3, #32
 800749c:	2b00      	cmp	r3, #0
 800749e:	d105      	bne.n	80074ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2208      	movs	r2, #8
 80074b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074ba:	f043 0208 	orr.w	r2, r3, #8
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d012      	beq.n	80074f6 <HAL_UART_IRQHandler+0x18a>
 80074d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00c      	beq.n	80074f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074ec:	f043 0220 	orr.w	r2, r3, #32
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 81fd 	beq.w	80078fc <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007506:	f003 0320 	and.w	r3, r3, #32
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00d      	beq.n	800752a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800750e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	2b00      	cmp	r3, #0
 8007518:	d007      	beq.n	800752a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007530:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800753e:	2b40      	cmp	r3, #64	; 0x40
 8007540:	d005      	beq.n	800754e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007546:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800754a:	2b00      	cmp	r3, #0
 800754c:	d04f      	beq.n	80075ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fec8 	bl	80082e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755e:	2b40      	cmp	r3, #64	; 0x40
 8007560:	d141      	bne.n	80075e6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3308      	adds	r3, #8
 8007568:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007570:	e853 3f00 	ldrex	r3, [r3]
 8007574:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007578:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800757c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007580:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	3308      	adds	r3, #8
 800758a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800758e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007592:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007596:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800759a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800759e:	e841 2300 	strex	r3, r2, [r1]
 80075a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80075a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1d9      	bne.n	8007562 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d013      	beq.n	80075de <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ba:	4a13      	ldr	r2, [pc, #76]	; (8007608 <HAL_UART_IRQHandler+0x29c>)
 80075bc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fc f843 	bl	800364e <HAL_DMA_Abort_IT>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d017      	beq.n	80075fe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80075d8:	4610      	mov	r0, r2
 80075da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075dc:	e00f      	b.n	80075fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f9a0 	bl	8007924 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e4:	e00b      	b.n	80075fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f99c 	bl	8007924 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ec:	e007      	b.n	80075fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f998 	bl	8007924 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80075fc:	e17e      	b.n	80078fc <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075fe:	bf00      	nop
    return;
 8007600:	e17c      	b.n	80078fc <HAL_UART_IRQHandler+0x590>
 8007602:	bf00      	nop
 8007604:	04000120 	.word	0x04000120
 8007608:	080083ad 	.word	0x080083ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007610:	2b01      	cmp	r3, #1
 8007612:	f040 814c 	bne.w	80078ae <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800761a:	f003 0310 	and.w	r3, r3, #16
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 8145 	beq.w	80078ae <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007628:	f003 0310 	and.w	r3, r3, #16
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 813e 	beq.w	80078ae <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2210      	movs	r2, #16
 8007638:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007644:	2b40      	cmp	r3, #64	; 0x40
 8007646:	f040 80b6 	bne.w	80077b6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007656:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800765a:	2b00      	cmp	r3, #0
 800765c:	f000 8150 	beq.w	8007900 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007666:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800766a:	429a      	cmp	r2, r3
 800766c:	f080 8148 	bcs.w	8007900 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007676:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800767e:	69db      	ldr	r3, [r3, #28]
 8007680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007684:	f000 8086 	beq.w	8007794 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007694:	e853 3f00 	ldrex	r3, [r3]
 8007698:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800769c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	461a      	mov	r2, r3
 80076ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80076b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80076b6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80076be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80076c2:	e841 2300 	strex	r3, r2, [r1]
 80076c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80076ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1da      	bne.n	8007688 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3308      	adds	r3, #8
 80076d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076dc:	e853 3f00 	ldrex	r3, [r3]
 80076e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80076e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80076e4:	f023 0301 	bic.w	r3, r3, #1
 80076e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3308      	adds	r3, #8
 80076f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80076f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80076fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80076fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007708:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e1      	bne.n	80076d2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3308      	adds	r3, #8
 8007714:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800771e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007720:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007724:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3308      	adds	r3, #8
 800772e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007732:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007734:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007736:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007738:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007740:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e3      	bne.n	800770e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2220      	movs	r2, #32
 800774a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800775c:	e853 3f00 	ldrex	r3, [r3]
 8007760:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007762:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007764:	f023 0310 	bic.w	r3, r3, #16
 8007768:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	461a      	mov	r2, r3
 8007772:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007776:	65bb      	str	r3, [r7, #88]	; 0x58
 8007778:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800777c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800777e:	e841 2300 	strex	r3, r2, [r1]
 8007782:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e4      	bne.n	8007754 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800778e:	4618      	mov	r0, r3
 8007790:	f7fb feed 	bl	800356e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	4619      	mov	r1, r3
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f000 f8c2 	bl	8007938 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077b4:	e0a4      	b.n	8007900 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	f000 8096 	beq.w	8007904 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80077d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 8091 	beq.w	8007904 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ea:	e853 3f00 	ldrex	r3, [r3]
 80077ee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80077f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007804:	647b      	str	r3, [r7, #68]	; 0x44
 8007806:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007808:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800780a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800780c:	e841 2300 	strex	r3, r2, [r1]
 8007810:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1e4      	bne.n	80077e2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	3308      	adds	r3, #8
 800781e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007822:	e853 3f00 	ldrex	r3, [r3]
 8007826:	623b      	str	r3, [r7, #32]
   return(result);
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	f023 0301 	bic.w	r3, r3, #1
 800782e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	3308      	adds	r3, #8
 8007838:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800783c:	633a      	str	r2, [r7, #48]	; 0x30
 800783e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007842:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800784a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e3      	bne.n	8007818 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2220      	movs	r2, #32
 8007854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	e853 3f00 	ldrex	r3, [r3]
 8007870:	60fb      	str	r3, [r7, #12]
   return(result);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f023 0310 	bic.w	r3, r3, #16
 8007878:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	461a      	mov	r2, r3
 8007882:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007886:	61fb      	str	r3, [r7, #28]
 8007888:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788a:	69b9      	ldr	r1, [r7, #24]
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	e841 2300 	strex	r3, r2, [r1]
 8007892:	617b      	str	r3, [r7, #20]
   return(result);
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d1e4      	bne.n	8007864 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2202      	movs	r2, #2
 800789e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80078a4:	4619      	mov	r1, r3
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 f846 	bl	8007938 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078ac:	e02a      	b.n	8007904 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80078ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00e      	beq.n	80078d8 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80078ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d008      	beq.n	80078d8 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d01c      	beq.n	8007908 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	4798      	blx	r3
    }
    return;
 80078d6:	e017      	b.n	8007908 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80078d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d012      	beq.n	800790a <HAL_UART_IRQHandler+0x59e>
 80078e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00c      	beq.n	800790a <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fd71 	bl	80083d8 <UART_EndTransmit_IT>
    return;
 80078f6:	e008      	b.n	800790a <HAL_UART_IRQHandler+0x59e>
      return;
 80078f8:	bf00      	nop
 80078fa:	e006      	b.n	800790a <HAL_UART_IRQHandler+0x59e>
    return;
 80078fc:	bf00      	nop
 80078fe:	e004      	b.n	800790a <HAL_UART_IRQHandler+0x59e>
      return;
 8007900:	bf00      	nop
 8007902:	e002      	b.n	800790a <HAL_UART_IRQHandler+0x59e>
      return;
 8007904:	bf00      	nop
 8007906:	e000      	b.n	800790a <HAL_UART_IRQHandler+0x59e>
    return;
 8007908:	bf00      	nop
  }

}
 800790a:	37e8      	adds	r7, #232	; 0xe8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	460b      	mov	r3, r1
 8007942:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007944:	bf00      	nop
 8007946:	370c      	adds	r7, #12
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b088      	sub	sp, #32
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007958:	2300      	movs	r3, #0
 800795a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689a      	ldr	r2, [r3, #8]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	431a      	orrs	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	431a      	orrs	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	69db      	ldr	r3, [r3, #28]
 8007970:	4313      	orrs	r3, r2
 8007972:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	4ba6      	ldr	r3, [pc, #664]	; (8007c14 <UART_SetConfig+0x2c4>)
 800797c:	4013      	ands	r3, r2
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	6812      	ldr	r2, [r2, #0]
 8007982:	6979      	ldr	r1, [r7, #20]
 8007984:	430b      	orrs	r3, r1
 8007986:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	430a      	orrs	r2, r1
 800799c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	697a      	ldr	r2, [r7, #20]
 80079be:	430a      	orrs	r2, r1
 80079c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a94      	ldr	r2, [pc, #592]	; (8007c18 <UART_SetConfig+0x2c8>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d120      	bne.n	8007a0e <UART_SetConfig+0xbe>
 80079cc:	4b93      	ldr	r3, [pc, #588]	; (8007c1c <UART_SetConfig+0x2cc>)
 80079ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079d2:	f003 0303 	and.w	r3, r3, #3
 80079d6:	2b03      	cmp	r3, #3
 80079d8:	d816      	bhi.n	8007a08 <UART_SetConfig+0xb8>
 80079da:	a201      	add	r2, pc, #4	; (adr r2, 80079e0 <UART_SetConfig+0x90>)
 80079dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e0:	080079f1 	.word	0x080079f1
 80079e4:	080079fd 	.word	0x080079fd
 80079e8:	080079f7 	.word	0x080079f7
 80079ec:	08007a03 	.word	0x08007a03
 80079f0:	2301      	movs	r3, #1
 80079f2:	77fb      	strb	r3, [r7, #31]
 80079f4:	e150      	b.n	8007c98 <UART_SetConfig+0x348>
 80079f6:	2302      	movs	r3, #2
 80079f8:	77fb      	strb	r3, [r7, #31]
 80079fa:	e14d      	b.n	8007c98 <UART_SetConfig+0x348>
 80079fc:	2304      	movs	r3, #4
 80079fe:	77fb      	strb	r3, [r7, #31]
 8007a00:	e14a      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a02:	2308      	movs	r3, #8
 8007a04:	77fb      	strb	r3, [r7, #31]
 8007a06:	e147      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a08:	2310      	movs	r3, #16
 8007a0a:	77fb      	strb	r3, [r7, #31]
 8007a0c:	e144      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a83      	ldr	r2, [pc, #524]	; (8007c20 <UART_SetConfig+0x2d0>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d132      	bne.n	8007a7e <UART_SetConfig+0x12e>
 8007a18:	4b80      	ldr	r3, [pc, #512]	; (8007c1c <UART_SetConfig+0x2cc>)
 8007a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a1e:	f003 030c 	and.w	r3, r3, #12
 8007a22:	2b0c      	cmp	r3, #12
 8007a24:	d828      	bhi.n	8007a78 <UART_SetConfig+0x128>
 8007a26:	a201      	add	r2, pc, #4	; (adr r2, 8007a2c <UART_SetConfig+0xdc>)
 8007a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a2c:	08007a61 	.word	0x08007a61
 8007a30:	08007a79 	.word	0x08007a79
 8007a34:	08007a79 	.word	0x08007a79
 8007a38:	08007a79 	.word	0x08007a79
 8007a3c:	08007a6d 	.word	0x08007a6d
 8007a40:	08007a79 	.word	0x08007a79
 8007a44:	08007a79 	.word	0x08007a79
 8007a48:	08007a79 	.word	0x08007a79
 8007a4c:	08007a67 	.word	0x08007a67
 8007a50:	08007a79 	.word	0x08007a79
 8007a54:	08007a79 	.word	0x08007a79
 8007a58:	08007a79 	.word	0x08007a79
 8007a5c:	08007a73 	.word	0x08007a73
 8007a60:	2300      	movs	r3, #0
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	e118      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a66:	2302      	movs	r3, #2
 8007a68:	77fb      	strb	r3, [r7, #31]
 8007a6a:	e115      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a6c:	2304      	movs	r3, #4
 8007a6e:	77fb      	strb	r3, [r7, #31]
 8007a70:	e112      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a72:	2308      	movs	r3, #8
 8007a74:	77fb      	strb	r3, [r7, #31]
 8007a76:	e10f      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a78:	2310      	movs	r3, #16
 8007a7a:	77fb      	strb	r3, [r7, #31]
 8007a7c:	e10c      	b.n	8007c98 <UART_SetConfig+0x348>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a68      	ldr	r2, [pc, #416]	; (8007c24 <UART_SetConfig+0x2d4>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d120      	bne.n	8007aca <UART_SetConfig+0x17a>
 8007a88:	4b64      	ldr	r3, [pc, #400]	; (8007c1c <UART_SetConfig+0x2cc>)
 8007a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007a92:	2b30      	cmp	r3, #48	; 0x30
 8007a94:	d013      	beq.n	8007abe <UART_SetConfig+0x16e>
 8007a96:	2b30      	cmp	r3, #48	; 0x30
 8007a98:	d814      	bhi.n	8007ac4 <UART_SetConfig+0x174>
 8007a9a:	2b20      	cmp	r3, #32
 8007a9c:	d009      	beq.n	8007ab2 <UART_SetConfig+0x162>
 8007a9e:	2b20      	cmp	r3, #32
 8007aa0:	d810      	bhi.n	8007ac4 <UART_SetConfig+0x174>
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d002      	beq.n	8007aac <UART_SetConfig+0x15c>
 8007aa6:	2b10      	cmp	r3, #16
 8007aa8:	d006      	beq.n	8007ab8 <UART_SetConfig+0x168>
 8007aaa:	e00b      	b.n	8007ac4 <UART_SetConfig+0x174>
 8007aac:	2300      	movs	r3, #0
 8007aae:	77fb      	strb	r3, [r7, #31]
 8007ab0:	e0f2      	b.n	8007c98 <UART_SetConfig+0x348>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	77fb      	strb	r3, [r7, #31]
 8007ab6:	e0ef      	b.n	8007c98 <UART_SetConfig+0x348>
 8007ab8:	2304      	movs	r3, #4
 8007aba:	77fb      	strb	r3, [r7, #31]
 8007abc:	e0ec      	b.n	8007c98 <UART_SetConfig+0x348>
 8007abe:	2308      	movs	r3, #8
 8007ac0:	77fb      	strb	r3, [r7, #31]
 8007ac2:	e0e9      	b.n	8007c98 <UART_SetConfig+0x348>
 8007ac4:	2310      	movs	r3, #16
 8007ac6:	77fb      	strb	r3, [r7, #31]
 8007ac8:	e0e6      	b.n	8007c98 <UART_SetConfig+0x348>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a56      	ldr	r2, [pc, #344]	; (8007c28 <UART_SetConfig+0x2d8>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d120      	bne.n	8007b16 <UART_SetConfig+0x1c6>
 8007ad4:	4b51      	ldr	r3, [pc, #324]	; (8007c1c <UART_SetConfig+0x2cc>)
 8007ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ada:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007ade:	2bc0      	cmp	r3, #192	; 0xc0
 8007ae0:	d013      	beq.n	8007b0a <UART_SetConfig+0x1ba>
 8007ae2:	2bc0      	cmp	r3, #192	; 0xc0
 8007ae4:	d814      	bhi.n	8007b10 <UART_SetConfig+0x1c0>
 8007ae6:	2b80      	cmp	r3, #128	; 0x80
 8007ae8:	d009      	beq.n	8007afe <UART_SetConfig+0x1ae>
 8007aea:	2b80      	cmp	r3, #128	; 0x80
 8007aec:	d810      	bhi.n	8007b10 <UART_SetConfig+0x1c0>
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d002      	beq.n	8007af8 <UART_SetConfig+0x1a8>
 8007af2:	2b40      	cmp	r3, #64	; 0x40
 8007af4:	d006      	beq.n	8007b04 <UART_SetConfig+0x1b4>
 8007af6:	e00b      	b.n	8007b10 <UART_SetConfig+0x1c0>
 8007af8:	2300      	movs	r3, #0
 8007afa:	77fb      	strb	r3, [r7, #31]
 8007afc:	e0cc      	b.n	8007c98 <UART_SetConfig+0x348>
 8007afe:	2302      	movs	r3, #2
 8007b00:	77fb      	strb	r3, [r7, #31]
 8007b02:	e0c9      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b04:	2304      	movs	r3, #4
 8007b06:	77fb      	strb	r3, [r7, #31]
 8007b08:	e0c6      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b0a:	2308      	movs	r3, #8
 8007b0c:	77fb      	strb	r3, [r7, #31]
 8007b0e:	e0c3      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b10:	2310      	movs	r3, #16
 8007b12:	77fb      	strb	r3, [r7, #31]
 8007b14:	e0c0      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a44      	ldr	r2, [pc, #272]	; (8007c2c <UART_SetConfig+0x2dc>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d125      	bne.n	8007b6c <UART_SetConfig+0x21c>
 8007b20:	4b3e      	ldr	r3, [pc, #248]	; (8007c1c <UART_SetConfig+0x2cc>)
 8007b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b2e:	d017      	beq.n	8007b60 <UART_SetConfig+0x210>
 8007b30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b34:	d817      	bhi.n	8007b66 <UART_SetConfig+0x216>
 8007b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b3a:	d00b      	beq.n	8007b54 <UART_SetConfig+0x204>
 8007b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b40:	d811      	bhi.n	8007b66 <UART_SetConfig+0x216>
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d003      	beq.n	8007b4e <UART_SetConfig+0x1fe>
 8007b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b4a:	d006      	beq.n	8007b5a <UART_SetConfig+0x20a>
 8007b4c:	e00b      	b.n	8007b66 <UART_SetConfig+0x216>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	77fb      	strb	r3, [r7, #31]
 8007b52:	e0a1      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b54:	2302      	movs	r3, #2
 8007b56:	77fb      	strb	r3, [r7, #31]
 8007b58:	e09e      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b5a:	2304      	movs	r3, #4
 8007b5c:	77fb      	strb	r3, [r7, #31]
 8007b5e:	e09b      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b60:	2308      	movs	r3, #8
 8007b62:	77fb      	strb	r3, [r7, #31]
 8007b64:	e098      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b66:	2310      	movs	r3, #16
 8007b68:	77fb      	strb	r3, [r7, #31]
 8007b6a:	e095      	b.n	8007c98 <UART_SetConfig+0x348>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a2f      	ldr	r2, [pc, #188]	; (8007c30 <UART_SetConfig+0x2e0>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d125      	bne.n	8007bc2 <UART_SetConfig+0x272>
 8007b76:	4b29      	ldr	r3, [pc, #164]	; (8007c1c <UART_SetConfig+0x2cc>)
 8007b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007b80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b84:	d017      	beq.n	8007bb6 <UART_SetConfig+0x266>
 8007b86:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b8a:	d817      	bhi.n	8007bbc <UART_SetConfig+0x26c>
 8007b8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b90:	d00b      	beq.n	8007baa <UART_SetConfig+0x25a>
 8007b92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b96:	d811      	bhi.n	8007bbc <UART_SetConfig+0x26c>
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d003      	beq.n	8007ba4 <UART_SetConfig+0x254>
 8007b9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ba0:	d006      	beq.n	8007bb0 <UART_SetConfig+0x260>
 8007ba2:	e00b      	b.n	8007bbc <UART_SetConfig+0x26c>
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	77fb      	strb	r3, [r7, #31]
 8007ba8:	e076      	b.n	8007c98 <UART_SetConfig+0x348>
 8007baa:	2302      	movs	r3, #2
 8007bac:	77fb      	strb	r3, [r7, #31]
 8007bae:	e073      	b.n	8007c98 <UART_SetConfig+0x348>
 8007bb0:	2304      	movs	r3, #4
 8007bb2:	77fb      	strb	r3, [r7, #31]
 8007bb4:	e070      	b.n	8007c98 <UART_SetConfig+0x348>
 8007bb6:	2308      	movs	r3, #8
 8007bb8:	77fb      	strb	r3, [r7, #31]
 8007bba:	e06d      	b.n	8007c98 <UART_SetConfig+0x348>
 8007bbc:	2310      	movs	r3, #16
 8007bbe:	77fb      	strb	r3, [r7, #31]
 8007bc0:	e06a      	b.n	8007c98 <UART_SetConfig+0x348>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a1b      	ldr	r2, [pc, #108]	; (8007c34 <UART_SetConfig+0x2e4>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d138      	bne.n	8007c3e <UART_SetConfig+0x2ee>
 8007bcc:	4b13      	ldr	r3, [pc, #76]	; (8007c1c <UART_SetConfig+0x2cc>)
 8007bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bd2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007bd6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007bda:	d017      	beq.n	8007c0c <UART_SetConfig+0x2bc>
 8007bdc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007be0:	d82a      	bhi.n	8007c38 <UART_SetConfig+0x2e8>
 8007be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007be6:	d00b      	beq.n	8007c00 <UART_SetConfig+0x2b0>
 8007be8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bec:	d824      	bhi.n	8007c38 <UART_SetConfig+0x2e8>
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <UART_SetConfig+0x2aa>
 8007bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bf6:	d006      	beq.n	8007c06 <UART_SetConfig+0x2b6>
 8007bf8:	e01e      	b.n	8007c38 <UART_SetConfig+0x2e8>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	77fb      	strb	r3, [r7, #31]
 8007bfe:	e04b      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c00:	2302      	movs	r3, #2
 8007c02:	77fb      	strb	r3, [r7, #31]
 8007c04:	e048      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c06:	2304      	movs	r3, #4
 8007c08:	77fb      	strb	r3, [r7, #31]
 8007c0a:	e045      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c0c:	2308      	movs	r3, #8
 8007c0e:	77fb      	strb	r3, [r7, #31]
 8007c10:	e042      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c12:	bf00      	nop
 8007c14:	efff69f3 	.word	0xefff69f3
 8007c18:	40011000 	.word	0x40011000
 8007c1c:	40023800 	.word	0x40023800
 8007c20:	40004400 	.word	0x40004400
 8007c24:	40004800 	.word	0x40004800
 8007c28:	40004c00 	.word	0x40004c00
 8007c2c:	40005000 	.word	0x40005000
 8007c30:	40011400 	.word	0x40011400
 8007c34:	40007800 	.word	0x40007800
 8007c38:	2310      	movs	r3, #16
 8007c3a:	77fb      	strb	r3, [r7, #31]
 8007c3c:	e02c      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a72      	ldr	r2, [pc, #456]	; (8007e0c <UART_SetConfig+0x4bc>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d125      	bne.n	8007c94 <UART_SetConfig+0x344>
 8007c48:	4b71      	ldr	r3, [pc, #452]	; (8007e10 <UART_SetConfig+0x4c0>)
 8007c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c4e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007c52:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c56:	d017      	beq.n	8007c88 <UART_SetConfig+0x338>
 8007c58:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c5c:	d817      	bhi.n	8007c8e <UART_SetConfig+0x33e>
 8007c5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c62:	d00b      	beq.n	8007c7c <UART_SetConfig+0x32c>
 8007c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c68:	d811      	bhi.n	8007c8e <UART_SetConfig+0x33e>
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d003      	beq.n	8007c76 <UART_SetConfig+0x326>
 8007c6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c72:	d006      	beq.n	8007c82 <UART_SetConfig+0x332>
 8007c74:	e00b      	b.n	8007c8e <UART_SetConfig+0x33e>
 8007c76:	2300      	movs	r3, #0
 8007c78:	77fb      	strb	r3, [r7, #31]
 8007c7a:	e00d      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	77fb      	strb	r3, [r7, #31]
 8007c80:	e00a      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c82:	2304      	movs	r3, #4
 8007c84:	77fb      	strb	r3, [r7, #31]
 8007c86:	e007      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c88:	2308      	movs	r3, #8
 8007c8a:	77fb      	strb	r3, [r7, #31]
 8007c8c:	e004      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c8e:	2310      	movs	r3, #16
 8007c90:	77fb      	strb	r3, [r7, #31]
 8007c92:	e001      	b.n	8007c98 <UART_SetConfig+0x348>
 8007c94:	2310      	movs	r3, #16
 8007c96:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	69db      	ldr	r3, [r3, #28]
 8007c9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ca0:	d15b      	bne.n	8007d5a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007ca2:	7ffb      	ldrb	r3, [r7, #31]
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	d828      	bhi.n	8007cfa <UART_SetConfig+0x3aa>
 8007ca8:	a201      	add	r2, pc, #4	; (adr r2, 8007cb0 <UART_SetConfig+0x360>)
 8007caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cae:	bf00      	nop
 8007cb0:	08007cd5 	.word	0x08007cd5
 8007cb4:	08007cdd 	.word	0x08007cdd
 8007cb8:	08007ce5 	.word	0x08007ce5
 8007cbc:	08007cfb 	.word	0x08007cfb
 8007cc0:	08007ceb 	.word	0x08007ceb
 8007cc4:	08007cfb 	.word	0x08007cfb
 8007cc8:	08007cfb 	.word	0x08007cfb
 8007ccc:	08007cfb 	.word	0x08007cfb
 8007cd0:	08007cf3 	.word	0x08007cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cd4:	f7fc fbca 	bl	800446c <HAL_RCC_GetPCLK1Freq>
 8007cd8:	61b8      	str	r0, [r7, #24]
        break;
 8007cda:	e013      	b.n	8007d04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cdc:	f7fc fbda 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
 8007ce0:	61b8      	str	r0, [r7, #24]
        break;
 8007ce2:	e00f      	b.n	8007d04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ce4:	4b4b      	ldr	r3, [pc, #300]	; (8007e14 <UART_SetConfig+0x4c4>)
 8007ce6:	61bb      	str	r3, [r7, #24]
        break;
 8007ce8:	e00c      	b.n	8007d04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cea:	f7fc faad 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 8007cee:	61b8      	str	r0, [r7, #24]
        break;
 8007cf0:	e008      	b.n	8007d04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cf6:	61bb      	str	r3, [r7, #24]
        break;
 8007cf8:	e004      	b.n	8007d04 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	77bb      	strb	r3, [r7, #30]
        break;
 8007d02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d074      	beq.n	8007df4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	005a      	lsls	r2, r3, #1
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	085b      	lsrs	r3, r3, #1
 8007d14:	441a      	add	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	2b0f      	cmp	r3, #15
 8007d24:	d916      	bls.n	8007d54 <UART_SetConfig+0x404>
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d2c:	d212      	bcs.n	8007d54 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	f023 030f 	bic.w	r3, r3, #15
 8007d36:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	085b      	lsrs	r3, r3, #1
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	f003 0307 	and.w	r3, r3, #7
 8007d42:	b29a      	uxth	r2, r3
 8007d44:	89fb      	ldrh	r3, [r7, #14]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	89fa      	ldrh	r2, [r7, #14]
 8007d50:	60da      	str	r2, [r3, #12]
 8007d52:	e04f      	b.n	8007df4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	77bb      	strb	r3, [r7, #30]
 8007d58:	e04c      	b.n	8007df4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d5a:	7ffb      	ldrb	r3, [r7, #31]
 8007d5c:	2b08      	cmp	r3, #8
 8007d5e:	d828      	bhi.n	8007db2 <UART_SetConfig+0x462>
 8007d60:	a201      	add	r2, pc, #4	; (adr r2, 8007d68 <UART_SetConfig+0x418>)
 8007d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d66:	bf00      	nop
 8007d68:	08007d8d 	.word	0x08007d8d
 8007d6c:	08007d95 	.word	0x08007d95
 8007d70:	08007d9d 	.word	0x08007d9d
 8007d74:	08007db3 	.word	0x08007db3
 8007d78:	08007da3 	.word	0x08007da3
 8007d7c:	08007db3 	.word	0x08007db3
 8007d80:	08007db3 	.word	0x08007db3
 8007d84:	08007db3 	.word	0x08007db3
 8007d88:	08007dab 	.word	0x08007dab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d8c:	f7fc fb6e 	bl	800446c <HAL_RCC_GetPCLK1Freq>
 8007d90:	61b8      	str	r0, [r7, #24]
        break;
 8007d92:	e013      	b.n	8007dbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d94:	f7fc fb7e 	bl	8004494 <HAL_RCC_GetPCLK2Freq>
 8007d98:	61b8      	str	r0, [r7, #24]
        break;
 8007d9a:	e00f      	b.n	8007dbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d9c:	4b1d      	ldr	r3, [pc, #116]	; (8007e14 <UART_SetConfig+0x4c4>)
 8007d9e:	61bb      	str	r3, [r7, #24]
        break;
 8007da0:	e00c      	b.n	8007dbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007da2:	f7fc fa51 	bl	8004248 <HAL_RCC_GetSysClockFreq>
 8007da6:	61b8      	str	r0, [r7, #24]
        break;
 8007da8:	e008      	b.n	8007dbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007daa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dae:	61bb      	str	r3, [r7, #24]
        break;
 8007db0:	e004      	b.n	8007dbc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007db2:	2300      	movs	r3, #0
 8007db4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	77bb      	strb	r3, [r7, #30]
        break;
 8007dba:	bf00      	nop
    }

    if (pclk != 0U)
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d018      	beq.n	8007df4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	085a      	lsrs	r2, r3, #1
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	441a      	add	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	2b0f      	cmp	r3, #15
 8007dda:	d909      	bls.n	8007df0 <UART_SetConfig+0x4a0>
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007de2:	d205      	bcs.n	8007df0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	b29a      	uxth	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	60da      	str	r2, [r3, #12]
 8007dee:	e001      	b.n	8007df4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007df0:	2301      	movs	r3, #1
 8007df2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007e00:	7fbb      	ldrb	r3, [r7, #30]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3720      	adds	r7, #32
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	40007c00 	.word	0x40007c00
 8007e10:	40023800 	.word	0x40023800
 8007e14:	00f42400 	.word	0x00f42400

08007e18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e24:	f003 0301 	and.w	r3, r3, #1
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00a      	beq.n	8007e42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	430a      	orrs	r2, r1
 8007e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00a      	beq.n	8007e64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	430a      	orrs	r2, r1
 8007e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e68:	f003 0304 	and.w	r3, r3, #4
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00a      	beq.n	8007e86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	430a      	orrs	r2, r1
 8007e84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8a:	f003 0308 	and.w	r3, r3, #8
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d00a      	beq.n	8007ea8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	430a      	orrs	r2, r1
 8007ea6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eac:	f003 0310 	and.w	r3, r3, #16
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d00a      	beq.n	8007eca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ece:	f003 0320 	and.w	r3, r3, #32
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00a      	beq.n	8007eec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	430a      	orrs	r2, r1
 8007eea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d01a      	beq.n	8007f2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f16:	d10a      	bne.n	8007f2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d00a      	beq.n	8007f50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	430a      	orrs	r2, r1
 8007f4e:	605a      	str	r2, [r3, #4]
  }
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af02      	add	r7, sp, #8
 8007f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f6c:	f7fb f9be 	bl	80032ec <HAL_GetTick>
 8007f70:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 0308 	and.w	r3, r3, #8
 8007f7c:	2b08      	cmp	r3, #8
 8007f7e:	d10e      	bne.n	8007f9e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 f81b 	bl	8007fca <UART_WaitOnFlagUntilTimeout>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d001      	beq.n	8007f9e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f9a:	2303      	movs	r3, #3
 8007f9c:	e011      	b.n	8007fc2 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2220      	movs	r2, #32
 8007fa8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3710      	adds	r7, #16
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007fca:	b580      	push	{r7, lr}
 8007fcc:	b09c      	sub	sp, #112	; 0x70
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	60f8      	str	r0, [r7, #12]
 8007fd2:	60b9      	str	r1, [r7, #8]
 8007fd4:	603b      	str	r3, [r7, #0]
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fda:	e0a7      	b.n	800812c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe2:	f000 80a3 	beq.w	800812c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fe6:	f7fb f981 	bl	80032ec <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d302      	bcc.n	8007ffc <UART_WaitOnFlagUntilTimeout+0x32>
 8007ff6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d13f      	bne.n	800807c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008002:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008004:	e853 3f00 	ldrex	r3, [r3]
 8008008:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800800a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800800c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008010:	667b      	str	r3, [r7, #100]	; 0x64
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	461a      	mov	r2, r3
 8008018:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800801a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800801c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008020:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008028:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e6      	bne.n	8007ffc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3308      	adds	r3, #8
 8008034:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800803e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008040:	f023 0301 	bic.w	r3, r3, #1
 8008044:	663b      	str	r3, [r7, #96]	; 0x60
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3308      	adds	r3, #8
 800804c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800804e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008050:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008052:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008054:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008056:	e841 2300 	strex	r3, r2, [r1]
 800805a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800805c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1e5      	bne.n	800802e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2220      	movs	r2, #32
 8008066:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2220      	movs	r2, #32
 800806c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e068      	b.n	800814e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0304 	and.w	r3, r3, #4
 8008086:	2b00      	cmp	r3, #0
 8008088:	d050      	beq.n	800812c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	69db      	ldr	r3, [r3, #28]
 8008090:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008094:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008098:	d148      	bne.n	800812c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080a2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ac:	e853 3f00 	ldrex	r3, [r3]
 80080b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	461a      	mov	r2, r3
 80080c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080c2:	637b      	str	r3, [r7, #52]	; 0x34
 80080c4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80080c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080ca:	e841 2300 	strex	r3, r2, [r1]
 80080ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80080d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1e6      	bne.n	80080a4 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	3308      	adds	r3, #8
 80080dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	e853 3f00 	ldrex	r3, [r3]
 80080e4:	613b      	str	r3, [r7, #16]
   return(result);
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	f023 0301 	bic.w	r3, r3, #1
 80080ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3308      	adds	r3, #8
 80080f4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80080f6:	623a      	str	r2, [r7, #32]
 80080f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fa:	69f9      	ldr	r1, [r7, #28]
 80080fc:	6a3a      	ldr	r2, [r7, #32]
 80080fe:	e841 2300 	strex	r3, r2, [r1]
 8008102:	61bb      	str	r3, [r7, #24]
   return(result);
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1e5      	bne.n	80080d6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2220      	movs	r2, #32
 800810e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2220      	movs	r2, #32
 8008114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2220      	movs	r2, #32
 800811c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2200      	movs	r2, #0
 8008124:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e010      	b.n	800814e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	69da      	ldr	r2, [r3, #28]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	4013      	ands	r3, r2
 8008136:	68ba      	ldr	r2, [r7, #8]
 8008138:	429a      	cmp	r2, r3
 800813a:	bf0c      	ite	eq
 800813c:	2301      	moveq	r3, #1
 800813e:	2300      	movne	r3, #0
 8008140:	b2db      	uxtb	r3, r3
 8008142:	461a      	mov	r2, r3
 8008144:	79fb      	ldrb	r3, [r7, #7]
 8008146:	429a      	cmp	r2, r3
 8008148:	f43f af48 	beq.w	8007fdc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3770      	adds	r7, #112	; 0x70
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
	...

08008158 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008158:	b480      	push	{r7}
 800815a:	b097      	sub	sp, #92	; 0x5c
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	4613      	mov	r3, r2
 8008164:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	68ba      	ldr	r2, [r7, #8]
 800816a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	88fa      	ldrh	r2, [r7, #6]
 8008170:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	88fa      	ldrh	r2, [r7, #6]
 8008178:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800818a:	d10e      	bne.n	80081aa <UART_Start_Receive_IT+0x52>
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d105      	bne.n	80081a0 <UART_Start_Receive_IT+0x48>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f240 12ff 	movw	r2, #511	; 0x1ff
 800819a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800819e:	e02d      	b.n	80081fc <UART_Start_Receive_IT+0xa4>
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	22ff      	movs	r2, #255	; 0xff
 80081a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081a8:	e028      	b.n	80081fc <UART_Start_Receive_IT+0xa4>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d10d      	bne.n	80081ce <UART_Start_Receive_IT+0x76>
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d104      	bne.n	80081c4 <UART_Start_Receive_IT+0x6c>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	22ff      	movs	r2, #255	; 0xff
 80081be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081c2:	e01b      	b.n	80081fc <UART_Start_Receive_IT+0xa4>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	227f      	movs	r2, #127	; 0x7f
 80081c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081cc:	e016      	b.n	80081fc <UART_Start_Receive_IT+0xa4>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80081d6:	d10d      	bne.n	80081f4 <UART_Start_Receive_IT+0x9c>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	691b      	ldr	r3, [r3, #16]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d104      	bne.n	80081ea <UART_Start_Receive_IT+0x92>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	227f      	movs	r2, #127	; 0x7f
 80081e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081e8:	e008      	b.n	80081fc <UART_Start_Receive_IT+0xa4>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	223f      	movs	r2, #63	; 0x3f
 80081ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081f2:	e003      	b.n	80081fc <UART_Start_Receive_IT+0xa4>
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2200      	movs	r2, #0
 8008200:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2222      	movs	r2, #34	; 0x22
 8008208:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	3308      	adds	r3, #8
 8008212:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008216:	e853 3f00 	ldrex	r3, [r3]
 800821a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800821c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821e:	f043 0301 	orr.w	r3, r3, #1
 8008222:	657b      	str	r3, [r7, #84]	; 0x54
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	3308      	adds	r3, #8
 800822a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800822c:	64ba      	str	r2, [r7, #72]	; 0x48
 800822e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008230:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008232:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008234:	e841 2300 	strex	r3, r2, [r1]
 8008238:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800823a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1e5      	bne.n	800820c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008248:	d107      	bne.n	800825a <UART_Start_Receive_IT+0x102>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d103      	bne.n	800825a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	4a21      	ldr	r2, [pc, #132]	; (80082dc <UART_Start_Receive_IT+0x184>)
 8008256:	669a      	str	r2, [r3, #104]	; 0x68
 8008258:	e002      	b.n	8008260 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	4a20      	ldr	r2, [pc, #128]	; (80082e0 <UART_Start_Receive_IT+0x188>)
 800825e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d019      	beq.n	800829c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008278:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800827c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	461a      	mov	r2, r3
 8008284:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008286:	637b      	str	r3, [r7, #52]	; 0x34
 8008288:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800828c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800828e:	e841 2300 	strex	r3, r2, [r1]
 8008292:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1e6      	bne.n	8008268 <UART_Start_Receive_IT+0x110>
 800829a:	e018      	b.n	80082ce <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	e853 3f00 	ldrex	r3, [r3]
 80082a8:	613b      	str	r3, [r7, #16]
   return(result);
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	f043 0320 	orr.w	r3, r3, #32
 80082b0:	653b      	str	r3, [r7, #80]	; 0x50
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	461a      	mov	r2, r3
 80082b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082ba:	623b      	str	r3, [r7, #32]
 80082bc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082be:	69f9      	ldr	r1, [r7, #28]
 80082c0:	6a3a      	ldr	r2, [r7, #32]
 80082c2:	e841 2300 	strex	r3, r2, [r1]
 80082c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1e6      	bne.n	800829c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80082ce:	2300      	movs	r3, #0
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	375c      	adds	r7, #92	; 0x5c
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	08008593 	.word	0x08008593
 80082e0:	0800842d 	.word	0x0800842d

080082e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b095      	sub	sp, #84	; 0x54
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f4:	e853 3f00 	ldrex	r3, [r3]
 80082f8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80082fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008300:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	461a      	mov	r2, r3
 8008308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800830a:	643b      	str	r3, [r7, #64]	; 0x40
 800830c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008310:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008312:	e841 2300 	strex	r3, r2, [r1]
 8008316:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1e6      	bne.n	80082ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	3308      	adds	r3, #8
 8008324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008326:	6a3b      	ldr	r3, [r7, #32]
 8008328:	e853 3f00 	ldrex	r3, [r3]
 800832c:	61fb      	str	r3, [r7, #28]
   return(result);
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	f023 0301 	bic.w	r3, r3, #1
 8008334:	64bb      	str	r3, [r7, #72]	; 0x48
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3308      	adds	r3, #8
 800833c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800833e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008340:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008342:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008346:	e841 2300 	strex	r3, r2, [r1]
 800834a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800834c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1e5      	bne.n	800831e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008356:	2b01      	cmp	r3, #1
 8008358:	d118      	bne.n	800838c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	e853 3f00 	ldrex	r3, [r3]
 8008366:	60bb      	str	r3, [r7, #8]
   return(result);
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	f023 0310 	bic.w	r3, r3, #16
 800836e:	647b      	str	r3, [r7, #68]	; 0x44
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	461a      	mov	r2, r3
 8008376:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008378:	61bb      	str	r3, [r7, #24]
 800837a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837c:	6979      	ldr	r1, [r7, #20]
 800837e:	69ba      	ldr	r2, [r7, #24]
 8008380:	e841 2300 	strex	r3, r2, [r1]
 8008384:	613b      	str	r3, [r7, #16]
   return(result);
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d1e6      	bne.n	800835a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2220      	movs	r2, #32
 8008390:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	669a      	str	r2, [r3, #104]	; 0x68
}
 80083a0:	bf00      	nop
 80083a2:	3754      	adds	r7, #84	; 0x54
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2200      	movs	r2, #0
 80083be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f7ff faaa 	bl	8007924 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083d0:	bf00      	nop
 80083d2:	3710      	adds	r7, #16
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	e853 3f00 	ldrex	r3, [r3]
 80083ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083f4:	61fb      	str	r3, [r7, #28]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	61bb      	str	r3, [r7, #24]
 8008400:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008402:	6979      	ldr	r1, [r7, #20]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	e841 2300 	strex	r3, r2, [r1]
 800840a:	613b      	str	r3, [r7, #16]
   return(result);
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1e6      	bne.n	80083e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2220      	movs	r2, #32
 8008416:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f7ff fa76 	bl	8007910 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008424:	bf00      	nop
 8008426:	3720      	adds	r7, #32
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b096      	sub	sp, #88	; 0x58
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800843a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008444:	2b22      	cmp	r3, #34	; 0x22
 8008446:	f040 8098 	bne.w	800857a <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008450:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008454:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008458:	b2d9      	uxtb	r1, r3
 800845a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800845e:	b2da      	uxtb	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008464:	400a      	ands	r2, r1
 8008466:	b2d2      	uxtb	r2, r2
 8008468:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800846e:	1c5a      	adds	r2, r3, #1
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800847a:	b29b      	uxth	r3, r3
 800847c:	3b01      	subs	r3, #1
 800847e:	b29a      	uxth	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800848c:	b29b      	uxth	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d17b      	bne.n	800858a <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849a:	e853 3f00 	ldrex	r3, [r3]
 800849e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80084a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084a6:	653b      	str	r3, [r7, #80]	; 0x50
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	461a      	mov	r2, r3
 80084ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084b0:	647b      	str	r3, [r7, #68]	; 0x44
 80084b2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80084b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084b8:	e841 2300 	strex	r3, r2, [r1]
 80084bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80084be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d1e6      	bne.n	8008492 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3308      	adds	r3, #8
 80084ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	623b      	str	r3, [r7, #32]
   return(result);
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	f023 0301 	bic.w	r3, r3, #1
 80084da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3308      	adds	r3, #8
 80084e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084e4:	633a      	str	r2, [r7, #48]	; 0x30
 80084e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084ec:	e841 2300 	strex	r3, r2, [r1]
 80084f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1e5      	bne.n	80084c4 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008510:	2b01      	cmp	r3, #1
 8008512:	d12e      	bne.n	8008572 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	e853 3f00 	ldrex	r3, [r3]
 8008526:	60fb      	str	r3, [r7, #12]
   return(result);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f023 0310 	bic.w	r3, r3, #16
 800852e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008538:	61fb      	str	r3, [r7, #28]
 800853a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853c:	69b9      	ldr	r1, [r7, #24]
 800853e:	69fa      	ldr	r2, [r7, #28]
 8008540:	e841 2300 	strex	r3, r2, [r1]
 8008544:	617b      	str	r3, [r7, #20]
   return(result);
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1e6      	bne.n	800851a <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	69db      	ldr	r3, [r3, #28]
 8008552:	f003 0310 	and.w	r3, r3, #16
 8008556:	2b10      	cmp	r3, #16
 8008558:	d103      	bne.n	8008562 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2210      	movs	r2, #16
 8008560:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008568:	4619      	mov	r1, r3
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f7ff f9e4 	bl	8007938 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008570:	e00b      	b.n	800858a <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f7fa f916 	bl	80027a4 <HAL_UART_RxCpltCallback>
}
 8008578:	e007      	b.n	800858a <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	699a      	ldr	r2, [r3, #24]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f042 0208 	orr.w	r2, r2, #8
 8008588:	619a      	str	r2, [r3, #24]
}
 800858a:	bf00      	nop
 800858c:	3758      	adds	r7, #88	; 0x58
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}

08008592 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b096      	sub	sp, #88	; 0x58
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085a0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085aa:	2b22      	cmp	r3, #34	; 0x22
 80085ac:	f040 8098 	bne.w	80086e0 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085be:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80085c0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80085c4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80085c8:	4013      	ands	r3, r2
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085ce:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d4:	1c9a      	adds	r2, r3, #2
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	3b01      	subs	r3, #1
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d17b      	bne.n	80086f0 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008608:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800860c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	461a      	mov	r2, r3
 8008614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008616:	643b      	str	r3, [r7, #64]	; 0x40
 8008618:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800861c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e6      	bne.n	80085f8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	61fb      	str	r3, [r7, #28]
   return(result);
 800863a:	69fb      	ldr	r3, [r7, #28]
 800863c:	f023 0301 	bic.w	r3, r3, #1
 8008640:	64bb      	str	r3, [r7, #72]	; 0x48
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3308      	adds	r3, #8
 8008648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800864a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800864c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008650:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e5      	bne.n	800862a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2220      	movs	r2, #32
 8008662:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008676:	2b01      	cmp	r3, #1
 8008678:	d12e      	bne.n	80086d8 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	e853 3f00 	ldrex	r3, [r3]
 800868c:	60bb      	str	r3, [r7, #8]
   return(result);
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	f023 0310 	bic.w	r3, r3, #16
 8008694:	647b      	str	r3, [r7, #68]	; 0x44
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	461a      	mov	r2, r3
 800869c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800869e:	61bb      	str	r3, [r7, #24]
 80086a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a2:	6979      	ldr	r1, [r7, #20]
 80086a4:	69ba      	ldr	r2, [r7, #24]
 80086a6:	e841 2300 	strex	r3, r2, [r1]
 80086aa:	613b      	str	r3, [r7, #16]
   return(result);
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1e6      	bne.n	8008680 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	69db      	ldr	r3, [r3, #28]
 80086b8:	f003 0310 	and.w	r3, r3, #16
 80086bc:	2b10      	cmp	r3, #16
 80086be:	d103      	bne.n	80086c8 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	2210      	movs	r2, #16
 80086c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80086ce:	4619      	mov	r1, r3
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f7ff f931 	bl	8007938 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086d6:	e00b      	b.n	80086f0 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f7fa f863 	bl	80027a4 <HAL_UART_RxCpltCallback>
}
 80086de:	e007      	b.n	80086f0 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	699a      	ldr	r2, [r3, #24]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f042 0208 	orr.w	r2, r2, #8
 80086ee:	619a      	str	r2, [r3, #24]
}
 80086f0:	bf00      	nop
 80086f2:	3758      	adds	r7, #88	; 0x58
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <_strtol_l.constprop.0>:
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086fe:	d001      	beq.n	8008704 <_strtol_l.constprop.0+0xc>
 8008700:	2b24      	cmp	r3, #36	; 0x24
 8008702:	d906      	bls.n	8008712 <_strtol_l.constprop.0+0x1a>
 8008704:	f001 f874 	bl	80097f0 <__errno>
 8008708:	2316      	movs	r3, #22
 800870a:	6003      	str	r3, [r0, #0]
 800870c:	2000      	movs	r0, #0
 800870e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008712:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80087f8 <_strtol_l.constprop.0+0x100>
 8008716:	460d      	mov	r5, r1
 8008718:	462e      	mov	r6, r5
 800871a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800871e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008722:	f017 0708 	ands.w	r7, r7, #8
 8008726:	d1f7      	bne.n	8008718 <_strtol_l.constprop.0+0x20>
 8008728:	2c2d      	cmp	r4, #45	; 0x2d
 800872a:	d132      	bne.n	8008792 <_strtol_l.constprop.0+0x9a>
 800872c:	782c      	ldrb	r4, [r5, #0]
 800872e:	2701      	movs	r7, #1
 8008730:	1cb5      	adds	r5, r6, #2
 8008732:	2b00      	cmp	r3, #0
 8008734:	d05b      	beq.n	80087ee <_strtol_l.constprop.0+0xf6>
 8008736:	2b10      	cmp	r3, #16
 8008738:	d109      	bne.n	800874e <_strtol_l.constprop.0+0x56>
 800873a:	2c30      	cmp	r4, #48	; 0x30
 800873c:	d107      	bne.n	800874e <_strtol_l.constprop.0+0x56>
 800873e:	782c      	ldrb	r4, [r5, #0]
 8008740:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008744:	2c58      	cmp	r4, #88	; 0x58
 8008746:	d14d      	bne.n	80087e4 <_strtol_l.constprop.0+0xec>
 8008748:	786c      	ldrb	r4, [r5, #1]
 800874a:	2310      	movs	r3, #16
 800874c:	3502      	adds	r5, #2
 800874e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008752:	f108 38ff 	add.w	r8, r8, #4294967295
 8008756:	f04f 0e00 	mov.w	lr, #0
 800875a:	fbb8 f9f3 	udiv	r9, r8, r3
 800875e:	4676      	mov	r6, lr
 8008760:	fb03 8a19 	mls	sl, r3, r9, r8
 8008764:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008768:	f1bc 0f09 	cmp.w	ip, #9
 800876c:	d816      	bhi.n	800879c <_strtol_l.constprop.0+0xa4>
 800876e:	4664      	mov	r4, ip
 8008770:	42a3      	cmp	r3, r4
 8008772:	dd24      	ble.n	80087be <_strtol_l.constprop.0+0xc6>
 8008774:	f1be 3fff 	cmp.w	lr, #4294967295
 8008778:	d008      	beq.n	800878c <_strtol_l.constprop.0+0x94>
 800877a:	45b1      	cmp	r9, r6
 800877c:	d31c      	bcc.n	80087b8 <_strtol_l.constprop.0+0xc0>
 800877e:	d101      	bne.n	8008784 <_strtol_l.constprop.0+0x8c>
 8008780:	45a2      	cmp	sl, r4
 8008782:	db19      	blt.n	80087b8 <_strtol_l.constprop.0+0xc0>
 8008784:	fb06 4603 	mla	r6, r6, r3, r4
 8008788:	f04f 0e01 	mov.w	lr, #1
 800878c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008790:	e7e8      	b.n	8008764 <_strtol_l.constprop.0+0x6c>
 8008792:	2c2b      	cmp	r4, #43	; 0x2b
 8008794:	bf04      	itt	eq
 8008796:	782c      	ldrbeq	r4, [r5, #0]
 8008798:	1cb5      	addeq	r5, r6, #2
 800879a:	e7ca      	b.n	8008732 <_strtol_l.constprop.0+0x3a>
 800879c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80087a0:	f1bc 0f19 	cmp.w	ip, #25
 80087a4:	d801      	bhi.n	80087aa <_strtol_l.constprop.0+0xb2>
 80087a6:	3c37      	subs	r4, #55	; 0x37
 80087a8:	e7e2      	b.n	8008770 <_strtol_l.constprop.0+0x78>
 80087aa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80087ae:	f1bc 0f19 	cmp.w	ip, #25
 80087b2:	d804      	bhi.n	80087be <_strtol_l.constprop.0+0xc6>
 80087b4:	3c57      	subs	r4, #87	; 0x57
 80087b6:	e7db      	b.n	8008770 <_strtol_l.constprop.0+0x78>
 80087b8:	f04f 3eff 	mov.w	lr, #4294967295
 80087bc:	e7e6      	b.n	800878c <_strtol_l.constprop.0+0x94>
 80087be:	f1be 3fff 	cmp.w	lr, #4294967295
 80087c2:	d105      	bne.n	80087d0 <_strtol_l.constprop.0+0xd8>
 80087c4:	2322      	movs	r3, #34	; 0x22
 80087c6:	6003      	str	r3, [r0, #0]
 80087c8:	4646      	mov	r6, r8
 80087ca:	b942      	cbnz	r2, 80087de <_strtol_l.constprop.0+0xe6>
 80087cc:	4630      	mov	r0, r6
 80087ce:	e79e      	b.n	800870e <_strtol_l.constprop.0+0x16>
 80087d0:	b107      	cbz	r7, 80087d4 <_strtol_l.constprop.0+0xdc>
 80087d2:	4276      	negs	r6, r6
 80087d4:	2a00      	cmp	r2, #0
 80087d6:	d0f9      	beq.n	80087cc <_strtol_l.constprop.0+0xd4>
 80087d8:	f1be 0f00 	cmp.w	lr, #0
 80087dc:	d000      	beq.n	80087e0 <_strtol_l.constprop.0+0xe8>
 80087de:	1e69      	subs	r1, r5, #1
 80087e0:	6011      	str	r1, [r2, #0]
 80087e2:	e7f3      	b.n	80087cc <_strtol_l.constprop.0+0xd4>
 80087e4:	2430      	movs	r4, #48	; 0x30
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d1b1      	bne.n	800874e <_strtol_l.constprop.0+0x56>
 80087ea:	2308      	movs	r3, #8
 80087ec:	e7af      	b.n	800874e <_strtol_l.constprop.0+0x56>
 80087ee:	2c30      	cmp	r4, #48	; 0x30
 80087f0:	d0a5      	beq.n	800873e <_strtol_l.constprop.0+0x46>
 80087f2:	230a      	movs	r3, #10
 80087f4:	e7ab      	b.n	800874e <_strtol_l.constprop.0+0x56>
 80087f6:	bf00      	nop
 80087f8:	0800cf1d 	.word	0x0800cf1d

080087fc <_strtol_r>:
 80087fc:	f7ff bf7c 	b.w	80086f8 <_strtol_l.constprop.0>

08008800 <strtol>:
 8008800:	4613      	mov	r3, r2
 8008802:	460a      	mov	r2, r1
 8008804:	4601      	mov	r1, r0
 8008806:	4802      	ldr	r0, [pc, #8]	; (8008810 <strtol+0x10>)
 8008808:	6800      	ldr	r0, [r0, #0]
 800880a:	f7ff bf75 	b.w	80086f8 <_strtol_l.constprop.0>
 800880e:	bf00      	nop
 8008810:	200000cc 	.word	0x200000cc

08008814 <__cvt>:
 8008814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008818:	ec55 4b10 	vmov	r4, r5, d0
 800881c:	2d00      	cmp	r5, #0
 800881e:	460e      	mov	r6, r1
 8008820:	4619      	mov	r1, r3
 8008822:	462b      	mov	r3, r5
 8008824:	bfbb      	ittet	lt
 8008826:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800882a:	461d      	movlt	r5, r3
 800882c:	2300      	movge	r3, #0
 800882e:	232d      	movlt	r3, #45	; 0x2d
 8008830:	700b      	strb	r3, [r1, #0]
 8008832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008834:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008838:	4691      	mov	r9, r2
 800883a:	f023 0820 	bic.w	r8, r3, #32
 800883e:	bfbc      	itt	lt
 8008840:	4622      	movlt	r2, r4
 8008842:	4614      	movlt	r4, r2
 8008844:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008848:	d005      	beq.n	8008856 <__cvt+0x42>
 800884a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800884e:	d100      	bne.n	8008852 <__cvt+0x3e>
 8008850:	3601      	adds	r6, #1
 8008852:	2102      	movs	r1, #2
 8008854:	e000      	b.n	8008858 <__cvt+0x44>
 8008856:	2103      	movs	r1, #3
 8008858:	ab03      	add	r3, sp, #12
 800885a:	9301      	str	r3, [sp, #4]
 800885c:	ab02      	add	r3, sp, #8
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	ec45 4b10 	vmov	d0, r4, r5
 8008864:	4653      	mov	r3, sl
 8008866:	4632      	mov	r2, r6
 8008868:	f001 f88e 	bl	8009988 <_dtoa_r>
 800886c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008870:	4607      	mov	r7, r0
 8008872:	d102      	bne.n	800887a <__cvt+0x66>
 8008874:	f019 0f01 	tst.w	r9, #1
 8008878:	d022      	beq.n	80088c0 <__cvt+0xac>
 800887a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800887e:	eb07 0906 	add.w	r9, r7, r6
 8008882:	d110      	bne.n	80088a6 <__cvt+0x92>
 8008884:	783b      	ldrb	r3, [r7, #0]
 8008886:	2b30      	cmp	r3, #48	; 0x30
 8008888:	d10a      	bne.n	80088a0 <__cvt+0x8c>
 800888a:	2200      	movs	r2, #0
 800888c:	2300      	movs	r3, #0
 800888e:	4620      	mov	r0, r4
 8008890:	4629      	mov	r1, r5
 8008892:	f7f8 f939 	bl	8000b08 <__aeabi_dcmpeq>
 8008896:	b918      	cbnz	r0, 80088a0 <__cvt+0x8c>
 8008898:	f1c6 0601 	rsb	r6, r6, #1
 800889c:	f8ca 6000 	str.w	r6, [sl]
 80088a0:	f8da 3000 	ldr.w	r3, [sl]
 80088a4:	4499      	add	r9, r3
 80088a6:	2200      	movs	r2, #0
 80088a8:	2300      	movs	r3, #0
 80088aa:	4620      	mov	r0, r4
 80088ac:	4629      	mov	r1, r5
 80088ae:	f7f8 f92b 	bl	8000b08 <__aeabi_dcmpeq>
 80088b2:	b108      	cbz	r0, 80088b8 <__cvt+0xa4>
 80088b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80088b8:	2230      	movs	r2, #48	; 0x30
 80088ba:	9b03      	ldr	r3, [sp, #12]
 80088bc:	454b      	cmp	r3, r9
 80088be:	d307      	bcc.n	80088d0 <__cvt+0xbc>
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088c4:	1bdb      	subs	r3, r3, r7
 80088c6:	4638      	mov	r0, r7
 80088c8:	6013      	str	r3, [r2, #0]
 80088ca:	b004      	add	sp, #16
 80088cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d0:	1c59      	adds	r1, r3, #1
 80088d2:	9103      	str	r1, [sp, #12]
 80088d4:	701a      	strb	r2, [r3, #0]
 80088d6:	e7f0      	b.n	80088ba <__cvt+0xa6>

080088d8 <__exponent>:
 80088d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088da:	4603      	mov	r3, r0
 80088dc:	2900      	cmp	r1, #0
 80088de:	bfb8      	it	lt
 80088e0:	4249      	neglt	r1, r1
 80088e2:	f803 2b02 	strb.w	r2, [r3], #2
 80088e6:	bfb4      	ite	lt
 80088e8:	222d      	movlt	r2, #45	; 0x2d
 80088ea:	222b      	movge	r2, #43	; 0x2b
 80088ec:	2909      	cmp	r1, #9
 80088ee:	7042      	strb	r2, [r0, #1]
 80088f0:	dd2a      	ble.n	8008948 <__exponent+0x70>
 80088f2:	f10d 0207 	add.w	r2, sp, #7
 80088f6:	4617      	mov	r7, r2
 80088f8:	260a      	movs	r6, #10
 80088fa:	4694      	mov	ip, r2
 80088fc:	fb91 f5f6 	sdiv	r5, r1, r6
 8008900:	fb06 1415 	mls	r4, r6, r5, r1
 8008904:	3430      	adds	r4, #48	; 0x30
 8008906:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800890a:	460c      	mov	r4, r1
 800890c:	2c63      	cmp	r4, #99	; 0x63
 800890e:	f102 32ff 	add.w	r2, r2, #4294967295
 8008912:	4629      	mov	r1, r5
 8008914:	dcf1      	bgt.n	80088fa <__exponent+0x22>
 8008916:	3130      	adds	r1, #48	; 0x30
 8008918:	f1ac 0402 	sub.w	r4, ip, #2
 800891c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008920:	1c41      	adds	r1, r0, #1
 8008922:	4622      	mov	r2, r4
 8008924:	42ba      	cmp	r2, r7
 8008926:	d30a      	bcc.n	800893e <__exponent+0x66>
 8008928:	f10d 0209 	add.w	r2, sp, #9
 800892c:	eba2 020c 	sub.w	r2, r2, ip
 8008930:	42bc      	cmp	r4, r7
 8008932:	bf88      	it	hi
 8008934:	2200      	movhi	r2, #0
 8008936:	4413      	add	r3, r2
 8008938:	1a18      	subs	r0, r3, r0
 800893a:	b003      	add	sp, #12
 800893c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800893e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008942:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008946:	e7ed      	b.n	8008924 <__exponent+0x4c>
 8008948:	2330      	movs	r3, #48	; 0x30
 800894a:	3130      	adds	r1, #48	; 0x30
 800894c:	7083      	strb	r3, [r0, #2]
 800894e:	70c1      	strb	r1, [r0, #3]
 8008950:	1d03      	adds	r3, r0, #4
 8008952:	e7f1      	b.n	8008938 <__exponent+0x60>

08008954 <_printf_float>:
 8008954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008958:	ed2d 8b02 	vpush	{d8}
 800895c:	b08d      	sub	sp, #52	; 0x34
 800895e:	460c      	mov	r4, r1
 8008960:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008964:	4616      	mov	r6, r2
 8008966:	461f      	mov	r7, r3
 8008968:	4605      	mov	r5, r0
 800896a:	f000 fef7 	bl	800975c <_localeconv_r>
 800896e:	f8d0 a000 	ldr.w	sl, [r0]
 8008972:	4650      	mov	r0, sl
 8008974:	f7f7 fc9c 	bl	80002b0 <strlen>
 8008978:	2300      	movs	r3, #0
 800897a:	930a      	str	r3, [sp, #40]	; 0x28
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	9305      	str	r3, [sp, #20]
 8008980:	f8d8 3000 	ldr.w	r3, [r8]
 8008984:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008988:	3307      	adds	r3, #7
 800898a:	f023 0307 	bic.w	r3, r3, #7
 800898e:	f103 0208 	add.w	r2, r3, #8
 8008992:	f8c8 2000 	str.w	r2, [r8]
 8008996:	e9d3 8900 	ldrd	r8, r9, [r3]
 800899a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800899e:	9307      	str	r3, [sp, #28]
 80089a0:	f8cd 8018 	str.w	r8, [sp, #24]
 80089a4:	ee08 0a10 	vmov	s16, r0
 80089a8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80089ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089b0:	4b9e      	ldr	r3, [pc, #632]	; (8008c2c <_printf_float+0x2d8>)
 80089b2:	f04f 32ff 	mov.w	r2, #4294967295
 80089b6:	f7f8 f8d9 	bl	8000b6c <__aeabi_dcmpun>
 80089ba:	bb88      	cbnz	r0, 8008a20 <_printf_float+0xcc>
 80089bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089c0:	4b9a      	ldr	r3, [pc, #616]	; (8008c2c <_printf_float+0x2d8>)
 80089c2:	f04f 32ff 	mov.w	r2, #4294967295
 80089c6:	f7f8 f8b3 	bl	8000b30 <__aeabi_dcmple>
 80089ca:	bb48      	cbnz	r0, 8008a20 <_printf_float+0xcc>
 80089cc:	2200      	movs	r2, #0
 80089ce:	2300      	movs	r3, #0
 80089d0:	4640      	mov	r0, r8
 80089d2:	4649      	mov	r1, r9
 80089d4:	f7f8 f8a2 	bl	8000b1c <__aeabi_dcmplt>
 80089d8:	b110      	cbz	r0, 80089e0 <_printf_float+0x8c>
 80089da:	232d      	movs	r3, #45	; 0x2d
 80089dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089e0:	4a93      	ldr	r2, [pc, #588]	; (8008c30 <_printf_float+0x2dc>)
 80089e2:	4b94      	ldr	r3, [pc, #592]	; (8008c34 <_printf_float+0x2e0>)
 80089e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80089e8:	bf94      	ite	ls
 80089ea:	4690      	movls	r8, r2
 80089ec:	4698      	movhi	r8, r3
 80089ee:	2303      	movs	r3, #3
 80089f0:	6123      	str	r3, [r4, #16]
 80089f2:	9b05      	ldr	r3, [sp, #20]
 80089f4:	f023 0304 	bic.w	r3, r3, #4
 80089f8:	6023      	str	r3, [r4, #0]
 80089fa:	f04f 0900 	mov.w	r9, #0
 80089fe:	9700      	str	r7, [sp, #0]
 8008a00:	4633      	mov	r3, r6
 8008a02:	aa0b      	add	r2, sp, #44	; 0x2c
 8008a04:	4621      	mov	r1, r4
 8008a06:	4628      	mov	r0, r5
 8008a08:	f000 f9da 	bl	8008dc0 <_printf_common>
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	f040 8090 	bne.w	8008b32 <_printf_float+0x1de>
 8008a12:	f04f 30ff 	mov.w	r0, #4294967295
 8008a16:	b00d      	add	sp, #52	; 0x34
 8008a18:	ecbd 8b02 	vpop	{d8}
 8008a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a20:	4642      	mov	r2, r8
 8008a22:	464b      	mov	r3, r9
 8008a24:	4640      	mov	r0, r8
 8008a26:	4649      	mov	r1, r9
 8008a28:	f7f8 f8a0 	bl	8000b6c <__aeabi_dcmpun>
 8008a2c:	b140      	cbz	r0, 8008a40 <_printf_float+0xec>
 8008a2e:	464b      	mov	r3, r9
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	bfbc      	itt	lt
 8008a34:	232d      	movlt	r3, #45	; 0x2d
 8008a36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008a3a:	4a7f      	ldr	r2, [pc, #508]	; (8008c38 <_printf_float+0x2e4>)
 8008a3c:	4b7f      	ldr	r3, [pc, #508]	; (8008c3c <_printf_float+0x2e8>)
 8008a3e:	e7d1      	b.n	80089e4 <_printf_float+0x90>
 8008a40:	6863      	ldr	r3, [r4, #4]
 8008a42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008a46:	9206      	str	r2, [sp, #24]
 8008a48:	1c5a      	adds	r2, r3, #1
 8008a4a:	d13f      	bne.n	8008acc <_printf_float+0x178>
 8008a4c:	2306      	movs	r3, #6
 8008a4e:	6063      	str	r3, [r4, #4]
 8008a50:	9b05      	ldr	r3, [sp, #20]
 8008a52:	6861      	ldr	r1, [r4, #4]
 8008a54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008a58:	2300      	movs	r3, #0
 8008a5a:	9303      	str	r3, [sp, #12]
 8008a5c:	ab0a      	add	r3, sp, #40	; 0x28
 8008a5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008a62:	ab09      	add	r3, sp, #36	; 0x24
 8008a64:	ec49 8b10 	vmov	d0, r8, r9
 8008a68:	9300      	str	r3, [sp, #0]
 8008a6a:	6022      	str	r2, [r4, #0]
 8008a6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008a70:	4628      	mov	r0, r5
 8008a72:	f7ff fecf 	bl	8008814 <__cvt>
 8008a76:	9b06      	ldr	r3, [sp, #24]
 8008a78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a7a:	2b47      	cmp	r3, #71	; 0x47
 8008a7c:	4680      	mov	r8, r0
 8008a7e:	d108      	bne.n	8008a92 <_printf_float+0x13e>
 8008a80:	1cc8      	adds	r0, r1, #3
 8008a82:	db02      	blt.n	8008a8a <_printf_float+0x136>
 8008a84:	6863      	ldr	r3, [r4, #4]
 8008a86:	4299      	cmp	r1, r3
 8008a88:	dd41      	ble.n	8008b0e <_printf_float+0x1ba>
 8008a8a:	f1ab 0302 	sub.w	r3, fp, #2
 8008a8e:	fa5f fb83 	uxtb.w	fp, r3
 8008a92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a96:	d820      	bhi.n	8008ada <_printf_float+0x186>
 8008a98:	3901      	subs	r1, #1
 8008a9a:	465a      	mov	r2, fp
 8008a9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008aa0:	9109      	str	r1, [sp, #36]	; 0x24
 8008aa2:	f7ff ff19 	bl	80088d8 <__exponent>
 8008aa6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008aa8:	1813      	adds	r3, r2, r0
 8008aaa:	2a01      	cmp	r2, #1
 8008aac:	4681      	mov	r9, r0
 8008aae:	6123      	str	r3, [r4, #16]
 8008ab0:	dc02      	bgt.n	8008ab8 <_printf_float+0x164>
 8008ab2:	6822      	ldr	r2, [r4, #0]
 8008ab4:	07d2      	lsls	r2, r2, #31
 8008ab6:	d501      	bpl.n	8008abc <_printf_float+0x168>
 8008ab8:	3301      	adds	r3, #1
 8008aba:	6123      	str	r3, [r4, #16]
 8008abc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d09c      	beq.n	80089fe <_printf_float+0xaa>
 8008ac4:	232d      	movs	r3, #45	; 0x2d
 8008ac6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008aca:	e798      	b.n	80089fe <_printf_float+0xaa>
 8008acc:	9a06      	ldr	r2, [sp, #24]
 8008ace:	2a47      	cmp	r2, #71	; 0x47
 8008ad0:	d1be      	bne.n	8008a50 <_printf_float+0xfc>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1bc      	bne.n	8008a50 <_printf_float+0xfc>
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e7b9      	b.n	8008a4e <_printf_float+0xfa>
 8008ada:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008ade:	d118      	bne.n	8008b12 <_printf_float+0x1be>
 8008ae0:	2900      	cmp	r1, #0
 8008ae2:	6863      	ldr	r3, [r4, #4]
 8008ae4:	dd0b      	ble.n	8008afe <_printf_float+0x1aa>
 8008ae6:	6121      	str	r1, [r4, #16]
 8008ae8:	b913      	cbnz	r3, 8008af0 <_printf_float+0x19c>
 8008aea:	6822      	ldr	r2, [r4, #0]
 8008aec:	07d0      	lsls	r0, r2, #31
 8008aee:	d502      	bpl.n	8008af6 <_printf_float+0x1a2>
 8008af0:	3301      	adds	r3, #1
 8008af2:	440b      	add	r3, r1
 8008af4:	6123      	str	r3, [r4, #16]
 8008af6:	65a1      	str	r1, [r4, #88]	; 0x58
 8008af8:	f04f 0900 	mov.w	r9, #0
 8008afc:	e7de      	b.n	8008abc <_printf_float+0x168>
 8008afe:	b913      	cbnz	r3, 8008b06 <_printf_float+0x1b2>
 8008b00:	6822      	ldr	r2, [r4, #0]
 8008b02:	07d2      	lsls	r2, r2, #31
 8008b04:	d501      	bpl.n	8008b0a <_printf_float+0x1b6>
 8008b06:	3302      	adds	r3, #2
 8008b08:	e7f4      	b.n	8008af4 <_printf_float+0x1a0>
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e7f2      	b.n	8008af4 <_printf_float+0x1a0>
 8008b0e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008b12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b14:	4299      	cmp	r1, r3
 8008b16:	db05      	blt.n	8008b24 <_printf_float+0x1d0>
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	6121      	str	r1, [r4, #16]
 8008b1c:	07d8      	lsls	r0, r3, #31
 8008b1e:	d5ea      	bpl.n	8008af6 <_printf_float+0x1a2>
 8008b20:	1c4b      	adds	r3, r1, #1
 8008b22:	e7e7      	b.n	8008af4 <_printf_float+0x1a0>
 8008b24:	2900      	cmp	r1, #0
 8008b26:	bfd4      	ite	le
 8008b28:	f1c1 0202 	rsble	r2, r1, #2
 8008b2c:	2201      	movgt	r2, #1
 8008b2e:	4413      	add	r3, r2
 8008b30:	e7e0      	b.n	8008af4 <_printf_float+0x1a0>
 8008b32:	6823      	ldr	r3, [r4, #0]
 8008b34:	055a      	lsls	r2, r3, #21
 8008b36:	d407      	bmi.n	8008b48 <_printf_float+0x1f4>
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	4642      	mov	r2, r8
 8008b3c:	4631      	mov	r1, r6
 8008b3e:	4628      	mov	r0, r5
 8008b40:	47b8      	blx	r7
 8008b42:	3001      	adds	r0, #1
 8008b44:	d12c      	bne.n	8008ba0 <_printf_float+0x24c>
 8008b46:	e764      	b.n	8008a12 <_printf_float+0xbe>
 8008b48:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b4c:	f240 80e0 	bls.w	8008d10 <_printf_float+0x3bc>
 8008b50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b54:	2200      	movs	r2, #0
 8008b56:	2300      	movs	r3, #0
 8008b58:	f7f7 ffd6 	bl	8000b08 <__aeabi_dcmpeq>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	d034      	beq.n	8008bca <_printf_float+0x276>
 8008b60:	4a37      	ldr	r2, [pc, #220]	; (8008c40 <_printf_float+0x2ec>)
 8008b62:	2301      	movs	r3, #1
 8008b64:	4631      	mov	r1, r6
 8008b66:	4628      	mov	r0, r5
 8008b68:	47b8      	blx	r7
 8008b6a:	3001      	adds	r0, #1
 8008b6c:	f43f af51 	beq.w	8008a12 <_printf_float+0xbe>
 8008b70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b74:	429a      	cmp	r2, r3
 8008b76:	db02      	blt.n	8008b7e <_printf_float+0x22a>
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	07d8      	lsls	r0, r3, #31
 8008b7c:	d510      	bpl.n	8008ba0 <_printf_float+0x24c>
 8008b7e:	ee18 3a10 	vmov	r3, s16
 8008b82:	4652      	mov	r2, sl
 8008b84:	4631      	mov	r1, r6
 8008b86:	4628      	mov	r0, r5
 8008b88:	47b8      	blx	r7
 8008b8a:	3001      	adds	r0, #1
 8008b8c:	f43f af41 	beq.w	8008a12 <_printf_float+0xbe>
 8008b90:	f04f 0800 	mov.w	r8, #0
 8008b94:	f104 091a 	add.w	r9, r4, #26
 8008b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	4543      	cmp	r3, r8
 8008b9e:	dc09      	bgt.n	8008bb4 <_printf_float+0x260>
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	079b      	lsls	r3, r3, #30
 8008ba4:	f100 8107 	bmi.w	8008db6 <_printf_float+0x462>
 8008ba8:	68e0      	ldr	r0, [r4, #12]
 8008baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bac:	4298      	cmp	r0, r3
 8008bae:	bfb8      	it	lt
 8008bb0:	4618      	movlt	r0, r3
 8008bb2:	e730      	b.n	8008a16 <_printf_float+0xc2>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	464a      	mov	r2, r9
 8008bb8:	4631      	mov	r1, r6
 8008bba:	4628      	mov	r0, r5
 8008bbc:	47b8      	blx	r7
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	f43f af27 	beq.w	8008a12 <_printf_float+0xbe>
 8008bc4:	f108 0801 	add.w	r8, r8, #1
 8008bc8:	e7e6      	b.n	8008b98 <_printf_float+0x244>
 8008bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	dc39      	bgt.n	8008c44 <_printf_float+0x2f0>
 8008bd0:	4a1b      	ldr	r2, [pc, #108]	; (8008c40 <_printf_float+0x2ec>)
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	4631      	mov	r1, r6
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	47b8      	blx	r7
 8008bda:	3001      	adds	r0, #1
 8008bdc:	f43f af19 	beq.w	8008a12 <_printf_float+0xbe>
 8008be0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008be4:	4313      	orrs	r3, r2
 8008be6:	d102      	bne.n	8008bee <_printf_float+0x29a>
 8008be8:	6823      	ldr	r3, [r4, #0]
 8008bea:	07d9      	lsls	r1, r3, #31
 8008bec:	d5d8      	bpl.n	8008ba0 <_printf_float+0x24c>
 8008bee:	ee18 3a10 	vmov	r3, s16
 8008bf2:	4652      	mov	r2, sl
 8008bf4:	4631      	mov	r1, r6
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	47b8      	blx	r7
 8008bfa:	3001      	adds	r0, #1
 8008bfc:	f43f af09 	beq.w	8008a12 <_printf_float+0xbe>
 8008c00:	f04f 0900 	mov.w	r9, #0
 8008c04:	f104 0a1a 	add.w	sl, r4, #26
 8008c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c0a:	425b      	negs	r3, r3
 8008c0c:	454b      	cmp	r3, r9
 8008c0e:	dc01      	bgt.n	8008c14 <_printf_float+0x2c0>
 8008c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c12:	e792      	b.n	8008b3a <_printf_float+0x1e6>
 8008c14:	2301      	movs	r3, #1
 8008c16:	4652      	mov	r2, sl
 8008c18:	4631      	mov	r1, r6
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	47b8      	blx	r7
 8008c1e:	3001      	adds	r0, #1
 8008c20:	f43f aef7 	beq.w	8008a12 <_printf_float+0xbe>
 8008c24:	f109 0901 	add.w	r9, r9, #1
 8008c28:	e7ee      	b.n	8008c08 <_printf_float+0x2b4>
 8008c2a:	bf00      	nop
 8008c2c:	7fefffff 	.word	0x7fefffff
 8008c30:	0800d01d 	.word	0x0800d01d
 8008c34:	0800d021 	.word	0x0800d021
 8008c38:	0800d025 	.word	0x0800d025
 8008c3c:	0800d029 	.word	0x0800d029
 8008c40:	0800d02d 	.word	0x0800d02d
 8008c44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	bfa8      	it	ge
 8008c4c:	461a      	movge	r2, r3
 8008c4e:	2a00      	cmp	r2, #0
 8008c50:	4691      	mov	r9, r2
 8008c52:	dc37      	bgt.n	8008cc4 <_printf_float+0x370>
 8008c54:	f04f 0b00 	mov.w	fp, #0
 8008c58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c5c:	f104 021a 	add.w	r2, r4, #26
 8008c60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c62:	9305      	str	r3, [sp, #20]
 8008c64:	eba3 0309 	sub.w	r3, r3, r9
 8008c68:	455b      	cmp	r3, fp
 8008c6a:	dc33      	bgt.n	8008cd4 <_printf_float+0x380>
 8008c6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c70:	429a      	cmp	r2, r3
 8008c72:	db3b      	blt.n	8008cec <_printf_float+0x398>
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	07da      	lsls	r2, r3, #31
 8008c78:	d438      	bmi.n	8008cec <_printf_float+0x398>
 8008c7a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008c7e:	eba2 0903 	sub.w	r9, r2, r3
 8008c82:	9b05      	ldr	r3, [sp, #20]
 8008c84:	1ad2      	subs	r2, r2, r3
 8008c86:	4591      	cmp	r9, r2
 8008c88:	bfa8      	it	ge
 8008c8a:	4691      	movge	r9, r2
 8008c8c:	f1b9 0f00 	cmp.w	r9, #0
 8008c90:	dc35      	bgt.n	8008cfe <_printf_float+0x3aa>
 8008c92:	f04f 0800 	mov.w	r8, #0
 8008c96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c9a:	f104 0a1a 	add.w	sl, r4, #26
 8008c9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ca2:	1a9b      	subs	r3, r3, r2
 8008ca4:	eba3 0309 	sub.w	r3, r3, r9
 8008ca8:	4543      	cmp	r3, r8
 8008caa:	f77f af79 	ble.w	8008ba0 <_printf_float+0x24c>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	4652      	mov	r2, sl
 8008cb2:	4631      	mov	r1, r6
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	47b8      	blx	r7
 8008cb8:	3001      	adds	r0, #1
 8008cba:	f43f aeaa 	beq.w	8008a12 <_printf_float+0xbe>
 8008cbe:	f108 0801 	add.w	r8, r8, #1
 8008cc2:	e7ec      	b.n	8008c9e <_printf_float+0x34a>
 8008cc4:	4613      	mov	r3, r2
 8008cc6:	4631      	mov	r1, r6
 8008cc8:	4642      	mov	r2, r8
 8008cca:	4628      	mov	r0, r5
 8008ccc:	47b8      	blx	r7
 8008cce:	3001      	adds	r0, #1
 8008cd0:	d1c0      	bne.n	8008c54 <_printf_float+0x300>
 8008cd2:	e69e      	b.n	8008a12 <_printf_float+0xbe>
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	4631      	mov	r1, r6
 8008cd8:	4628      	mov	r0, r5
 8008cda:	9205      	str	r2, [sp, #20]
 8008cdc:	47b8      	blx	r7
 8008cde:	3001      	adds	r0, #1
 8008ce0:	f43f ae97 	beq.w	8008a12 <_printf_float+0xbe>
 8008ce4:	9a05      	ldr	r2, [sp, #20]
 8008ce6:	f10b 0b01 	add.w	fp, fp, #1
 8008cea:	e7b9      	b.n	8008c60 <_printf_float+0x30c>
 8008cec:	ee18 3a10 	vmov	r3, s16
 8008cf0:	4652      	mov	r2, sl
 8008cf2:	4631      	mov	r1, r6
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	47b8      	blx	r7
 8008cf8:	3001      	adds	r0, #1
 8008cfa:	d1be      	bne.n	8008c7a <_printf_float+0x326>
 8008cfc:	e689      	b.n	8008a12 <_printf_float+0xbe>
 8008cfe:	9a05      	ldr	r2, [sp, #20]
 8008d00:	464b      	mov	r3, r9
 8008d02:	4442      	add	r2, r8
 8008d04:	4631      	mov	r1, r6
 8008d06:	4628      	mov	r0, r5
 8008d08:	47b8      	blx	r7
 8008d0a:	3001      	adds	r0, #1
 8008d0c:	d1c1      	bne.n	8008c92 <_printf_float+0x33e>
 8008d0e:	e680      	b.n	8008a12 <_printf_float+0xbe>
 8008d10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d12:	2a01      	cmp	r2, #1
 8008d14:	dc01      	bgt.n	8008d1a <_printf_float+0x3c6>
 8008d16:	07db      	lsls	r3, r3, #31
 8008d18:	d53a      	bpl.n	8008d90 <_printf_float+0x43c>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	4642      	mov	r2, r8
 8008d1e:	4631      	mov	r1, r6
 8008d20:	4628      	mov	r0, r5
 8008d22:	47b8      	blx	r7
 8008d24:	3001      	adds	r0, #1
 8008d26:	f43f ae74 	beq.w	8008a12 <_printf_float+0xbe>
 8008d2a:	ee18 3a10 	vmov	r3, s16
 8008d2e:	4652      	mov	r2, sl
 8008d30:	4631      	mov	r1, r6
 8008d32:	4628      	mov	r0, r5
 8008d34:	47b8      	blx	r7
 8008d36:	3001      	adds	r0, #1
 8008d38:	f43f ae6b 	beq.w	8008a12 <_printf_float+0xbe>
 8008d3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d40:	2200      	movs	r2, #0
 8008d42:	2300      	movs	r3, #0
 8008d44:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008d48:	f7f7 fede 	bl	8000b08 <__aeabi_dcmpeq>
 8008d4c:	b9d8      	cbnz	r0, 8008d86 <_printf_float+0x432>
 8008d4e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008d52:	f108 0201 	add.w	r2, r8, #1
 8008d56:	4631      	mov	r1, r6
 8008d58:	4628      	mov	r0, r5
 8008d5a:	47b8      	blx	r7
 8008d5c:	3001      	adds	r0, #1
 8008d5e:	d10e      	bne.n	8008d7e <_printf_float+0x42a>
 8008d60:	e657      	b.n	8008a12 <_printf_float+0xbe>
 8008d62:	2301      	movs	r3, #1
 8008d64:	4652      	mov	r2, sl
 8008d66:	4631      	mov	r1, r6
 8008d68:	4628      	mov	r0, r5
 8008d6a:	47b8      	blx	r7
 8008d6c:	3001      	adds	r0, #1
 8008d6e:	f43f ae50 	beq.w	8008a12 <_printf_float+0xbe>
 8008d72:	f108 0801 	add.w	r8, r8, #1
 8008d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	4543      	cmp	r3, r8
 8008d7c:	dcf1      	bgt.n	8008d62 <_printf_float+0x40e>
 8008d7e:	464b      	mov	r3, r9
 8008d80:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d84:	e6da      	b.n	8008b3c <_printf_float+0x1e8>
 8008d86:	f04f 0800 	mov.w	r8, #0
 8008d8a:	f104 0a1a 	add.w	sl, r4, #26
 8008d8e:	e7f2      	b.n	8008d76 <_printf_float+0x422>
 8008d90:	2301      	movs	r3, #1
 8008d92:	4642      	mov	r2, r8
 8008d94:	e7df      	b.n	8008d56 <_printf_float+0x402>
 8008d96:	2301      	movs	r3, #1
 8008d98:	464a      	mov	r2, r9
 8008d9a:	4631      	mov	r1, r6
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	47b8      	blx	r7
 8008da0:	3001      	adds	r0, #1
 8008da2:	f43f ae36 	beq.w	8008a12 <_printf_float+0xbe>
 8008da6:	f108 0801 	add.w	r8, r8, #1
 8008daa:	68e3      	ldr	r3, [r4, #12]
 8008dac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008dae:	1a5b      	subs	r3, r3, r1
 8008db0:	4543      	cmp	r3, r8
 8008db2:	dcf0      	bgt.n	8008d96 <_printf_float+0x442>
 8008db4:	e6f8      	b.n	8008ba8 <_printf_float+0x254>
 8008db6:	f04f 0800 	mov.w	r8, #0
 8008dba:	f104 0919 	add.w	r9, r4, #25
 8008dbe:	e7f4      	b.n	8008daa <_printf_float+0x456>

08008dc0 <_printf_common>:
 8008dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dc4:	4616      	mov	r6, r2
 8008dc6:	4699      	mov	r9, r3
 8008dc8:	688a      	ldr	r2, [r1, #8]
 8008dca:	690b      	ldr	r3, [r1, #16]
 8008dcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	bfb8      	it	lt
 8008dd4:	4613      	movlt	r3, r2
 8008dd6:	6033      	str	r3, [r6, #0]
 8008dd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ddc:	4607      	mov	r7, r0
 8008dde:	460c      	mov	r4, r1
 8008de0:	b10a      	cbz	r2, 8008de6 <_printf_common+0x26>
 8008de2:	3301      	adds	r3, #1
 8008de4:	6033      	str	r3, [r6, #0]
 8008de6:	6823      	ldr	r3, [r4, #0]
 8008de8:	0699      	lsls	r1, r3, #26
 8008dea:	bf42      	ittt	mi
 8008dec:	6833      	ldrmi	r3, [r6, #0]
 8008dee:	3302      	addmi	r3, #2
 8008df0:	6033      	strmi	r3, [r6, #0]
 8008df2:	6825      	ldr	r5, [r4, #0]
 8008df4:	f015 0506 	ands.w	r5, r5, #6
 8008df8:	d106      	bne.n	8008e08 <_printf_common+0x48>
 8008dfa:	f104 0a19 	add.w	sl, r4, #25
 8008dfe:	68e3      	ldr	r3, [r4, #12]
 8008e00:	6832      	ldr	r2, [r6, #0]
 8008e02:	1a9b      	subs	r3, r3, r2
 8008e04:	42ab      	cmp	r3, r5
 8008e06:	dc26      	bgt.n	8008e56 <_printf_common+0x96>
 8008e08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e0c:	1e13      	subs	r3, r2, #0
 8008e0e:	6822      	ldr	r2, [r4, #0]
 8008e10:	bf18      	it	ne
 8008e12:	2301      	movne	r3, #1
 8008e14:	0692      	lsls	r2, r2, #26
 8008e16:	d42b      	bmi.n	8008e70 <_printf_common+0xb0>
 8008e18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e1c:	4649      	mov	r1, r9
 8008e1e:	4638      	mov	r0, r7
 8008e20:	47c0      	blx	r8
 8008e22:	3001      	adds	r0, #1
 8008e24:	d01e      	beq.n	8008e64 <_printf_common+0xa4>
 8008e26:	6823      	ldr	r3, [r4, #0]
 8008e28:	6922      	ldr	r2, [r4, #16]
 8008e2a:	f003 0306 	and.w	r3, r3, #6
 8008e2e:	2b04      	cmp	r3, #4
 8008e30:	bf02      	ittt	eq
 8008e32:	68e5      	ldreq	r5, [r4, #12]
 8008e34:	6833      	ldreq	r3, [r6, #0]
 8008e36:	1aed      	subeq	r5, r5, r3
 8008e38:	68a3      	ldr	r3, [r4, #8]
 8008e3a:	bf0c      	ite	eq
 8008e3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e40:	2500      	movne	r5, #0
 8008e42:	4293      	cmp	r3, r2
 8008e44:	bfc4      	itt	gt
 8008e46:	1a9b      	subgt	r3, r3, r2
 8008e48:	18ed      	addgt	r5, r5, r3
 8008e4a:	2600      	movs	r6, #0
 8008e4c:	341a      	adds	r4, #26
 8008e4e:	42b5      	cmp	r5, r6
 8008e50:	d11a      	bne.n	8008e88 <_printf_common+0xc8>
 8008e52:	2000      	movs	r0, #0
 8008e54:	e008      	b.n	8008e68 <_printf_common+0xa8>
 8008e56:	2301      	movs	r3, #1
 8008e58:	4652      	mov	r2, sl
 8008e5a:	4649      	mov	r1, r9
 8008e5c:	4638      	mov	r0, r7
 8008e5e:	47c0      	blx	r8
 8008e60:	3001      	adds	r0, #1
 8008e62:	d103      	bne.n	8008e6c <_printf_common+0xac>
 8008e64:	f04f 30ff 	mov.w	r0, #4294967295
 8008e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e6c:	3501      	adds	r5, #1
 8008e6e:	e7c6      	b.n	8008dfe <_printf_common+0x3e>
 8008e70:	18e1      	adds	r1, r4, r3
 8008e72:	1c5a      	adds	r2, r3, #1
 8008e74:	2030      	movs	r0, #48	; 0x30
 8008e76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e7a:	4422      	add	r2, r4
 8008e7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e84:	3302      	adds	r3, #2
 8008e86:	e7c7      	b.n	8008e18 <_printf_common+0x58>
 8008e88:	2301      	movs	r3, #1
 8008e8a:	4622      	mov	r2, r4
 8008e8c:	4649      	mov	r1, r9
 8008e8e:	4638      	mov	r0, r7
 8008e90:	47c0      	blx	r8
 8008e92:	3001      	adds	r0, #1
 8008e94:	d0e6      	beq.n	8008e64 <_printf_common+0xa4>
 8008e96:	3601      	adds	r6, #1
 8008e98:	e7d9      	b.n	8008e4e <_printf_common+0x8e>
	...

08008e9c <_printf_i>:
 8008e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea0:	7e0f      	ldrb	r7, [r1, #24]
 8008ea2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ea4:	2f78      	cmp	r7, #120	; 0x78
 8008ea6:	4691      	mov	r9, r2
 8008ea8:	4680      	mov	r8, r0
 8008eaa:	460c      	mov	r4, r1
 8008eac:	469a      	mov	sl, r3
 8008eae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008eb2:	d807      	bhi.n	8008ec4 <_printf_i+0x28>
 8008eb4:	2f62      	cmp	r7, #98	; 0x62
 8008eb6:	d80a      	bhi.n	8008ece <_printf_i+0x32>
 8008eb8:	2f00      	cmp	r7, #0
 8008eba:	f000 80d4 	beq.w	8009066 <_printf_i+0x1ca>
 8008ebe:	2f58      	cmp	r7, #88	; 0x58
 8008ec0:	f000 80c0 	beq.w	8009044 <_printf_i+0x1a8>
 8008ec4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ec8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ecc:	e03a      	b.n	8008f44 <_printf_i+0xa8>
 8008ece:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ed2:	2b15      	cmp	r3, #21
 8008ed4:	d8f6      	bhi.n	8008ec4 <_printf_i+0x28>
 8008ed6:	a101      	add	r1, pc, #4	; (adr r1, 8008edc <_printf_i+0x40>)
 8008ed8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008edc:	08008f35 	.word	0x08008f35
 8008ee0:	08008f49 	.word	0x08008f49
 8008ee4:	08008ec5 	.word	0x08008ec5
 8008ee8:	08008ec5 	.word	0x08008ec5
 8008eec:	08008ec5 	.word	0x08008ec5
 8008ef0:	08008ec5 	.word	0x08008ec5
 8008ef4:	08008f49 	.word	0x08008f49
 8008ef8:	08008ec5 	.word	0x08008ec5
 8008efc:	08008ec5 	.word	0x08008ec5
 8008f00:	08008ec5 	.word	0x08008ec5
 8008f04:	08008ec5 	.word	0x08008ec5
 8008f08:	0800904d 	.word	0x0800904d
 8008f0c:	08008f75 	.word	0x08008f75
 8008f10:	08009007 	.word	0x08009007
 8008f14:	08008ec5 	.word	0x08008ec5
 8008f18:	08008ec5 	.word	0x08008ec5
 8008f1c:	0800906f 	.word	0x0800906f
 8008f20:	08008ec5 	.word	0x08008ec5
 8008f24:	08008f75 	.word	0x08008f75
 8008f28:	08008ec5 	.word	0x08008ec5
 8008f2c:	08008ec5 	.word	0x08008ec5
 8008f30:	0800900f 	.word	0x0800900f
 8008f34:	682b      	ldr	r3, [r5, #0]
 8008f36:	1d1a      	adds	r2, r3, #4
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	602a      	str	r2, [r5, #0]
 8008f3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f44:	2301      	movs	r3, #1
 8008f46:	e09f      	b.n	8009088 <_printf_i+0x1ec>
 8008f48:	6820      	ldr	r0, [r4, #0]
 8008f4a:	682b      	ldr	r3, [r5, #0]
 8008f4c:	0607      	lsls	r7, r0, #24
 8008f4e:	f103 0104 	add.w	r1, r3, #4
 8008f52:	6029      	str	r1, [r5, #0]
 8008f54:	d501      	bpl.n	8008f5a <_printf_i+0xbe>
 8008f56:	681e      	ldr	r6, [r3, #0]
 8008f58:	e003      	b.n	8008f62 <_printf_i+0xc6>
 8008f5a:	0646      	lsls	r6, r0, #25
 8008f5c:	d5fb      	bpl.n	8008f56 <_printf_i+0xba>
 8008f5e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008f62:	2e00      	cmp	r6, #0
 8008f64:	da03      	bge.n	8008f6e <_printf_i+0xd2>
 8008f66:	232d      	movs	r3, #45	; 0x2d
 8008f68:	4276      	negs	r6, r6
 8008f6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f6e:	485a      	ldr	r0, [pc, #360]	; (80090d8 <_printf_i+0x23c>)
 8008f70:	230a      	movs	r3, #10
 8008f72:	e012      	b.n	8008f9a <_printf_i+0xfe>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	6820      	ldr	r0, [r4, #0]
 8008f78:	1d19      	adds	r1, r3, #4
 8008f7a:	6029      	str	r1, [r5, #0]
 8008f7c:	0605      	lsls	r5, r0, #24
 8008f7e:	d501      	bpl.n	8008f84 <_printf_i+0xe8>
 8008f80:	681e      	ldr	r6, [r3, #0]
 8008f82:	e002      	b.n	8008f8a <_printf_i+0xee>
 8008f84:	0641      	lsls	r1, r0, #25
 8008f86:	d5fb      	bpl.n	8008f80 <_printf_i+0xe4>
 8008f88:	881e      	ldrh	r6, [r3, #0]
 8008f8a:	4853      	ldr	r0, [pc, #332]	; (80090d8 <_printf_i+0x23c>)
 8008f8c:	2f6f      	cmp	r7, #111	; 0x6f
 8008f8e:	bf0c      	ite	eq
 8008f90:	2308      	moveq	r3, #8
 8008f92:	230a      	movne	r3, #10
 8008f94:	2100      	movs	r1, #0
 8008f96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f9a:	6865      	ldr	r5, [r4, #4]
 8008f9c:	60a5      	str	r5, [r4, #8]
 8008f9e:	2d00      	cmp	r5, #0
 8008fa0:	bfa2      	ittt	ge
 8008fa2:	6821      	ldrge	r1, [r4, #0]
 8008fa4:	f021 0104 	bicge.w	r1, r1, #4
 8008fa8:	6021      	strge	r1, [r4, #0]
 8008faa:	b90e      	cbnz	r6, 8008fb0 <_printf_i+0x114>
 8008fac:	2d00      	cmp	r5, #0
 8008fae:	d04b      	beq.n	8009048 <_printf_i+0x1ac>
 8008fb0:	4615      	mov	r5, r2
 8008fb2:	fbb6 f1f3 	udiv	r1, r6, r3
 8008fb6:	fb03 6711 	mls	r7, r3, r1, r6
 8008fba:	5dc7      	ldrb	r7, [r0, r7]
 8008fbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008fc0:	4637      	mov	r7, r6
 8008fc2:	42bb      	cmp	r3, r7
 8008fc4:	460e      	mov	r6, r1
 8008fc6:	d9f4      	bls.n	8008fb2 <_printf_i+0x116>
 8008fc8:	2b08      	cmp	r3, #8
 8008fca:	d10b      	bne.n	8008fe4 <_printf_i+0x148>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	07de      	lsls	r6, r3, #31
 8008fd0:	d508      	bpl.n	8008fe4 <_printf_i+0x148>
 8008fd2:	6923      	ldr	r3, [r4, #16]
 8008fd4:	6861      	ldr	r1, [r4, #4]
 8008fd6:	4299      	cmp	r1, r3
 8008fd8:	bfde      	ittt	le
 8008fda:	2330      	movle	r3, #48	; 0x30
 8008fdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008fe0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008fe4:	1b52      	subs	r2, r2, r5
 8008fe6:	6122      	str	r2, [r4, #16]
 8008fe8:	f8cd a000 	str.w	sl, [sp]
 8008fec:	464b      	mov	r3, r9
 8008fee:	aa03      	add	r2, sp, #12
 8008ff0:	4621      	mov	r1, r4
 8008ff2:	4640      	mov	r0, r8
 8008ff4:	f7ff fee4 	bl	8008dc0 <_printf_common>
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	d14a      	bne.n	8009092 <_printf_i+0x1f6>
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	b004      	add	sp, #16
 8009002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009006:	6823      	ldr	r3, [r4, #0]
 8009008:	f043 0320 	orr.w	r3, r3, #32
 800900c:	6023      	str	r3, [r4, #0]
 800900e:	4833      	ldr	r0, [pc, #204]	; (80090dc <_printf_i+0x240>)
 8009010:	2778      	movs	r7, #120	; 0x78
 8009012:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009016:	6823      	ldr	r3, [r4, #0]
 8009018:	6829      	ldr	r1, [r5, #0]
 800901a:	061f      	lsls	r7, r3, #24
 800901c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009020:	d402      	bmi.n	8009028 <_printf_i+0x18c>
 8009022:	065f      	lsls	r7, r3, #25
 8009024:	bf48      	it	mi
 8009026:	b2b6      	uxthmi	r6, r6
 8009028:	07df      	lsls	r7, r3, #31
 800902a:	bf48      	it	mi
 800902c:	f043 0320 	orrmi.w	r3, r3, #32
 8009030:	6029      	str	r1, [r5, #0]
 8009032:	bf48      	it	mi
 8009034:	6023      	strmi	r3, [r4, #0]
 8009036:	b91e      	cbnz	r6, 8009040 <_printf_i+0x1a4>
 8009038:	6823      	ldr	r3, [r4, #0]
 800903a:	f023 0320 	bic.w	r3, r3, #32
 800903e:	6023      	str	r3, [r4, #0]
 8009040:	2310      	movs	r3, #16
 8009042:	e7a7      	b.n	8008f94 <_printf_i+0xf8>
 8009044:	4824      	ldr	r0, [pc, #144]	; (80090d8 <_printf_i+0x23c>)
 8009046:	e7e4      	b.n	8009012 <_printf_i+0x176>
 8009048:	4615      	mov	r5, r2
 800904a:	e7bd      	b.n	8008fc8 <_printf_i+0x12c>
 800904c:	682b      	ldr	r3, [r5, #0]
 800904e:	6826      	ldr	r6, [r4, #0]
 8009050:	6961      	ldr	r1, [r4, #20]
 8009052:	1d18      	adds	r0, r3, #4
 8009054:	6028      	str	r0, [r5, #0]
 8009056:	0635      	lsls	r5, r6, #24
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	d501      	bpl.n	8009060 <_printf_i+0x1c4>
 800905c:	6019      	str	r1, [r3, #0]
 800905e:	e002      	b.n	8009066 <_printf_i+0x1ca>
 8009060:	0670      	lsls	r0, r6, #25
 8009062:	d5fb      	bpl.n	800905c <_printf_i+0x1c0>
 8009064:	8019      	strh	r1, [r3, #0]
 8009066:	2300      	movs	r3, #0
 8009068:	6123      	str	r3, [r4, #16]
 800906a:	4615      	mov	r5, r2
 800906c:	e7bc      	b.n	8008fe8 <_printf_i+0x14c>
 800906e:	682b      	ldr	r3, [r5, #0]
 8009070:	1d1a      	adds	r2, r3, #4
 8009072:	602a      	str	r2, [r5, #0]
 8009074:	681d      	ldr	r5, [r3, #0]
 8009076:	6862      	ldr	r2, [r4, #4]
 8009078:	2100      	movs	r1, #0
 800907a:	4628      	mov	r0, r5
 800907c:	f7f7 f8c8 	bl	8000210 <memchr>
 8009080:	b108      	cbz	r0, 8009086 <_printf_i+0x1ea>
 8009082:	1b40      	subs	r0, r0, r5
 8009084:	6060      	str	r0, [r4, #4]
 8009086:	6863      	ldr	r3, [r4, #4]
 8009088:	6123      	str	r3, [r4, #16]
 800908a:	2300      	movs	r3, #0
 800908c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009090:	e7aa      	b.n	8008fe8 <_printf_i+0x14c>
 8009092:	6923      	ldr	r3, [r4, #16]
 8009094:	462a      	mov	r2, r5
 8009096:	4649      	mov	r1, r9
 8009098:	4640      	mov	r0, r8
 800909a:	47d0      	blx	sl
 800909c:	3001      	adds	r0, #1
 800909e:	d0ad      	beq.n	8008ffc <_printf_i+0x160>
 80090a0:	6823      	ldr	r3, [r4, #0]
 80090a2:	079b      	lsls	r3, r3, #30
 80090a4:	d413      	bmi.n	80090ce <_printf_i+0x232>
 80090a6:	68e0      	ldr	r0, [r4, #12]
 80090a8:	9b03      	ldr	r3, [sp, #12]
 80090aa:	4298      	cmp	r0, r3
 80090ac:	bfb8      	it	lt
 80090ae:	4618      	movlt	r0, r3
 80090b0:	e7a6      	b.n	8009000 <_printf_i+0x164>
 80090b2:	2301      	movs	r3, #1
 80090b4:	4632      	mov	r2, r6
 80090b6:	4649      	mov	r1, r9
 80090b8:	4640      	mov	r0, r8
 80090ba:	47d0      	blx	sl
 80090bc:	3001      	adds	r0, #1
 80090be:	d09d      	beq.n	8008ffc <_printf_i+0x160>
 80090c0:	3501      	adds	r5, #1
 80090c2:	68e3      	ldr	r3, [r4, #12]
 80090c4:	9903      	ldr	r1, [sp, #12]
 80090c6:	1a5b      	subs	r3, r3, r1
 80090c8:	42ab      	cmp	r3, r5
 80090ca:	dcf2      	bgt.n	80090b2 <_printf_i+0x216>
 80090cc:	e7eb      	b.n	80090a6 <_printf_i+0x20a>
 80090ce:	2500      	movs	r5, #0
 80090d0:	f104 0619 	add.w	r6, r4, #25
 80090d4:	e7f5      	b.n	80090c2 <_printf_i+0x226>
 80090d6:	bf00      	nop
 80090d8:	0800d02f 	.word	0x0800d02f
 80090dc:	0800d040 	.word	0x0800d040

080090e0 <_scanf_float>:
 80090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	b087      	sub	sp, #28
 80090e6:	4617      	mov	r7, r2
 80090e8:	9303      	str	r3, [sp, #12]
 80090ea:	688b      	ldr	r3, [r1, #8]
 80090ec:	1e5a      	subs	r2, r3, #1
 80090ee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80090f2:	bf83      	ittte	hi
 80090f4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80090f8:	195b      	addhi	r3, r3, r5
 80090fa:	9302      	strhi	r3, [sp, #8]
 80090fc:	2300      	movls	r3, #0
 80090fe:	bf86      	itte	hi
 8009100:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009104:	608b      	strhi	r3, [r1, #8]
 8009106:	9302      	strls	r3, [sp, #8]
 8009108:	680b      	ldr	r3, [r1, #0]
 800910a:	468b      	mov	fp, r1
 800910c:	2500      	movs	r5, #0
 800910e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009112:	f84b 3b1c 	str.w	r3, [fp], #28
 8009116:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800911a:	4680      	mov	r8, r0
 800911c:	460c      	mov	r4, r1
 800911e:	465e      	mov	r6, fp
 8009120:	46aa      	mov	sl, r5
 8009122:	46a9      	mov	r9, r5
 8009124:	9501      	str	r5, [sp, #4]
 8009126:	68a2      	ldr	r2, [r4, #8]
 8009128:	b152      	cbz	r2, 8009140 <_scanf_float+0x60>
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	2b4e      	cmp	r3, #78	; 0x4e
 8009130:	d864      	bhi.n	80091fc <_scanf_float+0x11c>
 8009132:	2b40      	cmp	r3, #64	; 0x40
 8009134:	d83c      	bhi.n	80091b0 <_scanf_float+0xd0>
 8009136:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800913a:	b2c8      	uxtb	r0, r1
 800913c:	280e      	cmp	r0, #14
 800913e:	d93a      	bls.n	80091b6 <_scanf_float+0xd6>
 8009140:	f1b9 0f00 	cmp.w	r9, #0
 8009144:	d003      	beq.n	800914e <_scanf_float+0x6e>
 8009146:	6823      	ldr	r3, [r4, #0]
 8009148:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800914c:	6023      	str	r3, [r4, #0]
 800914e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009152:	f1ba 0f01 	cmp.w	sl, #1
 8009156:	f200 8113 	bhi.w	8009380 <_scanf_float+0x2a0>
 800915a:	455e      	cmp	r6, fp
 800915c:	f200 8105 	bhi.w	800936a <_scanf_float+0x28a>
 8009160:	2501      	movs	r5, #1
 8009162:	4628      	mov	r0, r5
 8009164:	b007      	add	sp, #28
 8009166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800916e:	2a0d      	cmp	r2, #13
 8009170:	d8e6      	bhi.n	8009140 <_scanf_float+0x60>
 8009172:	a101      	add	r1, pc, #4	; (adr r1, 8009178 <_scanf_float+0x98>)
 8009174:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009178:	080092b7 	.word	0x080092b7
 800917c:	08009141 	.word	0x08009141
 8009180:	08009141 	.word	0x08009141
 8009184:	08009141 	.word	0x08009141
 8009188:	08009317 	.word	0x08009317
 800918c:	080092ef 	.word	0x080092ef
 8009190:	08009141 	.word	0x08009141
 8009194:	08009141 	.word	0x08009141
 8009198:	080092c5 	.word	0x080092c5
 800919c:	08009141 	.word	0x08009141
 80091a0:	08009141 	.word	0x08009141
 80091a4:	08009141 	.word	0x08009141
 80091a8:	08009141 	.word	0x08009141
 80091ac:	0800927d 	.word	0x0800927d
 80091b0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80091b4:	e7db      	b.n	800916e <_scanf_float+0x8e>
 80091b6:	290e      	cmp	r1, #14
 80091b8:	d8c2      	bhi.n	8009140 <_scanf_float+0x60>
 80091ba:	a001      	add	r0, pc, #4	; (adr r0, 80091c0 <_scanf_float+0xe0>)
 80091bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80091c0:	0800926f 	.word	0x0800926f
 80091c4:	08009141 	.word	0x08009141
 80091c8:	0800926f 	.word	0x0800926f
 80091cc:	08009303 	.word	0x08009303
 80091d0:	08009141 	.word	0x08009141
 80091d4:	0800921d 	.word	0x0800921d
 80091d8:	08009259 	.word	0x08009259
 80091dc:	08009259 	.word	0x08009259
 80091e0:	08009259 	.word	0x08009259
 80091e4:	08009259 	.word	0x08009259
 80091e8:	08009259 	.word	0x08009259
 80091ec:	08009259 	.word	0x08009259
 80091f0:	08009259 	.word	0x08009259
 80091f4:	08009259 	.word	0x08009259
 80091f8:	08009259 	.word	0x08009259
 80091fc:	2b6e      	cmp	r3, #110	; 0x6e
 80091fe:	d809      	bhi.n	8009214 <_scanf_float+0x134>
 8009200:	2b60      	cmp	r3, #96	; 0x60
 8009202:	d8b2      	bhi.n	800916a <_scanf_float+0x8a>
 8009204:	2b54      	cmp	r3, #84	; 0x54
 8009206:	d077      	beq.n	80092f8 <_scanf_float+0x218>
 8009208:	2b59      	cmp	r3, #89	; 0x59
 800920a:	d199      	bne.n	8009140 <_scanf_float+0x60>
 800920c:	2d07      	cmp	r5, #7
 800920e:	d197      	bne.n	8009140 <_scanf_float+0x60>
 8009210:	2508      	movs	r5, #8
 8009212:	e029      	b.n	8009268 <_scanf_float+0x188>
 8009214:	2b74      	cmp	r3, #116	; 0x74
 8009216:	d06f      	beq.n	80092f8 <_scanf_float+0x218>
 8009218:	2b79      	cmp	r3, #121	; 0x79
 800921a:	e7f6      	b.n	800920a <_scanf_float+0x12a>
 800921c:	6821      	ldr	r1, [r4, #0]
 800921e:	05c8      	lsls	r0, r1, #23
 8009220:	d51a      	bpl.n	8009258 <_scanf_float+0x178>
 8009222:	9b02      	ldr	r3, [sp, #8]
 8009224:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009228:	6021      	str	r1, [r4, #0]
 800922a:	f109 0901 	add.w	r9, r9, #1
 800922e:	b11b      	cbz	r3, 8009238 <_scanf_float+0x158>
 8009230:	3b01      	subs	r3, #1
 8009232:	3201      	adds	r2, #1
 8009234:	9302      	str	r3, [sp, #8]
 8009236:	60a2      	str	r2, [r4, #8]
 8009238:	68a3      	ldr	r3, [r4, #8]
 800923a:	3b01      	subs	r3, #1
 800923c:	60a3      	str	r3, [r4, #8]
 800923e:	6923      	ldr	r3, [r4, #16]
 8009240:	3301      	adds	r3, #1
 8009242:	6123      	str	r3, [r4, #16]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	3b01      	subs	r3, #1
 8009248:	2b00      	cmp	r3, #0
 800924a:	607b      	str	r3, [r7, #4]
 800924c:	f340 8084 	ble.w	8009358 <_scanf_float+0x278>
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	3301      	adds	r3, #1
 8009254:	603b      	str	r3, [r7, #0]
 8009256:	e766      	b.n	8009126 <_scanf_float+0x46>
 8009258:	eb1a 0f05 	cmn.w	sl, r5
 800925c:	f47f af70 	bne.w	8009140 <_scanf_float+0x60>
 8009260:	6822      	ldr	r2, [r4, #0]
 8009262:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009266:	6022      	str	r2, [r4, #0]
 8009268:	f806 3b01 	strb.w	r3, [r6], #1
 800926c:	e7e4      	b.n	8009238 <_scanf_float+0x158>
 800926e:	6822      	ldr	r2, [r4, #0]
 8009270:	0610      	lsls	r0, r2, #24
 8009272:	f57f af65 	bpl.w	8009140 <_scanf_float+0x60>
 8009276:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800927a:	e7f4      	b.n	8009266 <_scanf_float+0x186>
 800927c:	f1ba 0f00 	cmp.w	sl, #0
 8009280:	d10e      	bne.n	80092a0 <_scanf_float+0x1c0>
 8009282:	f1b9 0f00 	cmp.w	r9, #0
 8009286:	d10e      	bne.n	80092a6 <_scanf_float+0x1c6>
 8009288:	6822      	ldr	r2, [r4, #0]
 800928a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800928e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009292:	d108      	bne.n	80092a6 <_scanf_float+0x1c6>
 8009294:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009298:	6022      	str	r2, [r4, #0]
 800929a:	f04f 0a01 	mov.w	sl, #1
 800929e:	e7e3      	b.n	8009268 <_scanf_float+0x188>
 80092a0:	f1ba 0f02 	cmp.w	sl, #2
 80092a4:	d055      	beq.n	8009352 <_scanf_float+0x272>
 80092a6:	2d01      	cmp	r5, #1
 80092a8:	d002      	beq.n	80092b0 <_scanf_float+0x1d0>
 80092aa:	2d04      	cmp	r5, #4
 80092ac:	f47f af48 	bne.w	8009140 <_scanf_float+0x60>
 80092b0:	3501      	adds	r5, #1
 80092b2:	b2ed      	uxtb	r5, r5
 80092b4:	e7d8      	b.n	8009268 <_scanf_float+0x188>
 80092b6:	f1ba 0f01 	cmp.w	sl, #1
 80092ba:	f47f af41 	bne.w	8009140 <_scanf_float+0x60>
 80092be:	f04f 0a02 	mov.w	sl, #2
 80092c2:	e7d1      	b.n	8009268 <_scanf_float+0x188>
 80092c4:	b97d      	cbnz	r5, 80092e6 <_scanf_float+0x206>
 80092c6:	f1b9 0f00 	cmp.w	r9, #0
 80092ca:	f47f af3c 	bne.w	8009146 <_scanf_float+0x66>
 80092ce:	6822      	ldr	r2, [r4, #0]
 80092d0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80092d4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80092d8:	f47f af39 	bne.w	800914e <_scanf_float+0x6e>
 80092dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80092e0:	6022      	str	r2, [r4, #0]
 80092e2:	2501      	movs	r5, #1
 80092e4:	e7c0      	b.n	8009268 <_scanf_float+0x188>
 80092e6:	2d03      	cmp	r5, #3
 80092e8:	d0e2      	beq.n	80092b0 <_scanf_float+0x1d0>
 80092ea:	2d05      	cmp	r5, #5
 80092ec:	e7de      	b.n	80092ac <_scanf_float+0x1cc>
 80092ee:	2d02      	cmp	r5, #2
 80092f0:	f47f af26 	bne.w	8009140 <_scanf_float+0x60>
 80092f4:	2503      	movs	r5, #3
 80092f6:	e7b7      	b.n	8009268 <_scanf_float+0x188>
 80092f8:	2d06      	cmp	r5, #6
 80092fa:	f47f af21 	bne.w	8009140 <_scanf_float+0x60>
 80092fe:	2507      	movs	r5, #7
 8009300:	e7b2      	b.n	8009268 <_scanf_float+0x188>
 8009302:	6822      	ldr	r2, [r4, #0]
 8009304:	0591      	lsls	r1, r2, #22
 8009306:	f57f af1b 	bpl.w	8009140 <_scanf_float+0x60>
 800930a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800930e:	6022      	str	r2, [r4, #0]
 8009310:	f8cd 9004 	str.w	r9, [sp, #4]
 8009314:	e7a8      	b.n	8009268 <_scanf_float+0x188>
 8009316:	6822      	ldr	r2, [r4, #0]
 8009318:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800931c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009320:	d006      	beq.n	8009330 <_scanf_float+0x250>
 8009322:	0550      	lsls	r0, r2, #21
 8009324:	f57f af0c 	bpl.w	8009140 <_scanf_float+0x60>
 8009328:	f1b9 0f00 	cmp.w	r9, #0
 800932c:	f43f af0f 	beq.w	800914e <_scanf_float+0x6e>
 8009330:	0591      	lsls	r1, r2, #22
 8009332:	bf58      	it	pl
 8009334:	9901      	ldrpl	r1, [sp, #4]
 8009336:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800933a:	bf58      	it	pl
 800933c:	eba9 0101 	subpl.w	r1, r9, r1
 8009340:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009344:	bf58      	it	pl
 8009346:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800934a:	6022      	str	r2, [r4, #0]
 800934c:	f04f 0900 	mov.w	r9, #0
 8009350:	e78a      	b.n	8009268 <_scanf_float+0x188>
 8009352:	f04f 0a03 	mov.w	sl, #3
 8009356:	e787      	b.n	8009268 <_scanf_float+0x188>
 8009358:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800935c:	4639      	mov	r1, r7
 800935e:	4640      	mov	r0, r8
 8009360:	4798      	blx	r3
 8009362:	2800      	cmp	r0, #0
 8009364:	f43f aedf 	beq.w	8009126 <_scanf_float+0x46>
 8009368:	e6ea      	b.n	8009140 <_scanf_float+0x60>
 800936a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800936e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009372:	463a      	mov	r2, r7
 8009374:	4640      	mov	r0, r8
 8009376:	4798      	blx	r3
 8009378:	6923      	ldr	r3, [r4, #16]
 800937a:	3b01      	subs	r3, #1
 800937c:	6123      	str	r3, [r4, #16]
 800937e:	e6ec      	b.n	800915a <_scanf_float+0x7a>
 8009380:	1e6b      	subs	r3, r5, #1
 8009382:	2b06      	cmp	r3, #6
 8009384:	d825      	bhi.n	80093d2 <_scanf_float+0x2f2>
 8009386:	2d02      	cmp	r5, #2
 8009388:	d836      	bhi.n	80093f8 <_scanf_float+0x318>
 800938a:	455e      	cmp	r6, fp
 800938c:	f67f aee8 	bls.w	8009160 <_scanf_float+0x80>
 8009390:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009394:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009398:	463a      	mov	r2, r7
 800939a:	4640      	mov	r0, r8
 800939c:	4798      	blx	r3
 800939e:	6923      	ldr	r3, [r4, #16]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	6123      	str	r3, [r4, #16]
 80093a4:	e7f1      	b.n	800938a <_scanf_float+0x2aa>
 80093a6:	9802      	ldr	r0, [sp, #8]
 80093a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80093ac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80093b0:	9002      	str	r0, [sp, #8]
 80093b2:	463a      	mov	r2, r7
 80093b4:	4640      	mov	r0, r8
 80093b6:	4798      	blx	r3
 80093b8:	6923      	ldr	r3, [r4, #16]
 80093ba:	3b01      	subs	r3, #1
 80093bc:	6123      	str	r3, [r4, #16]
 80093be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093c2:	fa5f fa8a 	uxtb.w	sl, sl
 80093c6:	f1ba 0f02 	cmp.w	sl, #2
 80093ca:	d1ec      	bne.n	80093a6 <_scanf_float+0x2c6>
 80093cc:	3d03      	subs	r5, #3
 80093ce:	b2ed      	uxtb	r5, r5
 80093d0:	1b76      	subs	r6, r6, r5
 80093d2:	6823      	ldr	r3, [r4, #0]
 80093d4:	05da      	lsls	r2, r3, #23
 80093d6:	d52f      	bpl.n	8009438 <_scanf_float+0x358>
 80093d8:	055b      	lsls	r3, r3, #21
 80093da:	d510      	bpl.n	80093fe <_scanf_float+0x31e>
 80093dc:	455e      	cmp	r6, fp
 80093de:	f67f aebf 	bls.w	8009160 <_scanf_float+0x80>
 80093e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80093e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80093ea:	463a      	mov	r2, r7
 80093ec:	4640      	mov	r0, r8
 80093ee:	4798      	blx	r3
 80093f0:	6923      	ldr	r3, [r4, #16]
 80093f2:	3b01      	subs	r3, #1
 80093f4:	6123      	str	r3, [r4, #16]
 80093f6:	e7f1      	b.n	80093dc <_scanf_float+0x2fc>
 80093f8:	46aa      	mov	sl, r5
 80093fa:	9602      	str	r6, [sp, #8]
 80093fc:	e7df      	b.n	80093be <_scanf_float+0x2de>
 80093fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009402:	6923      	ldr	r3, [r4, #16]
 8009404:	2965      	cmp	r1, #101	; 0x65
 8009406:	f103 33ff 	add.w	r3, r3, #4294967295
 800940a:	f106 35ff 	add.w	r5, r6, #4294967295
 800940e:	6123      	str	r3, [r4, #16]
 8009410:	d00c      	beq.n	800942c <_scanf_float+0x34c>
 8009412:	2945      	cmp	r1, #69	; 0x45
 8009414:	d00a      	beq.n	800942c <_scanf_float+0x34c>
 8009416:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800941a:	463a      	mov	r2, r7
 800941c:	4640      	mov	r0, r8
 800941e:	4798      	blx	r3
 8009420:	6923      	ldr	r3, [r4, #16]
 8009422:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009426:	3b01      	subs	r3, #1
 8009428:	1eb5      	subs	r5, r6, #2
 800942a:	6123      	str	r3, [r4, #16]
 800942c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009430:	463a      	mov	r2, r7
 8009432:	4640      	mov	r0, r8
 8009434:	4798      	blx	r3
 8009436:	462e      	mov	r6, r5
 8009438:	6825      	ldr	r5, [r4, #0]
 800943a:	f015 0510 	ands.w	r5, r5, #16
 800943e:	d158      	bne.n	80094f2 <_scanf_float+0x412>
 8009440:	7035      	strb	r5, [r6, #0]
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009448:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800944c:	d11c      	bne.n	8009488 <_scanf_float+0x3a8>
 800944e:	9b01      	ldr	r3, [sp, #4]
 8009450:	454b      	cmp	r3, r9
 8009452:	eba3 0209 	sub.w	r2, r3, r9
 8009456:	d124      	bne.n	80094a2 <_scanf_float+0x3c2>
 8009458:	2200      	movs	r2, #0
 800945a:	4659      	mov	r1, fp
 800945c:	4640      	mov	r0, r8
 800945e:	f002 fc3f 	bl	800bce0 <_strtod_r>
 8009462:	9b03      	ldr	r3, [sp, #12]
 8009464:	6821      	ldr	r1, [r4, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f011 0f02 	tst.w	r1, #2
 800946c:	ec57 6b10 	vmov	r6, r7, d0
 8009470:	f103 0204 	add.w	r2, r3, #4
 8009474:	d020      	beq.n	80094b8 <_scanf_float+0x3d8>
 8009476:	9903      	ldr	r1, [sp, #12]
 8009478:	600a      	str	r2, [r1, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	e9c3 6700 	strd	r6, r7, [r3]
 8009480:	68e3      	ldr	r3, [r4, #12]
 8009482:	3301      	adds	r3, #1
 8009484:	60e3      	str	r3, [r4, #12]
 8009486:	e66c      	b.n	8009162 <_scanf_float+0x82>
 8009488:	9b04      	ldr	r3, [sp, #16]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d0e4      	beq.n	8009458 <_scanf_float+0x378>
 800948e:	9905      	ldr	r1, [sp, #20]
 8009490:	230a      	movs	r3, #10
 8009492:	462a      	mov	r2, r5
 8009494:	3101      	adds	r1, #1
 8009496:	4640      	mov	r0, r8
 8009498:	f7ff f9b0 	bl	80087fc <_strtol_r>
 800949c:	9b04      	ldr	r3, [sp, #16]
 800949e:	9e05      	ldr	r6, [sp, #20]
 80094a0:	1ac2      	subs	r2, r0, r3
 80094a2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80094a6:	429e      	cmp	r6, r3
 80094a8:	bf28      	it	cs
 80094aa:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80094ae:	4912      	ldr	r1, [pc, #72]	; (80094f8 <_scanf_float+0x418>)
 80094b0:	4630      	mov	r0, r6
 80094b2:	f000 f8e7 	bl	8009684 <siprintf>
 80094b6:	e7cf      	b.n	8009458 <_scanf_float+0x378>
 80094b8:	f011 0f04 	tst.w	r1, #4
 80094bc:	9903      	ldr	r1, [sp, #12]
 80094be:	600a      	str	r2, [r1, #0]
 80094c0:	d1db      	bne.n	800947a <_scanf_float+0x39a>
 80094c2:	f8d3 8000 	ldr.w	r8, [r3]
 80094c6:	ee10 2a10 	vmov	r2, s0
 80094ca:	ee10 0a10 	vmov	r0, s0
 80094ce:	463b      	mov	r3, r7
 80094d0:	4639      	mov	r1, r7
 80094d2:	f7f7 fb4b 	bl	8000b6c <__aeabi_dcmpun>
 80094d6:	b128      	cbz	r0, 80094e4 <_scanf_float+0x404>
 80094d8:	4808      	ldr	r0, [pc, #32]	; (80094fc <_scanf_float+0x41c>)
 80094da:	f000 f9c5 	bl	8009868 <nanf>
 80094de:	ed88 0a00 	vstr	s0, [r8]
 80094e2:	e7cd      	b.n	8009480 <_scanf_float+0x3a0>
 80094e4:	4630      	mov	r0, r6
 80094e6:	4639      	mov	r1, r7
 80094e8:	f7f7 fb9e 	bl	8000c28 <__aeabi_d2f>
 80094ec:	f8c8 0000 	str.w	r0, [r8]
 80094f0:	e7c6      	b.n	8009480 <_scanf_float+0x3a0>
 80094f2:	2500      	movs	r5, #0
 80094f4:	e635      	b.n	8009162 <_scanf_float+0x82>
 80094f6:	bf00      	nop
 80094f8:	0800d051 	.word	0x0800d051
 80094fc:	0800d2e4 	.word	0x0800d2e4

08009500 <std>:
 8009500:	2300      	movs	r3, #0
 8009502:	b510      	push	{r4, lr}
 8009504:	4604      	mov	r4, r0
 8009506:	e9c0 3300 	strd	r3, r3, [r0]
 800950a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800950e:	6083      	str	r3, [r0, #8]
 8009510:	8181      	strh	r1, [r0, #12]
 8009512:	6643      	str	r3, [r0, #100]	; 0x64
 8009514:	81c2      	strh	r2, [r0, #14]
 8009516:	6183      	str	r3, [r0, #24]
 8009518:	4619      	mov	r1, r3
 800951a:	2208      	movs	r2, #8
 800951c:	305c      	adds	r0, #92	; 0x5c
 800951e:	f000 f914 	bl	800974a <memset>
 8009522:	4b0d      	ldr	r3, [pc, #52]	; (8009558 <std+0x58>)
 8009524:	6263      	str	r3, [r4, #36]	; 0x24
 8009526:	4b0d      	ldr	r3, [pc, #52]	; (800955c <std+0x5c>)
 8009528:	62a3      	str	r3, [r4, #40]	; 0x28
 800952a:	4b0d      	ldr	r3, [pc, #52]	; (8009560 <std+0x60>)
 800952c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800952e:	4b0d      	ldr	r3, [pc, #52]	; (8009564 <std+0x64>)
 8009530:	6323      	str	r3, [r4, #48]	; 0x30
 8009532:	4b0d      	ldr	r3, [pc, #52]	; (8009568 <std+0x68>)
 8009534:	6224      	str	r4, [r4, #32]
 8009536:	429c      	cmp	r4, r3
 8009538:	d006      	beq.n	8009548 <std+0x48>
 800953a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800953e:	4294      	cmp	r4, r2
 8009540:	d002      	beq.n	8009548 <std+0x48>
 8009542:	33d0      	adds	r3, #208	; 0xd0
 8009544:	429c      	cmp	r4, r3
 8009546:	d105      	bne.n	8009554 <std+0x54>
 8009548:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800954c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009550:	f000 b978 	b.w	8009844 <__retarget_lock_init_recursive>
 8009554:	bd10      	pop	{r4, pc}
 8009556:	bf00      	nop
 8009558:	080096c5 	.word	0x080096c5
 800955c:	080096e7 	.word	0x080096e7
 8009560:	0800971f 	.word	0x0800971f
 8009564:	08009743 	.word	0x08009743
 8009568:	2000049c 	.word	0x2000049c

0800956c <stdio_exit_handler>:
 800956c:	4a02      	ldr	r2, [pc, #8]	; (8009578 <stdio_exit_handler+0xc>)
 800956e:	4903      	ldr	r1, [pc, #12]	; (800957c <stdio_exit_handler+0x10>)
 8009570:	4803      	ldr	r0, [pc, #12]	; (8009580 <stdio_exit_handler+0x14>)
 8009572:	f000 b869 	b.w	8009648 <_fwalk_sglue>
 8009576:	bf00      	nop
 8009578:	20000074 	.word	0x20000074
 800957c:	0800c0a9 	.word	0x0800c0a9
 8009580:	20000080 	.word	0x20000080

08009584 <cleanup_stdio>:
 8009584:	6841      	ldr	r1, [r0, #4]
 8009586:	4b0c      	ldr	r3, [pc, #48]	; (80095b8 <cleanup_stdio+0x34>)
 8009588:	4299      	cmp	r1, r3
 800958a:	b510      	push	{r4, lr}
 800958c:	4604      	mov	r4, r0
 800958e:	d001      	beq.n	8009594 <cleanup_stdio+0x10>
 8009590:	f002 fd8a 	bl	800c0a8 <_fflush_r>
 8009594:	68a1      	ldr	r1, [r4, #8]
 8009596:	4b09      	ldr	r3, [pc, #36]	; (80095bc <cleanup_stdio+0x38>)
 8009598:	4299      	cmp	r1, r3
 800959a:	d002      	beq.n	80095a2 <cleanup_stdio+0x1e>
 800959c:	4620      	mov	r0, r4
 800959e:	f002 fd83 	bl	800c0a8 <_fflush_r>
 80095a2:	68e1      	ldr	r1, [r4, #12]
 80095a4:	4b06      	ldr	r3, [pc, #24]	; (80095c0 <cleanup_stdio+0x3c>)
 80095a6:	4299      	cmp	r1, r3
 80095a8:	d004      	beq.n	80095b4 <cleanup_stdio+0x30>
 80095aa:	4620      	mov	r0, r4
 80095ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095b0:	f002 bd7a 	b.w	800c0a8 <_fflush_r>
 80095b4:	bd10      	pop	{r4, pc}
 80095b6:	bf00      	nop
 80095b8:	2000049c 	.word	0x2000049c
 80095bc:	20000504 	.word	0x20000504
 80095c0:	2000056c 	.word	0x2000056c

080095c4 <global_stdio_init.part.0>:
 80095c4:	b510      	push	{r4, lr}
 80095c6:	4b0b      	ldr	r3, [pc, #44]	; (80095f4 <global_stdio_init.part.0+0x30>)
 80095c8:	4c0b      	ldr	r4, [pc, #44]	; (80095f8 <global_stdio_init.part.0+0x34>)
 80095ca:	4a0c      	ldr	r2, [pc, #48]	; (80095fc <global_stdio_init.part.0+0x38>)
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	4620      	mov	r0, r4
 80095d0:	2200      	movs	r2, #0
 80095d2:	2104      	movs	r1, #4
 80095d4:	f7ff ff94 	bl	8009500 <std>
 80095d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80095dc:	2201      	movs	r2, #1
 80095de:	2109      	movs	r1, #9
 80095e0:	f7ff ff8e 	bl	8009500 <std>
 80095e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80095e8:	2202      	movs	r2, #2
 80095ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095ee:	2112      	movs	r1, #18
 80095f0:	f7ff bf86 	b.w	8009500 <std>
 80095f4:	200005d4 	.word	0x200005d4
 80095f8:	2000049c 	.word	0x2000049c
 80095fc:	0800956d 	.word	0x0800956d

08009600 <__sfp_lock_acquire>:
 8009600:	4801      	ldr	r0, [pc, #4]	; (8009608 <__sfp_lock_acquire+0x8>)
 8009602:	f000 b920 	b.w	8009846 <__retarget_lock_acquire_recursive>
 8009606:	bf00      	nop
 8009608:	200005dd 	.word	0x200005dd

0800960c <__sfp_lock_release>:
 800960c:	4801      	ldr	r0, [pc, #4]	; (8009614 <__sfp_lock_release+0x8>)
 800960e:	f000 b91b 	b.w	8009848 <__retarget_lock_release_recursive>
 8009612:	bf00      	nop
 8009614:	200005dd 	.word	0x200005dd

08009618 <__sinit>:
 8009618:	b510      	push	{r4, lr}
 800961a:	4604      	mov	r4, r0
 800961c:	f7ff fff0 	bl	8009600 <__sfp_lock_acquire>
 8009620:	6a23      	ldr	r3, [r4, #32]
 8009622:	b11b      	cbz	r3, 800962c <__sinit+0x14>
 8009624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009628:	f7ff bff0 	b.w	800960c <__sfp_lock_release>
 800962c:	4b04      	ldr	r3, [pc, #16]	; (8009640 <__sinit+0x28>)
 800962e:	6223      	str	r3, [r4, #32]
 8009630:	4b04      	ldr	r3, [pc, #16]	; (8009644 <__sinit+0x2c>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1f5      	bne.n	8009624 <__sinit+0xc>
 8009638:	f7ff ffc4 	bl	80095c4 <global_stdio_init.part.0>
 800963c:	e7f2      	b.n	8009624 <__sinit+0xc>
 800963e:	bf00      	nop
 8009640:	08009585 	.word	0x08009585
 8009644:	200005d4 	.word	0x200005d4

08009648 <_fwalk_sglue>:
 8009648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800964c:	4607      	mov	r7, r0
 800964e:	4688      	mov	r8, r1
 8009650:	4614      	mov	r4, r2
 8009652:	2600      	movs	r6, #0
 8009654:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009658:	f1b9 0901 	subs.w	r9, r9, #1
 800965c:	d505      	bpl.n	800966a <_fwalk_sglue+0x22>
 800965e:	6824      	ldr	r4, [r4, #0]
 8009660:	2c00      	cmp	r4, #0
 8009662:	d1f7      	bne.n	8009654 <_fwalk_sglue+0xc>
 8009664:	4630      	mov	r0, r6
 8009666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800966a:	89ab      	ldrh	r3, [r5, #12]
 800966c:	2b01      	cmp	r3, #1
 800966e:	d907      	bls.n	8009680 <_fwalk_sglue+0x38>
 8009670:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009674:	3301      	adds	r3, #1
 8009676:	d003      	beq.n	8009680 <_fwalk_sglue+0x38>
 8009678:	4629      	mov	r1, r5
 800967a:	4638      	mov	r0, r7
 800967c:	47c0      	blx	r8
 800967e:	4306      	orrs	r6, r0
 8009680:	3568      	adds	r5, #104	; 0x68
 8009682:	e7e9      	b.n	8009658 <_fwalk_sglue+0x10>

08009684 <siprintf>:
 8009684:	b40e      	push	{r1, r2, r3}
 8009686:	b500      	push	{lr}
 8009688:	b09c      	sub	sp, #112	; 0x70
 800968a:	ab1d      	add	r3, sp, #116	; 0x74
 800968c:	9002      	str	r0, [sp, #8]
 800968e:	9006      	str	r0, [sp, #24]
 8009690:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009694:	4809      	ldr	r0, [pc, #36]	; (80096bc <siprintf+0x38>)
 8009696:	9107      	str	r1, [sp, #28]
 8009698:	9104      	str	r1, [sp, #16]
 800969a:	4909      	ldr	r1, [pc, #36]	; (80096c0 <siprintf+0x3c>)
 800969c:	f853 2b04 	ldr.w	r2, [r3], #4
 80096a0:	9105      	str	r1, [sp, #20]
 80096a2:	6800      	ldr	r0, [r0, #0]
 80096a4:	9301      	str	r3, [sp, #4]
 80096a6:	a902      	add	r1, sp, #8
 80096a8:	f002 fb7a 	bl	800bda0 <_svfiprintf_r>
 80096ac:	9b02      	ldr	r3, [sp, #8]
 80096ae:	2200      	movs	r2, #0
 80096b0:	701a      	strb	r2, [r3, #0]
 80096b2:	b01c      	add	sp, #112	; 0x70
 80096b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80096b8:	b003      	add	sp, #12
 80096ba:	4770      	bx	lr
 80096bc:	200000cc 	.word	0x200000cc
 80096c0:	ffff0208 	.word	0xffff0208

080096c4 <__sread>:
 80096c4:	b510      	push	{r4, lr}
 80096c6:	460c      	mov	r4, r1
 80096c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096cc:	f000 f86c 	bl	80097a8 <_read_r>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	bfab      	itete	ge
 80096d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80096d6:	89a3      	ldrhlt	r3, [r4, #12]
 80096d8:	181b      	addge	r3, r3, r0
 80096da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80096de:	bfac      	ite	ge
 80096e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80096e2:	81a3      	strhlt	r3, [r4, #12]
 80096e4:	bd10      	pop	{r4, pc}

080096e6 <__swrite>:
 80096e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ea:	461f      	mov	r7, r3
 80096ec:	898b      	ldrh	r3, [r1, #12]
 80096ee:	05db      	lsls	r3, r3, #23
 80096f0:	4605      	mov	r5, r0
 80096f2:	460c      	mov	r4, r1
 80096f4:	4616      	mov	r6, r2
 80096f6:	d505      	bpl.n	8009704 <__swrite+0x1e>
 80096f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096fc:	2302      	movs	r3, #2
 80096fe:	2200      	movs	r2, #0
 8009700:	f000 f840 	bl	8009784 <_lseek_r>
 8009704:	89a3      	ldrh	r3, [r4, #12]
 8009706:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800970a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800970e:	81a3      	strh	r3, [r4, #12]
 8009710:	4632      	mov	r2, r6
 8009712:	463b      	mov	r3, r7
 8009714:	4628      	mov	r0, r5
 8009716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800971a:	f000 b857 	b.w	80097cc <_write_r>

0800971e <__sseek>:
 800971e:	b510      	push	{r4, lr}
 8009720:	460c      	mov	r4, r1
 8009722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009726:	f000 f82d 	bl	8009784 <_lseek_r>
 800972a:	1c43      	adds	r3, r0, #1
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	bf15      	itete	ne
 8009730:	6560      	strne	r0, [r4, #84]	; 0x54
 8009732:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009736:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800973a:	81a3      	strheq	r3, [r4, #12]
 800973c:	bf18      	it	ne
 800973e:	81a3      	strhne	r3, [r4, #12]
 8009740:	bd10      	pop	{r4, pc}

08009742 <__sclose>:
 8009742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009746:	f000 b80d 	b.w	8009764 <_close_r>

0800974a <memset>:
 800974a:	4402      	add	r2, r0
 800974c:	4603      	mov	r3, r0
 800974e:	4293      	cmp	r3, r2
 8009750:	d100      	bne.n	8009754 <memset+0xa>
 8009752:	4770      	bx	lr
 8009754:	f803 1b01 	strb.w	r1, [r3], #1
 8009758:	e7f9      	b.n	800974e <memset+0x4>
	...

0800975c <_localeconv_r>:
 800975c:	4800      	ldr	r0, [pc, #0]	; (8009760 <_localeconv_r+0x4>)
 800975e:	4770      	bx	lr
 8009760:	200001c0 	.word	0x200001c0

08009764 <_close_r>:
 8009764:	b538      	push	{r3, r4, r5, lr}
 8009766:	4d06      	ldr	r5, [pc, #24]	; (8009780 <_close_r+0x1c>)
 8009768:	2300      	movs	r3, #0
 800976a:	4604      	mov	r4, r0
 800976c:	4608      	mov	r0, r1
 800976e:	602b      	str	r3, [r5, #0]
 8009770:	f7f9 f9b5 	bl	8002ade <_close>
 8009774:	1c43      	adds	r3, r0, #1
 8009776:	d102      	bne.n	800977e <_close_r+0x1a>
 8009778:	682b      	ldr	r3, [r5, #0]
 800977a:	b103      	cbz	r3, 800977e <_close_r+0x1a>
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	bd38      	pop	{r3, r4, r5, pc}
 8009780:	200005d8 	.word	0x200005d8

08009784 <_lseek_r>:
 8009784:	b538      	push	{r3, r4, r5, lr}
 8009786:	4d07      	ldr	r5, [pc, #28]	; (80097a4 <_lseek_r+0x20>)
 8009788:	4604      	mov	r4, r0
 800978a:	4608      	mov	r0, r1
 800978c:	4611      	mov	r1, r2
 800978e:	2200      	movs	r2, #0
 8009790:	602a      	str	r2, [r5, #0]
 8009792:	461a      	mov	r2, r3
 8009794:	f7f9 f9ca 	bl	8002b2c <_lseek>
 8009798:	1c43      	adds	r3, r0, #1
 800979a:	d102      	bne.n	80097a2 <_lseek_r+0x1e>
 800979c:	682b      	ldr	r3, [r5, #0]
 800979e:	b103      	cbz	r3, 80097a2 <_lseek_r+0x1e>
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	bd38      	pop	{r3, r4, r5, pc}
 80097a4:	200005d8 	.word	0x200005d8

080097a8 <_read_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4d07      	ldr	r5, [pc, #28]	; (80097c8 <_read_r+0x20>)
 80097ac:	4604      	mov	r4, r0
 80097ae:	4608      	mov	r0, r1
 80097b0:	4611      	mov	r1, r2
 80097b2:	2200      	movs	r2, #0
 80097b4:	602a      	str	r2, [r5, #0]
 80097b6:	461a      	mov	r2, r3
 80097b8:	f7f9 f958 	bl	8002a6c <_read>
 80097bc:	1c43      	adds	r3, r0, #1
 80097be:	d102      	bne.n	80097c6 <_read_r+0x1e>
 80097c0:	682b      	ldr	r3, [r5, #0]
 80097c2:	b103      	cbz	r3, 80097c6 <_read_r+0x1e>
 80097c4:	6023      	str	r3, [r4, #0]
 80097c6:	bd38      	pop	{r3, r4, r5, pc}
 80097c8:	200005d8 	.word	0x200005d8

080097cc <_write_r>:
 80097cc:	b538      	push	{r3, r4, r5, lr}
 80097ce:	4d07      	ldr	r5, [pc, #28]	; (80097ec <_write_r+0x20>)
 80097d0:	4604      	mov	r4, r0
 80097d2:	4608      	mov	r0, r1
 80097d4:	4611      	mov	r1, r2
 80097d6:	2200      	movs	r2, #0
 80097d8:	602a      	str	r2, [r5, #0]
 80097da:	461a      	mov	r2, r3
 80097dc:	f7f9 f963 	bl	8002aa6 <_write>
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	d102      	bne.n	80097ea <_write_r+0x1e>
 80097e4:	682b      	ldr	r3, [r5, #0]
 80097e6:	b103      	cbz	r3, 80097ea <_write_r+0x1e>
 80097e8:	6023      	str	r3, [r4, #0]
 80097ea:	bd38      	pop	{r3, r4, r5, pc}
 80097ec:	200005d8 	.word	0x200005d8

080097f0 <__errno>:
 80097f0:	4b01      	ldr	r3, [pc, #4]	; (80097f8 <__errno+0x8>)
 80097f2:	6818      	ldr	r0, [r3, #0]
 80097f4:	4770      	bx	lr
 80097f6:	bf00      	nop
 80097f8:	200000cc 	.word	0x200000cc

080097fc <__libc_init_array>:
 80097fc:	b570      	push	{r4, r5, r6, lr}
 80097fe:	4d0d      	ldr	r5, [pc, #52]	; (8009834 <__libc_init_array+0x38>)
 8009800:	4c0d      	ldr	r4, [pc, #52]	; (8009838 <__libc_init_array+0x3c>)
 8009802:	1b64      	subs	r4, r4, r5
 8009804:	10a4      	asrs	r4, r4, #2
 8009806:	2600      	movs	r6, #0
 8009808:	42a6      	cmp	r6, r4
 800980a:	d109      	bne.n	8009820 <__libc_init_array+0x24>
 800980c:	4d0b      	ldr	r5, [pc, #44]	; (800983c <__libc_init_array+0x40>)
 800980e:	4c0c      	ldr	r4, [pc, #48]	; (8009840 <__libc_init_array+0x44>)
 8009810:	f003 fb52 	bl	800ceb8 <_init>
 8009814:	1b64      	subs	r4, r4, r5
 8009816:	10a4      	asrs	r4, r4, #2
 8009818:	2600      	movs	r6, #0
 800981a:	42a6      	cmp	r6, r4
 800981c:	d105      	bne.n	800982a <__libc_init_array+0x2e>
 800981e:	bd70      	pop	{r4, r5, r6, pc}
 8009820:	f855 3b04 	ldr.w	r3, [r5], #4
 8009824:	4798      	blx	r3
 8009826:	3601      	adds	r6, #1
 8009828:	e7ee      	b.n	8009808 <__libc_init_array+0xc>
 800982a:	f855 3b04 	ldr.w	r3, [r5], #4
 800982e:	4798      	blx	r3
 8009830:	3601      	adds	r6, #1
 8009832:	e7f2      	b.n	800981a <__libc_init_array+0x1e>
 8009834:	0800d350 	.word	0x0800d350
 8009838:	0800d350 	.word	0x0800d350
 800983c:	0800d350 	.word	0x0800d350
 8009840:	0800d354 	.word	0x0800d354

08009844 <__retarget_lock_init_recursive>:
 8009844:	4770      	bx	lr

08009846 <__retarget_lock_acquire_recursive>:
 8009846:	4770      	bx	lr

08009848 <__retarget_lock_release_recursive>:
 8009848:	4770      	bx	lr

0800984a <memcpy>:
 800984a:	440a      	add	r2, r1
 800984c:	4291      	cmp	r1, r2
 800984e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009852:	d100      	bne.n	8009856 <memcpy+0xc>
 8009854:	4770      	bx	lr
 8009856:	b510      	push	{r4, lr}
 8009858:	f811 4b01 	ldrb.w	r4, [r1], #1
 800985c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009860:	4291      	cmp	r1, r2
 8009862:	d1f9      	bne.n	8009858 <memcpy+0xe>
 8009864:	bd10      	pop	{r4, pc}
	...

08009868 <nanf>:
 8009868:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009870 <nanf+0x8>
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	7fc00000 	.word	0x7fc00000

08009874 <quorem>:
 8009874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009878:	6903      	ldr	r3, [r0, #16]
 800987a:	690c      	ldr	r4, [r1, #16]
 800987c:	42a3      	cmp	r3, r4
 800987e:	4607      	mov	r7, r0
 8009880:	db7e      	blt.n	8009980 <quorem+0x10c>
 8009882:	3c01      	subs	r4, #1
 8009884:	f101 0814 	add.w	r8, r1, #20
 8009888:	f100 0514 	add.w	r5, r0, #20
 800988c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009890:	9301      	str	r3, [sp, #4]
 8009892:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009896:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800989a:	3301      	adds	r3, #1
 800989c:	429a      	cmp	r2, r3
 800989e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80098a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80098a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80098aa:	d331      	bcc.n	8009910 <quorem+0x9c>
 80098ac:	f04f 0e00 	mov.w	lr, #0
 80098b0:	4640      	mov	r0, r8
 80098b2:	46ac      	mov	ip, r5
 80098b4:	46f2      	mov	sl, lr
 80098b6:	f850 2b04 	ldr.w	r2, [r0], #4
 80098ba:	b293      	uxth	r3, r2
 80098bc:	fb06 e303 	mla	r3, r6, r3, lr
 80098c0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80098c4:	0c1a      	lsrs	r2, r3, #16
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	ebaa 0303 	sub.w	r3, sl, r3
 80098cc:	f8dc a000 	ldr.w	sl, [ip]
 80098d0:	fa13 f38a 	uxtah	r3, r3, sl
 80098d4:	fb06 220e 	mla	r2, r6, lr, r2
 80098d8:	9300      	str	r3, [sp, #0]
 80098da:	9b00      	ldr	r3, [sp, #0]
 80098dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80098e0:	b292      	uxth	r2, r2
 80098e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80098e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80098ea:	f8bd 3000 	ldrh.w	r3, [sp]
 80098ee:	4581      	cmp	r9, r0
 80098f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098f4:	f84c 3b04 	str.w	r3, [ip], #4
 80098f8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80098fc:	d2db      	bcs.n	80098b6 <quorem+0x42>
 80098fe:	f855 300b 	ldr.w	r3, [r5, fp]
 8009902:	b92b      	cbnz	r3, 8009910 <quorem+0x9c>
 8009904:	9b01      	ldr	r3, [sp, #4]
 8009906:	3b04      	subs	r3, #4
 8009908:	429d      	cmp	r5, r3
 800990a:	461a      	mov	r2, r3
 800990c:	d32c      	bcc.n	8009968 <quorem+0xf4>
 800990e:	613c      	str	r4, [r7, #16]
 8009910:	4638      	mov	r0, r7
 8009912:	f001 f9f1 	bl	800acf8 <__mcmp>
 8009916:	2800      	cmp	r0, #0
 8009918:	db22      	blt.n	8009960 <quorem+0xec>
 800991a:	3601      	adds	r6, #1
 800991c:	4629      	mov	r1, r5
 800991e:	2000      	movs	r0, #0
 8009920:	f858 2b04 	ldr.w	r2, [r8], #4
 8009924:	f8d1 c000 	ldr.w	ip, [r1]
 8009928:	b293      	uxth	r3, r2
 800992a:	1ac3      	subs	r3, r0, r3
 800992c:	0c12      	lsrs	r2, r2, #16
 800992e:	fa13 f38c 	uxtah	r3, r3, ip
 8009932:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009936:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800993a:	b29b      	uxth	r3, r3
 800993c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009940:	45c1      	cmp	r9, r8
 8009942:	f841 3b04 	str.w	r3, [r1], #4
 8009946:	ea4f 4022 	mov.w	r0, r2, asr #16
 800994a:	d2e9      	bcs.n	8009920 <quorem+0xac>
 800994c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009950:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009954:	b922      	cbnz	r2, 8009960 <quorem+0xec>
 8009956:	3b04      	subs	r3, #4
 8009958:	429d      	cmp	r5, r3
 800995a:	461a      	mov	r2, r3
 800995c:	d30a      	bcc.n	8009974 <quorem+0x100>
 800995e:	613c      	str	r4, [r7, #16]
 8009960:	4630      	mov	r0, r6
 8009962:	b003      	add	sp, #12
 8009964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009968:	6812      	ldr	r2, [r2, #0]
 800996a:	3b04      	subs	r3, #4
 800996c:	2a00      	cmp	r2, #0
 800996e:	d1ce      	bne.n	800990e <quorem+0x9a>
 8009970:	3c01      	subs	r4, #1
 8009972:	e7c9      	b.n	8009908 <quorem+0x94>
 8009974:	6812      	ldr	r2, [r2, #0]
 8009976:	3b04      	subs	r3, #4
 8009978:	2a00      	cmp	r2, #0
 800997a:	d1f0      	bne.n	800995e <quorem+0xea>
 800997c:	3c01      	subs	r4, #1
 800997e:	e7eb      	b.n	8009958 <quorem+0xe4>
 8009980:	2000      	movs	r0, #0
 8009982:	e7ee      	b.n	8009962 <quorem+0xee>
 8009984:	0000      	movs	r0, r0
	...

08009988 <_dtoa_r>:
 8009988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998c:	ed2d 8b04 	vpush	{d8-d9}
 8009990:	69c5      	ldr	r5, [r0, #28]
 8009992:	b093      	sub	sp, #76	; 0x4c
 8009994:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009998:	ec57 6b10 	vmov	r6, r7, d0
 800999c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80099a0:	9107      	str	r1, [sp, #28]
 80099a2:	4604      	mov	r4, r0
 80099a4:	920a      	str	r2, [sp, #40]	; 0x28
 80099a6:	930d      	str	r3, [sp, #52]	; 0x34
 80099a8:	b975      	cbnz	r5, 80099c8 <_dtoa_r+0x40>
 80099aa:	2010      	movs	r0, #16
 80099ac:	f000 fe2a 	bl	800a604 <malloc>
 80099b0:	4602      	mov	r2, r0
 80099b2:	61e0      	str	r0, [r4, #28]
 80099b4:	b920      	cbnz	r0, 80099c0 <_dtoa_r+0x38>
 80099b6:	4bae      	ldr	r3, [pc, #696]	; (8009c70 <_dtoa_r+0x2e8>)
 80099b8:	21ef      	movs	r1, #239	; 0xef
 80099ba:	48ae      	ldr	r0, [pc, #696]	; (8009c74 <_dtoa_r+0x2ec>)
 80099bc:	f002 fbe0 	bl	800c180 <__assert_func>
 80099c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80099c4:	6005      	str	r5, [r0, #0]
 80099c6:	60c5      	str	r5, [r0, #12]
 80099c8:	69e3      	ldr	r3, [r4, #28]
 80099ca:	6819      	ldr	r1, [r3, #0]
 80099cc:	b151      	cbz	r1, 80099e4 <_dtoa_r+0x5c>
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	604a      	str	r2, [r1, #4]
 80099d2:	2301      	movs	r3, #1
 80099d4:	4093      	lsls	r3, r2
 80099d6:	608b      	str	r3, [r1, #8]
 80099d8:	4620      	mov	r0, r4
 80099da:	f000 ff07 	bl	800a7ec <_Bfree>
 80099de:	69e3      	ldr	r3, [r4, #28]
 80099e0:	2200      	movs	r2, #0
 80099e2:	601a      	str	r2, [r3, #0]
 80099e4:	1e3b      	subs	r3, r7, #0
 80099e6:	bfbb      	ittet	lt
 80099e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80099ec:	9303      	strlt	r3, [sp, #12]
 80099ee:	2300      	movge	r3, #0
 80099f0:	2201      	movlt	r2, #1
 80099f2:	bfac      	ite	ge
 80099f4:	f8c8 3000 	strge.w	r3, [r8]
 80099f8:	f8c8 2000 	strlt.w	r2, [r8]
 80099fc:	4b9e      	ldr	r3, [pc, #632]	; (8009c78 <_dtoa_r+0x2f0>)
 80099fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009a02:	ea33 0308 	bics.w	r3, r3, r8
 8009a06:	d11b      	bne.n	8009a40 <_dtoa_r+0xb8>
 8009a08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8009a0e:	6013      	str	r3, [r2, #0]
 8009a10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009a14:	4333      	orrs	r3, r6
 8009a16:	f000 8593 	beq.w	800a540 <_dtoa_r+0xbb8>
 8009a1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a1c:	b963      	cbnz	r3, 8009a38 <_dtoa_r+0xb0>
 8009a1e:	4b97      	ldr	r3, [pc, #604]	; (8009c7c <_dtoa_r+0x2f4>)
 8009a20:	e027      	b.n	8009a72 <_dtoa_r+0xea>
 8009a22:	4b97      	ldr	r3, [pc, #604]	; (8009c80 <_dtoa_r+0x2f8>)
 8009a24:	9300      	str	r3, [sp, #0]
 8009a26:	3308      	adds	r3, #8
 8009a28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009a2a:	6013      	str	r3, [r2, #0]
 8009a2c:	9800      	ldr	r0, [sp, #0]
 8009a2e:	b013      	add	sp, #76	; 0x4c
 8009a30:	ecbd 8b04 	vpop	{d8-d9}
 8009a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a38:	4b90      	ldr	r3, [pc, #576]	; (8009c7c <_dtoa_r+0x2f4>)
 8009a3a:	9300      	str	r3, [sp, #0]
 8009a3c:	3303      	adds	r3, #3
 8009a3e:	e7f3      	b.n	8009a28 <_dtoa_r+0xa0>
 8009a40:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a44:	2200      	movs	r2, #0
 8009a46:	ec51 0b17 	vmov	r0, r1, d7
 8009a4a:	eeb0 8a47 	vmov.f32	s16, s14
 8009a4e:	eef0 8a67 	vmov.f32	s17, s15
 8009a52:	2300      	movs	r3, #0
 8009a54:	f7f7 f858 	bl	8000b08 <__aeabi_dcmpeq>
 8009a58:	4681      	mov	r9, r0
 8009a5a:	b160      	cbz	r0, 8009a76 <_dtoa_r+0xee>
 8009a5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a5e:	2301      	movs	r3, #1
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 8568 	beq.w	800a53a <_dtoa_r+0xbb2>
 8009a6a:	4b86      	ldr	r3, [pc, #536]	; (8009c84 <_dtoa_r+0x2fc>)
 8009a6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009a6e:	6013      	str	r3, [r2, #0]
 8009a70:	3b01      	subs	r3, #1
 8009a72:	9300      	str	r3, [sp, #0]
 8009a74:	e7da      	b.n	8009a2c <_dtoa_r+0xa4>
 8009a76:	aa10      	add	r2, sp, #64	; 0x40
 8009a78:	a911      	add	r1, sp, #68	; 0x44
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	eeb0 0a48 	vmov.f32	s0, s16
 8009a80:	eef0 0a68 	vmov.f32	s1, s17
 8009a84:	f001 fa4e 	bl	800af24 <__d2b>
 8009a88:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009a8c:	4682      	mov	sl, r0
 8009a8e:	2d00      	cmp	r5, #0
 8009a90:	d07f      	beq.n	8009b92 <_dtoa_r+0x20a>
 8009a92:	ee18 3a90 	vmov	r3, s17
 8009a96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009a9e:	ec51 0b18 	vmov	r0, r1, d8
 8009aa2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009aa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009aaa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009aae:	4619      	mov	r1, r3
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	4b75      	ldr	r3, [pc, #468]	; (8009c88 <_dtoa_r+0x300>)
 8009ab4:	f7f6 fc08 	bl	80002c8 <__aeabi_dsub>
 8009ab8:	a367      	add	r3, pc, #412	; (adr r3, 8009c58 <_dtoa_r+0x2d0>)
 8009aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abe:	f7f6 fdbb 	bl	8000638 <__aeabi_dmul>
 8009ac2:	a367      	add	r3, pc, #412	; (adr r3, 8009c60 <_dtoa_r+0x2d8>)
 8009ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac8:	f7f6 fc00 	bl	80002cc <__adddf3>
 8009acc:	4606      	mov	r6, r0
 8009ace:	4628      	mov	r0, r5
 8009ad0:	460f      	mov	r7, r1
 8009ad2:	f7f6 fd47 	bl	8000564 <__aeabi_i2d>
 8009ad6:	a364      	add	r3, pc, #400	; (adr r3, 8009c68 <_dtoa_r+0x2e0>)
 8009ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009adc:	f7f6 fdac 	bl	8000638 <__aeabi_dmul>
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	4639      	mov	r1, r7
 8009ae8:	f7f6 fbf0 	bl	80002cc <__adddf3>
 8009aec:	4606      	mov	r6, r0
 8009aee:	460f      	mov	r7, r1
 8009af0:	f7f7 f852 	bl	8000b98 <__aeabi_d2iz>
 8009af4:	2200      	movs	r2, #0
 8009af6:	4683      	mov	fp, r0
 8009af8:	2300      	movs	r3, #0
 8009afa:	4630      	mov	r0, r6
 8009afc:	4639      	mov	r1, r7
 8009afe:	f7f7 f80d 	bl	8000b1c <__aeabi_dcmplt>
 8009b02:	b148      	cbz	r0, 8009b18 <_dtoa_r+0x190>
 8009b04:	4658      	mov	r0, fp
 8009b06:	f7f6 fd2d 	bl	8000564 <__aeabi_i2d>
 8009b0a:	4632      	mov	r2, r6
 8009b0c:	463b      	mov	r3, r7
 8009b0e:	f7f6 fffb 	bl	8000b08 <__aeabi_dcmpeq>
 8009b12:	b908      	cbnz	r0, 8009b18 <_dtoa_r+0x190>
 8009b14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009b18:	f1bb 0f16 	cmp.w	fp, #22
 8009b1c:	d857      	bhi.n	8009bce <_dtoa_r+0x246>
 8009b1e:	4b5b      	ldr	r3, [pc, #364]	; (8009c8c <_dtoa_r+0x304>)
 8009b20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	ec51 0b18 	vmov	r0, r1, d8
 8009b2c:	f7f6 fff6 	bl	8000b1c <__aeabi_dcmplt>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	d04e      	beq.n	8009bd2 <_dtoa_r+0x24a>
 8009b34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009b38:	2300      	movs	r3, #0
 8009b3a:	930c      	str	r3, [sp, #48]	; 0x30
 8009b3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b3e:	1b5b      	subs	r3, r3, r5
 8009b40:	1e5a      	subs	r2, r3, #1
 8009b42:	bf45      	ittet	mi
 8009b44:	f1c3 0301 	rsbmi	r3, r3, #1
 8009b48:	9305      	strmi	r3, [sp, #20]
 8009b4a:	2300      	movpl	r3, #0
 8009b4c:	2300      	movmi	r3, #0
 8009b4e:	9206      	str	r2, [sp, #24]
 8009b50:	bf54      	ite	pl
 8009b52:	9305      	strpl	r3, [sp, #20]
 8009b54:	9306      	strmi	r3, [sp, #24]
 8009b56:	f1bb 0f00 	cmp.w	fp, #0
 8009b5a:	db3c      	blt.n	8009bd6 <_dtoa_r+0x24e>
 8009b5c:	9b06      	ldr	r3, [sp, #24]
 8009b5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009b62:	445b      	add	r3, fp
 8009b64:	9306      	str	r3, [sp, #24]
 8009b66:	2300      	movs	r3, #0
 8009b68:	9308      	str	r3, [sp, #32]
 8009b6a:	9b07      	ldr	r3, [sp, #28]
 8009b6c:	2b09      	cmp	r3, #9
 8009b6e:	d868      	bhi.n	8009c42 <_dtoa_r+0x2ba>
 8009b70:	2b05      	cmp	r3, #5
 8009b72:	bfc4      	itt	gt
 8009b74:	3b04      	subgt	r3, #4
 8009b76:	9307      	strgt	r3, [sp, #28]
 8009b78:	9b07      	ldr	r3, [sp, #28]
 8009b7a:	f1a3 0302 	sub.w	r3, r3, #2
 8009b7e:	bfcc      	ite	gt
 8009b80:	2500      	movgt	r5, #0
 8009b82:	2501      	movle	r5, #1
 8009b84:	2b03      	cmp	r3, #3
 8009b86:	f200 8085 	bhi.w	8009c94 <_dtoa_r+0x30c>
 8009b8a:	e8df f003 	tbb	[pc, r3]
 8009b8e:	3b2e      	.short	0x3b2e
 8009b90:	5839      	.short	0x5839
 8009b92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009b96:	441d      	add	r5, r3
 8009b98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009b9c:	2b20      	cmp	r3, #32
 8009b9e:	bfc1      	itttt	gt
 8009ba0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009ba4:	fa08 f803 	lslgt.w	r8, r8, r3
 8009ba8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009bac:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009bb0:	bfd6      	itet	le
 8009bb2:	f1c3 0320 	rsble	r3, r3, #32
 8009bb6:	ea48 0003 	orrgt.w	r0, r8, r3
 8009bba:	fa06 f003 	lslle.w	r0, r6, r3
 8009bbe:	f7f6 fcc1 	bl	8000544 <__aeabi_ui2d>
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009bc8:	3d01      	subs	r5, #1
 8009bca:	920e      	str	r2, [sp, #56]	; 0x38
 8009bcc:	e76f      	b.n	8009aae <_dtoa_r+0x126>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	e7b3      	b.n	8009b3a <_dtoa_r+0x1b2>
 8009bd2:	900c      	str	r0, [sp, #48]	; 0x30
 8009bd4:	e7b2      	b.n	8009b3c <_dtoa_r+0x1b4>
 8009bd6:	9b05      	ldr	r3, [sp, #20]
 8009bd8:	eba3 030b 	sub.w	r3, r3, fp
 8009bdc:	9305      	str	r3, [sp, #20]
 8009bde:	f1cb 0300 	rsb	r3, fp, #0
 8009be2:	9308      	str	r3, [sp, #32]
 8009be4:	2300      	movs	r3, #0
 8009be6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009be8:	e7bf      	b.n	8009b6a <_dtoa_r+0x1e2>
 8009bea:	2300      	movs	r3, #0
 8009bec:	9309      	str	r3, [sp, #36]	; 0x24
 8009bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	dc52      	bgt.n	8009c9a <_dtoa_r+0x312>
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	9301      	str	r3, [sp, #4]
 8009bf8:	9304      	str	r3, [sp, #16]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	920a      	str	r2, [sp, #40]	; 0x28
 8009bfe:	e00b      	b.n	8009c18 <_dtoa_r+0x290>
 8009c00:	2301      	movs	r3, #1
 8009c02:	e7f3      	b.n	8009bec <_dtoa_r+0x264>
 8009c04:	2300      	movs	r3, #0
 8009c06:	9309      	str	r3, [sp, #36]	; 0x24
 8009c08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c0a:	445b      	add	r3, fp
 8009c0c:	9301      	str	r3, [sp, #4]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	9304      	str	r3, [sp, #16]
 8009c14:	bfb8      	it	lt
 8009c16:	2301      	movlt	r3, #1
 8009c18:	69e0      	ldr	r0, [r4, #28]
 8009c1a:	2100      	movs	r1, #0
 8009c1c:	2204      	movs	r2, #4
 8009c1e:	f102 0614 	add.w	r6, r2, #20
 8009c22:	429e      	cmp	r6, r3
 8009c24:	d93d      	bls.n	8009ca2 <_dtoa_r+0x31a>
 8009c26:	6041      	str	r1, [r0, #4]
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f000 fd9f 	bl	800a76c <_Balloc>
 8009c2e:	9000      	str	r0, [sp, #0]
 8009c30:	2800      	cmp	r0, #0
 8009c32:	d139      	bne.n	8009ca8 <_dtoa_r+0x320>
 8009c34:	4b16      	ldr	r3, [pc, #88]	; (8009c90 <_dtoa_r+0x308>)
 8009c36:	4602      	mov	r2, r0
 8009c38:	f240 11af 	movw	r1, #431	; 0x1af
 8009c3c:	e6bd      	b.n	80099ba <_dtoa_r+0x32>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e7e1      	b.n	8009c06 <_dtoa_r+0x27e>
 8009c42:	2501      	movs	r5, #1
 8009c44:	2300      	movs	r3, #0
 8009c46:	9307      	str	r3, [sp, #28]
 8009c48:	9509      	str	r5, [sp, #36]	; 0x24
 8009c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c4e:	9301      	str	r3, [sp, #4]
 8009c50:	9304      	str	r3, [sp, #16]
 8009c52:	2200      	movs	r2, #0
 8009c54:	2312      	movs	r3, #18
 8009c56:	e7d1      	b.n	8009bfc <_dtoa_r+0x274>
 8009c58:	636f4361 	.word	0x636f4361
 8009c5c:	3fd287a7 	.word	0x3fd287a7
 8009c60:	8b60c8b3 	.word	0x8b60c8b3
 8009c64:	3fc68a28 	.word	0x3fc68a28
 8009c68:	509f79fb 	.word	0x509f79fb
 8009c6c:	3fd34413 	.word	0x3fd34413
 8009c70:	0800d063 	.word	0x0800d063
 8009c74:	0800d07a 	.word	0x0800d07a
 8009c78:	7ff00000 	.word	0x7ff00000
 8009c7c:	0800d05f 	.word	0x0800d05f
 8009c80:	0800d056 	.word	0x0800d056
 8009c84:	0800d02e 	.word	0x0800d02e
 8009c88:	3ff80000 	.word	0x3ff80000
 8009c8c:	0800d168 	.word	0x0800d168
 8009c90:	0800d0d2 	.word	0x0800d0d2
 8009c94:	2301      	movs	r3, #1
 8009c96:	9309      	str	r3, [sp, #36]	; 0x24
 8009c98:	e7d7      	b.n	8009c4a <_dtoa_r+0x2c2>
 8009c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c9c:	9301      	str	r3, [sp, #4]
 8009c9e:	9304      	str	r3, [sp, #16]
 8009ca0:	e7ba      	b.n	8009c18 <_dtoa_r+0x290>
 8009ca2:	3101      	adds	r1, #1
 8009ca4:	0052      	lsls	r2, r2, #1
 8009ca6:	e7ba      	b.n	8009c1e <_dtoa_r+0x296>
 8009ca8:	69e3      	ldr	r3, [r4, #28]
 8009caa:	9a00      	ldr	r2, [sp, #0]
 8009cac:	601a      	str	r2, [r3, #0]
 8009cae:	9b04      	ldr	r3, [sp, #16]
 8009cb0:	2b0e      	cmp	r3, #14
 8009cb2:	f200 80a8 	bhi.w	8009e06 <_dtoa_r+0x47e>
 8009cb6:	2d00      	cmp	r5, #0
 8009cb8:	f000 80a5 	beq.w	8009e06 <_dtoa_r+0x47e>
 8009cbc:	f1bb 0f00 	cmp.w	fp, #0
 8009cc0:	dd38      	ble.n	8009d34 <_dtoa_r+0x3ac>
 8009cc2:	4bc0      	ldr	r3, [pc, #768]	; (8009fc4 <_dtoa_r+0x63c>)
 8009cc4:	f00b 020f 	and.w	r2, fp, #15
 8009cc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ccc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009cd0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009cd4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009cd8:	d019      	beq.n	8009d0e <_dtoa_r+0x386>
 8009cda:	4bbb      	ldr	r3, [pc, #748]	; (8009fc8 <_dtoa_r+0x640>)
 8009cdc:	ec51 0b18 	vmov	r0, r1, d8
 8009ce0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ce4:	f7f6 fdd2 	bl	800088c <__aeabi_ddiv>
 8009ce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cec:	f008 080f 	and.w	r8, r8, #15
 8009cf0:	2503      	movs	r5, #3
 8009cf2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009fc8 <_dtoa_r+0x640>
 8009cf6:	f1b8 0f00 	cmp.w	r8, #0
 8009cfa:	d10a      	bne.n	8009d12 <_dtoa_r+0x38a>
 8009cfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d00:	4632      	mov	r2, r6
 8009d02:	463b      	mov	r3, r7
 8009d04:	f7f6 fdc2 	bl	800088c <__aeabi_ddiv>
 8009d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d0c:	e02b      	b.n	8009d66 <_dtoa_r+0x3de>
 8009d0e:	2502      	movs	r5, #2
 8009d10:	e7ef      	b.n	8009cf2 <_dtoa_r+0x36a>
 8009d12:	f018 0f01 	tst.w	r8, #1
 8009d16:	d008      	beq.n	8009d2a <_dtoa_r+0x3a2>
 8009d18:	4630      	mov	r0, r6
 8009d1a:	4639      	mov	r1, r7
 8009d1c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009d20:	f7f6 fc8a 	bl	8000638 <__aeabi_dmul>
 8009d24:	3501      	adds	r5, #1
 8009d26:	4606      	mov	r6, r0
 8009d28:	460f      	mov	r7, r1
 8009d2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009d2e:	f109 0908 	add.w	r9, r9, #8
 8009d32:	e7e0      	b.n	8009cf6 <_dtoa_r+0x36e>
 8009d34:	f000 809f 	beq.w	8009e76 <_dtoa_r+0x4ee>
 8009d38:	f1cb 0600 	rsb	r6, fp, #0
 8009d3c:	4ba1      	ldr	r3, [pc, #644]	; (8009fc4 <_dtoa_r+0x63c>)
 8009d3e:	4fa2      	ldr	r7, [pc, #648]	; (8009fc8 <_dtoa_r+0x640>)
 8009d40:	f006 020f 	and.w	r2, r6, #15
 8009d44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4c:	ec51 0b18 	vmov	r0, r1, d8
 8009d50:	f7f6 fc72 	bl	8000638 <__aeabi_dmul>
 8009d54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d58:	1136      	asrs	r6, r6, #4
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	2502      	movs	r5, #2
 8009d5e:	2e00      	cmp	r6, #0
 8009d60:	d17e      	bne.n	8009e60 <_dtoa_r+0x4d8>
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1d0      	bne.n	8009d08 <_dtoa_r+0x380>
 8009d66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d68:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f000 8084 	beq.w	8009e7a <_dtoa_r+0x4f2>
 8009d72:	4b96      	ldr	r3, [pc, #600]	; (8009fcc <_dtoa_r+0x644>)
 8009d74:	2200      	movs	r2, #0
 8009d76:	4640      	mov	r0, r8
 8009d78:	4649      	mov	r1, r9
 8009d7a:	f7f6 fecf 	bl	8000b1c <__aeabi_dcmplt>
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	d07b      	beq.n	8009e7a <_dtoa_r+0x4f2>
 8009d82:	9b04      	ldr	r3, [sp, #16]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d078      	beq.n	8009e7a <_dtoa_r+0x4f2>
 8009d88:	9b01      	ldr	r3, [sp, #4]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	dd39      	ble.n	8009e02 <_dtoa_r+0x47a>
 8009d8e:	4b90      	ldr	r3, [pc, #576]	; (8009fd0 <_dtoa_r+0x648>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	4640      	mov	r0, r8
 8009d94:	4649      	mov	r1, r9
 8009d96:	f7f6 fc4f 	bl	8000638 <__aeabi_dmul>
 8009d9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d9e:	9e01      	ldr	r6, [sp, #4]
 8009da0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009da4:	3501      	adds	r5, #1
 8009da6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009daa:	4628      	mov	r0, r5
 8009dac:	f7f6 fbda 	bl	8000564 <__aeabi_i2d>
 8009db0:	4642      	mov	r2, r8
 8009db2:	464b      	mov	r3, r9
 8009db4:	f7f6 fc40 	bl	8000638 <__aeabi_dmul>
 8009db8:	4b86      	ldr	r3, [pc, #536]	; (8009fd4 <_dtoa_r+0x64c>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f7f6 fa86 	bl	80002cc <__adddf3>
 8009dc0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009dc8:	9303      	str	r3, [sp, #12]
 8009dca:	2e00      	cmp	r6, #0
 8009dcc:	d158      	bne.n	8009e80 <_dtoa_r+0x4f8>
 8009dce:	4b82      	ldr	r3, [pc, #520]	; (8009fd8 <_dtoa_r+0x650>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	4640      	mov	r0, r8
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	f7f6 fa77 	bl	80002c8 <__aeabi_dsub>
 8009dda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009dde:	4680      	mov	r8, r0
 8009de0:	4689      	mov	r9, r1
 8009de2:	f7f6 feb9 	bl	8000b58 <__aeabi_dcmpgt>
 8009de6:	2800      	cmp	r0, #0
 8009de8:	f040 8296 	bne.w	800a318 <_dtoa_r+0x990>
 8009dec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009df0:	4640      	mov	r0, r8
 8009df2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009df6:	4649      	mov	r1, r9
 8009df8:	f7f6 fe90 	bl	8000b1c <__aeabi_dcmplt>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	f040 8289 	bne.w	800a314 <_dtoa_r+0x98c>
 8009e02:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009e06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	f2c0 814e 	blt.w	800a0aa <_dtoa_r+0x722>
 8009e0e:	f1bb 0f0e 	cmp.w	fp, #14
 8009e12:	f300 814a 	bgt.w	800a0aa <_dtoa_r+0x722>
 8009e16:	4b6b      	ldr	r3, [pc, #428]	; (8009fc4 <_dtoa_r+0x63c>)
 8009e18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009e1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f280 80dc 	bge.w	8009fe0 <_dtoa_r+0x658>
 8009e28:	9b04      	ldr	r3, [sp, #16]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f300 80d8 	bgt.w	8009fe0 <_dtoa_r+0x658>
 8009e30:	f040 826f 	bne.w	800a312 <_dtoa_r+0x98a>
 8009e34:	4b68      	ldr	r3, [pc, #416]	; (8009fd8 <_dtoa_r+0x650>)
 8009e36:	2200      	movs	r2, #0
 8009e38:	4640      	mov	r0, r8
 8009e3a:	4649      	mov	r1, r9
 8009e3c:	f7f6 fbfc 	bl	8000638 <__aeabi_dmul>
 8009e40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e44:	f7f6 fe7e 	bl	8000b44 <__aeabi_dcmpge>
 8009e48:	9e04      	ldr	r6, [sp, #16]
 8009e4a:	4637      	mov	r7, r6
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	f040 8245 	bne.w	800a2dc <_dtoa_r+0x954>
 8009e52:	9d00      	ldr	r5, [sp, #0]
 8009e54:	2331      	movs	r3, #49	; 0x31
 8009e56:	f805 3b01 	strb.w	r3, [r5], #1
 8009e5a:	f10b 0b01 	add.w	fp, fp, #1
 8009e5e:	e241      	b.n	800a2e4 <_dtoa_r+0x95c>
 8009e60:	07f2      	lsls	r2, r6, #31
 8009e62:	d505      	bpl.n	8009e70 <_dtoa_r+0x4e8>
 8009e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e68:	f7f6 fbe6 	bl	8000638 <__aeabi_dmul>
 8009e6c:	3501      	adds	r5, #1
 8009e6e:	2301      	movs	r3, #1
 8009e70:	1076      	asrs	r6, r6, #1
 8009e72:	3708      	adds	r7, #8
 8009e74:	e773      	b.n	8009d5e <_dtoa_r+0x3d6>
 8009e76:	2502      	movs	r5, #2
 8009e78:	e775      	b.n	8009d66 <_dtoa_r+0x3de>
 8009e7a:	9e04      	ldr	r6, [sp, #16]
 8009e7c:	465f      	mov	r7, fp
 8009e7e:	e792      	b.n	8009da6 <_dtoa_r+0x41e>
 8009e80:	9900      	ldr	r1, [sp, #0]
 8009e82:	4b50      	ldr	r3, [pc, #320]	; (8009fc4 <_dtoa_r+0x63c>)
 8009e84:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e88:	4431      	add	r1, r6
 8009e8a:	9102      	str	r1, [sp, #8]
 8009e8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e8e:	eeb0 9a47 	vmov.f32	s18, s14
 8009e92:	eef0 9a67 	vmov.f32	s19, s15
 8009e96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009e9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009e9e:	2900      	cmp	r1, #0
 8009ea0:	d044      	beq.n	8009f2c <_dtoa_r+0x5a4>
 8009ea2:	494e      	ldr	r1, [pc, #312]	; (8009fdc <_dtoa_r+0x654>)
 8009ea4:	2000      	movs	r0, #0
 8009ea6:	f7f6 fcf1 	bl	800088c <__aeabi_ddiv>
 8009eaa:	ec53 2b19 	vmov	r2, r3, d9
 8009eae:	f7f6 fa0b 	bl	80002c8 <__aeabi_dsub>
 8009eb2:	9d00      	ldr	r5, [sp, #0]
 8009eb4:	ec41 0b19 	vmov	d9, r0, r1
 8009eb8:	4649      	mov	r1, r9
 8009eba:	4640      	mov	r0, r8
 8009ebc:	f7f6 fe6c 	bl	8000b98 <__aeabi_d2iz>
 8009ec0:	4606      	mov	r6, r0
 8009ec2:	f7f6 fb4f 	bl	8000564 <__aeabi_i2d>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	460b      	mov	r3, r1
 8009eca:	4640      	mov	r0, r8
 8009ecc:	4649      	mov	r1, r9
 8009ece:	f7f6 f9fb 	bl	80002c8 <__aeabi_dsub>
 8009ed2:	3630      	adds	r6, #48	; 0x30
 8009ed4:	f805 6b01 	strb.w	r6, [r5], #1
 8009ed8:	ec53 2b19 	vmov	r2, r3, d9
 8009edc:	4680      	mov	r8, r0
 8009ede:	4689      	mov	r9, r1
 8009ee0:	f7f6 fe1c 	bl	8000b1c <__aeabi_dcmplt>
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	d164      	bne.n	8009fb2 <_dtoa_r+0x62a>
 8009ee8:	4642      	mov	r2, r8
 8009eea:	464b      	mov	r3, r9
 8009eec:	4937      	ldr	r1, [pc, #220]	; (8009fcc <_dtoa_r+0x644>)
 8009eee:	2000      	movs	r0, #0
 8009ef0:	f7f6 f9ea 	bl	80002c8 <__aeabi_dsub>
 8009ef4:	ec53 2b19 	vmov	r2, r3, d9
 8009ef8:	f7f6 fe10 	bl	8000b1c <__aeabi_dcmplt>
 8009efc:	2800      	cmp	r0, #0
 8009efe:	f040 80b6 	bne.w	800a06e <_dtoa_r+0x6e6>
 8009f02:	9b02      	ldr	r3, [sp, #8]
 8009f04:	429d      	cmp	r5, r3
 8009f06:	f43f af7c 	beq.w	8009e02 <_dtoa_r+0x47a>
 8009f0a:	4b31      	ldr	r3, [pc, #196]	; (8009fd0 <_dtoa_r+0x648>)
 8009f0c:	ec51 0b19 	vmov	r0, r1, d9
 8009f10:	2200      	movs	r2, #0
 8009f12:	f7f6 fb91 	bl	8000638 <__aeabi_dmul>
 8009f16:	4b2e      	ldr	r3, [pc, #184]	; (8009fd0 <_dtoa_r+0x648>)
 8009f18:	ec41 0b19 	vmov	d9, r0, r1
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	4640      	mov	r0, r8
 8009f20:	4649      	mov	r1, r9
 8009f22:	f7f6 fb89 	bl	8000638 <__aeabi_dmul>
 8009f26:	4680      	mov	r8, r0
 8009f28:	4689      	mov	r9, r1
 8009f2a:	e7c5      	b.n	8009eb8 <_dtoa_r+0x530>
 8009f2c:	ec51 0b17 	vmov	r0, r1, d7
 8009f30:	f7f6 fb82 	bl	8000638 <__aeabi_dmul>
 8009f34:	9b02      	ldr	r3, [sp, #8]
 8009f36:	9d00      	ldr	r5, [sp, #0]
 8009f38:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f3a:	ec41 0b19 	vmov	d9, r0, r1
 8009f3e:	4649      	mov	r1, r9
 8009f40:	4640      	mov	r0, r8
 8009f42:	f7f6 fe29 	bl	8000b98 <__aeabi_d2iz>
 8009f46:	4606      	mov	r6, r0
 8009f48:	f7f6 fb0c 	bl	8000564 <__aeabi_i2d>
 8009f4c:	3630      	adds	r6, #48	; 0x30
 8009f4e:	4602      	mov	r2, r0
 8009f50:	460b      	mov	r3, r1
 8009f52:	4640      	mov	r0, r8
 8009f54:	4649      	mov	r1, r9
 8009f56:	f7f6 f9b7 	bl	80002c8 <__aeabi_dsub>
 8009f5a:	f805 6b01 	strb.w	r6, [r5], #1
 8009f5e:	9b02      	ldr	r3, [sp, #8]
 8009f60:	429d      	cmp	r5, r3
 8009f62:	4680      	mov	r8, r0
 8009f64:	4689      	mov	r9, r1
 8009f66:	f04f 0200 	mov.w	r2, #0
 8009f6a:	d124      	bne.n	8009fb6 <_dtoa_r+0x62e>
 8009f6c:	4b1b      	ldr	r3, [pc, #108]	; (8009fdc <_dtoa_r+0x654>)
 8009f6e:	ec51 0b19 	vmov	r0, r1, d9
 8009f72:	f7f6 f9ab 	bl	80002cc <__adddf3>
 8009f76:	4602      	mov	r2, r0
 8009f78:	460b      	mov	r3, r1
 8009f7a:	4640      	mov	r0, r8
 8009f7c:	4649      	mov	r1, r9
 8009f7e:	f7f6 fdeb 	bl	8000b58 <__aeabi_dcmpgt>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	d173      	bne.n	800a06e <_dtoa_r+0x6e6>
 8009f86:	ec53 2b19 	vmov	r2, r3, d9
 8009f8a:	4914      	ldr	r1, [pc, #80]	; (8009fdc <_dtoa_r+0x654>)
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	f7f6 f99b 	bl	80002c8 <__aeabi_dsub>
 8009f92:	4602      	mov	r2, r0
 8009f94:	460b      	mov	r3, r1
 8009f96:	4640      	mov	r0, r8
 8009f98:	4649      	mov	r1, r9
 8009f9a:	f7f6 fdbf 	bl	8000b1c <__aeabi_dcmplt>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	f43f af2f 	beq.w	8009e02 <_dtoa_r+0x47a>
 8009fa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009fa6:	1e6b      	subs	r3, r5, #1
 8009fa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009faa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009fae:	2b30      	cmp	r3, #48	; 0x30
 8009fb0:	d0f8      	beq.n	8009fa4 <_dtoa_r+0x61c>
 8009fb2:	46bb      	mov	fp, r7
 8009fb4:	e04a      	b.n	800a04c <_dtoa_r+0x6c4>
 8009fb6:	4b06      	ldr	r3, [pc, #24]	; (8009fd0 <_dtoa_r+0x648>)
 8009fb8:	f7f6 fb3e 	bl	8000638 <__aeabi_dmul>
 8009fbc:	4680      	mov	r8, r0
 8009fbe:	4689      	mov	r9, r1
 8009fc0:	e7bd      	b.n	8009f3e <_dtoa_r+0x5b6>
 8009fc2:	bf00      	nop
 8009fc4:	0800d168 	.word	0x0800d168
 8009fc8:	0800d140 	.word	0x0800d140
 8009fcc:	3ff00000 	.word	0x3ff00000
 8009fd0:	40240000 	.word	0x40240000
 8009fd4:	401c0000 	.word	0x401c0000
 8009fd8:	40140000 	.word	0x40140000
 8009fdc:	3fe00000 	.word	0x3fe00000
 8009fe0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009fe4:	9d00      	ldr	r5, [sp, #0]
 8009fe6:	4642      	mov	r2, r8
 8009fe8:	464b      	mov	r3, r9
 8009fea:	4630      	mov	r0, r6
 8009fec:	4639      	mov	r1, r7
 8009fee:	f7f6 fc4d 	bl	800088c <__aeabi_ddiv>
 8009ff2:	f7f6 fdd1 	bl	8000b98 <__aeabi_d2iz>
 8009ff6:	9001      	str	r0, [sp, #4]
 8009ff8:	f7f6 fab4 	bl	8000564 <__aeabi_i2d>
 8009ffc:	4642      	mov	r2, r8
 8009ffe:	464b      	mov	r3, r9
 800a000:	f7f6 fb1a 	bl	8000638 <__aeabi_dmul>
 800a004:	4602      	mov	r2, r0
 800a006:	460b      	mov	r3, r1
 800a008:	4630      	mov	r0, r6
 800a00a:	4639      	mov	r1, r7
 800a00c:	f7f6 f95c 	bl	80002c8 <__aeabi_dsub>
 800a010:	9e01      	ldr	r6, [sp, #4]
 800a012:	9f04      	ldr	r7, [sp, #16]
 800a014:	3630      	adds	r6, #48	; 0x30
 800a016:	f805 6b01 	strb.w	r6, [r5], #1
 800a01a:	9e00      	ldr	r6, [sp, #0]
 800a01c:	1bae      	subs	r6, r5, r6
 800a01e:	42b7      	cmp	r7, r6
 800a020:	4602      	mov	r2, r0
 800a022:	460b      	mov	r3, r1
 800a024:	d134      	bne.n	800a090 <_dtoa_r+0x708>
 800a026:	f7f6 f951 	bl	80002cc <__adddf3>
 800a02a:	4642      	mov	r2, r8
 800a02c:	464b      	mov	r3, r9
 800a02e:	4606      	mov	r6, r0
 800a030:	460f      	mov	r7, r1
 800a032:	f7f6 fd91 	bl	8000b58 <__aeabi_dcmpgt>
 800a036:	b9c8      	cbnz	r0, 800a06c <_dtoa_r+0x6e4>
 800a038:	4642      	mov	r2, r8
 800a03a:	464b      	mov	r3, r9
 800a03c:	4630      	mov	r0, r6
 800a03e:	4639      	mov	r1, r7
 800a040:	f7f6 fd62 	bl	8000b08 <__aeabi_dcmpeq>
 800a044:	b110      	cbz	r0, 800a04c <_dtoa_r+0x6c4>
 800a046:	9b01      	ldr	r3, [sp, #4]
 800a048:	07db      	lsls	r3, r3, #31
 800a04a:	d40f      	bmi.n	800a06c <_dtoa_r+0x6e4>
 800a04c:	4651      	mov	r1, sl
 800a04e:	4620      	mov	r0, r4
 800a050:	f000 fbcc 	bl	800a7ec <_Bfree>
 800a054:	2300      	movs	r3, #0
 800a056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a058:	702b      	strb	r3, [r5, #0]
 800a05a:	f10b 0301 	add.w	r3, fp, #1
 800a05e:	6013      	str	r3, [r2, #0]
 800a060:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a062:	2b00      	cmp	r3, #0
 800a064:	f43f ace2 	beq.w	8009a2c <_dtoa_r+0xa4>
 800a068:	601d      	str	r5, [r3, #0]
 800a06a:	e4df      	b.n	8009a2c <_dtoa_r+0xa4>
 800a06c:	465f      	mov	r7, fp
 800a06e:	462b      	mov	r3, r5
 800a070:	461d      	mov	r5, r3
 800a072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a076:	2a39      	cmp	r2, #57	; 0x39
 800a078:	d106      	bne.n	800a088 <_dtoa_r+0x700>
 800a07a:	9a00      	ldr	r2, [sp, #0]
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d1f7      	bne.n	800a070 <_dtoa_r+0x6e8>
 800a080:	9900      	ldr	r1, [sp, #0]
 800a082:	2230      	movs	r2, #48	; 0x30
 800a084:	3701      	adds	r7, #1
 800a086:	700a      	strb	r2, [r1, #0]
 800a088:	781a      	ldrb	r2, [r3, #0]
 800a08a:	3201      	adds	r2, #1
 800a08c:	701a      	strb	r2, [r3, #0]
 800a08e:	e790      	b.n	8009fb2 <_dtoa_r+0x62a>
 800a090:	4ba3      	ldr	r3, [pc, #652]	; (800a320 <_dtoa_r+0x998>)
 800a092:	2200      	movs	r2, #0
 800a094:	f7f6 fad0 	bl	8000638 <__aeabi_dmul>
 800a098:	2200      	movs	r2, #0
 800a09a:	2300      	movs	r3, #0
 800a09c:	4606      	mov	r6, r0
 800a09e:	460f      	mov	r7, r1
 800a0a0:	f7f6 fd32 	bl	8000b08 <__aeabi_dcmpeq>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	d09e      	beq.n	8009fe6 <_dtoa_r+0x65e>
 800a0a8:	e7d0      	b.n	800a04c <_dtoa_r+0x6c4>
 800a0aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0ac:	2a00      	cmp	r2, #0
 800a0ae:	f000 80ca 	beq.w	800a246 <_dtoa_r+0x8be>
 800a0b2:	9a07      	ldr	r2, [sp, #28]
 800a0b4:	2a01      	cmp	r2, #1
 800a0b6:	f300 80ad 	bgt.w	800a214 <_dtoa_r+0x88c>
 800a0ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0bc:	2a00      	cmp	r2, #0
 800a0be:	f000 80a5 	beq.w	800a20c <_dtoa_r+0x884>
 800a0c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a0c6:	9e08      	ldr	r6, [sp, #32]
 800a0c8:	9d05      	ldr	r5, [sp, #20]
 800a0ca:	9a05      	ldr	r2, [sp, #20]
 800a0cc:	441a      	add	r2, r3
 800a0ce:	9205      	str	r2, [sp, #20]
 800a0d0:	9a06      	ldr	r2, [sp, #24]
 800a0d2:	2101      	movs	r1, #1
 800a0d4:	441a      	add	r2, r3
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	9206      	str	r2, [sp, #24]
 800a0da:	f000 fc87 	bl	800a9ec <__i2b>
 800a0de:	4607      	mov	r7, r0
 800a0e0:	b165      	cbz	r5, 800a0fc <_dtoa_r+0x774>
 800a0e2:	9b06      	ldr	r3, [sp, #24]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	dd09      	ble.n	800a0fc <_dtoa_r+0x774>
 800a0e8:	42ab      	cmp	r3, r5
 800a0ea:	9a05      	ldr	r2, [sp, #20]
 800a0ec:	bfa8      	it	ge
 800a0ee:	462b      	movge	r3, r5
 800a0f0:	1ad2      	subs	r2, r2, r3
 800a0f2:	9205      	str	r2, [sp, #20]
 800a0f4:	9a06      	ldr	r2, [sp, #24]
 800a0f6:	1aed      	subs	r5, r5, r3
 800a0f8:	1ad3      	subs	r3, r2, r3
 800a0fa:	9306      	str	r3, [sp, #24]
 800a0fc:	9b08      	ldr	r3, [sp, #32]
 800a0fe:	b1f3      	cbz	r3, 800a13e <_dtoa_r+0x7b6>
 800a100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a102:	2b00      	cmp	r3, #0
 800a104:	f000 80a3 	beq.w	800a24e <_dtoa_r+0x8c6>
 800a108:	2e00      	cmp	r6, #0
 800a10a:	dd10      	ble.n	800a12e <_dtoa_r+0x7a6>
 800a10c:	4639      	mov	r1, r7
 800a10e:	4632      	mov	r2, r6
 800a110:	4620      	mov	r0, r4
 800a112:	f000 fd2b 	bl	800ab6c <__pow5mult>
 800a116:	4652      	mov	r2, sl
 800a118:	4601      	mov	r1, r0
 800a11a:	4607      	mov	r7, r0
 800a11c:	4620      	mov	r0, r4
 800a11e:	f000 fc7b 	bl	800aa18 <__multiply>
 800a122:	4651      	mov	r1, sl
 800a124:	4680      	mov	r8, r0
 800a126:	4620      	mov	r0, r4
 800a128:	f000 fb60 	bl	800a7ec <_Bfree>
 800a12c:	46c2      	mov	sl, r8
 800a12e:	9b08      	ldr	r3, [sp, #32]
 800a130:	1b9a      	subs	r2, r3, r6
 800a132:	d004      	beq.n	800a13e <_dtoa_r+0x7b6>
 800a134:	4651      	mov	r1, sl
 800a136:	4620      	mov	r0, r4
 800a138:	f000 fd18 	bl	800ab6c <__pow5mult>
 800a13c:	4682      	mov	sl, r0
 800a13e:	2101      	movs	r1, #1
 800a140:	4620      	mov	r0, r4
 800a142:	f000 fc53 	bl	800a9ec <__i2b>
 800a146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a148:	2b00      	cmp	r3, #0
 800a14a:	4606      	mov	r6, r0
 800a14c:	f340 8081 	ble.w	800a252 <_dtoa_r+0x8ca>
 800a150:	461a      	mov	r2, r3
 800a152:	4601      	mov	r1, r0
 800a154:	4620      	mov	r0, r4
 800a156:	f000 fd09 	bl	800ab6c <__pow5mult>
 800a15a:	9b07      	ldr	r3, [sp, #28]
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	4606      	mov	r6, r0
 800a160:	dd7a      	ble.n	800a258 <_dtoa_r+0x8d0>
 800a162:	f04f 0800 	mov.w	r8, #0
 800a166:	6933      	ldr	r3, [r6, #16]
 800a168:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a16c:	6918      	ldr	r0, [r3, #16]
 800a16e:	f000 fbef 	bl	800a950 <__hi0bits>
 800a172:	f1c0 0020 	rsb	r0, r0, #32
 800a176:	9b06      	ldr	r3, [sp, #24]
 800a178:	4418      	add	r0, r3
 800a17a:	f010 001f 	ands.w	r0, r0, #31
 800a17e:	f000 8094 	beq.w	800a2aa <_dtoa_r+0x922>
 800a182:	f1c0 0320 	rsb	r3, r0, #32
 800a186:	2b04      	cmp	r3, #4
 800a188:	f340 8085 	ble.w	800a296 <_dtoa_r+0x90e>
 800a18c:	9b05      	ldr	r3, [sp, #20]
 800a18e:	f1c0 001c 	rsb	r0, r0, #28
 800a192:	4403      	add	r3, r0
 800a194:	9305      	str	r3, [sp, #20]
 800a196:	9b06      	ldr	r3, [sp, #24]
 800a198:	4403      	add	r3, r0
 800a19a:	4405      	add	r5, r0
 800a19c:	9306      	str	r3, [sp, #24]
 800a19e:	9b05      	ldr	r3, [sp, #20]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	dd05      	ble.n	800a1b0 <_dtoa_r+0x828>
 800a1a4:	4651      	mov	r1, sl
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	f000 fd39 	bl	800ac20 <__lshift>
 800a1ae:	4682      	mov	sl, r0
 800a1b0:	9b06      	ldr	r3, [sp, #24]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	dd05      	ble.n	800a1c2 <_dtoa_r+0x83a>
 800a1b6:	4631      	mov	r1, r6
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	f000 fd30 	bl	800ac20 <__lshift>
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d072      	beq.n	800a2ae <_dtoa_r+0x926>
 800a1c8:	4631      	mov	r1, r6
 800a1ca:	4650      	mov	r0, sl
 800a1cc:	f000 fd94 	bl	800acf8 <__mcmp>
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	da6c      	bge.n	800a2ae <_dtoa_r+0x926>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	4651      	mov	r1, sl
 800a1d8:	220a      	movs	r2, #10
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f000 fb28 	bl	800a830 <__multadd>
 800a1e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1e6:	4682      	mov	sl, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f000 81b0 	beq.w	800a54e <_dtoa_r+0xbc6>
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	4639      	mov	r1, r7
 800a1f2:	220a      	movs	r2, #10
 800a1f4:	4620      	mov	r0, r4
 800a1f6:	f000 fb1b 	bl	800a830 <__multadd>
 800a1fa:	9b01      	ldr	r3, [sp, #4]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	4607      	mov	r7, r0
 800a200:	f300 8096 	bgt.w	800a330 <_dtoa_r+0x9a8>
 800a204:	9b07      	ldr	r3, [sp, #28]
 800a206:	2b02      	cmp	r3, #2
 800a208:	dc59      	bgt.n	800a2be <_dtoa_r+0x936>
 800a20a:	e091      	b.n	800a330 <_dtoa_r+0x9a8>
 800a20c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a20e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a212:	e758      	b.n	800a0c6 <_dtoa_r+0x73e>
 800a214:	9b04      	ldr	r3, [sp, #16]
 800a216:	1e5e      	subs	r6, r3, #1
 800a218:	9b08      	ldr	r3, [sp, #32]
 800a21a:	42b3      	cmp	r3, r6
 800a21c:	bfbf      	itttt	lt
 800a21e:	9b08      	ldrlt	r3, [sp, #32]
 800a220:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a222:	9608      	strlt	r6, [sp, #32]
 800a224:	1af3      	sublt	r3, r6, r3
 800a226:	bfb4      	ite	lt
 800a228:	18d2      	addlt	r2, r2, r3
 800a22a:	1b9e      	subge	r6, r3, r6
 800a22c:	9b04      	ldr	r3, [sp, #16]
 800a22e:	bfbc      	itt	lt
 800a230:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a232:	2600      	movlt	r6, #0
 800a234:	2b00      	cmp	r3, #0
 800a236:	bfb7      	itett	lt
 800a238:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a23c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a240:	1a9d      	sublt	r5, r3, r2
 800a242:	2300      	movlt	r3, #0
 800a244:	e741      	b.n	800a0ca <_dtoa_r+0x742>
 800a246:	9e08      	ldr	r6, [sp, #32]
 800a248:	9d05      	ldr	r5, [sp, #20]
 800a24a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a24c:	e748      	b.n	800a0e0 <_dtoa_r+0x758>
 800a24e:	9a08      	ldr	r2, [sp, #32]
 800a250:	e770      	b.n	800a134 <_dtoa_r+0x7ac>
 800a252:	9b07      	ldr	r3, [sp, #28]
 800a254:	2b01      	cmp	r3, #1
 800a256:	dc19      	bgt.n	800a28c <_dtoa_r+0x904>
 800a258:	9b02      	ldr	r3, [sp, #8]
 800a25a:	b9bb      	cbnz	r3, 800a28c <_dtoa_r+0x904>
 800a25c:	9b03      	ldr	r3, [sp, #12]
 800a25e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a262:	b99b      	cbnz	r3, 800a28c <_dtoa_r+0x904>
 800a264:	9b03      	ldr	r3, [sp, #12]
 800a266:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a26a:	0d1b      	lsrs	r3, r3, #20
 800a26c:	051b      	lsls	r3, r3, #20
 800a26e:	b183      	cbz	r3, 800a292 <_dtoa_r+0x90a>
 800a270:	9b05      	ldr	r3, [sp, #20]
 800a272:	3301      	adds	r3, #1
 800a274:	9305      	str	r3, [sp, #20]
 800a276:	9b06      	ldr	r3, [sp, #24]
 800a278:	3301      	adds	r3, #1
 800a27a:	9306      	str	r3, [sp, #24]
 800a27c:	f04f 0801 	mov.w	r8, #1
 800a280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a282:	2b00      	cmp	r3, #0
 800a284:	f47f af6f 	bne.w	800a166 <_dtoa_r+0x7de>
 800a288:	2001      	movs	r0, #1
 800a28a:	e774      	b.n	800a176 <_dtoa_r+0x7ee>
 800a28c:	f04f 0800 	mov.w	r8, #0
 800a290:	e7f6      	b.n	800a280 <_dtoa_r+0x8f8>
 800a292:	4698      	mov	r8, r3
 800a294:	e7f4      	b.n	800a280 <_dtoa_r+0x8f8>
 800a296:	d082      	beq.n	800a19e <_dtoa_r+0x816>
 800a298:	9a05      	ldr	r2, [sp, #20]
 800a29a:	331c      	adds	r3, #28
 800a29c:	441a      	add	r2, r3
 800a29e:	9205      	str	r2, [sp, #20]
 800a2a0:	9a06      	ldr	r2, [sp, #24]
 800a2a2:	441a      	add	r2, r3
 800a2a4:	441d      	add	r5, r3
 800a2a6:	9206      	str	r2, [sp, #24]
 800a2a8:	e779      	b.n	800a19e <_dtoa_r+0x816>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	e7f4      	b.n	800a298 <_dtoa_r+0x910>
 800a2ae:	9b04      	ldr	r3, [sp, #16]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	dc37      	bgt.n	800a324 <_dtoa_r+0x99c>
 800a2b4:	9b07      	ldr	r3, [sp, #28]
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	dd34      	ble.n	800a324 <_dtoa_r+0x99c>
 800a2ba:	9b04      	ldr	r3, [sp, #16]
 800a2bc:	9301      	str	r3, [sp, #4]
 800a2be:	9b01      	ldr	r3, [sp, #4]
 800a2c0:	b963      	cbnz	r3, 800a2dc <_dtoa_r+0x954>
 800a2c2:	4631      	mov	r1, r6
 800a2c4:	2205      	movs	r2, #5
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f000 fab2 	bl	800a830 <__multadd>
 800a2cc:	4601      	mov	r1, r0
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	4650      	mov	r0, sl
 800a2d2:	f000 fd11 	bl	800acf8 <__mcmp>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	f73f adbb 	bgt.w	8009e52 <_dtoa_r+0x4ca>
 800a2dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2de:	9d00      	ldr	r5, [sp, #0]
 800a2e0:	ea6f 0b03 	mvn.w	fp, r3
 800a2e4:	f04f 0800 	mov.w	r8, #0
 800a2e8:	4631      	mov	r1, r6
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f000 fa7e 	bl	800a7ec <_Bfree>
 800a2f0:	2f00      	cmp	r7, #0
 800a2f2:	f43f aeab 	beq.w	800a04c <_dtoa_r+0x6c4>
 800a2f6:	f1b8 0f00 	cmp.w	r8, #0
 800a2fa:	d005      	beq.n	800a308 <_dtoa_r+0x980>
 800a2fc:	45b8      	cmp	r8, r7
 800a2fe:	d003      	beq.n	800a308 <_dtoa_r+0x980>
 800a300:	4641      	mov	r1, r8
 800a302:	4620      	mov	r0, r4
 800a304:	f000 fa72 	bl	800a7ec <_Bfree>
 800a308:	4639      	mov	r1, r7
 800a30a:	4620      	mov	r0, r4
 800a30c:	f000 fa6e 	bl	800a7ec <_Bfree>
 800a310:	e69c      	b.n	800a04c <_dtoa_r+0x6c4>
 800a312:	2600      	movs	r6, #0
 800a314:	4637      	mov	r7, r6
 800a316:	e7e1      	b.n	800a2dc <_dtoa_r+0x954>
 800a318:	46bb      	mov	fp, r7
 800a31a:	4637      	mov	r7, r6
 800a31c:	e599      	b.n	8009e52 <_dtoa_r+0x4ca>
 800a31e:	bf00      	nop
 800a320:	40240000 	.word	0x40240000
 800a324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a326:	2b00      	cmp	r3, #0
 800a328:	f000 80c8 	beq.w	800a4bc <_dtoa_r+0xb34>
 800a32c:	9b04      	ldr	r3, [sp, #16]
 800a32e:	9301      	str	r3, [sp, #4]
 800a330:	2d00      	cmp	r5, #0
 800a332:	dd05      	ble.n	800a340 <_dtoa_r+0x9b8>
 800a334:	4639      	mov	r1, r7
 800a336:	462a      	mov	r2, r5
 800a338:	4620      	mov	r0, r4
 800a33a:	f000 fc71 	bl	800ac20 <__lshift>
 800a33e:	4607      	mov	r7, r0
 800a340:	f1b8 0f00 	cmp.w	r8, #0
 800a344:	d05b      	beq.n	800a3fe <_dtoa_r+0xa76>
 800a346:	6879      	ldr	r1, [r7, #4]
 800a348:	4620      	mov	r0, r4
 800a34a:	f000 fa0f 	bl	800a76c <_Balloc>
 800a34e:	4605      	mov	r5, r0
 800a350:	b928      	cbnz	r0, 800a35e <_dtoa_r+0x9d6>
 800a352:	4b83      	ldr	r3, [pc, #524]	; (800a560 <_dtoa_r+0xbd8>)
 800a354:	4602      	mov	r2, r0
 800a356:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a35a:	f7ff bb2e 	b.w	80099ba <_dtoa_r+0x32>
 800a35e:	693a      	ldr	r2, [r7, #16]
 800a360:	3202      	adds	r2, #2
 800a362:	0092      	lsls	r2, r2, #2
 800a364:	f107 010c 	add.w	r1, r7, #12
 800a368:	300c      	adds	r0, #12
 800a36a:	f7ff fa6e 	bl	800984a <memcpy>
 800a36e:	2201      	movs	r2, #1
 800a370:	4629      	mov	r1, r5
 800a372:	4620      	mov	r0, r4
 800a374:	f000 fc54 	bl	800ac20 <__lshift>
 800a378:	9b00      	ldr	r3, [sp, #0]
 800a37a:	3301      	adds	r3, #1
 800a37c:	9304      	str	r3, [sp, #16]
 800a37e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a382:	4413      	add	r3, r2
 800a384:	9308      	str	r3, [sp, #32]
 800a386:	9b02      	ldr	r3, [sp, #8]
 800a388:	f003 0301 	and.w	r3, r3, #1
 800a38c:	46b8      	mov	r8, r7
 800a38e:	9306      	str	r3, [sp, #24]
 800a390:	4607      	mov	r7, r0
 800a392:	9b04      	ldr	r3, [sp, #16]
 800a394:	4631      	mov	r1, r6
 800a396:	3b01      	subs	r3, #1
 800a398:	4650      	mov	r0, sl
 800a39a:	9301      	str	r3, [sp, #4]
 800a39c:	f7ff fa6a 	bl	8009874 <quorem>
 800a3a0:	4641      	mov	r1, r8
 800a3a2:	9002      	str	r0, [sp, #8]
 800a3a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a3a8:	4650      	mov	r0, sl
 800a3aa:	f000 fca5 	bl	800acf8 <__mcmp>
 800a3ae:	463a      	mov	r2, r7
 800a3b0:	9005      	str	r0, [sp, #20]
 800a3b2:	4631      	mov	r1, r6
 800a3b4:	4620      	mov	r0, r4
 800a3b6:	f000 fcbb 	bl	800ad30 <__mdiff>
 800a3ba:	68c2      	ldr	r2, [r0, #12]
 800a3bc:	4605      	mov	r5, r0
 800a3be:	bb02      	cbnz	r2, 800a402 <_dtoa_r+0xa7a>
 800a3c0:	4601      	mov	r1, r0
 800a3c2:	4650      	mov	r0, sl
 800a3c4:	f000 fc98 	bl	800acf8 <__mcmp>
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	4629      	mov	r1, r5
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	9209      	str	r2, [sp, #36]	; 0x24
 800a3d0:	f000 fa0c 	bl	800a7ec <_Bfree>
 800a3d4:	9b07      	ldr	r3, [sp, #28]
 800a3d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3d8:	9d04      	ldr	r5, [sp, #16]
 800a3da:	ea43 0102 	orr.w	r1, r3, r2
 800a3de:	9b06      	ldr	r3, [sp, #24]
 800a3e0:	4319      	orrs	r1, r3
 800a3e2:	d110      	bne.n	800a406 <_dtoa_r+0xa7e>
 800a3e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a3e8:	d029      	beq.n	800a43e <_dtoa_r+0xab6>
 800a3ea:	9b05      	ldr	r3, [sp, #20]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	dd02      	ble.n	800a3f6 <_dtoa_r+0xa6e>
 800a3f0:	9b02      	ldr	r3, [sp, #8]
 800a3f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a3f6:	9b01      	ldr	r3, [sp, #4]
 800a3f8:	f883 9000 	strb.w	r9, [r3]
 800a3fc:	e774      	b.n	800a2e8 <_dtoa_r+0x960>
 800a3fe:	4638      	mov	r0, r7
 800a400:	e7ba      	b.n	800a378 <_dtoa_r+0x9f0>
 800a402:	2201      	movs	r2, #1
 800a404:	e7e1      	b.n	800a3ca <_dtoa_r+0xa42>
 800a406:	9b05      	ldr	r3, [sp, #20]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	db04      	blt.n	800a416 <_dtoa_r+0xa8e>
 800a40c:	9907      	ldr	r1, [sp, #28]
 800a40e:	430b      	orrs	r3, r1
 800a410:	9906      	ldr	r1, [sp, #24]
 800a412:	430b      	orrs	r3, r1
 800a414:	d120      	bne.n	800a458 <_dtoa_r+0xad0>
 800a416:	2a00      	cmp	r2, #0
 800a418:	dded      	ble.n	800a3f6 <_dtoa_r+0xa6e>
 800a41a:	4651      	mov	r1, sl
 800a41c:	2201      	movs	r2, #1
 800a41e:	4620      	mov	r0, r4
 800a420:	f000 fbfe 	bl	800ac20 <__lshift>
 800a424:	4631      	mov	r1, r6
 800a426:	4682      	mov	sl, r0
 800a428:	f000 fc66 	bl	800acf8 <__mcmp>
 800a42c:	2800      	cmp	r0, #0
 800a42e:	dc03      	bgt.n	800a438 <_dtoa_r+0xab0>
 800a430:	d1e1      	bne.n	800a3f6 <_dtoa_r+0xa6e>
 800a432:	f019 0f01 	tst.w	r9, #1
 800a436:	d0de      	beq.n	800a3f6 <_dtoa_r+0xa6e>
 800a438:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a43c:	d1d8      	bne.n	800a3f0 <_dtoa_r+0xa68>
 800a43e:	9a01      	ldr	r2, [sp, #4]
 800a440:	2339      	movs	r3, #57	; 0x39
 800a442:	7013      	strb	r3, [r2, #0]
 800a444:	462b      	mov	r3, r5
 800a446:	461d      	mov	r5, r3
 800a448:	3b01      	subs	r3, #1
 800a44a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a44e:	2a39      	cmp	r2, #57	; 0x39
 800a450:	d06c      	beq.n	800a52c <_dtoa_r+0xba4>
 800a452:	3201      	adds	r2, #1
 800a454:	701a      	strb	r2, [r3, #0]
 800a456:	e747      	b.n	800a2e8 <_dtoa_r+0x960>
 800a458:	2a00      	cmp	r2, #0
 800a45a:	dd07      	ble.n	800a46c <_dtoa_r+0xae4>
 800a45c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a460:	d0ed      	beq.n	800a43e <_dtoa_r+0xab6>
 800a462:	9a01      	ldr	r2, [sp, #4]
 800a464:	f109 0301 	add.w	r3, r9, #1
 800a468:	7013      	strb	r3, [r2, #0]
 800a46a:	e73d      	b.n	800a2e8 <_dtoa_r+0x960>
 800a46c:	9b04      	ldr	r3, [sp, #16]
 800a46e:	9a08      	ldr	r2, [sp, #32]
 800a470:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a474:	4293      	cmp	r3, r2
 800a476:	d043      	beq.n	800a500 <_dtoa_r+0xb78>
 800a478:	4651      	mov	r1, sl
 800a47a:	2300      	movs	r3, #0
 800a47c:	220a      	movs	r2, #10
 800a47e:	4620      	mov	r0, r4
 800a480:	f000 f9d6 	bl	800a830 <__multadd>
 800a484:	45b8      	cmp	r8, r7
 800a486:	4682      	mov	sl, r0
 800a488:	f04f 0300 	mov.w	r3, #0
 800a48c:	f04f 020a 	mov.w	r2, #10
 800a490:	4641      	mov	r1, r8
 800a492:	4620      	mov	r0, r4
 800a494:	d107      	bne.n	800a4a6 <_dtoa_r+0xb1e>
 800a496:	f000 f9cb 	bl	800a830 <__multadd>
 800a49a:	4680      	mov	r8, r0
 800a49c:	4607      	mov	r7, r0
 800a49e:	9b04      	ldr	r3, [sp, #16]
 800a4a0:	3301      	adds	r3, #1
 800a4a2:	9304      	str	r3, [sp, #16]
 800a4a4:	e775      	b.n	800a392 <_dtoa_r+0xa0a>
 800a4a6:	f000 f9c3 	bl	800a830 <__multadd>
 800a4aa:	4639      	mov	r1, r7
 800a4ac:	4680      	mov	r8, r0
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	220a      	movs	r2, #10
 800a4b2:	4620      	mov	r0, r4
 800a4b4:	f000 f9bc 	bl	800a830 <__multadd>
 800a4b8:	4607      	mov	r7, r0
 800a4ba:	e7f0      	b.n	800a49e <_dtoa_r+0xb16>
 800a4bc:	9b04      	ldr	r3, [sp, #16]
 800a4be:	9301      	str	r3, [sp, #4]
 800a4c0:	9d00      	ldr	r5, [sp, #0]
 800a4c2:	4631      	mov	r1, r6
 800a4c4:	4650      	mov	r0, sl
 800a4c6:	f7ff f9d5 	bl	8009874 <quorem>
 800a4ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a4ce:	9b00      	ldr	r3, [sp, #0]
 800a4d0:	f805 9b01 	strb.w	r9, [r5], #1
 800a4d4:	1aea      	subs	r2, r5, r3
 800a4d6:	9b01      	ldr	r3, [sp, #4]
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	dd07      	ble.n	800a4ec <_dtoa_r+0xb64>
 800a4dc:	4651      	mov	r1, sl
 800a4de:	2300      	movs	r3, #0
 800a4e0:	220a      	movs	r2, #10
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f000 f9a4 	bl	800a830 <__multadd>
 800a4e8:	4682      	mov	sl, r0
 800a4ea:	e7ea      	b.n	800a4c2 <_dtoa_r+0xb3a>
 800a4ec:	9b01      	ldr	r3, [sp, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	bfc8      	it	gt
 800a4f2:	461d      	movgt	r5, r3
 800a4f4:	9b00      	ldr	r3, [sp, #0]
 800a4f6:	bfd8      	it	le
 800a4f8:	2501      	movle	r5, #1
 800a4fa:	441d      	add	r5, r3
 800a4fc:	f04f 0800 	mov.w	r8, #0
 800a500:	4651      	mov	r1, sl
 800a502:	2201      	movs	r2, #1
 800a504:	4620      	mov	r0, r4
 800a506:	f000 fb8b 	bl	800ac20 <__lshift>
 800a50a:	4631      	mov	r1, r6
 800a50c:	4682      	mov	sl, r0
 800a50e:	f000 fbf3 	bl	800acf8 <__mcmp>
 800a512:	2800      	cmp	r0, #0
 800a514:	dc96      	bgt.n	800a444 <_dtoa_r+0xabc>
 800a516:	d102      	bne.n	800a51e <_dtoa_r+0xb96>
 800a518:	f019 0f01 	tst.w	r9, #1
 800a51c:	d192      	bne.n	800a444 <_dtoa_r+0xabc>
 800a51e:	462b      	mov	r3, r5
 800a520:	461d      	mov	r5, r3
 800a522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a526:	2a30      	cmp	r2, #48	; 0x30
 800a528:	d0fa      	beq.n	800a520 <_dtoa_r+0xb98>
 800a52a:	e6dd      	b.n	800a2e8 <_dtoa_r+0x960>
 800a52c:	9a00      	ldr	r2, [sp, #0]
 800a52e:	429a      	cmp	r2, r3
 800a530:	d189      	bne.n	800a446 <_dtoa_r+0xabe>
 800a532:	f10b 0b01 	add.w	fp, fp, #1
 800a536:	2331      	movs	r3, #49	; 0x31
 800a538:	e796      	b.n	800a468 <_dtoa_r+0xae0>
 800a53a:	4b0a      	ldr	r3, [pc, #40]	; (800a564 <_dtoa_r+0xbdc>)
 800a53c:	f7ff ba99 	b.w	8009a72 <_dtoa_r+0xea>
 800a540:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a542:	2b00      	cmp	r3, #0
 800a544:	f47f aa6d 	bne.w	8009a22 <_dtoa_r+0x9a>
 800a548:	4b07      	ldr	r3, [pc, #28]	; (800a568 <_dtoa_r+0xbe0>)
 800a54a:	f7ff ba92 	b.w	8009a72 <_dtoa_r+0xea>
 800a54e:	9b01      	ldr	r3, [sp, #4]
 800a550:	2b00      	cmp	r3, #0
 800a552:	dcb5      	bgt.n	800a4c0 <_dtoa_r+0xb38>
 800a554:	9b07      	ldr	r3, [sp, #28]
 800a556:	2b02      	cmp	r3, #2
 800a558:	f73f aeb1 	bgt.w	800a2be <_dtoa_r+0x936>
 800a55c:	e7b0      	b.n	800a4c0 <_dtoa_r+0xb38>
 800a55e:	bf00      	nop
 800a560:	0800d0d2 	.word	0x0800d0d2
 800a564:	0800d02d 	.word	0x0800d02d
 800a568:	0800d056 	.word	0x0800d056

0800a56c <_free_r>:
 800a56c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a56e:	2900      	cmp	r1, #0
 800a570:	d044      	beq.n	800a5fc <_free_r+0x90>
 800a572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a576:	9001      	str	r0, [sp, #4]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f1a1 0404 	sub.w	r4, r1, #4
 800a57e:	bfb8      	it	lt
 800a580:	18e4      	addlt	r4, r4, r3
 800a582:	f000 f8e7 	bl	800a754 <__malloc_lock>
 800a586:	4a1e      	ldr	r2, [pc, #120]	; (800a600 <_free_r+0x94>)
 800a588:	9801      	ldr	r0, [sp, #4]
 800a58a:	6813      	ldr	r3, [r2, #0]
 800a58c:	b933      	cbnz	r3, 800a59c <_free_r+0x30>
 800a58e:	6063      	str	r3, [r4, #4]
 800a590:	6014      	str	r4, [r2, #0]
 800a592:	b003      	add	sp, #12
 800a594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a598:	f000 b8e2 	b.w	800a760 <__malloc_unlock>
 800a59c:	42a3      	cmp	r3, r4
 800a59e:	d908      	bls.n	800a5b2 <_free_r+0x46>
 800a5a0:	6825      	ldr	r5, [r4, #0]
 800a5a2:	1961      	adds	r1, r4, r5
 800a5a4:	428b      	cmp	r3, r1
 800a5a6:	bf01      	itttt	eq
 800a5a8:	6819      	ldreq	r1, [r3, #0]
 800a5aa:	685b      	ldreq	r3, [r3, #4]
 800a5ac:	1949      	addeq	r1, r1, r5
 800a5ae:	6021      	streq	r1, [r4, #0]
 800a5b0:	e7ed      	b.n	800a58e <_free_r+0x22>
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	b10b      	cbz	r3, 800a5bc <_free_r+0x50>
 800a5b8:	42a3      	cmp	r3, r4
 800a5ba:	d9fa      	bls.n	800a5b2 <_free_r+0x46>
 800a5bc:	6811      	ldr	r1, [r2, #0]
 800a5be:	1855      	adds	r5, r2, r1
 800a5c0:	42a5      	cmp	r5, r4
 800a5c2:	d10b      	bne.n	800a5dc <_free_r+0x70>
 800a5c4:	6824      	ldr	r4, [r4, #0]
 800a5c6:	4421      	add	r1, r4
 800a5c8:	1854      	adds	r4, r2, r1
 800a5ca:	42a3      	cmp	r3, r4
 800a5cc:	6011      	str	r1, [r2, #0]
 800a5ce:	d1e0      	bne.n	800a592 <_free_r+0x26>
 800a5d0:	681c      	ldr	r4, [r3, #0]
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	6053      	str	r3, [r2, #4]
 800a5d6:	440c      	add	r4, r1
 800a5d8:	6014      	str	r4, [r2, #0]
 800a5da:	e7da      	b.n	800a592 <_free_r+0x26>
 800a5dc:	d902      	bls.n	800a5e4 <_free_r+0x78>
 800a5de:	230c      	movs	r3, #12
 800a5e0:	6003      	str	r3, [r0, #0]
 800a5e2:	e7d6      	b.n	800a592 <_free_r+0x26>
 800a5e4:	6825      	ldr	r5, [r4, #0]
 800a5e6:	1961      	adds	r1, r4, r5
 800a5e8:	428b      	cmp	r3, r1
 800a5ea:	bf04      	itt	eq
 800a5ec:	6819      	ldreq	r1, [r3, #0]
 800a5ee:	685b      	ldreq	r3, [r3, #4]
 800a5f0:	6063      	str	r3, [r4, #4]
 800a5f2:	bf04      	itt	eq
 800a5f4:	1949      	addeq	r1, r1, r5
 800a5f6:	6021      	streq	r1, [r4, #0]
 800a5f8:	6054      	str	r4, [r2, #4]
 800a5fa:	e7ca      	b.n	800a592 <_free_r+0x26>
 800a5fc:	b003      	add	sp, #12
 800a5fe:	bd30      	pop	{r4, r5, pc}
 800a600:	200005e0 	.word	0x200005e0

0800a604 <malloc>:
 800a604:	4b02      	ldr	r3, [pc, #8]	; (800a610 <malloc+0xc>)
 800a606:	4601      	mov	r1, r0
 800a608:	6818      	ldr	r0, [r3, #0]
 800a60a:	f000 b823 	b.w	800a654 <_malloc_r>
 800a60e:	bf00      	nop
 800a610:	200000cc 	.word	0x200000cc

0800a614 <sbrk_aligned>:
 800a614:	b570      	push	{r4, r5, r6, lr}
 800a616:	4e0e      	ldr	r6, [pc, #56]	; (800a650 <sbrk_aligned+0x3c>)
 800a618:	460c      	mov	r4, r1
 800a61a:	6831      	ldr	r1, [r6, #0]
 800a61c:	4605      	mov	r5, r0
 800a61e:	b911      	cbnz	r1, 800a626 <sbrk_aligned+0x12>
 800a620:	f001 fd96 	bl	800c150 <_sbrk_r>
 800a624:	6030      	str	r0, [r6, #0]
 800a626:	4621      	mov	r1, r4
 800a628:	4628      	mov	r0, r5
 800a62a:	f001 fd91 	bl	800c150 <_sbrk_r>
 800a62e:	1c43      	adds	r3, r0, #1
 800a630:	d00a      	beq.n	800a648 <sbrk_aligned+0x34>
 800a632:	1cc4      	adds	r4, r0, #3
 800a634:	f024 0403 	bic.w	r4, r4, #3
 800a638:	42a0      	cmp	r0, r4
 800a63a:	d007      	beq.n	800a64c <sbrk_aligned+0x38>
 800a63c:	1a21      	subs	r1, r4, r0
 800a63e:	4628      	mov	r0, r5
 800a640:	f001 fd86 	bl	800c150 <_sbrk_r>
 800a644:	3001      	adds	r0, #1
 800a646:	d101      	bne.n	800a64c <sbrk_aligned+0x38>
 800a648:	f04f 34ff 	mov.w	r4, #4294967295
 800a64c:	4620      	mov	r0, r4
 800a64e:	bd70      	pop	{r4, r5, r6, pc}
 800a650:	200005e4 	.word	0x200005e4

0800a654 <_malloc_r>:
 800a654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a658:	1ccd      	adds	r5, r1, #3
 800a65a:	f025 0503 	bic.w	r5, r5, #3
 800a65e:	3508      	adds	r5, #8
 800a660:	2d0c      	cmp	r5, #12
 800a662:	bf38      	it	cc
 800a664:	250c      	movcc	r5, #12
 800a666:	2d00      	cmp	r5, #0
 800a668:	4607      	mov	r7, r0
 800a66a:	db01      	blt.n	800a670 <_malloc_r+0x1c>
 800a66c:	42a9      	cmp	r1, r5
 800a66e:	d905      	bls.n	800a67c <_malloc_r+0x28>
 800a670:	230c      	movs	r3, #12
 800a672:	603b      	str	r3, [r7, #0]
 800a674:	2600      	movs	r6, #0
 800a676:	4630      	mov	r0, r6
 800a678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a67c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a750 <_malloc_r+0xfc>
 800a680:	f000 f868 	bl	800a754 <__malloc_lock>
 800a684:	f8d8 3000 	ldr.w	r3, [r8]
 800a688:	461c      	mov	r4, r3
 800a68a:	bb5c      	cbnz	r4, 800a6e4 <_malloc_r+0x90>
 800a68c:	4629      	mov	r1, r5
 800a68e:	4638      	mov	r0, r7
 800a690:	f7ff ffc0 	bl	800a614 <sbrk_aligned>
 800a694:	1c43      	adds	r3, r0, #1
 800a696:	4604      	mov	r4, r0
 800a698:	d155      	bne.n	800a746 <_malloc_r+0xf2>
 800a69a:	f8d8 4000 	ldr.w	r4, [r8]
 800a69e:	4626      	mov	r6, r4
 800a6a0:	2e00      	cmp	r6, #0
 800a6a2:	d145      	bne.n	800a730 <_malloc_r+0xdc>
 800a6a4:	2c00      	cmp	r4, #0
 800a6a6:	d048      	beq.n	800a73a <_malloc_r+0xe6>
 800a6a8:	6823      	ldr	r3, [r4, #0]
 800a6aa:	4631      	mov	r1, r6
 800a6ac:	4638      	mov	r0, r7
 800a6ae:	eb04 0903 	add.w	r9, r4, r3
 800a6b2:	f001 fd4d 	bl	800c150 <_sbrk_r>
 800a6b6:	4581      	cmp	r9, r0
 800a6b8:	d13f      	bne.n	800a73a <_malloc_r+0xe6>
 800a6ba:	6821      	ldr	r1, [r4, #0]
 800a6bc:	1a6d      	subs	r5, r5, r1
 800a6be:	4629      	mov	r1, r5
 800a6c0:	4638      	mov	r0, r7
 800a6c2:	f7ff ffa7 	bl	800a614 <sbrk_aligned>
 800a6c6:	3001      	adds	r0, #1
 800a6c8:	d037      	beq.n	800a73a <_malloc_r+0xe6>
 800a6ca:	6823      	ldr	r3, [r4, #0]
 800a6cc:	442b      	add	r3, r5
 800a6ce:	6023      	str	r3, [r4, #0]
 800a6d0:	f8d8 3000 	ldr.w	r3, [r8]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d038      	beq.n	800a74a <_malloc_r+0xf6>
 800a6d8:	685a      	ldr	r2, [r3, #4]
 800a6da:	42a2      	cmp	r2, r4
 800a6dc:	d12b      	bne.n	800a736 <_malloc_r+0xe2>
 800a6de:	2200      	movs	r2, #0
 800a6e0:	605a      	str	r2, [r3, #4]
 800a6e2:	e00f      	b.n	800a704 <_malloc_r+0xb0>
 800a6e4:	6822      	ldr	r2, [r4, #0]
 800a6e6:	1b52      	subs	r2, r2, r5
 800a6e8:	d41f      	bmi.n	800a72a <_malloc_r+0xd6>
 800a6ea:	2a0b      	cmp	r2, #11
 800a6ec:	d917      	bls.n	800a71e <_malloc_r+0xca>
 800a6ee:	1961      	adds	r1, r4, r5
 800a6f0:	42a3      	cmp	r3, r4
 800a6f2:	6025      	str	r5, [r4, #0]
 800a6f4:	bf18      	it	ne
 800a6f6:	6059      	strne	r1, [r3, #4]
 800a6f8:	6863      	ldr	r3, [r4, #4]
 800a6fa:	bf08      	it	eq
 800a6fc:	f8c8 1000 	streq.w	r1, [r8]
 800a700:	5162      	str	r2, [r4, r5]
 800a702:	604b      	str	r3, [r1, #4]
 800a704:	4638      	mov	r0, r7
 800a706:	f104 060b 	add.w	r6, r4, #11
 800a70a:	f000 f829 	bl	800a760 <__malloc_unlock>
 800a70e:	f026 0607 	bic.w	r6, r6, #7
 800a712:	1d23      	adds	r3, r4, #4
 800a714:	1af2      	subs	r2, r6, r3
 800a716:	d0ae      	beq.n	800a676 <_malloc_r+0x22>
 800a718:	1b9b      	subs	r3, r3, r6
 800a71a:	50a3      	str	r3, [r4, r2]
 800a71c:	e7ab      	b.n	800a676 <_malloc_r+0x22>
 800a71e:	42a3      	cmp	r3, r4
 800a720:	6862      	ldr	r2, [r4, #4]
 800a722:	d1dd      	bne.n	800a6e0 <_malloc_r+0x8c>
 800a724:	f8c8 2000 	str.w	r2, [r8]
 800a728:	e7ec      	b.n	800a704 <_malloc_r+0xb0>
 800a72a:	4623      	mov	r3, r4
 800a72c:	6864      	ldr	r4, [r4, #4]
 800a72e:	e7ac      	b.n	800a68a <_malloc_r+0x36>
 800a730:	4634      	mov	r4, r6
 800a732:	6876      	ldr	r6, [r6, #4]
 800a734:	e7b4      	b.n	800a6a0 <_malloc_r+0x4c>
 800a736:	4613      	mov	r3, r2
 800a738:	e7cc      	b.n	800a6d4 <_malloc_r+0x80>
 800a73a:	230c      	movs	r3, #12
 800a73c:	603b      	str	r3, [r7, #0]
 800a73e:	4638      	mov	r0, r7
 800a740:	f000 f80e 	bl	800a760 <__malloc_unlock>
 800a744:	e797      	b.n	800a676 <_malloc_r+0x22>
 800a746:	6025      	str	r5, [r4, #0]
 800a748:	e7dc      	b.n	800a704 <_malloc_r+0xb0>
 800a74a:	605b      	str	r3, [r3, #4]
 800a74c:	deff      	udf	#255	; 0xff
 800a74e:	bf00      	nop
 800a750:	200005e0 	.word	0x200005e0

0800a754 <__malloc_lock>:
 800a754:	4801      	ldr	r0, [pc, #4]	; (800a75c <__malloc_lock+0x8>)
 800a756:	f7ff b876 	b.w	8009846 <__retarget_lock_acquire_recursive>
 800a75a:	bf00      	nop
 800a75c:	200005dc 	.word	0x200005dc

0800a760 <__malloc_unlock>:
 800a760:	4801      	ldr	r0, [pc, #4]	; (800a768 <__malloc_unlock+0x8>)
 800a762:	f7ff b871 	b.w	8009848 <__retarget_lock_release_recursive>
 800a766:	bf00      	nop
 800a768:	200005dc 	.word	0x200005dc

0800a76c <_Balloc>:
 800a76c:	b570      	push	{r4, r5, r6, lr}
 800a76e:	69c6      	ldr	r6, [r0, #28]
 800a770:	4604      	mov	r4, r0
 800a772:	460d      	mov	r5, r1
 800a774:	b976      	cbnz	r6, 800a794 <_Balloc+0x28>
 800a776:	2010      	movs	r0, #16
 800a778:	f7ff ff44 	bl	800a604 <malloc>
 800a77c:	4602      	mov	r2, r0
 800a77e:	61e0      	str	r0, [r4, #28]
 800a780:	b920      	cbnz	r0, 800a78c <_Balloc+0x20>
 800a782:	4b18      	ldr	r3, [pc, #96]	; (800a7e4 <_Balloc+0x78>)
 800a784:	4818      	ldr	r0, [pc, #96]	; (800a7e8 <_Balloc+0x7c>)
 800a786:	216b      	movs	r1, #107	; 0x6b
 800a788:	f001 fcfa 	bl	800c180 <__assert_func>
 800a78c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a790:	6006      	str	r6, [r0, #0]
 800a792:	60c6      	str	r6, [r0, #12]
 800a794:	69e6      	ldr	r6, [r4, #28]
 800a796:	68f3      	ldr	r3, [r6, #12]
 800a798:	b183      	cbz	r3, 800a7bc <_Balloc+0x50>
 800a79a:	69e3      	ldr	r3, [r4, #28]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7a2:	b9b8      	cbnz	r0, 800a7d4 <_Balloc+0x68>
 800a7a4:	2101      	movs	r1, #1
 800a7a6:	fa01 f605 	lsl.w	r6, r1, r5
 800a7aa:	1d72      	adds	r2, r6, #5
 800a7ac:	0092      	lsls	r2, r2, #2
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	f001 fd04 	bl	800c1bc <_calloc_r>
 800a7b4:	b160      	cbz	r0, 800a7d0 <_Balloc+0x64>
 800a7b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7ba:	e00e      	b.n	800a7da <_Balloc+0x6e>
 800a7bc:	2221      	movs	r2, #33	; 0x21
 800a7be:	2104      	movs	r1, #4
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	f001 fcfb 	bl	800c1bc <_calloc_r>
 800a7c6:	69e3      	ldr	r3, [r4, #28]
 800a7c8:	60f0      	str	r0, [r6, #12]
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d1e4      	bne.n	800a79a <_Balloc+0x2e>
 800a7d0:	2000      	movs	r0, #0
 800a7d2:	bd70      	pop	{r4, r5, r6, pc}
 800a7d4:	6802      	ldr	r2, [r0, #0]
 800a7d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a7da:	2300      	movs	r3, #0
 800a7dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7e0:	e7f7      	b.n	800a7d2 <_Balloc+0x66>
 800a7e2:	bf00      	nop
 800a7e4:	0800d063 	.word	0x0800d063
 800a7e8:	0800d0e3 	.word	0x0800d0e3

0800a7ec <_Bfree>:
 800a7ec:	b570      	push	{r4, r5, r6, lr}
 800a7ee:	69c6      	ldr	r6, [r0, #28]
 800a7f0:	4605      	mov	r5, r0
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	b976      	cbnz	r6, 800a814 <_Bfree+0x28>
 800a7f6:	2010      	movs	r0, #16
 800a7f8:	f7ff ff04 	bl	800a604 <malloc>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	61e8      	str	r0, [r5, #28]
 800a800:	b920      	cbnz	r0, 800a80c <_Bfree+0x20>
 800a802:	4b09      	ldr	r3, [pc, #36]	; (800a828 <_Bfree+0x3c>)
 800a804:	4809      	ldr	r0, [pc, #36]	; (800a82c <_Bfree+0x40>)
 800a806:	218f      	movs	r1, #143	; 0x8f
 800a808:	f001 fcba 	bl	800c180 <__assert_func>
 800a80c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a810:	6006      	str	r6, [r0, #0]
 800a812:	60c6      	str	r6, [r0, #12]
 800a814:	b13c      	cbz	r4, 800a826 <_Bfree+0x3a>
 800a816:	69eb      	ldr	r3, [r5, #28]
 800a818:	6862      	ldr	r2, [r4, #4]
 800a81a:	68db      	ldr	r3, [r3, #12]
 800a81c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a820:	6021      	str	r1, [r4, #0]
 800a822:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a826:	bd70      	pop	{r4, r5, r6, pc}
 800a828:	0800d063 	.word	0x0800d063
 800a82c:	0800d0e3 	.word	0x0800d0e3

0800a830 <__multadd>:
 800a830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a834:	690d      	ldr	r5, [r1, #16]
 800a836:	4607      	mov	r7, r0
 800a838:	460c      	mov	r4, r1
 800a83a:	461e      	mov	r6, r3
 800a83c:	f101 0c14 	add.w	ip, r1, #20
 800a840:	2000      	movs	r0, #0
 800a842:	f8dc 3000 	ldr.w	r3, [ip]
 800a846:	b299      	uxth	r1, r3
 800a848:	fb02 6101 	mla	r1, r2, r1, r6
 800a84c:	0c1e      	lsrs	r6, r3, #16
 800a84e:	0c0b      	lsrs	r3, r1, #16
 800a850:	fb02 3306 	mla	r3, r2, r6, r3
 800a854:	b289      	uxth	r1, r1
 800a856:	3001      	adds	r0, #1
 800a858:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a85c:	4285      	cmp	r5, r0
 800a85e:	f84c 1b04 	str.w	r1, [ip], #4
 800a862:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a866:	dcec      	bgt.n	800a842 <__multadd+0x12>
 800a868:	b30e      	cbz	r6, 800a8ae <__multadd+0x7e>
 800a86a:	68a3      	ldr	r3, [r4, #8]
 800a86c:	42ab      	cmp	r3, r5
 800a86e:	dc19      	bgt.n	800a8a4 <__multadd+0x74>
 800a870:	6861      	ldr	r1, [r4, #4]
 800a872:	4638      	mov	r0, r7
 800a874:	3101      	adds	r1, #1
 800a876:	f7ff ff79 	bl	800a76c <_Balloc>
 800a87a:	4680      	mov	r8, r0
 800a87c:	b928      	cbnz	r0, 800a88a <__multadd+0x5a>
 800a87e:	4602      	mov	r2, r0
 800a880:	4b0c      	ldr	r3, [pc, #48]	; (800a8b4 <__multadd+0x84>)
 800a882:	480d      	ldr	r0, [pc, #52]	; (800a8b8 <__multadd+0x88>)
 800a884:	21ba      	movs	r1, #186	; 0xba
 800a886:	f001 fc7b 	bl	800c180 <__assert_func>
 800a88a:	6922      	ldr	r2, [r4, #16]
 800a88c:	3202      	adds	r2, #2
 800a88e:	f104 010c 	add.w	r1, r4, #12
 800a892:	0092      	lsls	r2, r2, #2
 800a894:	300c      	adds	r0, #12
 800a896:	f7fe ffd8 	bl	800984a <memcpy>
 800a89a:	4621      	mov	r1, r4
 800a89c:	4638      	mov	r0, r7
 800a89e:	f7ff ffa5 	bl	800a7ec <_Bfree>
 800a8a2:	4644      	mov	r4, r8
 800a8a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8a8:	3501      	adds	r5, #1
 800a8aa:	615e      	str	r6, [r3, #20]
 800a8ac:	6125      	str	r5, [r4, #16]
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8b4:	0800d0d2 	.word	0x0800d0d2
 800a8b8:	0800d0e3 	.word	0x0800d0e3

0800a8bc <__s2b>:
 800a8bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8c0:	460c      	mov	r4, r1
 800a8c2:	4615      	mov	r5, r2
 800a8c4:	461f      	mov	r7, r3
 800a8c6:	2209      	movs	r2, #9
 800a8c8:	3308      	adds	r3, #8
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	2201      	movs	r2, #1
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	db09      	blt.n	800a8ec <__s2b+0x30>
 800a8d8:	4630      	mov	r0, r6
 800a8da:	f7ff ff47 	bl	800a76c <_Balloc>
 800a8de:	b940      	cbnz	r0, 800a8f2 <__s2b+0x36>
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	4b19      	ldr	r3, [pc, #100]	; (800a948 <__s2b+0x8c>)
 800a8e4:	4819      	ldr	r0, [pc, #100]	; (800a94c <__s2b+0x90>)
 800a8e6:	21d3      	movs	r1, #211	; 0xd3
 800a8e8:	f001 fc4a 	bl	800c180 <__assert_func>
 800a8ec:	0052      	lsls	r2, r2, #1
 800a8ee:	3101      	adds	r1, #1
 800a8f0:	e7f0      	b.n	800a8d4 <__s2b+0x18>
 800a8f2:	9b08      	ldr	r3, [sp, #32]
 800a8f4:	6143      	str	r3, [r0, #20]
 800a8f6:	2d09      	cmp	r5, #9
 800a8f8:	f04f 0301 	mov.w	r3, #1
 800a8fc:	6103      	str	r3, [r0, #16]
 800a8fe:	dd16      	ble.n	800a92e <__s2b+0x72>
 800a900:	f104 0909 	add.w	r9, r4, #9
 800a904:	46c8      	mov	r8, r9
 800a906:	442c      	add	r4, r5
 800a908:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a90c:	4601      	mov	r1, r0
 800a90e:	3b30      	subs	r3, #48	; 0x30
 800a910:	220a      	movs	r2, #10
 800a912:	4630      	mov	r0, r6
 800a914:	f7ff ff8c 	bl	800a830 <__multadd>
 800a918:	45a0      	cmp	r8, r4
 800a91a:	d1f5      	bne.n	800a908 <__s2b+0x4c>
 800a91c:	f1a5 0408 	sub.w	r4, r5, #8
 800a920:	444c      	add	r4, r9
 800a922:	1b2d      	subs	r5, r5, r4
 800a924:	1963      	adds	r3, r4, r5
 800a926:	42bb      	cmp	r3, r7
 800a928:	db04      	blt.n	800a934 <__s2b+0x78>
 800a92a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a92e:	340a      	adds	r4, #10
 800a930:	2509      	movs	r5, #9
 800a932:	e7f6      	b.n	800a922 <__s2b+0x66>
 800a934:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a938:	4601      	mov	r1, r0
 800a93a:	3b30      	subs	r3, #48	; 0x30
 800a93c:	220a      	movs	r2, #10
 800a93e:	4630      	mov	r0, r6
 800a940:	f7ff ff76 	bl	800a830 <__multadd>
 800a944:	e7ee      	b.n	800a924 <__s2b+0x68>
 800a946:	bf00      	nop
 800a948:	0800d0d2 	.word	0x0800d0d2
 800a94c:	0800d0e3 	.word	0x0800d0e3

0800a950 <__hi0bits>:
 800a950:	0c03      	lsrs	r3, r0, #16
 800a952:	041b      	lsls	r3, r3, #16
 800a954:	b9d3      	cbnz	r3, 800a98c <__hi0bits+0x3c>
 800a956:	0400      	lsls	r0, r0, #16
 800a958:	2310      	movs	r3, #16
 800a95a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a95e:	bf04      	itt	eq
 800a960:	0200      	lsleq	r0, r0, #8
 800a962:	3308      	addeq	r3, #8
 800a964:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a968:	bf04      	itt	eq
 800a96a:	0100      	lsleq	r0, r0, #4
 800a96c:	3304      	addeq	r3, #4
 800a96e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a972:	bf04      	itt	eq
 800a974:	0080      	lsleq	r0, r0, #2
 800a976:	3302      	addeq	r3, #2
 800a978:	2800      	cmp	r0, #0
 800a97a:	db05      	blt.n	800a988 <__hi0bits+0x38>
 800a97c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a980:	f103 0301 	add.w	r3, r3, #1
 800a984:	bf08      	it	eq
 800a986:	2320      	moveq	r3, #32
 800a988:	4618      	mov	r0, r3
 800a98a:	4770      	bx	lr
 800a98c:	2300      	movs	r3, #0
 800a98e:	e7e4      	b.n	800a95a <__hi0bits+0xa>

0800a990 <__lo0bits>:
 800a990:	6803      	ldr	r3, [r0, #0]
 800a992:	f013 0207 	ands.w	r2, r3, #7
 800a996:	d00c      	beq.n	800a9b2 <__lo0bits+0x22>
 800a998:	07d9      	lsls	r1, r3, #31
 800a99a:	d422      	bmi.n	800a9e2 <__lo0bits+0x52>
 800a99c:	079a      	lsls	r2, r3, #30
 800a99e:	bf49      	itett	mi
 800a9a0:	085b      	lsrmi	r3, r3, #1
 800a9a2:	089b      	lsrpl	r3, r3, #2
 800a9a4:	6003      	strmi	r3, [r0, #0]
 800a9a6:	2201      	movmi	r2, #1
 800a9a8:	bf5c      	itt	pl
 800a9aa:	6003      	strpl	r3, [r0, #0]
 800a9ac:	2202      	movpl	r2, #2
 800a9ae:	4610      	mov	r0, r2
 800a9b0:	4770      	bx	lr
 800a9b2:	b299      	uxth	r1, r3
 800a9b4:	b909      	cbnz	r1, 800a9ba <__lo0bits+0x2a>
 800a9b6:	0c1b      	lsrs	r3, r3, #16
 800a9b8:	2210      	movs	r2, #16
 800a9ba:	b2d9      	uxtb	r1, r3
 800a9bc:	b909      	cbnz	r1, 800a9c2 <__lo0bits+0x32>
 800a9be:	3208      	adds	r2, #8
 800a9c0:	0a1b      	lsrs	r3, r3, #8
 800a9c2:	0719      	lsls	r1, r3, #28
 800a9c4:	bf04      	itt	eq
 800a9c6:	091b      	lsreq	r3, r3, #4
 800a9c8:	3204      	addeq	r2, #4
 800a9ca:	0799      	lsls	r1, r3, #30
 800a9cc:	bf04      	itt	eq
 800a9ce:	089b      	lsreq	r3, r3, #2
 800a9d0:	3202      	addeq	r2, #2
 800a9d2:	07d9      	lsls	r1, r3, #31
 800a9d4:	d403      	bmi.n	800a9de <__lo0bits+0x4e>
 800a9d6:	085b      	lsrs	r3, r3, #1
 800a9d8:	f102 0201 	add.w	r2, r2, #1
 800a9dc:	d003      	beq.n	800a9e6 <__lo0bits+0x56>
 800a9de:	6003      	str	r3, [r0, #0]
 800a9e0:	e7e5      	b.n	800a9ae <__lo0bits+0x1e>
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	e7e3      	b.n	800a9ae <__lo0bits+0x1e>
 800a9e6:	2220      	movs	r2, #32
 800a9e8:	e7e1      	b.n	800a9ae <__lo0bits+0x1e>
	...

0800a9ec <__i2b>:
 800a9ec:	b510      	push	{r4, lr}
 800a9ee:	460c      	mov	r4, r1
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	f7ff febb 	bl	800a76c <_Balloc>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	b928      	cbnz	r0, 800aa06 <__i2b+0x1a>
 800a9fa:	4b05      	ldr	r3, [pc, #20]	; (800aa10 <__i2b+0x24>)
 800a9fc:	4805      	ldr	r0, [pc, #20]	; (800aa14 <__i2b+0x28>)
 800a9fe:	f240 1145 	movw	r1, #325	; 0x145
 800aa02:	f001 fbbd 	bl	800c180 <__assert_func>
 800aa06:	2301      	movs	r3, #1
 800aa08:	6144      	str	r4, [r0, #20]
 800aa0a:	6103      	str	r3, [r0, #16]
 800aa0c:	bd10      	pop	{r4, pc}
 800aa0e:	bf00      	nop
 800aa10:	0800d0d2 	.word	0x0800d0d2
 800aa14:	0800d0e3 	.word	0x0800d0e3

0800aa18 <__multiply>:
 800aa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa1c:	4691      	mov	r9, r2
 800aa1e:	690a      	ldr	r2, [r1, #16]
 800aa20:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa24:	429a      	cmp	r2, r3
 800aa26:	bfb8      	it	lt
 800aa28:	460b      	movlt	r3, r1
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	bfbc      	itt	lt
 800aa2e:	464c      	movlt	r4, r9
 800aa30:	4699      	movlt	r9, r3
 800aa32:	6927      	ldr	r7, [r4, #16]
 800aa34:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aa38:	68a3      	ldr	r3, [r4, #8]
 800aa3a:	6861      	ldr	r1, [r4, #4]
 800aa3c:	eb07 060a 	add.w	r6, r7, sl
 800aa40:	42b3      	cmp	r3, r6
 800aa42:	b085      	sub	sp, #20
 800aa44:	bfb8      	it	lt
 800aa46:	3101      	addlt	r1, #1
 800aa48:	f7ff fe90 	bl	800a76c <_Balloc>
 800aa4c:	b930      	cbnz	r0, 800aa5c <__multiply+0x44>
 800aa4e:	4602      	mov	r2, r0
 800aa50:	4b44      	ldr	r3, [pc, #272]	; (800ab64 <__multiply+0x14c>)
 800aa52:	4845      	ldr	r0, [pc, #276]	; (800ab68 <__multiply+0x150>)
 800aa54:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800aa58:	f001 fb92 	bl	800c180 <__assert_func>
 800aa5c:	f100 0514 	add.w	r5, r0, #20
 800aa60:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa64:	462b      	mov	r3, r5
 800aa66:	2200      	movs	r2, #0
 800aa68:	4543      	cmp	r3, r8
 800aa6a:	d321      	bcc.n	800aab0 <__multiply+0x98>
 800aa6c:	f104 0314 	add.w	r3, r4, #20
 800aa70:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aa74:	f109 0314 	add.w	r3, r9, #20
 800aa78:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800aa7c:	9202      	str	r2, [sp, #8]
 800aa7e:	1b3a      	subs	r2, r7, r4
 800aa80:	3a15      	subs	r2, #21
 800aa82:	f022 0203 	bic.w	r2, r2, #3
 800aa86:	3204      	adds	r2, #4
 800aa88:	f104 0115 	add.w	r1, r4, #21
 800aa8c:	428f      	cmp	r7, r1
 800aa8e:	bf38      	it	cc
 800aa90:	2204      	movcc	r2, #4
 800aa92:	9201      	str	r2, [sp, #4]
 800aa94:	9a02      	ldr	r2, [sp, #8]
 800aa96:	9303      	str	r3, [sp, #12]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d80c      	bhi.n	800aab6 <__multiply+0x9e>
 800aa9c:	2e00      	cmp	r6, #0
 800aa9e:	dd03      	ble.n	800aaa8 <__multiply+0x90>
 800aaa0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d05b      	beq.n	800ab60 <__multiply+0x148>
 800aaa8:	6106      	str	r6, [r0, #16]
 800aaaa:	b005      	add	sp, #20
 800aaac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab0:	f843 2b04 	str.w	r2, [r3], #4
 800aab4:	e7d8      	b.n	800aa68 <__multiply+0x50>
 800aab6:	f8b3 a000 	ldrh.w	sl, [r3]
 800aaba:	f1ba 0f00 	cmp.w	sl, #0
 800aabe:	d024      	beq.n	800ab0a <__multiply+0xf2>
 800aac0:	f104 0e14 	add.w	lr, r4, #20
 800aac4:	46a9      	mov	r9, r5
 800aac6:	f04f 0c00 	mov.w	ip, #0
 800aaca:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aace:	f8d9 1000 	ldr.w	r1, [r9]
 800aad2:	fa1f fb82 	uxth.w	fp, r2
 800aad6:	b289      	uxth	r1, r1
 800aad8:	fb0a 110b 	mla	r1, sl, fp, r1
 800aadc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aae0:	f8d9 2000 	ldr.w	r2, [r9]
 800aae4:	4461      	add	r1, ip
 800aae6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aaea:	fb0a c20b 	mla	r2, sl, fp, ip
 800aaee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aaf2:	b289      	uxth	r1, r1
 800aaf4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aaf8:	4577      	cmp	r7, lr
 800aafa:	f849 1b04 	str.w	r1, [r9], #4
 800aafe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ab02:	d8e2      	bhi.n	800aaca <__multiply+0xb2>
 800ab04:	9a01      	ldr	r2, [sp, #4]
 800ab06:	f845 c002 	str.w	ip, [r5, r2]
 800ab0a:	9a03      	ldr	r2, [sp, #12]
 800ab0c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ab10:	3304      	adds	r3, #4
 800ab12:	f1b9 0f00 	cmp.w	r9, #0
 800ab16:	d021      	beq.n	800ab5c <__multiply+0x144>
 800ab18:	6829      	ldr	r1, [r5, #0]
 800ab1a:	f104 0c14 	add.w	ip, r4, #20
 800ab1e:	46ae      	mov	lr, r5
 800ab20:	f04f 0a00 	mov.w	sl, #0
 800ab24:	f8bc b000 	ldrh.w	fp, [ip]
 800ab28:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ab2c:	fb09 220b 	mla	r2, r9, fp, r2
 800ab30:	4452      	add	r2, sl
 800ab32:	b289      	uxth	r1, r1
 800ab34:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ab38:	f84e 1b04 	str.w	r1, [lr], #4
 800ab3c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ab40:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ab44:	f8be 1000 	ldrh.w	r1, [lr]
 800ab48:	fb09 110a 	mla	r1, r9, sl, r1
 800ab4c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ab50:	4567      	cmp	r7, ip
 800ab52:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ab56:	d8e5      	bhi.n	800ab24 <__multiply+0x10c>
 800ab58:	9a01      	ldr	r2, [sp, #4]
 800ab5a:	50a9      	str	r1, [r5, r2]
 800ab5c:	3504      	adds	r5, #4
 800ab5e:	e799      	b.n	800aa94 <__multiply+0x7c>
 800ab60:	3e01      	subs	r6, #1
 800ab62:	e79b      	b.n	800aa9c <__multiply+0x84>
 800ab64:	0800d0d2 	.word	0x0800d0d2
 800ab68:	0800d0e3 	.word	0x0800d0e3

0800ab6c <__pow5mult>:
 800ab6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab70:	4615      	mov	r5, r2
 800ab72:	f012 0203 	ands.w	r2, r2, #3
 800ab76:	4606      	mov	r6, r0
 800ab78:	460f      	mov	r7, r1
 800ab7a:	d007      	beq.n	800ab8c <__pow5mult+0x20>
 800ab7c:	4c25      	ldr	r4, [pc, #148]	; (800ac14 <__pow5mult+0xa8>)
 800ab7e:	3a01      	subs	r2, #1
 800ab80:	2300      	movs	r3, #0
 800ab82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab86:	f7ff fe53 	bl	800a830 <__multadd>
 800ab8a:	4607      	mov	r7, r0
 800ab8c:	10ad      	asrs	r5, r5, #2
 800ab8e:	d03d      	beq.n	800ac0c <__pow5mult+0xa0>
 800ab90:	69f4      	ldr	r4, [r6, #28]
 800ab92:	b97c      	cbnz	r4, 800abb4 <__pow5mult+0x48>
 800ab94:	2010      	movs	r0, #16
 800ab96:	f7ff fd35 	bl	800a604 <malloc>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	61f0      	str	r0, [r6, #28]
 800ab9e:	b928      	cbnz	r0, 800abac <__pow5mult+0x40>
 800aba0:	4b1d      	ldr	r3, [pc, #116]	; (800ac18 <__pow5mult+0xac>)
 800aba2:	481e      	ldr	r0, [pc, #120]	; (800ac1c <__pow5mult+0xb0>)
 800aba4:	f240 11b3 	movw	r1, #435	; 0x1b3
 800aba8:	f001 faea 	bl	800c180 <__assert_func>
 800abac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abb0:	6004      	str	r4, [r0, #0]
 800abb2:	60c4      	str	r4, [r0, #12]
 800abb4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800abb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abbc:	b94c      	cbnz	r4, 800abd2 <__pow5mult+0x66>
 800abbe:	f240 2171 	movw	r1, #625	; 0x271
 800abc2:	4630      	mov	r0, r6
 800abc4:	f7ff ff12 	bl	800a9ec <__i2b>
 800abc8:	2300      	movs	r3, #0
 800abca:	f8c8 0008 	str.w	r0, [r8, #8]
 800abce:	4604      	mov	r4, r0
 800abd0:	6003      	str	r3, [r0, #0]
 800abd2:	f04f 0900 	mov.w	r9, #0
 800abd6:	07eb      	lsls	r3, r5, #31
 800abd8:	d50a      	bpl.n	800abf0 <__pow5mult+0x84>
 800abda:	4639      	mov	r1, r7
 800abdc:	4622      	mov	r2, r4
 800abde:	4630      	mov	r0, r6
 800abe0:	f7ff ff1a 	bl	800aa18 <__multiply>
 800abe4:	4639      	mov	r1, r7
 800abe6:	4680      	mov	r8, r0
 800abe8:	4630      	mov	r0, r6
 800abea:	f7ff fdff 	bl	800a7ec <_Bfree>
 800abee:	4647      	mov	r7, r8
 800abf0:	106d      	asrs	r5, r5, #1
 800abf2:	d00b      	beq.n	800ac0c <__pow5mult+0xa0>
 800abf4:	6820      	ldr	r0, [r4, #0]
 800abf6:	b938      	cbnz	r0, 800ac08 <__pow5mult+0x9c>
 800abf8:	4622      	mov	r2, r4
 800abfa:	4621      	mov	r1, r4
 800abfc:	4630      	mov	r0, r6
 800abfe:	f7ff ff0b 	bl	800aa18 <__multiply>
 800ac02:	6020      	str	r0, [r4, #0]
 800ac04:	f8c0 9000 	str.w	r9, [r0]
 800ac08:	4604      	mov	r4, r0
 800ac0a:	e7e4      	b.n	800abd6 <__pow5mult+0x6a>
 800ac0c:	4638      	mov	r0, r7
 800ac0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac12:	bf00      	nop
 800ac14:	0800d230 	.word	0x0800d230
 800ac18:	0800d063 	.word	0x0800d063
 800ac1c:	0800d0e3 	.word	0x0800d0e3

0800ac20 <__lshift>:
 800ac20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac24:	460c      	mov	r4, r1
 800ac26:	6849      	ldr	r1, [r1, #4]
 800ac28:	6923      	ldr	r3, [r4, #16]
 800ac2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac2e:	68a3      	ldr	r3, [r4, #8]
 800ac30:	4607      	mov	r7, r0
 800ac32:	4691      	mov	r9, r2
 800ac34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac38:	f108 0601 	add.w	r6, r8, #1
 800ac3c:	42b3      	cmp	r3, r6
 800ac3e:	db0b      	blt.n	800ac58 <__lshift+0x38>
 800ac40:	4638      	mov	r0, r7
 800ac42:	f7ff fd93 	bl	800a76c <_Balloc>
 800ac46:	4605      	mov	r5, r0
 800ac48:	b948      	cbnz	r0, 800ac5e <__lshift+0x3e>
 800ac4a:	4602      	mov	r2, r0
 800ac4c:	4b28      	ldr	r3, [pc, #160]	; (800acf0 <__lshift+0xd0>)
 800ac4e:	4829      	ldr	r0, [pc, #164]	; (800acf4 <__lshift+0xd4>)
 800ac50:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ac54:	f001 fa94 	bl	800c180 <__assert_func>
 800ac58:	3101      	adds	r1, #1
 800ac5a:	005b      	lsls	r3, r3, #1
 800ac5c:	e7ee      	b.n	800ac3c <__lshift+0x1c>
 800ac5e:	2300      	movs	r3, #0
 800ac60:	f100 0114 	add.w	r1, r0, #20
 800ac64:	f100 0210 	add.w	r2, r0, #16
 800ac68:	4618      	mov	r0, r3
 800ac6a:	4553      	cmp	r3, sl
 800ac6c:	db33      	blt.n	800acd6 <__lshift+0xb6>
 800ac6e:	6920      	ldr	r0, [r4, #16]
 800ac70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac74:	f104 0314 	add.w	r3, r4, #20
 800ac78:	f019 091f 	ands.w	r9, r9, #31
 800ac7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac84:	d02b      	beq.n	800acde <__lshift+0xbe>
 800ac86:	f1c9 0e20 	rsb	lr, r9, #32
 800ac8a:	468a      	mov	sl, r1
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	6818      	ldr	r0, [r3, #0]
 800ac90:	fa00 f009 	lsl.w	r0, r0, r9
 800ac94:	4310      	orrs	r0, r2
 800ac96:	f84a 0b04 	str.w	r0, [sl], #4
 800ac9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac9e:	459c      	cmp	ip, r3
 800aca0:	fa22 f20e 	lsr.w	r2, r2, lr
 800aca4:	d8f3      	bhi.n	800ac8e <__lshift+0x6e>
 800aca6:	ebac 0304 	sub.w	r3, ip, r4
 800acaa:	3b15      	subs	r3, #21
 800acac:	f023 0303 	bic.w	r3, r3, #3
 800acb0:	3304      	adds	r3, #4
 800acb2:	f104 0015 	add.w	r0, r4, #21
 800acb6:	4584      	cmp	ip, r0
 800acb8:	bf38      	it	cc
 800acba:	2304      	movcc	r3, #4
 800acbc:	50ca      	str	r2, [r1, r3]
 800acbe:	b10a      	cbz	r2, 800acc4 <__lshift+0xa4>
 800acc0:	f108 0602 	add.w	r6, r8, #2
 800acc4:	3e01      	subs	r6, #1
 800acc6:	4638      	mov	r0, r7
 800acc8:	612e      	str	r6, [r5, #16]
 800acca:	4621      	mov	r1, r4
 800accc:	f7ff fd8e 	bl	800a7ec <_Bfree>
 800acd0:	4628      	mov	r0, r5
 800acd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acd6:	f842 0f04 	str.w	r0, [r2, #4]!
 800acda:	3301      	adds	r3, #1
 800acdc:	e7c5      	b.n	800ac6a <__lshift+0x4a>
 800acde:	3904      	subs	r1, #4
 800ace0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ace4:	f841 2f04 	str.w	r2, [r1, #4]!
 800ace8:	459c      	cmp	ip, r3
 800acea:	d8f9      	bhi.n	800ace0 <__lshift+0xc0>
 800acec:	e7ea      	b.n	800acc4 <__lshift+0xa4>
 800acee:	bf00      	nop
 800acf0:	0800d0d2 	.word	0x0800d0d2
 800acf4:	0800d0e3 	.word	0x0800d0e3

0800acf8 <__mcmp>:
 800acf8:	b530      	push	{r4, r5, lr}
 800acfa:	6902      	ldr	r2, [r0, #16]
 800acfc:	690c      	ldr	r4, [r1, #16]
 800acfe:	1b12      	subs	r2, r2, r4
 800ad00:	d10e      	bne.n	800ad20 <__mcmp+0x28>
 800ad02:	f100 0314 	add.w	r3, r0, #20
 800ad06:	3114      	adds	r1, #20
 800ad08:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ad0c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ad10:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ad14:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ad18:	42a5      	cmp	r5, r4
 800ad1a:	d003      	beq.n	800ad24 <__mcmp+0x2c>
 800ad1c:	d305      	bcc.n	800ad2a <__mcmp+0x32>
 800ad1e:	2201      	movs	r2, #1
 800ad20:	4610      	mov	r0, r2
 800ad22:	bd30      	pop	{r4, r5, pc}
 800ad24:	4283      	cmp	r3, r0
 800ad26:	d3f3      	bcc.n	800ad10 <__mcmp+0x18>
 800ad28:	e7fa      	b.n	800ad20 <__mcmp+0x28>
 800ad2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad2e:	e7f7      	b.n	800ad20 <__mcmp+0x28>

0800ad30 <__mdiff>:
 800ad30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad34:	460c      	mov	r4, r1
 800ad36:	4606      	mov	r6, r0
 800ad38:	4611      	mov	r1, r2
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	4690      	mov	r8, r2
 800ad3e:	f7ff ffdb 	bl	800acf8 <__mcmp>
 800ad42:	1e05      	subs	r5, r0, #0
 800ad44:	d110      	bne.n	800ad68 <__mdiff+0x38>
 800ad46:	4629      	mov	r1, r5
 800ad48:	4630      	mov	r0, r6
 800ad4a:	f7ff fd0f 	bl	800a76c <_Balloc>
 800ad4e:	b930      	cbnz	r0, 800ad5e <__mdiff+0x2e>
 800ad50:	4b3a      	ldr	r3, [pc, #232]	; (800ae3c <__mdiff+0x10c>)
 800ad52:	4602      	mov	r2, r0
 800ad54:	f240 2137 	movw	r1, #567	; 0x237
 800ad58:	4839      	ldr	r0, [pc, #228]	; (800ae40 <__mdiff+0x110>)
 800ad5a:	f001 fa11 	bl	800c180 <__assert_func>
 800ad5e:	2301      	movs	r3, #1
 800ad60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad68:	bfa4      	itt	ge
 800ad6a:	4643      	movge	r3, r8
 800ad6c:	46a0      	movge	r8, r4
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ad74:	bfa6      	itte	ge
 800ad76:	461c      	movge	r4, r3
 800ad78:	2500      	movge	r5, #0
 800ad7a:	2501      	movlt	r5, #1
 800ad7c:	f7ff fcf6 	bl	800a76c <_Balloc>
 800ad80:	b920      	cbnz	r0, 800ad8c <__mdiff+0x5c>
 800ad82:	4b2e      	ldr	r3, [pc, #184]	; (800ae3c <__mdiff+0x10c>)
 800ad84:	4602      	mov	r2, r0
 800ad86:	f240 2145 	movw	r1, #581	; 0x245
 800ad8a:	e7e5      	b.n	800ad58 <__mdiff+0x28>
 800ad8c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ad90:	6926      	ldr	r6, [r4, #16]
 800ad92:	60c5      	str	r5, [r0, #12]
 800ad94:	f104 0914 	add.w	r9, r4, #20
 800ad98:	f108 0514 	add.w	r5, r8, #20
 800ad9c:	f100 0e14 	add.w	lr, r0, #20
 800ada0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ada4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ada8:	f108 0210 	add.w	r2, r8, #16
 800adac:	46f2      	mov	sl, lr
 800adae:	2100      	movs	r1, #0
 800adb0:	f859 3b04 	ldr.w	r3, [r9], #4
 800adb4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800adb8:	fa11 f88b 	uxtah	r8, r1, fp
 800adbc:	b299      	uxth	r1, r3
 800adbe:	0c1b      	lsrs	r3, r3, #16
 800adc0:	eba8 0801 	sub.w	r8, r8, r1
 800adc4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800adc8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800adcc:	fa1f f888 	uxth.w	r8, r8
 800add0:	1419      	asrs	r1, r3, #16
 800add2:	454e      	cmp	r6, r9
 800add4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800add8:	f84a 3b04 	str.w	r3, [sl], #4
 800addc:	d8e8      	bhi.n	800adb0 <__mdiff+0x80>
 800adde:	1b33      	subs	r3, r6, r4
 800ade0:	3b15      	subs	r3, #21
 800ade2:	f023 0303 	bic.w	r3, r3, #3
 800ade6:	3304      	adds	r3, #4
 800ade8:	3415      	adds	r4, #21
 800adea:	42a6      	cmp	r6, r4
 800adec:	bf38      	it	cc
 800adee:	2304      	movcc	r3, #4
 800adf0:	441d      	add	r5, r3
 800adf2:	4473      	add	r3, lr
 800adf4:	469e      	mov	lr, r3
 800adf6:	462e      	mov	r6, r5
 800adf8:	4566      	cmp	r6, ip
 800adfa:	d30e      	bcc.n	800ae1a <__mdiff+0xea>
 800adfc:	f10c 0203 	add.w	r2, ip, #3
 800ae00:	1b52      	subs	r2, r2, r5
 800ae02:	f022 0203 	bic.w	r2, r2, #3
 800ae06:	3d03      	subs	r5, #3
 800ae08:	45ac      	cmp	ip, r5
 800ae0a:	bf38      	it	cc
 800ae0c:	2200      	movcc	r2, #0
 800ae0e:	4413      	add	r3, r2
 800ae10:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ae14:	b17a      	cbz	r2, 800ae36 <__mdiff+0x106>
 800ae16:	6107      	str	r7, [r0, #16]
 800ae18:	e7a4      	b.n	800ad64 <__mdiff+0x34>
 800ae1a:	f856 8b04 	ldr.w	r8, [r6], #4
 800ae1e:	fa11 f288 	uxtah	r2, r1, r8
 800ae22:	1414      	asrs	r4, r2, #16
 800ae24:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ae28:	b292      	uxth	r2, r2
 800ae2a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ae2e:	f84e 2b04 	str.w	r2, [lr], #4
 800ae32:	1421      	asrs	r1, r4, #16
 800ae34:	e7e0      	b.n	800adf8 <__mdiff+0xc8>
 800ae36:	3f01      	subs	r7, #1
 800ae38:	e7ea      	b.n	800ae10 <__mdiff+0xe0>
 800ae3a:	bf00      	nop
 800ae3c:	0800d0d2 	.word	0x0800d0d2
 800ae40:	0800d0e3 	.word	0x0800d0e3

0800ae44 <__ulp>:
 800ae44:	b082      	sub	sp, #8
 800ae46:	ed8d 0b00 	vstr	d0, [sp]
 800ae4a:	9a01      	ldr	r2, [sp, #4]
 800ae4c:	4b0f      	ldr	r3, [pc, #60]	; (800ae8c <__ulp+0x48>)
 800ae4e:	4013      	ands	r3, r2
 800ae50:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	dc08      	bgt.n	800ae6a <__ulp+0x26>
 800ae58:	425b      	negs	r3, r3
 800ae5a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ae5e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ae62:	da04      	bge.n	800ae6e <__ulp+0x2a>
 800ae64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ae68:	4113      	asrs	r3, r2
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	e008      	b.n	800ae80 <__ulp+0x3c>
 800ae6e:	f1a2 0314 	sub.w	r3, r2, #20
 800ae72:	2b1e      	cmp	r3, #30
 800ae74:	bfda      	itte	le
 800ae76:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ae7a:	40da      	lsrle	r2, r3
 800ae7c:	2201      	movgt	r2, #1
 800ae7e:	2300      	movs	r3, #0
 800ae80:	4619      	mov	r1, r3
 800ae82:	4610      	mov	r0, r2
 800ae84:	ec41 0b10 	vmov	d0, r0, r1
 800ae88:	b002      	add	sp, #8
 800ae8a:	4770      	bx	lr
 800ae8c:	7ff00000 	.word	0x7ff00000

0800ae90 <__b2d>:
 800ae90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae94:	6906      	ldr	r6, [r0, #16]
 800ae96:	f100 0814 	add.w	r8, r0, #20
 800ae9a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ae9e:	1f37      	subs	r7, r6, #4
 800aea0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aea4:	4610      	mov	r0, r2
 800aea6:	f7ff fd53 	bl	800a950 <__hi0bits>
 800aeaa:	f1c0 0320 	rsb	r3, r0, #32
 800aeae:	280a      	cmp	r0, #10
 800aeb0:	600b      	str	r3, [r1, #0]
 800aeb2:	491b      	ldr	r1, [pc, #108]	; (800af20 <__b2d+0x90>)
 800aeb4:	dc15      	bgt.n	800aee2 <__b2d+0x52>
 800aeb6:	f1c0 0c0b 	rsb	ip, r0, #11
 800aeba:	fa22 f30c 	lsr.w	r3, r2, ip
 800aebe:	45b8      	cmp	r8, r7
 800aec0:	ea43 0501 	orr.w	r5, r3, r1
 800aec4:	bf34      	ite	cc
 800aec6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aeca:	2300      	movcs	r3, #0
 800aecc:	3015      	adds	r0, #21
 800aece:	fa02 f000 	lsl.w	r0, r2, r0
 800aed2:	fa23 f30c 	lsr.w	r3, r3, ip
 800aed6:	4303      	orrs	r3, r0
 800aed8:	461c      	mov	r4, r3
 800aeda:	ec45 4b10 	vmov	d0, r4, r5
 800aede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aee2:	45b8      	cmp	r8, r7
 800aee4:	bf3a      	itte	cc
 800aee6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aeea:	f1a6 0708 	subcc.w	r7, r6, #8
 800aeee:	2300      	movcs	r3, #0
 800aef0:	380b      	subs	r0, #11
 800aef2:	d012      	beq.n	800af1a <__b2d+0x8a>
 800aef4:	f1c0 0120 	rsb	r1, r0, #32
 800aef8:	fa23 f401 	lsr.w	r4, r3, r1
 800aefc:	4082      	lsls	r2, r0
 800aefe:	4322      	orrs	r2, r4
 800af00:	4547      	cmp	r7, r8
 800af02:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800af06:	bf8c      	ite	hi
 800af08:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800af0c:	2200      	movls	r2, #0
 800af0e:	4083      	lsls	r3, r0
 800af10:	40ca      	lsrs	r2, r1
 800af12:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800af16:	4313      	orrs	r3, r2
 800af18:	e7de      	b.n	800aed8 <__b2d+0x48>
 800af1a:	ea42 0501 	orr.w	r5, r2, r1
 800af1e:	e7db      	b.n	800aed8 <__b2d+0x48>
 800af20:	3ff00000 	.word	0x3ff00000

0800af24 <__d2b>:
 800af24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af28:	460f      	mov	r7, r1
 800af2a:	2101      	movs	r1, #1
 800af2c:	ec59 8b10 	vmov	r8, r9, d0
 800af30:	4616      	mov	r6, r2
 800af32:	f7ff fc1b 	bl	800a76c <_Balloc>
 800af36:	4604      	mov	r4, r0
 800af38:	b930      	cbnz	r0, 800af48 <__d2b+0x24>
 800af3a:	4602      	mov	r2, r0
 800af3c:	4b24      	ldr	r3, [pc, #144]	; (800afd0 <__d2b+0xac>)
 800af3e:	4825      	ldr	r0, [pc, #148]	; (800afd4 <__d2b+0xb0>)
 800af40:	f240 310f 	movw	r1, #783	; 0x30f
 800af44:	f001 f91c 	bl	800c180 <__assert_func>
 800af48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af50:	bb2d      	cbnz	r5, 800af9e <__d2b+0x7a>
 800af52:	9301      	str	r3, [sp, #4]
 800af54:	f1b8 0300 	subs.w	r3, r8, #0
 800af58:	d026      	beq.n	800afa8 <__d2b+0x84>
 800af5a:	4668      	mov	r0, sp
 800af5c:	9300      	str	r3, [sp, #0]
 800af5e:	f7ff fd17 	bl	800a990 <__lo0bits>
 800af62:	e9dd 1200 	ldrd	r1, r2, [sp]
 800af66:	b1e8      	cbz	r0, 800afa4 <__d2b+0x80>
 800af68:	f1c0 0320 	rsb	r3, r0, #32
 800af6c:	fa02 f303 	lsl.w	r3, r2, r3
 800af70:	430b      	orrs	r3, r1
 800af72:	40c2      	lsrs	r2, r0
 800af74:	6163      	str	r3, [r4, #20]
 800af76:	9201      	str	r2, [sp, #4]
 800af78:	9b01      	ldr	r3, [sp, #4]
 800af7a:	61a3      	str	r3, [r4, #24]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	bf14      	ite	ne
 800af80:	2202      	movne	r2, #2
 800af82:	2201      	moveq	r2, #1
 800af84:	6122      	str	r2, [r4, #16]
 800af86:	b1bd      	cbz	r5, 800afb8 <__d2b+0x94>
 800af88:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800af8c:	4405      	add	r5, r0
 800af8e:	603d      	str	r5, [r7, #0]
 800af90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af94:	6030      	str	r0, [r6, #0]
 800af96:	4620      	mov	r0, r4
 800af98:	b003      	add	sp, #12
 800af9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afa2:	e7d6      	b.n	800af52 <__d2b+0x2e>
 800afa4:	6161      	str	r1, [r4, #20]
 800afa6:	e7e7      	b.n	800af78 <__d2b+0x54>
 800afa8:	a801      	add	r0, sp, #4
 800afaa:	f7ff fcf1 	bl	800a990 <__lo0bits>
 800afae:	9b01      	ldr	r3, [sp, #4]
 800afb0:	6163      	str	r3, [r4, #20]
 800afb2:	3020      	adds	r0, #32
 800afb4:	2201      	movs	r2, #1
 800afb6:	e7e5      	b.n	800af84 <__d2b+0x60>
 800afb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800afbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800afc0:	6038      	str	r0, [r7, #0]
 800afc2:	6918      	ldr	r0, [r3, #16]
 800afc4:	f7ff fcc4 	bl	800a950 <__hi0bits>
 800afc8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800afcc:	e7e2      	b.n	800af94 <__d2b+0x70>
 800afce:	bf00      	nop
 800afd0:	0800d0d2 	.word	0x0800d0d2
 800afd4:	0800d0e3 	.word	0x0800d0e3

0800afd8 <__ratio>:
 800afd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afdc:	4688      	mov	r8, r1
 800afde:	4669      	mov	r1, sp
 800afe0:	4681      	mov	r9, r0
 800afe2:	f7ff ff55 	bl	800ae90 <__b2d>
 800afe6:	a901      	add	r1, sp, #4
 800afe8:	4640      	mov	r0, r8
 800afea:	ec55 4b10 	vmov	r4, r5, d0
 800afee:	f7ff ff4f 	bl	800ae90 <__b2d>
 800aff2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aff6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800affa:	eba3 0c02 	sub.w	ip, r3, r2
 800affe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b002:	1a9b      	subs	r3, r3, r2
 800b004:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b008:	ec51 0b10 	vmov	r0, r1, d0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	bfd6      	itet	le
 800b010:	460a      	movle	r2, r1
 800b012:	462a      	movgt	r2, r5
 800b014:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b018:	468b      	mov	fp, r1
 800b01a:	462f      	mov	r7, r5
 800b01c:	bfd4      	ite	le
 800b01e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b022:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b026:	4620      	mov	r0, r4
 800b028:	ee10 2a10 	vmov	r2, s0
 800b02c:	465b      	mov	r3, fp
 800b02e:	4639      	mov	r1, r7
 800b030:	f7f5 fc2c 	bl	800088c <__aeabi_ddiv>
 800b034:	ec41 0b10 	vmov	d0, r0, r1
 800b038:	b003      	add	sp, #12
 800b03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b03e <__copybits>:
 800b03e:	3901      	subs	r1, #1
 800b040:	b570      	push	{r4, r5, r6, lr}
 800b042:	1149      	asrs	r1, r1, #5
 800b044:	6914      	ldr	r4, [r2, #16]
 800b046:	3101      	adds	r1, #1
 800b048:	f102 0314 	add.w	r3, r2, #20
 800b04c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b050:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b054:	1f05      	subs	r5, r0, #4
 800b056:	42a3      	cmp	r3, r4
 800b058:	d30c      	bcc.n	800b074 <__copybits+0x36>
 800b05a:	1aa3      	subs	r3, r4, r2
 800b05c:	3b11      	subs	r3, #17
 800b05e:	f023 0303 	bic.w	r3, r3, #3
 800b062:	3211      	adds	r2, #17
 800b064:	42a2      	cmp	r2, r4
 800b066:	bf88      	it	hi
 800b068:	2300      	movhi	r3, #0
 800b06a:	4418      	add	r0, r3
 800b06c:	2300      	movs	r3, #0
 800b06e:	4288      	cmp	r0, r1
 800b070:	d305      	bcc.n	800b07e <__copybits+0x40>
 800b072:	bd70      	pop	{r4, r5, r6, pc}
 800b074:	f853 6b04 	ldr.w	r6, [r3], #4
 800b078:	f845 6f04 	str.w	r6, [r5, #4]!
 800b07c:	e7eb      	b.n	800b056 <__copybits+0x18>
 800b07e:	f840 3b04 	str.w	r3, [r0], #4
 800b082:	e7f4      	b.n	800b06e <__copybits+0x30>

0800b084 <__any_on>:
 800b084:	f100 0214 	add.w	r2, r0, #20
 800b088:	6900      	ldr	r0, [r0, #16]
 800b08a:	114b      	asrs	r3, r1, #5
 800b08c:	4298      	cmp	r0, r3
 800b08e:	b510      	push	{r4, lr}
 800b090:	db11      	blt.n	800b0b6 <__any_on+0x32>
 800b092:	dd0a      	ble.n	800b0aa <__any_on+0x26>
 800b094:	f011 011f 	ands.w	r1, r1, #31
 800b098:	d007      	beq.n	800b0aa <__any_on+0x26>
 800b09a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b09e:	fa24 f001 	lsr.w	r0, r4, r1
 800b0a2:	fa00 f101 	lsl.w	r1, r0, r1
 800b0a6:	428c      	cmp	r4, r1
 800b0a8:	d10b      	bne.n	800b0c2 <__any_on+0x3e>
 800b0aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d803      	bhi.n	800b0ba <__any_on+0x36>
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	bd10      	pop	{r4, pc}
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	e7f7      	b.n	800b0aa <__any_on+0x26>
 800b0ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0be:	2900      	cmp	r1, #0
 800b0c0:	d0f5      	beq.n	800b0ae <__any_on+0x2a>
 800b0c2:	2001      	movs	r0, #1
 800b0c4:	e7f6      	b.n	800b0b4 <__any_on+0x30>

0800b0c6 <sulp>:
 800b0c6:	b570      	push	{r4, r5, r6, lr}
 800b0c8:	4604      	mov	r4, r0
 800b0ca:	460d      	mov	r5, r1
 800b0cc:	ec45 4b10 	vmov	d0, r4, r5
 800b0d0:	4616      	mov	r6, r2
 800b0d2:	f7ff feb7 	bl	800ae44 <__ulp>
 800b0d6:	ec51 0b10 	vmov	r0, r1, d0
 800b0da:	b17e      	cbz	r6, 800b0fc <sulp+0x36>
 800b0dc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b0e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	dd09      	ble.n	800b0fc <sulp+0x36>
 800b0e8:	051b      	lsls	r3, r3, #20
 800b0ea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b0ee:	2400      	movs	r4, #0
 800b0f0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b0f4:	4622      	mov	r2, r4
 800b0f6:	462b      	mov	r3, r5
 800b0f8:	f7f5 fa9e 	bl	8000638 <__aeabi_dmul>
 800b0fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b100 <_strtod_l>:
 800b100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b104:	ed2d 8b02 	vpush	{d8}
 800b108:	b09b      	sub	sp, #108	; 0x6c
 800b10a:	4604      	mov	r4, r0
 800b10c:	9213      	str	r2, [sp, #76]	; 0x4c
 800b10e:	2200      	movs	r2, #0
 800b110:	9216      	str	r2, [sp, #88]	; 0x58
 800b112:	460d      	mov	r5, r1
 800b114:	f04f 0800 	mov.w	r8, #0
 800b118:	f04f 0900 	mov.w	r9, #0
 800b11c:	460a      	mov	r2, r1
 800b11e:	9215      	str	r2, [sp, #84]	; 0x54
 800b120:	7811      	ldrb	r1, [r2, #0]
 800b122:	292b      	cmp	r1, #43	; 0x2b
 800b124:	d04c      	beq.n	800b1c0 <_strtod_l+0xc0>
 800b126:	d83a      	bhi.n	800b19e <_strtod_l+0x9e>
 800b128:	290d      	cmp	r1, #13
 800b12a:	d834      	bhi.n	800b196 <_strtod_l+0x96>
 800b12c:	2908      	cmp	r1, #8
 800b12e:	d834      	bhi.n	800b19a <_strtod_l+0x9a>
 800b130:	2900      	cmp	r1, #0
 800b132:	d03d      	beq.n	800b1b0 <_strtod_l+0xb0>
 800b134:	2200      	movs	r2, #0
 800b136:	920a      	str	r2, [sp, #40]	; 0x28
 800b138:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b13a:	7832      	ldrb	r2, [r6, #0]
 800b13c:	2a30      	cmp	r2, #48	; 0x30
 800b13e:	f040 80b4 	bne.w	800b2aa <_strtod_l+0x1aa>
 800b142:	7872      	ldrb	r2, [r6, #1]
 800b144:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b148:	2a58      	cmp	r2, #88	; 0x58
 800b14a:	d170      	bne.n	800b22e <_strtod_l+0x12e>
 800b14c:	9302      	str	r3, [sp, #8]
 800b14e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b150:	9301      	str	r3, [sp, #4]
 800b152:	ab16      	add	r3, sp, #88	; 0x58
 800b154:	9300      	str	r3, [sp, #0]
 800b156:	4a8e      	ldr	r2, [pc, #568]	; (800b390 <_strtod_l+0x290>)
 800b158:	ab17      	add	r3, sp, #92	; 0x5c
 800b15a:	a915      	add	r1, sp, #84	; 0x54
 800b15c:	4620      	mov	r0, r4
 800b15e:	f001 f8ab 	bl	800c2b8 <__gethex>
 800b162:	f010 070f 	ands.w	r7, r0, #15
 800b166:	4605      	mov	r5, r0
 800b168:	d005      	beq.n	800b176 <_strtod_l+0x76>
 800b16a:	2f06      	cmp	r7, #6
 800b16c:	d12a      	bne.n	800b1c4 <_strtod_l+0xc4>
 800b16e:	3601      	adds	r6, #1
 800b170:	2300      	movs	r3, #0
 800b172:	9615      	str	r6, [sp, #84]	; 0x54
 800b174:	930a      	str	r3, [sp, #40]	; 0x28
 800b176:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b178:	2b00      	cmp	r3, #0
 800b17a:	f040 857f 	bne.w	800bc7c <_strtod_l+0xb7c>
 800b17e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b180:	b1db      	cbz	r3, 800b1ba <_strtod_l+0xba>
 800b182:	4642      	mov	r2, r8
 800b184:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b188:	ec43 2b10 	vmov	d0, r2, r3
 800b18c:	b01b      	add	sp, #108	; 0x6c
 800b18e:	ecbd 8b02 	vpop	{d8}
 800b192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b196:	2920      	cmp	r1, #32
 800b198:	d1cc      	bne.n	800b134 <_strtod_l+0x34>
 800b19a:	3201      	adds	r2, #1
 800b19c:	e7bf      	b.n	800b11e <_strtod_l+0x1e>
 800b19e:	292d      	cmp	r1, #45	; 0x2d
 800b1a0:	d1c8      	bne.n	800b134 <_strtod_l+0x34>
 800b1a2:	2101      	movs	r1, #1
 800b1a4:	910a      	str	r1, [sp, #40]	; 0x28
 800b1a6:	1c51      	adds	r1, r2, #1
 800b1a8:	9115      	str	r1, [sp, #84]	; 0x54
 800b1aa:	7852      	ldrb	r2, [r2, #1]
 800b1ac:	2a00      	cmp	r2, #0
 800b1ae:	d1c3      	bne.n	800b138 <_strtod_l+0x38>
 800b1b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b1b2:	9515      	str	r5, [sp, #84]	; 0x54
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	f040 855f 	bne.w	800bc78 <_strtod_l+0xb78>
 800b1ba:	4642      	mov	r2, r8
 800b1bc:	464b      	mov	r3, r9
 800b1be:	e7e3      	b.n	800b188 <_strtod_l+0x88>
 800b1c0:	2100      	movs	r1, #0
 800b1c2:	e7ef      	b.n	800b1a4 <_strtod_l+0xa4>
 800b1c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b1c6:	b13a      	cbz	r2, 800b1d8 <_strtod_l+0xd8>
 800b1c8:	2135      	movs	r1, #53	; 0x35
 800b1ca:	a818      	add	r0, sp, #96	; 0x60
 800b1cc:	f7ff ff37 	bl	800b03e <__copybits>
 800b1d0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f7ff fb0a 	bl	800a7ec <_Bfree>
 800b1d8:	3f01      	subs	r7, #1
 800b1da:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b1dc:	2f04      	cmp	r7, #4
 800b1de:	d806      	bhi.n	800b1ee <_strtod_l+0xee>
 800b1e0:	e8df f007 	tbb	[pc, r7]
 800b1e4:	201d0314 	.word	0x201d0314
 800b1e8:	14          	.byte	0x14
 800b1e9:	00          	.byte	0x00
 800b1ea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b1ee:	05e9      	lsls	r1, r5, #23
 800b1f0:	bf48      	it	mi
 800b1f2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b1f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b1fa:	0d1b      	lsrs	r3, r3, #20
 800b1fc:	051b      	lsls	r3, r3, #20
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d1b9      	bne.n	800b176 <_strtod_l+0x76>
 800b202:	f7fe faf5 	bl	80097f0 <__errno>
 800b206:	2322      	movs	r3, #34	; 0x22
 800b208:	6003      	str	r3, [r0, #0]
 800b20a:	e7b4      	b.n	800b176 <_strtod_l+0x76>
 800b20c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b210:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b214:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b218:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b21c:	e7e7      	b.n	800b1ee <_strtod_l+0xee>
 800b21e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b398 <_strtod_l+0x298>
 800b222:	e7e4      	b.n	800b1ee <_strtod_l+0xee>
 800b224:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b228:	f04f 38ff 	mov.w	r8, #4294967295
 800b22c:	e7df      	b.n	800b1ee <_strtod_l+0xee>
 800b22e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b230:	1c5a      	adds	r2, r3, #1
 800b232:	9215      	str	r2, [sp, #84]	; 0x54
 800b234:	785b      	ldrb	r3, [r3, #1]
 800b236:	2b30      	cmp	r3, #48	; 0x30
 800b238:	d0f9      	beq.n	800b22e <_strtod_l+0x12e>
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d09b      	beq.n	800b176 <_strtod_l+0x76>
 800b23e:	2301      	movs	r3, #1
 800b240:	f04f 0a00 	mov.w	sl, #0
 800b244:	9304      	str	r3, [sp, #16]
 800b246:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b248:	930b      	str	r3, [sp, #44]	; 0x2c
 800b24a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b24e:	46d3      	mov	fp, sl
 800b250:	220a      	movs	r2, #10
 800b252:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b254:	7806      	ldrb	r6, [r0, #0]
 800b256:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b25a:	b2d9      	uxtb	r1, r3
 800b25c:	2909      	cmp	r1, #9
 800b25e:	d926      	bls.n	800b2ae <_strtod_l+0x1ae>
 800b260:	494c      	ldr	r1, [pc, #304]	; (800b394 <_strtod_l+0x294>)
 800b262:	2201      	movs	r2, #1
 800b264:	f000 ff62 	bl	800c12c <strncmp>
 800b268:	2800      	cmp	r0, #0
 800b26a:	d030      	beq.n	800b2ce <_strtod_l+0x1ce>
 800b26c:	2000      	movs	r0, #0
 800b26e:	4632      	mov	r2, r6
 800b270:	9005      	str	r0, [sp, #20]
 800b272:	465e      	mov	r6, fp
 800b274:	4603      	mov	r3, r0
 800b276:	2a65      	cmp	r2, #101	; 0x65
 800b278:	d001      	beq.n	800b27e <_strtod_l+0x17e>
 800b27a:	2a45      	cmp	r2, #69	; 0x45
 800b27c:	d113      	bne.n	800b2a6 <_strtod_l+0x1a6>
 800b27e:	b91e      	cbnz	r6, 800b288 <_strtod_l+0x188>
 800b280:	9a04      	ldr	r2, [sp, #16]
 800b282:	4302      	orrs	r2, r0
 800b284:	d094      	beq.n	800b1b0 <_strtod_l+0xb0>
 800b286:	2600      	movs	r6, #0
 800b288:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b28a:	1c6a      	adds	r2, r5, #1
 800b28c:	9215      	str	r2, [sp, #84]	; 0x54
 800b28e:	786a      	ldrb	r2, [r5, #1]
 800b290:	2a2b      	cmp	r2, #43	; 0x2b
 800b292:	d074      	beq.n	800b37e <_strtod_l+0x27e>
 800b294:	2a2d      	cmp	r2, #45	; 0x2d
 800b296:	d078      	beq.n	800b38a <_strtod_l+0x28a>
 800b298:	f04f 0c00 	mov.w	ip, #0
 800b29c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b2a0:	2909      	cmp	r1, #9
 800b2a2:	d97f      	bls.n	800b3a4 <_strtod_l+0x2a4>
 800b2a4:	9515      	str	r5, [sp, #84]	; 0x54
 800b2a6:	2700      	movs	r7, #0
 800b2a8:	e09e      	b.n	800b3e8 <_strtod_l+0x2e8>
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	e7c8      	b.n	800b240 <_strtod_l+0x140>
 800b2ae:	f1bb 0f08 	cmp.w	fp, #8
 800b2b2:	bfd8      	it	le
 800b2b4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b2b6:	f100 0001 	add.w	r0, r0, #1
 800b2ba:	bfda      	itte	le
 800b2bc:	fb02 3301 	mlale	r3, r2, r1, r3
 800b2c0:	9309      	strle	r3, [sp, #36]	; 0x24
 800b2c2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b2c6:	f10b 0b01 	add.w	fp, fp, #1
 800b2ca:	9015      	str	r0, [sp, #84]	; 0x54
 800b2cc:	e7c1      	b.n	800b252 <_strtod_l+0x152>
 800b2ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2d0:	1c5a      	adds	r2, r3, #1
 800b2d2:	9215      	str	r2, [sp, #84]	; 0x54
 800b2d4:	785a      	ldrb	r2, [r3, #1]
 800b2d6:	f1bb 0f00 	cmp.w	fp, #0
 800b2da:	d037      	beq.n	800b34c <_strtod_l+0x24c>
 800b2dc:	9005      	str	r0, [sp, #20]
 800b2de:	465e      	mov	r6, fp
 800b2e0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b2e4:	2b09      	cmp	r3, #9
 800b2e6:	d912      	bls.n	800b30e <_strtod_l+0x20e>
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	e7c4      	b.n	800b276 <_strtod_l+0x176>
 800b2ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	9215      	str	r2, [sp, #84]	; 0x54
 800b2f2:	785a      	ldrb	r2, [r3, #1]
 800b2f4:	3001      	adds	r0, #1
 800b2f6:	2a30      	cmp	r2, #48	; 0x30
 800b2f8:	d0f8      	beq.n	800b2ec <_strtod_l+0x1ec>
 800b2fa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b2fe:	2b08      	cmp	r3, #8
 800b300:	f200 84c1 	bhi.w	800bc86 <_strtod_l+0xb86>
 800b304:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b306:	9005      	str	r0, [sp, #20]
 800b308:	2000      	movs	r0, #0
 800b30a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b30c:	4606      	mov	r6, r0
 800b30e:	3a30      	subs	r2, #48	; 0x30
 800b310:	f100 0301 	add.w	r3, r0, #1
 800b314:	d014      	beq.n	800b340 <_strtod_l+0x240>
 800b316:	9905      	ldr	r1, [sp, #20]
 800b318:	4419      	add	r1, r3
 800b31a:	9105      	str	r1, [sp, #20]
 800b31c:	4633      	mov	r3, r6
 800b31e:	eb00 0c06 	add.w	ip, r0, r6
 800b322:	210a      	movs	r1, #10
 800b324:	4563      	cmp	r3, ip
 800b326:	d113      	bne.n	800b350 <_strtod_l+0x250>
 800b328:	1833      	adds	r3, r6, r0
 800b32a:	2b08      	cmp	r3, #8
 800b32c:	f106 0601 	add.w	r6, r6, #1
 800b330:	4406      	add	r6, r0
 800b332:	dc1a      	bgt.n	800b36a <_strtod_l+0x26a>
 800b334:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b336:	230a      	movs	r3, #10
 800b338:	fb03 2301 	mla	r3, r3, r1, r2
 800b33c:	9309      	str	r3, [sp, #36]	; 0x24
 800b33e:	2300      	movs	r3, #0
 800b340:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b342:	1c51      	adds	r1, r2, #1
 800b344:	9115      	str	r1, [sp, #84]	; 0x54
 800b346:	7852      	ldrb	r2, [r2, #1]
 800b348:	4618      	mov	r0, r3
 800b34a:	e7c9      	b.n	800b2e0 <_strtod_l+0x1e0>
 800b34c:	4658      	mov	r0, fp
 800b34e:	e7d2      	b.n	800b2f6 <_strtod_l+0x1f6>
 800b350:	2b08      	cmp	r3, #8
 800b352:	f103 0301 	add.w	r3, r3, #1
 800b356:	dc03      	bgt.n	800b360 <_strtod_l+0x260>
 800b358:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b35a:	434f      	muls	r7, r1
 800b35c:	9709      	str	r7, [sp, #36]	; 0x24
 800b35e:	e7e1      	b.n	800b324 <_strtod_l+0x224>
 800b360:	2b10      	cmp	r3, #16
 800b362:	bfd8      	it	le
 800b364:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b368:	e7dc      	b.n	800b324 <_strtod_l+0x224>
 800b36a:	2e10      	cmp	r6, #16
 800b36c:	bfdc      	itt	le
 800b36e:	230a      	movle	r3, #10
 800b370:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b374:	e7e3      	b.n	800b33e <_strtod_l+0x23e>
 800b376:	2300      	movs	r3, #0
 800b378:	9305      	str	r3, [sp, #20]
 800b37a:	2301      	movs	r3, #1
 800b37c:	e780      	b.n	800b280 <_strtod_l+0x180>
 800b37e:	f04f 0c00 	mov.w	ip, #0
 800b382:	1caa      	adds	r2, r5, #2
 800b384:	9215      	str	r2, [sp, #84]	; 0x54
 800b386:	78aa      	ldrb	r2, [r5, #2]
 800b388:	e788      	b.n	800b29c <_strtod_l+0x19c>
 800b38a:	f04f 0c01 	mov.w	ip, #1
 800b38e:	e7f8      	b.n	800b382 <_strtod_l+0x282>
 800b390:	0800d240 	.word	0x0800d240
 800b394:	0800d23c 	.word	0x0800d23c
 800b398:	7ff00000 	.word	0x7ff00000
 800b39c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b39e:	1c51      	adds	r1, r2, #1
 800b3a0:	9115      	str	r1, [sp, #84]	; 0x54
 800b3a2:	7852      	ldrb	r2, [r2, #1]
 800b3a4:	2a30      	cmp	r2, #48	; 0x30
 800b3a6:	d0f9      	beq.n	800b39c <_strtod_l+0x29c>
 800b3a8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b3ac:	2908      	cmp	r1, #8
 800b3ae:	f63f af7a 	bhi.w	800b2a6 <_strtod_l+0x1a6>
 800b3b2:	3a30      	subs	r2, #48	; 0x30
 800b3b4:	9208      	str	r2, [sp, #32]
 800b3b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3b8:	920c      	str	r2, [sp, #48]	; 0x30
 800b3ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3bc:	1c57      	adds	r7, r2, #1
 800b3be:	9715      	str	r7, [sp, #84]	; 0x54
 800b3c0:	7852      	ldrb	r2, [r2, #1]
 800b3c2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b3c6:	f1be 0f09 	cmp.w	lr, #9
 800b3ca:	d938      	bls.n	800b43e <_strtod_l+0x33e>
 800b3cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b3ce:	1a7f      	subs	r7, r7, r1
 800b3d0:	2f08      	cmp	r7, #8
 800b3d2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b3d6:	dc03      	bgt.n	800b3e0 <_strtod_l+0x2e0>
 800b3d8:	9908      	ldr	r1, [sp, #32]
 800b3da:	428f      	cmp	r7, r1
 800b3dc:	bfa8      	it	ge
 800b3de:	460f      	movge	r7, r1
 800b3e0:	f1bc 0f00 	cmp.w	ip, #0
 800b3e4:	d000      	beq.n	800b3e8 <_strtod_l+0x2e8>
 800b3e6:	427f      	negs	r7, r7
 800b3e8:	2e00      	cmp	r6, #0
 800b3ea:	d14f      	bne.n	800b48c <_strtod_l+0x38c>
 800b3ec:	9904      	ldr	r1, [sp, #16]
 800b3ee:	4301      	orrs	r1, r0
 800b3f0:	f47f aec1 	bne.w	800b176 <_strtod_l+0x76>
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	f47f aedb 	bne.w	800b1b0 <_strtod_l+0xb0>
 800b3fa:	2a69      	cmp	r2, #105	; 0x69
 800b3fc:	d029      	beq.n	800b452 <_strtod_l+0x352>
 800b3fe:	dc26      	bgt.n	800b44e <_strtod_l+0x34e>
 800b400:	2a49      	cmp	r2, #73	; 0x49
 800b402:	d026      	beq.n	800b452 <_strtod_l+0x352>
 800b404:	2a4e      	cmp	r2, #78	; 0x4e
 800b406:	f47f aed3 	bne.w	800b1b0 <_strtod_l+0xb0>
 800b40a:	499b      	ldr	r1, [pc, #620]	; (800b678 <_strtod_l+0x578>)
 800b40c:	a815      	add	r0, sp, #84	; 0x54
 800b40e:	f001 f993 	bl	800c738 <__match>
 800b412:	2800      	cmp	r0, #0
 800b414:	f43f aecc 	beq.w	800b1b0 <_strtod_l+0xb0>
 800b418:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	2b28      	cmp	r3, #40	; 0x28
 800b41e:	d12f      	bne.n	800b480 <_strtod_l+0x380>
 800b420:	4996      	ldr	r1, [pc, #600]	; (800b67c <_strtod_l+0x57c>)
 800b422:	aa18      	add	r2, sp, #96	; 0x60
 800b424:	a815      	add	r0, sp, #84	; 0x54
 800b426:	f001 f99b 	bl	800c760 <__hexnan>
 800b42a:	2805      	cmp	r0, #5
 800b42c:	d128      	bne.n	800b480 <_strtod_l+0x380>
 800b42e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b430:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b434:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b438:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b43c:	e69b      	b.n	800b176 <_strtod_l+0x76>
 800b43e:	9f08      	ldr	r7, [sp, #32]
 800b440:	210a      	movs	r1, #10
 800b442:	fb01 2107 	mla	r1, r1, r7, r2
 800b446:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b44a:	9208      	str	r2, [sp, #32]
 800b44c:	e7b5      	b.n	800b3ba <_strtod_l+0x2ba>
 800b44e:	2a6e      	cmp	r2, #110	; 0x6e
 800b450:	e7d9      	b.n	800b406 <_strtod_l+0x306>
 800b452:	498b      	ldr	r1, [pc, #556]	; (800b680 <_strtod_l+0x580>)
 800b454:	a815      	add	r0, sp, #84	; 0x54
 800b456:	f001 f96f 	bl	800c738 <__match>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	f43f aea8 	beq.w	800b1b0 <_strtod_l+0xb0>
 800b460:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b462:	4988      	ldr	r1, [pc, #544]	; (800b684 <_strtod_l+0x584>)
 800b464:	3b01      	subs	r3, #1
 800b466:	a815      	add	r0, sp, #84	; 0x54
 800b468:	9315      	str	r3, [sp, #84]	; 0x54
 800b46a:	f001 f965 	bl	800c738 <__match>
 800b46e:	b910      	cbnz	r0, 800b476 <_strtod_l+0x376>
 800b470:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b472:	3301      	adds	r3, #1
 800b474:	9315      	str	r3, [sp, #84]	; 0x54
 800b476:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b694 <_strtod_l+0x594>
 800b47a:	f04f 0800 	mov.w	r8, #0
 800b47e:	e67a      	b.n	800b176 <_strtod_l+0x76>
 800b480:	4881      	ldr	r0, [pc, #516]	; (800b688 <_strtod_l+0x588>)
 800b482:	f000 fe75 	bl	800c170 <nan>
 800b486:	ec59 8b10 	vmov	r8, r9, d0
 800b48a:	e674      	b.n	800b176 <_strtod_l+0x76>
 800b48c:	9b05      	ldr	r3, [sp, #20]
 800b48e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b490:	1afb      	subs	r3, r7, r3
 800b492:	f1bb 0f00 	cmp.w	fp, #0
 800b496:	bf08      	it	eq
 800b498:	46b3      	moveq	fp, r6
 800b49a:	2e10      	cmp	r6, #16
 800b49c:	9308      	str	r3, [sp, #32]
 800b49e:	4635      	mov	r5, r6
 800b4a0:	bfa8      	it	ge
 800b4a2:	2510      	movge	r5, #16
 800b4a4:	f7f5 f84e 	bl	8000544 <__aeabi_ui2d>
 800b4a8:	2e09      	cmp	r6, #9
 800b4aa:	4680      	mov	r8, r0
 800b4ac:	4689      	mov	r9, r1
 800b4ae:	dd13      	ble.n	800b4d8 <_strtod_l+0x3d8>
 800b4b0:	4b76      	ldr	r3, [pc, #472]	; (800b68c <_strtod_l+0x58c>)
 800b4b2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b4b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b4ba:	f7f5 f8bd 	bl	8000638 <__aeabi_dmul>
 800b4be:	4680      	mov	r8, r0
 800b4c0:	4650      	mov	r0, sl
 800b4c2:	4689      	mov	r9, r1
 800b4c4:	f7f5 f83e 	bl	8000544 <__aeabi_ui2d>
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	460b      	mov	r3, r1
 800b4cc:	4640      	mov	r0, r8
 800b4ce:	4649      	mov	r1, r9
 800b4d0:	f7f4 fefc 	bl	80002cc <__adddf3>
 800b4d4:	4680      	mov	r8, r0
 800b4d6:	4689      	mov	r9, r1
 800b4d8:	2e0f      	cmp	r6, #15
 800b4da:	dc38      	bgt.n	800b54e <_strtod_l+0x44e>
 800b4dc:	9b08      	ldr	r3, [sp, #32]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	f43f ae49 	beq.w	800b176 <_strtod_l+0x76>
 800b4e4:	dd24      	ble.n	800b530 <_strtod_l+0x430>
 800b4e6:	2b16      	cmp	r3, #22
 800b4e8:	dc0b      	bgt.n	800b502 <_strtod_l+0x402>
 800b4ea:	4968      	ldr	r1, [pc, #416]	; (800b68c <_strtod_l+0x58c>)
 800b4ec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b4f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4f4:	4642      	mov	r2, r8
 800b4f6:	464b      	mov	r3, r9
 800b4f8:	f7f5 f89e 	bl	8000638 <__aeabi_dmul>
 800b4fc:	4680      	mov	r8, r0
 800b4fe:	4689      	mov	r9, r1
 800b500:	e639      	b.n	800b176 <_strtod_l+0x76>
 800b502:	9a08      	ldr	r2, [sp, #32]
 800b504:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b508:	4293      	cmp	r3, r2
 800b50a:	db20      	blt.n	800b54e <_strtod_l+0x44e>
 800b50c:	4c5f      	ldr	r4, [pc, #380]	; (800b68c <_strtod_l+0x58c>)
 800b50e:	f1c6 060f 	rsb	r6, r6, #15
 800b512:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b516:	4642      	mov	r2, r8
 800b518:	464b      	mov	r3, r9
 800b51a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b51e:	f7f5 f88b 	bl	8000638 <__aeabi_dmul>
 800b522:	9b08      	ldr	r3, [sp, #32]
 800b524:	1b9e      	subs	r6, r3, r6
 800b526:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b52a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b52e:	e7e3      	b.n	800b4f8 <_strtod_l+0x3f8>
 800b530:	9b08      	ldr	r3, [sp, #32]
 800b532:	3316      	adds	r3, #22
 800b534:	db0b      	blt.n	800b54e <_strtod_l+0x44e>
 800b536:	9b05      	ldr	r3, [sp, #20]
 800b538:	1bdf      	subs	r7, r3, r7
 800b53a:	4b54      	ldr	r3, [pc, #336]	; (800b68c <_strtod_l+0x58c>)
 800b53c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b540:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b544:	4640      	mov	r0, r8
 800b546:	4649      	mov	r1, r9
 800b548:	f7f5 f9a0 	bl	800088c <__aeabi_ddiv>
 800b54c:	e7d6      	b.n	800b4fc <_strtod_l+0x3fc>
 800b54e:	9b08      	ldr	r3, [sp, #32]
 800b550:	1b75      	subs	r5, r6, r5
 800b552:	441d      	add	r5, r3
 800b554:	2d00      	cmp	r5, #0
 800b556:	dd70      	ble.n	800b63a <_strtod_l+0x53a>
 800b558:	f015 030f 	ands.w	r3, r5, #15
 800b55c:	d00a      	beq.n	800b574 <_strtod_l+0x474>
 800b55e:	494b      	ldr	r1, [pc, #300]	; (800b68c <_strtod_l+0x58c>)
 800b560:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b564:	4642      	mov	r2, r8
 800b566:	464b      	mov	r3, r9
 800b568:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b56c:	f7f5 f864 	bl	8000638 <__aeabi_dmul>
 800b570:	4680      	mov	r8, r0
 800b572:	4689      	mov	r9, r1
 800b574:	f035 050f 	bics.w	r5, r5, #15
 800b578:	d04d      	beq.n	800b616 <_strtod_l+0x516>
 800b57a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b57e:	dd22      	ble.n	800b5c6 <_strtod_l+0x4c6>
 800b580:	2500      	movs	r5, #0
 800b582:	46ab      	mov	fp, r5
 800b584:	9509      	str	r5, [sp, #36]	; 0x24
 800b586:	9505      	str	r5, [sp, #20]
 800b588:	2322      	movs	r3, #34	; 0x22
 800b58a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b694 <_strtod_l+0x594>
 800b58e:	6023      	str	r3, [r4, #0]
 800b590:	f04f 0800 	mov.w	r8, #0
 800b594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b596:	2b00      	cmp	r3, #0
 800b598:	f43f aded 	beq.w	800b176 <_strtod_l+0x76>
 800b59c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b59e:	4620      	mov	r0, r4
 800b5a0:	f7ff f924 	bl	800a7ec <_Bfree>
 800b5a4:	9905      	ldr	r1, [sp, #20]
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	f7ff f920 	bl	800a7ec <_Bfree>
 800b5ac:	4659      	mov	r1, fp
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f7ff f91c 	bl	800a7ec <_Bfree>
 800b5b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f7ff f918 	bl	800a7ec <_Bfree>
 800b5bc:	4629      	mov	r1, r5
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f7ff f914 	bl	800a7ec <_Bfree>
 800b5c4:	e5d7      	b.n	800b176 <_strtod_l+0x76>
 800b5c6:	4b32      	ldr	r3, [pc, #200]	; (800b690 <_strtod_l+0x590>)
 800b5c8:	9304      	str	r3, [sp, #16]
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	112d      	asrs	r5, r5, #4
 800b5ce:	4640      	mov	r0, r8
 800b5d0:	4649      	mov	r1, r9
 800b5d2:	469a      	mov	sl, r3
 800b5d4:	2d01      	cmp	r5, #1
 800b5d6:	dc21      	bgt.n	800b61c <_strtod_l+0x51c>
 800b5d8:	b10b      	cbz	r3, 800b5de <_strtod_l+0x4de>
 800b5da:	4680      	mov	r8, r0
 800b5dc:	4689      	mov	r9, r1
 800b5de:	492c      	ldr	r1, [pc, #176]	; (800b690 <_strtod_l+0x590>)
 800b5e0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b5e4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b5e8:	4642      	mov	r2, r8
 800b5ea:	464b      	mov	r3, r9
 800b5ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5f0:	f7f5 f822 	bl	8000638 <__aeabi_dmul>
 800b5f4:	4b27      	ldr	r3, [pc, #156]	; (800b694 <_strtod_l+0x594>)
 800b5f6:	460a      	mov	r2, r1
 800b5f8:	400b      	ands	r3, r1
 800b5fa:	4927      	ldr	r1, [pc, #156]	; (800b698 <_strtod_l+0x598>)
 800b5fc:	428b      	cmp	r3, r1
 800b5fe:	4680      	mov	r8, r0
 800b600:	d8be      	bhi.n	800b580 <_strtod_l+0x480>
 800b602:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b606:	428b      	cmp	r3, r1
 800b608:	bf86      	itte	hi
 800b60a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b69c <_strtod_l+0x59c>
 800b60e:	f04f 38ff 	movhi.w	r8, #4294967295
 800b612:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b616:	2300      	movs	r3, #0
 800b618:	9304      	str	r3, [sp, #16]
 800b61a:	e07b      	b.n	800b714 <_strtod_l+0x614>
 800b61c:	07ea      	lsls	r2, r5, #31
 800b61e:	d505      	bpl.n	800b62c <_strtod_l+0x52c>
 800b620:	9b04      	ldr	r3, [sp, #16]
 800b622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b626:	f7f5 f807 	bl	8000638 <__aeabi_dmul>
 800b62a:	2301      	movs	r3, #1
 800b62c:	9a04      	ldr	r2, [sp, #16]
 800b62e:	3208      	adds	r2, #8
 800b630:	f10a 0a01 	add.w	sl, sl, #1
 800b634:	106d      	asrs	r5, r5, #1
 800b636:	9204      	str	r2, [sp, #16]
 800b638:	e7cc      	b.n	800b5d4 <_strtod_l+0x4d4>
 800b63a:	d0ec      	beq.n	800b616 <_strtod_l+0x516>
 800b63c:	426d      	negs	r5, r5
 800b63e:	f015 020f 	ands.w	r2, r5, #15
 800b642:	d00a      	beq.n	800b65a <_strtod_l+0x55a>
 800b644:	4b11      	ldr	r3, [pc, #68]	; (800b68c <_strtod_l+0x58c>)
 800b646:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b64a:	4640      	mov	r0, r8
 800b64c:	4649      	mov	r1, r9
 800b64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b652:	f7f5 f91b 	bl	800088c <__aeabi_ddiv>
 800b656:	4680      	mov	r8, r0
 800b658:	4689      	mov	r9, r1
 800b65a:	112d      	asrs	r5, r5, #4
 800b65c:	d0db      	beq.n	800b616 <_strtod_l+0x516>
 800b65e:	2d1f      	cmp	r5, #31
 800b660:	dd1e      	ble.n	800b6a0 <_strtod_l+0x5a0>
 800b662:	2500      	movs	r5, #0
 800b664:	46ab      	mov	fp, r5
 800b666:	9509      	str	r5, [sp, #36]	; 0x24
 800b668:	9505      	str	r5, [sp, #20]
 800b66a:	2322      	movs	r3, #34	; 0x22
 800b66c:	f04f 0800 	mov.w	r8, #0
 800b670:	f04f 0900 	mov.w	r9, #0
 800b674:	6023      	str	r3, [r4, #0]
 800b676:	e78d      	b.n	800b594 <_strtod_l+0x494>
 800b678:	0800d02a 	.word	0x0800d02a
 800b67c:	0800d254 	.word	0x0800d254
 800b680:	0800d022 	.word	0x0800d022
 800b684:	0800d059 	.word	0x0800d059
 800b688:	0800d2e4 	.word	0x0800d2e4
 800b68c:	0800d168 	.word	0x0800d168
 800b690:	0800d140 	.word	0x0800d140
 800b694:	7ff00000 	.word	0x7ff00000
 800b698:	7ca00000 	.word	0x7ca00000
 800b69c:	7fefffff 	.word	0x7fefffff
 800b6a0:	f015 0310 	ands.w	r3, r5, #16
 800b6a4:	bf18      	it	ne
 800b6a6:	236a      	movne	r3, #106	; 0x6a
 800b6a8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800ba4c <_strtod_l+0x94c>
 800b6ac:	9304      	str	r3, [sp, #16]
 800b6ae:	4640      	mov	r0, r8
 800b6b0:	4649      	mov	r1, r9
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	07ea      	lsls	r2, r5, #31
 800b6b6:	d504      	bpl.n	800b6c2 <_strtod_l+0x5c2>
 800b6b8:	e9da 2300 	ldrd	r2, r3, [sl]
 800b6bc:	f7f4 ffbc 	bl	8000638 <__aeabi_dmul>
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	106d      	asrs	r5, r5, #1
 800b6c4:	f10a 0a08 	add.w	sl, sl, #8
 800b6c8:	d1f4      	bne.n	800b6b4 <_strtod_l+0x5b4>
 800b6ca:	b10b      	cbz	r3, 800b6d0 <_strtod_l+0x5d0>
 800b6cc:	4680      	mov	r8, r0
 800b6ce:	4689      	mov	r9, r1
 800b6d0:	9b04      	ldr	r3, [sp, #16]
 800b6d2:	b1bb      	cbz	r3, 800b704 <_strtod_l+0x604>
 800b6d4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b6d8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	4649      	mov	r1, r9
 800b6e0:	dd10      	ble.n	800b704 <_strtod_l+0x604>
 800b6e2:	2b1f      	cmp	r3, #31
 800b6e4:	f340 811e 	ble.w	800b924 <_strtod_l+0x824>
 800b6e8:	2b34      	cmp	r3, #52	; 0x34
 800b6ea:	bfde      	ittt	le
 800b6ec:	f04f 33ff 	movle.w	r3, #4294967295
 800b6f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b6f4:	4093      	lslle	r3, r2
 800b6f6:	f04f 0800 	mov.w	r8, #0
 800b6fa:	bfcc      	ite	gt
 800b6fc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b700:	ea03 0901 	andle.w	r9, r3, r1
 800b704:	2200      	movs	r2, #0
 800b706:	2300      	movs	r3, #0
 800b708:	4640      	mov	r0, r8
 800b70a:	4649      	mov	r1, r9
 800b70c:	f7f5 f9fc 	bl	8000b08 <__aeabi_dcmpeq>
 800b710:	2800      	cmp	r0, #0
 800b712:	d1a6      	bne.n	800b662 <_strtod_l+0x562>
 800b714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b716:	9300      	str	r3, [sp, #0]
 800b718:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b71a:	4633      	mov	r3, r6
 800b71c:	465a      	mov	r2, fp
 800b71e:	4620      	mov	r0, r4
 800b720:	f7ff f8cc 	bl	800a8bc <__s2b>
 800b724:	9009      	str	r0, [sp, #36]	; 0x24
 800b726:	2800      	cmp	r0, #0
 800b728:	f43f af2a 	beq.w	800b580 <_strtod_l+0x480>
 800b72c:	9a08      	ldr	r2, [sp, #32]
 800b72e:	9b05      	ldr	r3, [sp, #20]
 800b730:	2a00      	cmp	r2, #0
 800b732:	eba3 0307 	sub.w	r3, r3, r7
 800b736:	bfa8      	it	ge
 800b738:	2300      	movge	r3, #0
 800b73a:	930c      	str	r3, [sp, #48]	; 0x30
 800b73c:	2500      	movs	r5, #0
 800b73e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b742:	9312      	str	r3, [sp, #72]	; 0x48
 800b744:	46ab      	mov	fp, r5
 800b746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b748:	4620      	mov	r0, r4
 800b74a:	6859      	ldr	r1, [r3, #4]
 800b74c:	f7ff f80e 	bl	800a76c <_Balloc>
 800b750:	9005      	str	r0, [sp, #20]
 800b752:	2800      	cmp	r0, #0
 800b754:	f43f af18 	beq.w	800b588 <_strtod_l+0x488>
 800b758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b75a:	691a      	ldr	r2, [r3, #16]
 800b75c:	3202      	adds	r2, #2
 800b75e:	f103 010c 	add.w	r1, r3, #12
 800b762:	0092      	lsls	r2, r2, #2
 800b764:	300c      	adds	r0, #12
 800b766:	f7fe f870 	bl	800984a <memcpy>
 800b76a:	ec49 8b10 	vmov	d0, r8, r9
 800b76e:	aa18      	add	r2, sp, #96	; 0x60
 800b770:	a917      	add	r1, sp, #92	; 0x5c
 800b772:	4620      	mov	r0, r4
 800b774:	f7ff fbd6 	bl	800af24 <__d2b>
 800b778:	ec49 8b18 	vmov	d8, r8, r9
 800b77c:	9016      	str	r0, [sp, #88]	; 0x58
 800b77e:	2800      	cmp	r0, #0
 800b780:	f43f af02 	beq.w	800b588 <_strtod_l+0x488>
 800b784:	2101      	movs	r1, #1
 800b786:	4620      	mov	r0, r4
 800b788:	f7ff f930 	bl	800a9ec <__i2b>
 800b78c:	4683      	mov	fp, r0
 800b78e:	2800      	cmp	r0, #0
 800b790:	f43f aefa 	beq.w	800b588 <_strtod_l+0x488>
 800b794:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b796:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b798:	2e00      	cmp	r6, #0
 800b79a:	bfab      	itete	ge
 800b79c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800b79e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800b7a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b7a2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800b7a6:	bfac      	ite	ge
 800b7a8:	eb06 0a03 	addge.w	sl, r6, r3
 800b7ac:	1b9f      	sublt	r7, r3, r6
 800b7ae:	9b04      	ldr	r3, [sp, #16]
 800b7b0:	1af6      	subs	r6, r6, r3
 800b7b2:	4416      	add	r6, r2
 800b7b4:	4ba0      	ldr	r3, [pc, #640]	; (800ba38 <_strtod_l+0x938>)
 800b7b6:	3e01      	subs	r6, #1
 800b7b8:	429e      	cmp	r6, r3
 800b7ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b7be:	f280 80c4 	bge.w	800b94a <_strtod_l+0x84a>
 800b7c2:	1b9b      	subs	r3, r3, r6
 800b7c4:	2b1f      	cmp	r3, #31
 800b7c6:	eba2 0203 	sub.w	r2, r2, r3
 800b7ca:	f04f 0101 	mov.w	r1, #1
 800b7ce:	f300 80b0 	bgt.w	800b932 <_strtod_l+0x832>
 800b7d2:	fa01 f303 	lsl.w	r3, r1, r3
 800b7d6:	930e      	str	r3, [sp, #56]	; 0x38
 800b7d8:	2300      	movs	r3, #0
 800b7da:	930d      	str	r3, [sp, #52]	; 0x34
 800b7dc:	eb0a 0602 	add.w	r6, sl, r2
 800b7e0:	9b04      	ldr	r3, [sp, #16]
 800b7e2:	45b2      	cmp	sl, r6
 800b7e4:	4417      	add	r7, r2
 800b7e6:	441f      	add	r7, r3
 800b7e8:	4653      	mov	r3, sl
 800b7ea:	bfa8      	it	ge
 800b7ec:	4633      	movge	r3, r6
 800b7ee:	42bb      	cmp	r3, r7
 800b7f0:	bfa8      	it	ge
 800b7f2:	463b      	movge	r3, r7
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	bfc2      	ittt	gt
 800b7f8:	1af6      	subgt	r6, r6, r3
 800b7fa:	1aff      	subgt	r7, r7, r3
 800b7fc:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b802:	2b00      	cmp	r3, #0
 800b804:	dd17      	ble.n	800b836 <_strtod_l+0x736>
 800b806:	4659      	mov	r1, fp
 800b808:	461a      	mov	r2, r3
 800b80a:	4620      	mov	r0, r4
 800b80c:	f7ff f9ae 	bl	800ab6c <__pow5mult>
 800b810:	4683      	mov	fp, r0
 800b812:	2800      	cmp	r0, #0
 800b814:	f43f aeb8 	beq.w	800b588 <_strtod_l+0x488>
 800b818:	4601      	mov	r1, r0
 800b81a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b81c:	4620      	mov	r0, r4
 800b81e:	f7ff f8fb 	bl	800aa18 <__multiply>
 800b822:	900b      	str	r0, [sp, #44]	; 0x2c
 800b824:	2800      	cmp	r0, #0
 800b826:	f43f aeaf 	beq.w	800b588 <_strtod_l+0x488>
 800b82a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b82c:	4620      	mov	r0, r4
 800b82e:	f7fe ffdd 	bl	800a7ec <_Bfree>
 800b832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b834:	9316      	str	r3, [sp, #88]	; 0x58
 800b836:	2e00      	cmp	r6, #0
 800b838:	f300 808c 	bgt.w	800b954 <_strtod_l+0x854>
 800b83c:	9b08      	ldr	r3, [sp, #32]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	dd08      	ble.n	800b854 <_strtod_l+0x754>
 800b842:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b844:	9905      	ldr	r1, [sp, #20]
 800b846:	4620      	mov	r0, r4
 800b848:	f7ff f990 	bl	800ab6c <__pow5mult>
 800b84c:	9005      	str	r0, [sp, #20]
 800b84e:	2800      	cmp	r0, #0
 800b850:	f43f ae9a 	beq.w	800b588 <_strtod_l+0x488>
 800b854:	2f00      	cmp	r7, #0
 800b856:	dd08      	ble.n	800b86a <_strtod_l+0x76a>
 800b858:	9905      	ldr	r1, [sp, #20]
 800b85a:	463a      	mov	r2, r7
 800b85c:	4620      	mov	r0, r4
 800b85e:	f7ff f9df 	bl	800ac20 <__lshift>
 800b862:	9005      	str	r0, [sp, #20]
 800b864:	2800      	cmp	r0, #0
 800b866:	f43f ae8f 	beq.w	800b588 <_strtod_l+0x488>
 800b86a:	f1ba 0f00 	cmp.w	sl, #0
 800b86e:	dd08      	ble.n	800b882 <_strtod_l+0x782>
 800b870:	4659      	mov	r1, fp
 800b872:	4652      	mov	r2, sl
 800b874:	4620      	mov	r0, r4
 800b876:	f7ff f9d3 	bl	800ac20 <__lshift>
 800b87a:	4683      	mov	fp, r0
 800b87c:	2800      	cmp	r0, #0
 800b87e:	f43f ae83 	beq.w	800b588 <_strtod_l+0x488>
 800b882:	9a05      	ldr	r2, [sp, #20]
 800b884:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b886:	4620      	mov	r0, r4
 800b888:	f7ff fa52 	bl	800ad30 <__mdiff>
 800b88c:	4605      	mov	r5, r0
 800b88e:	2800      	cmp	r0, #0
 800b890:	f43f ae7a 	beq.w	800b588 <_strtod_l+0x488>
 800b894:	68c3      	ldr	r3, [r0, #12]
 800b896:	930b      	str	r3, [sp, #44]	; 0x2c
 800b898:	2300      	movs	r3, #0
 800b89a:	60c3      	str	r3, [r0, #12]
 800b89c:	4659      	mov	r1, fp
 800b89e:	f7ff fa2b 	bl	800acf8 <__mcmp>
 800b8a2:	2800      	cmp	r0, #0
 800b8a4:	da60      	bge.n	800b968 <_strtod_l+0x868>
 800b8a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8a8:	ea53 0308 	orrs.w	r3, r3, r8
 800b8ac:	f040 8084 	bne.w	800b9b8 <_strtod_l+0x8b8>
 800b8b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d17f      	bne.n	800b9b8 <_strtod_l+0x8b8>
 800b8b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b8bc:	0d1b      	lsrs	r3, r3, #20
 800b8be:	051b      	lsls	r3, r3, #20
 800b8c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b8c4:	d978      	bls.n	800b9b8 <_strtod_l+0x8b8>
 800b8c6:	696b      	ldr	r3, [r5, #20]
 800b8c8:	b913      	cbnz	r3, 800b8d0 <_strtod_l+0x7d0>
 800b8ca:	692b      	ldr	r3, [r5, #16]
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	dd73      	ble.n	800b9b8 <_strtod_l+0x8b8>
 800b8d0:	4629      	mov	r1, r5
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	f7ff f9a3 	bl	800ac20 <__lshift>
 800b8da:	4659      	mov	r1, fp
 800b8dc:	4605      	mov	r5, r0
 800b8de:	f7ff fa0b 	bl	800acf8 <__mcmp>
 800b8e2:	2800      	cmp	r0, #0
 800b8e4:	dd68      	ble.n	800b9b8 <_strtod_l+0x8b8>
 800b8e6:	9904      	ldr	r1, [sp, #16]
 800b8e8:	4a54      	ldr	r2, [pc, #336]	; (800ba3c <_strtod_l+0x93c>)
 800b8ea:	464b      	mov	r3, r9
 800b8ec:	2900      	cmp	r1, #0
 800b8ee:	f000 8084 	beq.w	800b9fa <_strtod_l+0x8fa>
 800b8f2:	ea02 0109 	and.w	r1, r2, r9
 800b8f6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b8fa:	dc7e      	bgt.n	800b9fa <_strtod_l+0x8fa>
 800b8fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b900:	f77f aeb3 	ble.w	800b66a <_strtod_l+0x56a>
 800b904:	4b4e      	ldr	r3, [pc, #312]	; (800ba40 <_strtod_l+0x940>)
 800b906:	4640      	mov	r0, r8
 800b908:	4649      	mov	r1, r9
 800b90a:	2200      	movs	r2, #0
 800b90c:	f7f4 fe94 	bl	8000638 <__aeabi_dmul>
 800b910:	4b4a      	ldr	r3, [pc, #296]	; (800ba3c <_strtod_l+0x93c>)
 800b912:	400b      	ands	r3, r1
 800b914:	4680      	mov	r8, r0
 800b916:	4689      	mov	r9, r1
 800b918:	2b00      	cmp	r3, #0
 800b91a:	f47f ae3f 	bne.w	800b59c <_strtod_l+0x49c>
 800b91e:	2322      	movs	r3, #34	; 0x22
 800b920:	6023      	str	r3, [r4, #0]
 800b922:	e63b      	b.n	800b59c <_strtod_l+0x49c>
 800b924:	f04f 32ff 	mov.w	r2, #4294967295
 800b928:	fa02 f303 	lsl.w	r3, r2, r3
 800b92c:	ea03 0808 	and.w	r8, r3, r8
 800b930:	e6e8      	b.n	800b704 <_strtod_l+0x604>
 800b932:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b936:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b93a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b93e:	36e2      	adds	r6, #226	; 0xe2
 800b940:	fa01 f306 	lsl.w	r3, r1, r6
 800b944:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b948:	e748      	b.n	800b7dc <_strtod_l+0x6dc>
 800b94a:	2100      	movs	r1, #0
 800b94c:	2301      	movs	r3, #1
 800b94e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b952:	e743      	b.n	800b7dc <_strtod_l+0x6dc>
 800b954:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b956:	4632      	mov	r2, r6
 800b958:	4620      	mov	r0, r4
 800b95a:	f7ff f961 	bl	800ac20 <__lshift>
 800b95e:	9016      	str	r0, [sp, #88]	; 0x58
 800b960:	2800      	cmp	r0, #0
 800b962:	f47f af6b 	bne.w	800b83c <_strtod_l+0x73c>
 800b966:	e60f      	b.n	800b588 <_strtod_l+0x488>
 800b968:	46ca      	mov	sl, r9
 800b96a:	d171      	bne.n	800ba50 <_strtod_l+0x950>
 800b96c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b96e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b972:	b352      	cbz	r2, 800b9ca <_strtod_l+0x8ca>
 800b974:	4a33      	ldr	r2, [pc, #204]	; (800ba44 <_strtod_l+0x944>)
 800b976:	4293      	cmp	r3, r2
 800b978:	d12a      	bne.n	800b9d0 <_strtod_l+0x8d0>
 800b97a:	9b04      	ldr	r3, [sp, #16]
 800b97c:	4641      	mov	r1, r8
 800b97e:	b1fb      	cbz	r3, 800b9c0 <_strtod_l+0x8c0>
 800b980:	4b2e      	ldr	r3, [pc, #184]	; (800ba3c <_strtod_l+0x93c>)
 800b982:	ea09 0303 	and.w	r3, r9, r3
 800b986:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b98a:	f04f 32ff 	mov.w	r2, #4294967295
 800b98e:	d81a      	bhi.n	800b9c6 <_strtod_l+0x8c6>
 800b990:	0d1b      	lsrs	r3, r3, #20
 800b992:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b996:	fa02 f303 	lsl.w	r3, r2, r3
 800b99a:	4299      	cmp	r1, r3
 800b99c:	d118      	bne.n	800b9d0 <_strtod_l+0x8d0>
 800b99e:	4b2a      	ldr	r3, [pc, #168]	; (800ba48 <_strtod_l+0x948>)
 800b9a0:	459a      	cmp	sl, r3
 800b9a2:	d102      	bne.n	800b9aa <_strtod_l+0x8aa>
 800b9a4:	3101      	adds	r1, #1
 800b9a6:	f43f adef 	beq.w	800b588 <_strtod_l+0x488>
 800b9aa:	4b24      	ldr	r3, [pc, #144]	; (800ba3c <_strtod_l+0x93c>)
 800b9ac:	ea0a 0303 	and.w	r3, sl, r3
 800b9b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b9b4:	f04f 0800 	mov.w	r8, #0
 800b9b8:	9b04      	ldr	r3, [sp, #16]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1a2      	bne.n	800b904 <_strtod_l+0x804>
 800b9be:	e5ed      	b.n	800b59c <_strtod_l+0x49c>
 800b9c0:	f04f 33ff 	mov.w	r3, #4294967295
 800b9c4:	e7e9      	b.n	800b99a <_strtod_l+0x89a>
 800b9c6:	4613      	mov	r3, r2
 800b9c8:	e7e7      	b.n	800b99a <_strtod_l+0x89a>
 800b9ca:	ea53 0308 	orrs.w	r3, r3, r8
 800b9ce:	d08a      	beq.n	800b8e6 <_strtod_l+0x7e6>
 800b9d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9d2:	b1e3      	cbz	r3, 800ba0e <_strtod_l+0x90e>
 800b9d4:	ea13 0f0a 	tst.w	r3, sl
 800b9d8:	d0ee      	beq.n	800b9b8 <_strtod_l+0x8b8>
 800b9da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9dc:	9a04      	ldr	r2, [sp, #16]
 800b9de:	4640      	mov	r0, r8
 800b9e0:	4649      	mov	r1, r9
 800b9e2:	b1c3      	cbz	r3, 800ba16 <_strtod_l+0x916>
 800b9e4:	f7ff fb6f 	bl	800b0c6 <sulp>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	460b      	mov	r3, r1
 800b9ec:	ec51 0b18 	vmov	r0, r1, d8
 800b9f0:	f7f4 fc6c 	bl	80002cc <__adddf3>
 800b9f4:	4680      	mov	r8, r0
 800b9f6:	4689      	mov	r9, r1
 800b9f8:	e7de      	b.n	800b9b8 <_strtod_l+0x8b8>
 800b9fa:	4013      	ands	r3, r2
 800b9fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ba00:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ba04:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800ba08:	f04f 38ff 	mov.w	r8, #4294967295
 800ba0c:	e7d4      	b.n	800b9b8 <_strtod_l+0x8b8>
 800ba0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba10:	ea13 0f08 	tst.w	r3, r8
 800ba14:	e7e0      	b.n	800b9d8 <_strtod_l+0x8d8>
 800ba16:	f7ff fb56 	bl	800b0c6 <sulp>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	ec51 0b18 	vmov	r0, r1, d8
 800ba22:	f7f4 fc51 	bl	80002c8 <__aeabi_dsub>
 800ba26:	2200      	movs	r2, #0
 800ba28:	2300      	movs	r3, #0
 800ba2a:	4680      	mov	r8, r0
 800ba2c:	4689      	mov	r9, r1
 800ba2e:	f7f5 f86b 	bl	8000b08 <__aeabi_dcmpeq>
 800ba32:	2800      	cmp	r0, #0
 800ba34:	d0c0      	beq.n	800b9b8 <_strtod_l+0x8b8>
 800ba36:	e618      	b.n	800b66a <_strtod_l+0x56a>
 800ba38:	fffffc02 	.word	0xfffffc02
 800ba3c:	7ff00000 	.word	0x7ff00000
 800ba40:	39500000 	.word	0x39500000
 800ba44:	000fffff 	.word	0x000fffff
 800ba48:	7fefffff 	.word	0x7fefffff
 800ba4c:	0800d268 	.word	0x0800d268
 800ba50:	4659      	mov	r1, fp
 800ba52:	4628      	mov	r0, r5
 800ba54:	f7ff fac0 	bl	800afd8 <__ratio>
 800ba58:	ec57 6b10 	vmov	r6, r7, d0
 800ba5c:	ee10 0a10 	vmov	r0, s0
 800ba60:	2200      	movs	r2, #0
 800ba62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ba66:	4639      	mov	r1, r7
 800ba68:	f7f5 f862 	bl	8000b30 <__aeabi_dcmple>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	d071      	beq.n	800bb54 <_strtod_l+0xa54>
 800ba70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d17c      	bne.n	800bb70 <_strtod_l+0xa70>
 800ba76:	f1b8 0f00 	cmp.w	r8, #0
 800ba7a:	d15a      	bne.n	800bb32 <_strtod_l+0xa32>
 800ba7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d15d      	bne.n	800bb40 <_strtod_l+0xa40>
 800ba84:	4b90      	ldr	r3, [pc, #576]	; (800bcc8 <_strtod_l+0xbc8>)
 800ba86:	2200      	movs	r2, #0
 800ba88:	4630      	mov	r0, r6
 800ba8a:	4639      	mov	r1, r7
 800ba8c:	f7f5 f846 	bl	8000b1c <__aeabi_dcmplt>
 800ba90:	2800      	cmp	r0, #0
 800ba92:	d15c      	bne.n	800bb4e <_strtod_l+0xa4e>
 800ba94:	4630      	mov	r0, r6
 800ba96:	4639      	mov	r1, r7
 800ba98:	4b8c      	ldr	r3, [pc, #560]	; (800bccc <_strtod_l+0xbcc>)
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f7f4 fdcc 	bl	8000638 <__aeabi_dmul>
 800baa0:	4606      	mov	r6, r0
 800baa2:	460f      	mov	r7, r1
 800baa4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800baa8:	9606      	str	r6, [sp, #24]
 800baaa:	9307      	str	r3, [sp, #28]
 800baac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bab0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bab4:	4b86      	ldr	r3, [pc, #536]	; (800bcd0 <_strtod_l+0xbd0>)
 800bab6:	ea0a 0303 	and.w	r3, sl, r3
 800baba:	930d      	str	r3, [sp, #52]	; 0x34
 800babc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800babe:	4b85      	ldr	r3, [pc, #532]	; (800bcd4 <_strtod_l+0xbd4>)
 800bac0:	429a      	cmp	r2, r3
 800bac2:	f040 8090 	bne.w	800bbe6 <_strtod_l+0xae6>
 800bac6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800baca:	ec49 8b10 	vmov	d0, r8, r9
 800bace:	f7ff f9b9 	bl	800ae44 <__ulp>
 800bad2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bad6:	ec51 0b10 	vmov	r0, r1, d0
 800bada:	f7f4 fdad 	bl	8000638 <__aeabi_dmul>
 800bade:	4642      	mov	r2, r8
 800bae0:	464b      	mov	r3, r9
 800bae2:	f7f4 fbf3 	bl	80002cc <__adddf3>
 800bae6:	460b      	mov	r3, r1
 800bae8:	4979      	ldr	r1, [pc, #484]	; (800bcd0 <_strtod_l+0xbd0>)
 800baea:	4a7b      	ldr	r2, [pc, #492]	; (800bcd8 <_strtod_l+0xbd8>)
 800baec:	4019      	ands	r1, r3
 800baee:	4291      	cmp	r1, r2
 800baf0:	4680      	mov	r8, r0
 800baf2:	d944      	bls.n	800bb7e <_strtod_l+0xa7e>
 800baf4:	ee18 2a90 	vmov	r2, s17
 800baf8:	4b78      	ldr	r3, [pc, #480]	; (800bcdc <_strtod_l+0xbdc>)
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d104      	bne.n	800bb08 <_strtod_l+0xa08>
 800bafe:	ee18 3a10 	vmov	r3, s16
 800bb02:	3301      	adds	r3, #1
 800bb04:	f43f ad40 	beq.w	800b588 <_strtod_l+0x488>
 800bb08:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800bcdc <_strtod_l+0xbdc>
 800bb0c:	f04f 38ff 	mov.w	r8, #4294967295
 800bb10:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bb12:	4620      	mov	r0, r4
 800bb14:	f7fe fe6a 	bl	800a7ec <_Bfree>
 800bb18:	9905      	ldr	r1, [sp, #20]
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f7fe fe66 	bl	800a7ec <_Bfree>
 800bb20:	4659      	mov	r1, fp
 800bb22:	4620      	mov	r0, r4
 800bb24:	f7fe fe62 	bl	800a7ec <_Bfree>
 800bb28:	4629      	mov	r1, r5
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f7fe fe5e 	bl	800a7ec <_Bfree>
 800bb30:	e609      	b.n	800b746 <_strtod_l+0x646>
 800bb32:	f1b8 0f01 	cmp.w	r8, #1
 800bb36:	d103      	bne.n	800bb40 <_strtod_l+0xa40>
 800bb38:	f1b9 0f00 	cmp.w	r9, #0
 800bb3c:	f43f ad95 	beq.w	800b66a <_strtod_l+0x56a>
 800bb40:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800bc98 <_strtod_l+0xb98>
 800bb44:	4f60      	ldr	r7, [pc, #384]	; (800bcc8 <_strtod_l+0xbc8>)
 800bb46:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb4a:	2600      	movs	r6, #0
 800bb4c:	e7ae      	b.n	800baac <_strtod_l+0x9ac>
 800bb4e:	4f5f      	ldr	r7, [pc, #380]	; (800bccc <_strtod_l+0xbcc>)
 800bb50:	2600      	movs	r6, #0
 800bb52:	e7a7      	b.n	800baa4 <_strtod_l+0x9a4>
 800bb54:	4b5d      	ldr	r3, [pc, #372]	; (800bccc <_strtod_l+0xbcc>)
 800bb56:	4630      	mov	r0, r6
 800bb58:	4639      	mov	r1, r7
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	f7f4 fd6c 	bl	8000638 <__aeabi_dmul>
 800bb60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb62:	4606      	mov	r6, r0
 800bb64:	460f      	mov	r7, r1
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d09c      	beq.n	800baa4 <_strtod_l+0x9a4>
 800bb6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bb6e:	e79d      	b.n	800baac <_strtod_l+0x9ac>
 800bb70:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800bca0 <_strtod_l+0xba0>
 800bb74:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb78:	ec57 6b17 	vmov	r6, r7, d7
 800bb7c:	e796      	b.n	800baac <_strtod_l+0x9ac>
 800bb7e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800bb82:	9b04      	ldr	r3, [sp, #16]
 800bb84:	46ca      	mov	sl, r9
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d1c2      	bne.n	800bb10 <_strtod_l+0xa10>
 800bb8a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bb8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb90:	0d1b      	lsrs	r3, r3, #20
 800bb92:	051b      	lsls	r3, r3, #20
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d1bb      	bne.n	800bb10 <_strtod_l+0xa10>
 800bb98:	4630      	mov	r0, r6
 800bb9a:	4639      	mov	r1, r7
 800bb9c:	f7f5 f8ac 	bl	8000cf8 <__aeabi_d2lz>
 800bba0:	f7f4 fd1c 	bl	80005dc <__aeabi_l2d>
 800bba4:	4602      	mov	r2, r0
 800bba6:	460b      	mov	r3, r1
 800bba8:	4630      	mov	r0, r6
 800bbaa:	4639      	mov	r1, r7
 800bbac:	f7f4 fb8c 	bl	80002c8 <__aeabi_dsub>
 800bbb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bbb2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bbb6:	ea43 0308 	orr.w	r3, r3, r8
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	4606      	mov	r6, r0
 800bbbe:	460f      	mov	r7, r1
 800bbc0:	d054      	beq.n	800bc6c <_strtod_l+0xb6c>
 800bbc2:	a339      	add	r3, pc, #228	; (adr r3, 800bca8 <_strtod_l+0xba8>)
 800bbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc8:	f7f4 ffa8 	bl	8000b1c <__aeabi_dcmplt>
 800bbcc:	2800      	cmp	r0, #0
 800bbce:	f47f ace5 	bne.w	800b59c <_strtod_l+0x49c>
 800bbd2:	a337      	add	r3, pc, #220	; (adr r3, 800bcb0 <_strtod_l+0xbb0>)
 800bbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd8:	4630      	mov	r0, r6
 800bbda:	4639      	mov	r1, r7
 800bbdc:	f7f4 ffbc 	bl	8000b58 <__aeabi_dcmpgt>
 800bbe0:	2800      	cmp	r0, #0
 800bbe2:	d095      	beq.n	800bb10 <_strtod_l+0xa10>
 800bbe4:	e4da      	b.n	800b59c <_strtod_l+0x49c>
 800bbe6:	9b04      	ldr	r3, [sp, #16]
 800bbe8:	b333      	cbz	r3, 800bc38 <_strtod_l+0xb38>
 800bbea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bbec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bbf0:	d822      	bhi.n	800bc38 <_strtod_l+0xb38>
 800bbf2:	a331      	add	r3, pc, #196	; (adr r3, 800bcb8 <_strtod_l+0xbb8>)
 800bbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf8:	4630      	mov	r0, r6
 800bbfa:	4639      	mov	r1, r7
 800bbfc:	f7f4 ff98 	bl	8000b30 <__aeabi_dcmple>
 800bc00:	b1a0      	cbz	r0, 800bc2c <_strtod_l+0xb2c>
 800bc02:	4639      	mov	r1, r7
 800bc04:	4630      	mov	r0, r6
 800bc06:	f7f4 ffef 	bl	8000be8 <__aeabi_d2uiz>
 800bc0a:	2801      	cmp	r0, #1
 800bc0c:	bf38      	it	cc
 800bc0e:	2001      	movcc	r0, #1
 800bc10:	f7f4 fc98 	bl	8000544 <__aeabi_ui2d>
 800bc14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc16:	4606      	mov	r6, r0
 800bc18:	460f      	mov	r7, r1
 800bc1a:	bb23      	cbnz	r3, 800bc66 <_strtod_l+0xb66>
 800bc1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc20:	9010      	str	r0, [sp, #64]	; 0x40
 800bc22:	9311      	str	r3, [sp, #68]	; 0x44
 800bc24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bc28:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bc2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bc30:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bc34:	1a9b      	subs	r3, r3, r2
 800bc36:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc38:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bc3c:	eeb0 0a48 	vmov.f32	s0, s16
 800bc40:	eef0 0a68 	vmov.f32	s1, s17
 800bc44:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800bc48:	f7ff f8fc 	bl	800ae44 <__ulp>
 800bc4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bc50:	ec53 2b10 	vmov	r2, r3, d0
 800bc54:	f7f4 fcf0 	bl	8000638 <__aeabi_dmul>
 800bc58:	ec53 2b18 	vmov	r2, r3, d8
 800bc5c:	f7f4 fb36 	bl	80002cc <__adddf3>
 800bc60:	4680      	mov	r8, r0
 800bc62:	4689      	mov	r9, r1
 800bc64:	e78d      	b.n	800bb82 <_strtod_l+0xa82>
 800bc66:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800bc6a:	e7db      	b.n	800bc24 <_strtod_l+0xb24>
 800bc6c:	a314      	add	r3, pc, #80	; (adr r3, 800bcc0 <_strtod_l+0xbc0>)
 800bc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc72:	f7f4 ff53 	bl	8000b1c <__aeabi_dcmplt>
 800bc76:	e7b3      	b.n	800bbe0 <_strtod_l+0xae0>
 800bc78:	2300      	movs	r3, #0
 800bc7a:	930a      	str	r3, [sp, #40]	; 0x28
 800bc7c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bc7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc80:	6013      	str	r3, [r2, #0]
 800bc82:	f7ff ba7c 	b.w	800b17e <_strtod_l+0x7e>
 800bc86:	2a65      	cmp	r2, #101	; 0x65
 800bc88:	f43f ab75 	beq.w	800b376 <_strtod_l+0x276>
 800bc8c:	2a45      	cmp	r2, #69	; 0x45
 800bc8e:	f43f ab72 	beq.w	800b376 <_strtod_l+0x276>
 800bc92:	2301      	movs	r3, #1
 800bc94:	f7ff bbaa 	b.w	800b3ec <_strtod_l+0x2ec>
 800bc98:	00000000 	.word	0x00000000
 800bc9c:	bff00000 	.word	0xbff00000
 800bca0:	00000000 	.word	0x00000000
 800bca4:	3ff00000 	.word	0x3ff00000
 800bca8:	94a03595 	.word	0x94a03595
 800bcac:	3fdfffff 	.word	0x3fdfffff
 800bcb0:	35afe535 	.word	0x35afe535
 800bcb4:	3fe00000 	.word	0x3fe00000
 800bcb8:	ffc00000 	.word	0xffc00000
 800bcbc:	41dfffff 	.word	0x41dfffff
 800bcc0:	94a03595 	.word	0x94a03595
 800bcc4:	3fcfffff 	.word	0x3fcfffff
 800bcc8:	3ff00000 	.word	0x3ff00000
 800bccc:	3fe00000 	.word	0x3fe00000
 800bcd0:	7ff00000 	.word	0x7ff00000
 800bcd4:	7fe00000 	.word	0x7fe00000
 800bcd8:	7c9fffff 	.word	0x7c9fffff
 800bcdc:	7fefffff 	.word	0x7fefffff

0800bce0 <_strtod_r>:
 800bce0:	4b01      	ldr	r3, [pc, #4]	; (800bce8 <_strtod_r+0x8>)
 800bce2:	f7ff ba0d 	b.w	800b100 <_strtod_l>
 800bce6:	bf00      	nop
 800bce8:	200000d0 	.word	0x200000d0

0800bcec <__ssputs_r>:
 800bcec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcf0:	688e      	ldr	r6, [r1, #8]
 800bcf2:	461f      	mov	r7, r3
 800bcf4:	42be      	cmp	r6, r7
 800bcf6:	680b      	ldr	r3, [r1, #0]
 800bcf8:	4682      	mov	sl, r0
 800bcfa:	460c      	mov	r4, r1
 800bcfc:	4690      	mov	r8, r2
 800bcfe:	d82c      	bhi.n	800bd5a <__ssputs_r+0x6e>
 800bd00:	898a      	ldrh	r2, [r1, #12]
 800bd02:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd06:	d026      	beq.n	800bd56 <__ssputs_r+0x6a>
 800bd08:	6965      	ldr	r5, [r4, #20]
 800bd0a:	6909      	ldr	r1, [r1, #16]
 800bd0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd10:	eba3 0901 	sub.w	r9, r3, r1
 800bd14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd18:	1c7b      	adds	r3, r7, #1
 800bd1a:	444b      	add	r3, r9
 800bd1c:	106d      	asrs	r5, r5, #1
 800bd1e:	429d      	cmp	r5, r3
 800bd20:	bf38      	it	cc
 800bd22:	461d      	movcc	r5, r3
 800bd24:	0553      	lsls	r3, r2, #21
 800bd26:	d527      	bpl.n	800bd78 <__ssputs_r+0x8c>
 800bd28:	4629      	mov	r1, r5
 800bd2a:	f7fe fc93 	bl	800a654 <_malloc_r>
 800bd2e:	4606      	mov	r6, r0
 800bd30:	b360      	cbz	r0, 800bd8c <__ssputs_r+0xa0>
 800bd32:	6921      	ldr	r1, [r4, #16]
 800bd34:	464a      	mov	r2, r9
 800bd36:	f7fd fd88 	bl	800984a <memcpy>
 800bd3a:	89a3      	ldrh	r3, [r4, #12]
 800bd3c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd44:	81a3      	strh	r3, [r4, #12]
 800bd46:	6126      	str	r6, [r4, #16]
 800bd48:	6165      	str	r5, [r4, #20]
 800bd4a:	444e      	add	r6, r9
 800bd4c:	eba5 0509 	sub.w	r5, r5, r9
 800bd50:	6026      	str	r6, [r4, #0]
 800bd52:	60a5      	str	r5, [r4, #8]
 800bd54:	463e      	mov	r6, r7
 800bd56:	42be      	cmp	r6, r7
 800bd58:	d900      	bls.n	800bd5c <__ssputs_r+0x70>
 800bd5a:	463e      	mov	r6, r7
 800bd5c:	6820      	ldr	r0, [r4, #0]
 800bd5e:	4632      	mov	r2, r6
 800bd60:	4641      	mov	r1, r8
 800bd62:	f000 f9c9 	bl	800c0f8 <memmove>
 800bd66:	68a3      	ldr	r3, [r4, #8]
 800bd68:	1b9b      	subs	r3, r3, r6
 800bd6a:	60a3      	str	r3, [r4, #8]
 800bd6c:	6823      	ldr	r3, [r4, #0]
 800bd6e:	4433      	add	r3, r6
 800bd70:	6023      	str	r3, [r4, #0]
 800bd72:	2000      	movs	r0, #0
 800bd74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd78:	462a      	mov	r2, r5
 800bd7a:	f000 fd9e 	bl	800c8ba <_realloc_r>
 800bd7e:	4606      	mov	r6, r0
 800bd80:	2800      	cmp	r0, #0
 800bd82:	d1e0      	bne.n	800bd46 <__ssputs_r+0x5a>
 800bd84:	6921      	ldr	r1, [r4, #16]
 800bd86:	4650      	mov	r0, sl
 800bd88:	f7fe fbf0 	bl	800a56c <_free_r>
 800bd8c:	230c      	movs	r3, #12
 800bd8e:	f8ca 3000 	str.w	r3, [sl]
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd98:	81a3      	strh	r3, [r4, #12]
 800bd9a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd9e:	e7e9      	b.n	800bd74 <__ssputs_r+0x88>

0800bda0 <_svfiprintf_r>:
 800bda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda4:	4698      	mov	r8, r3
 800bda6:	898b      	ldrh	r3, [r1, #12]
 800bda8:	061b      	lsls	r3, r3, #24
 800bdaa:	b09d      	sub	sp, #116	; 0x74
 800bdac:	4607      	mov	r7, r0
 800bdae:	460d      	mov	r5, r1
 800bdb0:	4614      	mov	r4, r2
 800bdb2:	d50e      	bpl.n	800bdd2 <_svfiprintf_r+0x32>
 800bdb4:	690b      	ldr	r3, [r1, #16]
 800bdb6:	b963      	cbnz	r3, 800bdd2 <_svfiprintf_r+0x32>
 800bdb8:	2140      	movs	r1, #64	; 0x40
 800bdba:	f7fe fc4b 	bl	800a654 <_malloc_r>
 800bdbe:	6028      	str	r0, [r5, #0]
 800bdc0:	6128      	str	r0, [r5, #16]
 800bdc2:	b920      	cbnz	r0, 800bdce <_svfiprintf_r+0x2e>
 800bdc4:	230c      	movs	r3, #12
 800bdc6:	603b      	str	r3, [r7, #0]
 800bdc8:	f04f 30ff 	mov.w	r0, #4294967295
 800bdcc:	e0d0      	b.n	800bf70 <_svfiprintf_r+0x1d0>
 800bdce:	2340      	movs	r3, #64	; 0x40
 800bdd0:	616b      	str	r3, [r5, #20]
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	9309      	str	r3, [sp, #36]	; 0x24
 800bdd6:	2320      	movs	r3, #32
 800bdd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bddc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bde0:	2330      	movs	r3, #48	; 0x30
 800bde2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bf88 <_svfiprintf_r+0x1e8>
 800bde6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdea:	f04f 0901 	mov.w	r9, #1
 800bdee:	4623      	mov	r3, r4
 800bdf0:	469a      	mov	sl, r3
 800bdf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdf6:	b10a      	cbz	r2, 800bdfc <_svfiprintf_r+0x5c>
 800bdf8:	2a25      	cmp	r2, #37	; 0x25
 800bdfa:	d1f9      	bne.n	800bdf0 <_svfiprintf_r+0x50>
 800bdfc:	ebba 0b04 	subs.w	fp, sl, r4
 800be00:	d00b      	beq.n	800be1a <_svfiprintf_r+0x7a>
 800be02:	465b      	mov	r3, fp
 800be04:	4622      	mov	r2, r4
 800be06:	4629      	mov	r1, r5
 800be08:	4638      	mov	r0, r7
 800be0a:	f7ff ff6f 	bl	800bcec <__ssputs_r>
 800be0e:	3001      	adds	r0, #1
 800be10:	f000 80a9 	beq.w	800bf66 <_svfiprintf_r+0x1c6>
 800be14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be16:	445a      	add	r2, fp
 800be18:	9209      	str	r2, [sp, #36]	; 0x24
 800be1a:	f89a 3000 	ldrb.w	r3, [sl]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f000 80a1 	beq.w	800bf66 <_svfiprintf_r+0x1c6>
 800be24:	2300      	movs	r3, #0
 800be26:	f04f 32ff 	mov.w	r2, #4294967295
 800be2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be2e:	f10a 0a01 	add.w	sl, sl, #1
 800be32:	9304      	str	r3, [sp, #16]
 800be34:	9307      	str	r3, [sp, #28]
 800be36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be3a:	931a      	str	r3, [sp, #104]	; 0x68
 800be3c:	4654      	mov	r4, sl
 800be3e:	2205      	movs	r2, #5
 800be40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be44:	4850      	ldr	r0, [pc, #320]	; (800bf88 <_svfiprintf_r+0x1e8>)
 800be46:	f7f4 f9e3 	bl	8000210 <memchr>
 800be4a:	9a04      	ldr	r2, [sp, #16]
 800be4c:	b9d8      	cbnz	r0, 800be86 <_svfiprintf_r+0xe6>
 800be4e:	06d0      	lsls	r0, r2, #27
 800be50:	bf44      	itt	mi
 800be52:	2320      	movmi	r3, #32
 800be54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be58:	0711      	lsls	r1, r2, #28
 800be5a:	bf44      	itt	mi
 800be5c:	232b      	movmi	r3, #43	; 0x2b
 800be5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be62:	f89a 3000 	ldrb.w	r3, [sl]
 800be66:	2b2a      	cmp	r3, #42	; 0x2a
 800be68:	d015      	beq.n	800be96 <_svfiprintf_r+0xf6>
 800be6a:	9a07      	ldr	r2, [sp, #28]
 800be6c:	4654      	mov	r4, sl
 800be6e:	2000      	movs	r0, #0
 800be70:	f04f 0c0a 	mov.w	ip, #10
 800be74:	4621      	mov	r1, r4
 800be76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be7a:	3b30      	subs	r3, #48	; 0x30
 800be7c:	2b09      	cmp	r3, #9
 800be7e:	d94d      	bls.n	800bf1c <_svfiprintf_r+0x17c>
 800be80:	b1b0      	cbz	r0, 800beb0 <_svfiprintf_r+0x110>
 800be82:	9207      	str	r2, [sp, #28]
 800be84:	e014      	b.n	800beb0 <_svfiprintf_r+0x110>
 800be86:	eba0 0308 	sub.w	r3, r0, r8
 800be8a:	fa09 f303 	lsl.w	r3, r9, r3
 800be8e:	4313      	orrs	r3, r2
 800be90:	9304      	str	r3, [sp, #16]
 800be92:	46a2      	mov	sl, r4
 800be94:	e7d2      	b.n	800be3c <_svfiprintf_r+0x9c>
 800be96:	9b03      	ldr	r3, [sp, #12]
 800be98:	1d19      	adds	r1, r3, #4
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	9103      	str	r1, [sp, #12]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	bfbb      	ittet	lt
 800bea2:	425b      	neglt	r3, r3
 800bea4:	f042 0202 	orrlt.w	r2, r2, #2
 800bea8:	9307      	strge	r3, [sp, #28]
 800beaa:	9307      	strlt	r3, [sp, #28]
 800beac:	bfb8      	it	lt
 800beae:	9204      	strlt	r2, [sp, #16]
 800beb0:	7823      	ldrb	r3, [r4, #0]
 800beb2:	2b2e      	cmp	r3, #46	; 0x2e
 800beb4:	d10c      	bne.n	800bed0 <_svfiprintf_r+0x130>
 800beb6:	7863      	ldrb	r3, [r4, #1]
 800beb8:	2b2a      	cmp	r3, #42	; 0x2a
 800beba:	d134      	bne.n	800bf26 <_svfiprintf_r+0x186>
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	1d1a      	adds	r2, r3, #4
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	9203      	str	r2, [sp, #12]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	bfb8      	it	lt
 800bec8:	f04f 33ff 	movlt.w	r3, #4294967295
 800becc:	3402      	adds	r4, #2
 800bece:	9305      	str	r3, [sp, #20]
 800bed0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bf98 <_svfiprintf_r+0x1f8>
 800bed4:	7821      	ldrb	r1, [r4, #0]
 800bed6:	2203      	movs	r2, #3
 800bed8:	4650      	mov	r0, sl
 800beda:	f7f4 f999 	bl	8000210 <memchr>
 800bede:	b138      	cbz	r0, 800bef0 <_svfiprintf_r+0x150>
 800bee0:	9b04      	ldr	r3, [sp, #16]
 800bee2:	eba0 000a 	sub.w	r0, r0, sl
 800bee6:	2240      	movs	r2, #64	; 0x40
 800bee8:	4082      	lsls	r2, r0
 800beea:	4313      	orrs	r3, r2
 800beec:	3401      	adds	r4, #1
 800beee:	9304      	str	r3, [sp, #16]
 800bef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bef4:	4825      	ldr	r0, [pc, #148]	; (800bf8c <_svfiprintf_r+0x1ec>)
 800bef6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800befa:	2206      	movs	r2, #6
 800befc:	f7f4 f988 	bl	8000210 <memchr>
 800bf00:	2800      	cmp	r0, #0
 800bf02:	d038      	beq.n	800bf76 <_svfiprintf_r+0x1d6>
 800bf04:	4b22      	ldr	r3, [pc, #136]	; (800bf90 <_svfiprintf_r+0x1f0>)
 800bf06:	bb1b      	cbnz	r3, 800bf50 <_svfiprintf_r+0x1b0>
 800bf08:	9b03      	ldr	r3, [sp, #12]
 800bf0a:	3307      	adds	r3, #7
 800bf0c:	f023 0307 	bic.w	r3, r3, #7
 800bf10:	3308      	adds	r3, #8
 800bf12:	9303      	str	r3, [sp, #12]
 800bf14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf16:	4433      	add	r3, r6
 800bf18:	9309      	str	r3, [sp, #36]	; 0x24
 800bf1a:	e768      	b.n	800bdee <_svfiprintf_r+0x4e>
 800bf1c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf20:	460c      	mov	r4, r1
 800bf22:	2001      	movs	r0, #1
 800bf24:	e7a6      	b.n	800be74 <_svfiprintf_r+0xd4>
 800bf26:	2300      	movs	r3, #0
 800bf28:	3401      	adds	r4, #1
 800bf2a:	9305      	str	r3, [sp, #20]
 800bf2c:	4619      	mov	r1, r3
 800bf2e:	f04f 0c0a 	mov.w	ip, #10
 800bf32:	4620      	mov	r0, r4
 800bf34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf38:	3a30      	subs	r2, #48	; 0x30
 800bf3a:	2a09      	cmp	r2, #9
 800bf3c:	d903      	bls.n	800bf46 <_svfiprintf_r+0x1a6>
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d0c6      	beq.n	800bed0 <_svfiprintf_r+0x130>
 800bf42:	9105      	str	r1, [sp, #20]
 800bf44:	e7c4      	b.n	800bed0 <_svfiprintf_r+0x130>
 800bf46:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf4a:	4604      	mov	r4, r0
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	e7f0      	b.n	800bf32 <_svfiprintf_r+0x192>
 800bf50:	ab03      	add	r3, sp, #12
 800bf52:	9300      	str	r3, [sp, #0]
 800bf54:	462a      	mov	r2, r5
 800bf56:	4b0f      	ldr	r3, [pc, #60]	; (800bf94 <_svfiprintf_r+0x1f4>)
 800bf58:	a904      	add	r1, sp, #16
 800bf5a:	4638      	mov	r0, r7
 800bf5c:	f7fc fcfa 	bl	8008954 <_printf_float>
 800bf60:	1c42      	adds	r2, r0, #1
 800bf62:	4606      	mov	r6, r0
 800bf64:	d1d6      	bne.n	800bf14 <_svfiprintf_r+0x174>
 800bf66:	89ab      	ldrh	r3, [r5, #12]
 800bf68:	065b      	lsls	r3, r3, #25
 800bf6a:	f53f af2d 	bmi.w	800bdc8 <_svfiprintf_r+0x28>
 800bf6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf70:	b01d      	add	sp, #116	; 0x74
 800bf72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf76:	ab03      	add	r3, sp, #12
 800bf78:	9300      	str	r3, [sp, #0]
 800bf7a:	462a      	mov	r2, r5
 800bf7c:	4b05      	ldr	r3, [pc, #20]	; (800bf94 <_svfiprintf_r+0x1f4>)
 800bf7e:	a904      	add	r1, sp, #16
 800bf80:	4638      	mov	r0, r7
 800bf82:	f7fc ff8b 	bl	8008e9c <_printf_i>
 800bf86:	e7eb      	b.n	800bf60 <_svfiprintf_r+0x1c0>
 800bf88:	0800d290 	.word	0x0800d290
 800bf8c:	0800d29a 	.word	0x0800d29a
 800bf90:	08008955 	.word	0x08008955
 800bf94:	0800bced 	.word	0x0800bced
 800bf98:	0800d296 	.word	0x0800d296

0800bf9c <__sflush_r>:
 800bf9c:	898a      	ldrh	r2, [r1, #12]
 800bf9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfa2:	4605      	mov	r5, r0
 800bfa4:	0710      	lsls	r0, r2, #28
 800bfa6:	460c      	mov	r4, r1
 800bfa8:	d458      	bmi.n	800c05c <__sflush_r+0xc0>
 800bfaa:	684b      	ldr	r3, [r1, #4]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	dc05      	bgt.n	800bfbc <__sflush_r+0x20>
 800bfb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	dc02      	bgt.n	800bfbc <__sflush_r+0x20>
 800bfb6:	2000      	movs	r0, #0
 800bfb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bfbe:	2e00      	cmp	r6, #0
 800bfc0:	d0f9      	beq.n	800bfb6 <__sflush_r+0x1a>
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bfc8:	682f      	ldr	r7, [r5, #0]
 800bfca:	6a21      	ldr	r1, [r4, #32]
 800bfcc:	602b      	str	r3, [r5, #0]
 800bfce:	d032      	beq.n	800c036 <__sflush_r+0x9a>
 800bfd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bfd2:	89a3      	ldrh	r3, [r4, #12]
 800bfd4:	075a      	lsls	r2, r3, #29
 800bfd6:	d505      	bpl.n	800bfe4 <__sflush_r+0x48>
 800bfd8:	6863      	ldr	r3, [r4, #4]
 800bfda:	1ac0      	subs	r0, r0, r3
 800bfdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bfde:	b10b      	cbz	r3, 800bfe4 <__sflush_r+0x48>
 800bfe0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bfe2:	1ac0      	subs	r0, r0, r3
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bfea:	6a21      	ldr	r1, [r4, #32]
 800bfec:	4628      	mov	r0, r5
 800bfee:	47b0      	blx	r6
 800bff0:	1c43      	adds	r3, r0, #1
 800bff2:	89a3      	ldrh	r3, [r4, #12]
 800bff4:	d106      	bne.n	800c004 <__sflush_r+0x68>
 800bff6:	6829      	ldr	r1, [r5, #0]
 800bff8:	291d      	cmp	r1, #29
 800bffa:	d82b      	bhi.n	800c054 <__sflush_r+0xb8>
 800bffc:	4a29      	ldr	r2, [pc, #164]	; (800c0a4 <__sflush_r+0x108>)
 800bffe:	410a      	asrs	r2, r1
 800c000:	07d6      	lsls	r6, r2, #31
 800c002:	d427      	bmi.n	800c054 <__sflush_r+0xb8>
 800c004:	2200      	movs	r2, #0
 800c006:	6062      	str	r2, [r4, #4]
 800c008:	04d9      	lsls	r1, r3, #19
 800c00a:	6922      	ldr	r2, [r4, #16]
 800c00c:	6022      	str	r2, [r4, #0]
 800c00e:	d504      	bpl.n	800c01a <__sflush_r+0x7e>
 800c010:	1c42      	adds	r2, r0, #1
 800c012:	d101      	bne.n	800c018 <__sflush_r+0x7c>
 800c014:	682b      	ldr	r3, [r5, #0]
 800c016:	b903      	cbnz	r3, 800c01a <__sflush_r+0x7e>
 800c018:	6560      	str	r0, [r4, #84]	; 0x54
 800c01a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c01c:	602f      	str	r7, [r5, #0]
 800c01e:	2900      	cmp	r1, #0
 800c020:	d0c9      	beq.n	800bfb6 <__sflush_r+0x1a>
 800c022:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c026:	4299      	cmp	r1, r3
 800c028:	d002      	beq.n	800c030 <__sflush_r+0x94>
 800c02a:	4628      	mov	r0, r5
 800c02c:	f7fe fa9e 	bl	800a56c <_free_r>
 800c030:	2000      	movs	r0, #0
 800c032:	6360      	str	r0, [r4, #52]	; 0x34
 800c034:	e7c0      	b.n	800bfb8 <__sflush_r+0x1c>
 800c036:	2301      	movs	r3, #1
 800c038:	4628      	mov	r0, r5
 800c03a:	47b0      	blx	r6
 800c03c:	1c41      	adds	r1, r0, #1
 800c03e:	d1c8      	bne.n	800bfd2 <__sflush_r+0x36>
 800c040:	682b      	ldr	r3, [r5, #0]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d0c5      	beq.n	800bfd2 <__sflush_r+0x36>
 800c046:	2b1d      	cmp	r3, #29
 800c048:	d001      	beq.n	800c04e <__sflush_r+0xb2>
 800c04a:	2b16      	cmp	r3, #22
 800c04c:	d101      	bne.n	800c052 <__sflush_r+0xb6>
 800c04e:	602f      	str	r7, [r5, #0]
 800c050:	e7b1      	b.n	800bfb6 <__sflush_r+0x1a>
 800c052:	89a3      	ldrh	r3, [r4, #12]
 800c054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c058:	81a3      	strh	r3, [r4, #12]
 800c05a:	e7ad      	b.n	800bfb8 <__sflush_r+0x1c>
 800c05c:	690f      	ldr	r7, [r1, #16]
 800c05e:	2f00      	cmp	r7, #0
 800c060:	d0a9      	beq.n	800bfb6 <__sflush_r+0x1a>
 800c062:	0793      	lsls	r3, r2, #30
 800c064:	680e      	ldr	r6, [r1, #0]
 800c066:	bf08      	it	eq
 800c068:	694b      	ldreq	r3, [r1, #20]
 800c06a:	600f      	str	r7, [r1, #0]
 800c06c:	bf18      	it	ne
 800c06e:	2300      	movne	r3, #0
 800c070:	eba6 0807 	sub.w	r8, r6, r7
 800c074:	608b      	str	r3, [r1, #8]
 800c076:	f1b8 0f00 	cmp.w	r8, #0
 800c07a:	dd9c      	ble.n	800bfb6 <__sflush_r+0x1a>
 800c07c:	6a21      	ldr	r1, [r4, #32]
 800c07e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c080:	4643      	mov	r3, r8
 800c082:	463a      	mov	r2, r7
 800c084:	4628      	mov	r0, r5
 800c086:	47b0      	blx	r6
 800c088:	2800      	cmp	r0, #0
 800c08a:	dc06      	bgt.n	800c09a <__sflush_r+0xfe>
 800c08c:	89a3      	ldrh	r3, [r4, #12]
 800c08e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c092:	81a3      	strh	r3, [r4, #12]
 800c094:	f04f 30ff 	mov.w	r0, #4294967295
 800c098:	e78e      	b.n	800bfb8 <__sflush_r+0x1c>
 800c09a:	4407      	add	r7, r0
 800c09c:	eba8 0800 	sub.w	r8, r8, r0
 800c0a0:	e7e9      	b.n	800c076 <__sflush_r+0xda>
 800c0a2:	bf00      	nop
 800c0a4:	dfbffffe 	.word	0xdfbffffe

0800c0a8 <_fflush_r>:
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	690b      	ldr	r3, [r1, #16]
 800c0ac:	4605      	mov	r5, r0
 800c0ae:	460c      	mov	r4, r1
 800c0b0:	b913      	cbnz	r3, 800c0b8 <_fflush_r+0x10>
 800c0b2:	2500      	movs	r5, #0
 800c0b4:	4628      	mov	r0, r5
 800c0b6:	bd38      	pop	{r3, r4, r5, pc}
 800c0b8:	b118      	cbz	r0, 800c0c2 <_fflush_r+0x1a>
 800c0ba:	6a03      	ldr	r3, [r0, #32]
 800c0bc:	b90b      	cbnz	r3, 800c0c2 <_fflush_r+0x1a>
 800c0be:	f7fd faab 	bl	8009618 <__sinit>
 800c0c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d0f3      	beq.n	800c0b2 <_fflush_r+0xa>
 800c0ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c0cc:	07d0      	lsls	r0, r2, #31
 800c0ce:	d404      	bmi.n	800c0da <_fflush_r+0x32>
 800c0d0:	0599      	lsls	r1, r3, #22
 800c0d2:	d402      	bmi.n	800c0da <_fflush_r+0x32>
 800c0d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c0d6:	f7fd fbb6 	bl	8009846 <__retarget_lock_acquire_recursive>
 800c0da:	4628      	mov	r0, r5
 800c0dc:	4621      	mov	r1, r4
 800c0de:	f7ff ff5d 	bl	800bf9c <__sflush_r>
 800c0e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c0e4:	07da      	lsls	r2, r3, #31
 800c0e6:	4605      	mov	r5, r0
 800c0e8:	d4e4      	bmi.n	800c0b4 <_fflush_r+0xc>
 800c0ea:	89a3      	ldrh	r3, [r4, #12]
 800c0ec:	059b      	lsls	r3, r3, #22
 800c0ee:	d4e1      	bmi.n	800c0b4 <_fflush_r+0xc>
 800c0f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c0f2:	f7fd fba9 	bl	8009848 <__retarget_lock_release_recursive>
 800c0f6:	e7dd      	b.n	800c0b4 <_fflush_r+0xc>

0800c0f8 <memmove>:
 800c0f8:	4288      	cmp	r0, r1
 800c0fa:	b510      	push	{r4, lr}
 800c0fc:	eb01 0402 	add.w	r4, r1, r2
 800c100:	d902      	bls.n	800c108 <memmove+0x10>
 800c102:	4284      	cmp	r4, r0
 800c104:	4623      	mov	r3, r4
 800c106:	d807      	bhi.n	800c118 <memmove+0x20>
 800c108:	1e43      	subs	r3, r0, #1
 800c10a:	42a1      	cmp	r1, r4
 800c10c:	d008      	beq.n	800c120 <memmove+0x28>
 800c10e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c112:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c116:	e7f8      	b.n	800c10a <memmove+0x12>
 800c118:	4402      	add	r2, r0
 800c11a:	4601      	mov	r1, r0
 800c11c:	428a      	cmp	r2, r1
 800c11e:	d100      	bne.n	800c122 <memmove+0x2a>
 800c120:	bd10      	pop	{r4, pc}
 800c122:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c126:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c12a:	e7f7      	b.n	800c11c <memmove+0x24>

0800c12c <strncmp>:
 800c12c:	b510      	push	{r4, lr}
 800c12e:	b16a      	cbz	r2, 800c14c <strncmp+0x20>
 800c130:	3901      	subs	r1, #1
 800c132:	1884      	adds	r4, r0, r2
 800c134:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c138:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d103      	bne.n	800c148 <strncmp+0x1c>
 800c140:	42a0      	cmp	r0, r4
 800c142:	d001      	beq.n	800c148 <strncmp+0x1c>
 800c144:	2a00      	cmp	r2, #0
 800c146:	d1f5      	bne.n	800c134 <strncmp+0x8>
 800c148:	1ad0      	subs	r0, r2, r3
 800c14a:	bd10      	pop	{r4, pc}
 800c14c:	4610      	mov	r0, r2
 800c14e:	e7fc      	b.n	800c14a <strncmp+0x1e>

0800c150 <_sbrk_r>:
 800c150:	b538      	push	{r3, r4, r5, lr}
 800c152:	4d06      	ldr	r5, [pc, #24]	; (800c16c <_sbrk_r+0x1c>)
 800c154:	2300      	movs	r3, #0
 800c156:	4604      	mov	r4, r0
 800c158:	4608      	mov	r0, r1
 800c15a:	602b      	str	r3, [r5, #0]
 800c15c:	f7f6 fcf4 	bl	8002b48 <_sbrk>
 800c160:	1c43      	adds	r3, r0, #1
 800c162:	d102      	bne.n	800c16a <_sbrk_r+0x1a>
 800c164:	682b      	ldr	r3, [r5, #0]
 800c166:	b103      	cbz	r3, 800c16a <_sbrk_r+0x1a>
 800c168:	6023      	str	r3, [r4, #0]
 800c16a:	bd38      	pop	{r3, r4, r5, pc}
 800c16c:	200005d8 	.word	0x200005d8

0800c170 <nan>:
 800c170:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c178 <nan+0x8>
 800c174:	4770      	bx	lr
 800c176:	bf00      	nop
 800c178:	00000000 	.word	0x00000000
 800c17c:	7ff80000 	.word	0x7ff80000

0800c180 <__assert_func>:
 800c180:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c182:	4614      	mov	r4, r2
 800c184:	461a      	mov	r2, r3
 800c186:	4b09      	ldr	r3, [pc, #36]	; (800c1ac <__assert_func+0x2c>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4605      	mov	r5, r0
 800c18c:	68d8      	ldr	r0, [r3, #12]
 800c18e:	b14c      	cbz	r4, 800c1a4 <__assert_func+0x24>
 800c190:	4b07      	ldr	r3, [pc, #28]	; (800c1b0 <__assert_func+0x30>)
 800c192:	9100      	str	r1, [sp, #0]
 800c194:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c198:	4906      	ldr	r1, [pc, #24]	; (800c1b4 <__assert_func+0x34>)
 800c19a:	462b      	mov	r3, r5
 800c19c:	f000 fbca 	bl	800c934 <fiprintf>
 800c1a0:	f000 fbda 	bl	800c958 <abort>
 800c1a4:	4b04      	ldr	r3, [pc, #16]	; (800c1b8 <__assert_func+0x38>)
 800c1a6:	461c      	mov	r4, r3
 800c1a8:	e7f3      	b.n	800c192 <__assert_func+0x12>
 800c1aa:	bf00      	nop
 800c1ac:	200000cc 	.word	0x200000cc
 800c1b0:	0800d2a9 	.word	0x0800d2a9
 800c1b4:	0800d2b6 	.word	0x0800d2b6
 800c1b8:	0800d2e4 	.word	0x0800d2e4

0800c1bc <_calloc_r>:
 800c1bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1be:	fba1 2402 	umull	r2, r4, r1, r2
 800c1c2:	b94c      	cbnz	r4, 800c1d8 <_calloc_r+0x1c>
 800c1c4:	4611      	mov	r1, r2
 800c1c6:	9201      	str	r2, [sp, #4]
 800c1c8:	f7fe fa44 	bl	800a654 <_malloc_r>
 800c1cc:	9a01      	ldr	r2, [sp, #4]
 800c1ce:	4605      	mov	r5, r0
 800c1d0:	b930      	cbnz	r0, 800c1e0 <_calloc_r+0x24>
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	b003      	add	sp, #12
 800c1d6:	bd30      	pop	{r4, r5, pc}
 800c1d8:	220c      	movs	r2, #12
 800c1da:	6002      	str	r2, [r0, #0]
 800c1dc:	2500      	movs	r5, #0
 800c1de:	e7f8      	b.n	800c1d2 <_calloc_r+0x16>
 800c1e0:	4621      	mov	r1, r4
 800c1e2:	f7fd fab2 	bl	800974a <memset>
 800c1e6:	e7f4      	b.n	800c1d2 <_calloc_r+0x16>

0800c1e8 <rshift>:
 800c1e8:	6903      	ldr	r3, [r0, #16]
 800c1ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c1ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c1f6:	f100 0414 	add.w	r4, r0, #20
 800c1fa:	dd45      	ble.n	800c288 <rshift+0xa0>
 800c1fc:	f011 011f 	ands.w	r1, r1, #31
 800c200:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c204:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c208:	d10c      	bne.n	800c224 <rshift+0x3c>
 800c20a:	f100 0710 	add.w	r7, r0, #16
 800c20e:	4629      	mov	r1, r5
 800c210:	42b1      	cmp	r1, r6
 800c212:	d334      	bcc.n	800c27e <rshift+0x96>
 800c214:	1a9b      	subs	r3, r3, r2
 800c216:	009b      	lsls	r3, r3, #2
 800c218:	1eea      	subs	r2, r5, #3
 800c21a:	4296      	cmp	r6, r2
 800c21c:	bf38      	it	cc
 800c21e:	2300      	movcc	r3, #0
 800c220:	4423      	add	r3, r4
 800c222:	e015      	b.n	800c250 <rshift+0x68>
 800c224:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c228:	f1c1 0820 	rsb	r8, r1, #32
 800c22c:	40cf      	lsrs	r7, r1
 800c22e:	f105 0e04 	add.w	lr, r5, #4
 800c232:	46a1      	mov	r9, r4
 800c234:	4576      	cmp	r6, lr
 800c236:	46f4      	mov	ip, lr
 800c238:	d815      	bhi.n	800c266 <rshift+0x7e>
 800c23a:	1a9a      	subs	r2, r3, r2
 800c23c:	0092      	lsls	r2, r2, #2
 800c23e:	3a04      	subs	r2, #4
 800c240:	3501      	adds	r5, #1
 800c242:	42ae      	cmp	r6, r5
 800c244:	bf38      	it	cc
 800c246:	2200      	movcc	r2, #0
 800c248:	18a3      	adds	r3, r4, r2
 800c24a:	50a7      	str	r7, [r4, r2]
 800c24c:	b107      	cbz	r7, 800c250 <rshift+0x68>
 800c24e:	3304      	adds	r3, #4
 800c250:	1b1a      	subs	r2, r3, r4
 800c252:	42a3      	cmp	r3, r4
 800c254:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c258:	bf08      	it	eq
 800c25a:	2300      	moveq	r3, #0
 800c25c:	6102      	str	r2, [r0, #16]
 800c25e:	bf08      	it	eq
 800c260:	6143      	streq	r3, [r0, #20]
 800c262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c266:	f8dc c000 	ldr.w	ip, [ip]
 800c26a:	fa0c fc08 	lsl.w	ip, ip, r8
 800c26e:	ea4c 0707 	orr.w	r7, ip, r7
 800c272:	f849 7b04 	str.w	r7, [r9], #4
 800c276:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c27a:	40cf      	lsrs	r7, r1
 800c27c:	e7da      	b.n	800c234 <rshift+0x4c>
 800c27e:	f851 cb04 	ldr.w	ip, [r1], #4
 800c282:	f847 cf04 	str.w	ip, [r7, #4]!
 800c286:	e7c3      	b.n	800c210 <rshift+0x28>
 800c288:	4623      	mov	r3, r4
 800c28a:	e7e1      	b.n	800c250 <rshift+0x68>

0800c28c <__hexdig_fun>:
 800c28c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c290:	2b09      	cmp	r3, #9
 800c292:	d802      	bhi.n	800c29a <__hexdig_fun+0xe>
 800c294:	3820      	subs	r0, #32
 800c296:	b2c0      	uxtb	r0, r0
 800c298:	4770      	bx	lr
 800c29a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c29e:	2b05      	cmp	r3, #5
 800c2a0:	d801      	bhi.n	800c2a6 <__hexdig_fun+0x1a>
 800c2a2:	3847      	subs	r0, #71	; 0x47
 800c2a4:	e7f7      	b.n	800c296 <__hexdig_fun+0xa>
 800c2a6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c2aa:	2b05      	cmp	r3, #5
 800c2ac:	d801      	bhi.n	800c2b2 <__hexdig_fun+0x26>
 800c2ae:	3827      	subs	r0, #39	; 0x27
 800c2b0:	e7f1      	b.n	800c296 <__hexdig_fun+0xa>
 800c2b2:	2000      	movs	r0, #0
 800c2b4:	4770      	bx	lr
	...

0800c2b8 <__gethex>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	4617      	mov	r7, r2
 800c2be:	680a      	ldr	r2, [r1, #0]
 800c2c0:	b085      	sub	sp, #20
 800c2c2:	f102 0b02 	add.w	fp, r2, #2
 800c2c6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c2ca:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c2ce:	4681      	mov	r9, r0
 800c2d0:	468a      	mov	sl, r1
 800c2d2:	9302      	str	r3, [sp, #8]
 800c2d4:	32fe      	adds	r2, #254	; 0xfe
 800c2d6:	eb02 030b 	add.w	r3, r2, fp
 800c2da:	46d8      	mov	r8, fp
 800c2dc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c2e0:	9301      	str	r3, [sp, #4]
 800c2e2:	2830      	cmp	r0, #48	; 0x30
 800c2e4:	d0f7      	beq.n	800c2d6 <__gethex+0x1e>
 800c2e6:	f7ff ffd1 	bl	800c28c <__hexdig_fun>
 800c2ea:	4604      	mov	r4, r0
 800c2ec:	2800      	cmp	r0, #0
 800c2ee:	d138      	bne.n	800c362 <__gethex+0xaa>
 800c2f0:	49a7      	ldr	r1, [pc, #668]	; (800c590 <__gethex+0x2d8>)
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	4640      	mov	r0, r8
 800c2f6:	f7ff ff19 	bl	800c12c <strncmp>
 800c2fa:	4606      	mov	r6, r0
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	d169      	bne.n	800c3d4 <__gethex+0x11c>
 800c300:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c304:	465d      	mov	r5, fp
 800c306:	f7ff ffc1 	bl	800c28c <__hexdig_fun>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d064      	beq.n	800c3d8 <__gethex+0x120>
 800c30e:	465a      	mov	r2, fp
 800c310:	7810      	ldrb	r0, [r2, #0]
 800c312:	2830      	cmp	r0, #48	; 0x30
 800c314:	4690      	mov	r8, r2
 800c316:	f102 0201 	add.w	r2, r2, #1
 800c31a:	d0f9      	beq.n	800c310 <__gethex+0x58>
 800c31c:	f7ff ffb6 	bl	800c28c <__hexdig_fun>
 800c320:	2301      	movs	r3, #1
 800c322:	fab0 f480 	clz	r4, r0
 800c326:	0964      	lsrs	r4, r4, #5
 800c328:	465e      	mov	r6, fp
 800c32a:	9301      	str	r3, [sp, #4]
 800c32c:	4642      	mov	r2, r8
 800c32e:	4615      	mov	r5, r2
 800c330:	3201      	adds	r2, #1
 800c332:	7828      	ldrb	r0, [r5, #0]
 800c334:	f7ff ffaa 	bl	800c28c <__hexdig_fun>
 800c338:	2800      	cmp	r0, #0
 800c33a:	d1f8      	bne.n	800c32e <__gethex+0x76>
 800c33c:	4994      	ldr	r1, [pc, #592]	; (800c590 <__gethex+0x2d8>)
 800c33e:	2201      	movs	r2, #1
 800c340:	4628      	mov	r0, r5
 800c342:	f7ff fef3 	bl	800c12c <strncmp>
 800c346:	b978      	cbnz	r0, 800c368 <__gethex+0xb0>
 800c348:	b946      	cbnz	r6, 800c35c <__gethex+0xa4>
 800c34a:	1c6e      	adds	r6, r5, #1
 800c34c:	4632      	mov	r2, r6
 800c34e:	4615      	mov	r5, r2
 800c350:	3201      	adds	r2, #1
 800c352:	7828      	ldrb	r0, [r5, #0]
 800c354:	f7ff ff9a 	bl	800c28c <__hexdig_fun>
 800c358:	2800      	cmp	r0, #0
 800c35a:	d1f8      	bne.n	800c34e <__gethex+0x96>
 800c35c:	1b73      	subs	r3, r6, r5
 800c35e:	009e      	lsls	r6, r3, #2
 800c360:	e004      	b.n	800c36c <__gethex+0xb4>
 800c362:	2400      	movs	r4, #0
 800c364:	4626      	mov	r6, r4
 800c366:	e7e1      	b.n	800c32c <__gethex+0x74>
 800c368:	2e00      	cmp	r6, #0
 800c36a:	d1f7      	bne.n	800c35c <__gethex+0xa4>
 800c36c:	782b      	ldrb	r3, [r5, #0]
 800c36e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c372:	2b50      	cmp	r3, #80	; 0x50
 800c374:	d13d      	bne.n	800c3f2 <__gethex+0x13a>
 800c376:	786b      	ldrb	r3, [r5, #1]
 800c378:	2b2b      	cmp	r3, #43	; 0x2b
 800c37a:	d02f      	beq.n	800c3dc <__gethex+0x124>
 800c37c:	2b2d      	cmp	r3, #45	; 0x2d
 800c37e:	d031      	beq.n	800c3e4 <__gethex+0x12c>
 800c380:	1c69      	adds	r1, r5, #1
 800c382:	f04f 0b00 	mov.w	fp, #0
 800c386:	7808      	ldrb	r0, [r1, #0]
 800c388:	f7ff ff80 	bl	800c28c <__hexdig_fun>
 800c38c:	1e42      	subs	r2, r0, #1
 800c38e:	b2d2      	uxtb	r2, r2
 800c390:	2a18      	cmp	r2, #24
 800c392:	d82e      	bhi.n	800c3f2 <__gethex+0x13a>
 800c394:	f1a0 0210 	sub.w	r2, r0, #16
 800c398:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c39c:	f7ff ff76 	bl	800c28c <__hexdig_fun>
 800c3a0:	f100 3cff 	add.w	ip, r0, #4294967295
 800c3a4:	fa5f fc8c 	uxtb.w	ip, ip
 800c3a8:	f1bc 0f18 	cmp.w	ip, #24
 800c3ac:	d91d      	bls.n	800c3ea <__gethex+0x132>
 800c3ae:	f1bb 0f00 	cmp.w	fp, #0
 800c3b2:	d000      	beq.n	800c3b6 <__gethex+0xfe>
 800c3b4:	4252      	negs	r2, r2
 800c3b6:	4416      	add	r6, r2
 800c3b8:	f8ca 1000 	str.w	r1, [sl]
 800c3bc:	b1dc      	cbz	r4, 800c3f6 <__gethex+0x13e>
 800c3be:	9b01      	ldr	r3, [sp, #4]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	bf14      	ite	ne
 800c3c4:	f04f 0800 	movne.w	r8, #0
 800c3c8:	f04f 0806 	moveq.w	r8, #6
 800c3cc:	4640      	mov	r0, r8
 800c3ce:	b005      	add	sp, #20
 800c3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d4:	4645      	mov	r5, r8
 800c3d6:	4626      	mov	r6, r4
 800c3d8:	2401      	movs	r4, #1
 800c3da:	e7c7      	b.n	800c36c <__gethex+0xb4>
 800c3dc:	f04f 0b00 	mov.w	fp, #0
 800c3e0:	1ca9      	adds	r1, r5, #2
 800c3e2:	e7d0      	b.n	800c386 <__gethex+0xce>
 800c3e4:	f04f 0b01 	mov.w	fp, #1
 800c3e8:	e7fa      	b.n	800c3e0 <__gethex+0x128>
 800c3ea:	230a      	movs	r3, #10
 800c3ec:	fb03 0002 	mla	r0, r3, r2, r0
 800c3f0:	e7d0      	b.n	800c394 <__gethex+0xdc>
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	e7e0      	b.n	800c3b8 <__gethex+0x100>
 800c3f6:	eba5 0308 	sub.w	r3, r5, r8
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	4621      	mov	r1, r4
 800c3fe:	2b07      	cmp	r3, #7
 800c400:	dc0a      	bgt.n	800c418 <__gethex+0x160>
 800c402:	4648      	mov	r0, r9
 800c404:	f7fe f9b2 	bl	800a76c <_Balloc>
 800c408:	4604      	mov	r4, r0
 800c40a:	b940      	cbnz	r0, 800c41e <__gethex+0x166>
 800c40c:	4b61      	ldr	r3, [pc, #388]	; (800c594 <__gethex+0x2dc>)
 800c40e:	4602      	mov	r2, r0
 800c410:	21e4      	movs	r1, #228	; 0xe4
 800c412:	4861      	ldr	r0, [pc, #388]	; (800c598 <__gethex+0x2e0>)
 800c414:	f7ff feb4 	bl	800c180 <__assert_func>
 800c418:	3101      	adds	r1, #1
 800c41a:	105b      	asrs	r3, r3, #1
 800c41c:	e7ef      	b.n	800c3fe <__gethex+0x146>
 800c41e:	f100 0a14 	add.w	sl, r0, #20
 800c422:	2300      	movs	r3, #0
 800c424:	495a      	ldr	r1, [pc, #360]	; (800c590 <__gethex+0x2d8>)
 800c426:	f8cd a004 	str.w	sl, [sp, #4]
 800c42a:	469b      	mov	fp, r3
 800c42c:	45a8      	cmp	r8, r5
 800c42e:	d342      	bcc.n	800c4b6 <__gethex+0x1fe>
 800c430:	9801      	ldr	r0, [sp, #4]
 800c432:	f840 bb04 	str.w	fp, [r0], #4
 800c436:	eba0 000a 	sub.w	r0, r0, sl
 800c43a:	1080      	asrs	r0, r0, #2
 800c43c:	6120      	str	r0, [r4, #16]
 800c43e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c442:	4658      	mov	r0, fp
 800c444:	f7fe fa84 	bl	800a950 <__hi0bits>
 800c448:	683d      	ldr	r5, [r7, #0]
 800c44a:	eba8 0000 	sub.w	r0, r8, r0
 800c44e:	42a8      	cmp	r0, r5
 800c450:	dd59      	ble.n	800c506 <__gethex+0x24e>
 800c452:	eba0 0805 	sub.w	r8, r0, r5
 800c456:	4641      	mov	r1, r8
 800c458:	4620      	mov	r0, r4
 800c45a:	f7fe fe13 	bl	800b084 <__any_on>
 800c45e:	4683      	mov	fp, r0
 800c460:	b1b8      	cbz	r0, 800c492 <__gethex+0x1da>
 800c462:	f108 33ff 	add.w	r3, r8, #4294967295
 800c466:	1159      	asrs	r1, r3, #5
 800c468:	f003 021f 	and.w	r2, r3, #31
 800c46c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c470:	f04f 0b01 	mov.w	fp, #1
 800c474:	fa0b f202 	lsl.w	r2, fp, r2
 800c478:	420a      	tst	r2, r1
 800c47a:	d00a      	beq.n	800c492 <__gethex+0x1da>
 800c47c:	455b      	cmp	r3, fp
 800c47e:	dd06      	ble.n	800c48e <__gethex+0x1d6>
 800c480:	f1a8 0102 	sub.w	r1, r8, #2
 800c484:	4620      	mov	r0, r4
 800c486:	f7fe fdfd 	bl	800b084 <__any_on>
 800c48a:	2800      	cmp	r0, #0
 800c48c:	d138      	bne.n	800c500 <__gethex+0x248>
 800c48e:	f04f 0b02 	mov.w	fp, #2
 800c492:	4641      	mov	r1, r8
 800c494:	4620      	mov	r0, r4
 800c496:	f7ff fea7 	bl	800c1e8 <rshift>
 800c49a:	4446      	add	r6, r8
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	42b3      	cmp	r3, r6
 800c4a0:	da41      	bge.n	800c526 <__gethex+0x26e>
 800c4a2:	4621      	mov	r1, r4
 800c4a4:	4648      	mov	r0, r9
 800c4a6:	f7fe f9a1 	bl	800a7ec <_Bfree>
 800c4aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	6013      	str	r3, [r2, #0]
 800c4b0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c4b4:	e78a      	b.n	800c3cc <__gethex+0x114>
 800c4b6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c4ba:	2a2e      	cmp	r2, #46	; 0x2e
 800c4bc:	d014      	beq.n	800c4e8 <__gethex+0x230>
 800c4be:	2b20      	cmp	r3, #32
 800c4c0:	d106      	bne.n	800c4d0 <__gethex+0x218>
 800c4c2:	9b01      	ldr	r3, [sp, #4]
 800c4c4:	f843 bb04 	str.w	fp, [r3], #4
 800c4c8:	f04f 0b00 	mov.w	fp, #0
 800c4cc:	9301      	str	r3, [sp, #4]
 800c4ce:	465b      	mov	r3, fp
 800c4d0:	7828      	ldrb	r0, [r5, #0]
 800c4d2:	9303      	str	r3, [sp, #12]
 800c4d4:	f7ff feda 	bl	800c28c <__hexdig_fun>
 800c4d8:	9b03      	ldr	r3, [sp, #12]
 800c4da:	f000 000f 	and.w	r0, r0, #15
 800c4de:	4098      	lsls	r0, r3
 800c4e0:	ea4b 0b00 	orr.w	fp, fp, r0
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	e7a1      	b.n	800c42c <__gethex+0x174>
 800c4e8:	45a8      	cmp	r8, r5
 800c4ea:	d8e8      	bhi.n	800c4be <__gethex+0x206>
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	4628      	mov	r0, r5
 800c4f0:	9303      	str	r3, [sp, #12]
 800c4f2:	f7ff fe1b 	bl	800c12c <strncmp>
 800c4f6:	4926      	ldr	r1, [pc, #152]	; (800c590 <__gethex+0x2d8>)
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	d1df      	bne.n	800c4be <__gethex+0x206>
 800c4fe:	e795      	b.n	800c42c <__gethex+0x174>
 800c500:	f04f 0b03 	mov.w	fp, #3
 800c504:	e7c5      	b.n	800c492 <__gethex+0x1da>
 800c506:	da0b      	bge.n	800c520 <__gethex+0x268>
 800c508:	eba5 0800 	sub.w	r8, r5, r0
 800c50c:	4621      	mov	r1, r4
 800c50e:	4642      	mov	r2, r8
 800c510:	4648      	mov	r0, r9
 800c512:	f7fe fb85 	bl	800ac20 <__lshift>
 800c516:	eba6 0608 	sub.w	r6, r6, r8
 800c51a:	4604      	mov	r4, r0
 800c51c:	f100 0a14 	add.w	sl, r0, #20
 800c520:	f04f 0b00 	mov.w	fp, #0
 800c524:	e7ba      	b.n	800c49c <__gethex+0x1e4>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	42b3      	cmp	r3, r6
 800c52a:	dd73      	ble.n	800c614 <__gethex+0x35c>
 800c52c:	1b9e      	subs	r6, r3, r6
 800c52e:	42b5      	cmp	r5, r6
 800c530:	dc34      	bgt.n	800c59c <__gethex+0x2e4>
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	2b02      	cmp	r3, #2
 800c536:	d023      	beq.n	800c580 <__gethex+0x2c8>
 800c538:	2b03      	cmp	r3, #3
 800c53a:	d025      	beq.n	800c588 <__gethex+0x2d0>
 800c53c:	2b01      	cmp	r3, #1
 800c53e:	d115      	bne.n	800c56c <__gethex+0x2b4>
 800c540:	42b5      	cmp	r5, r6
 800c542:	d113      	bne.n	800c56c <__gethex+0x2b4>
 800c544:	2d01      	cmp	r5, #1
 800c546:	d10b      	bne.n	800c560 <__gethex+0x2a8>
 800c548:	9a02      	ldr	r2, [sp, #8]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6013      	str	r3, [r2, #0]
 800c54e:	2301      	movs	r3, #1
 800c550:	6123      	str	r3, [r4, #16]
 800c552:	f8ca 3000 	str.w	r3, [sl]
 800c556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c558:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c55c:	601c      	str	r4, [r3, #0]
 800c55e:	e735      	b.n	800c3cc <__gethex+0x114>
 800c560:	1e69      	subs	r1, r5, #1
 800c562:	4620      	mov	r0, r4
 800c564:	f7fe fd8e 	bl	800b084 <__any_on>
 800c568:	2800      	cmp	r0, #0
 800c56a:	d1ed      	bne.n	800c548 <__gethex+0x290>
 800c56c:	4621      	mov	r1, r4
 800c56e:	4648      	mov	r0, r9
 800c570:	f7fe f93c 	bl	800a7ec <_Bfree>
 800c574:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c576:	2300      	movs	r3, #0
 800c578:	6013      	str	r3, [r2, #0]
 800c57a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c57e:	e725      	b.n	800c3cc <__gethex+0x114>
 800c580:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c582:	2b00      	cmp	r3, #0
 800c584:	d1f2      	bne.n	800c56c <__gethex+0x2b4>
 800c586:	e7df      	b.n	800c548 <__gethex+0x290>
 800c588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d1dc      	bne.n	800c548 <__gethex+0x290>
 800c58e:	e7ed      	b.n	800c56c <__gethex+0x2b4>
 800c590:	0800d23c 	.word	0x0800d23c
 800c594:	0800d0d2 	.word	0x0800d0d2
 800c598:	0800d2e5 	.word	0x0800d2e5
 800c59c:	f106 38ff 	add.w	r8, r6, #4294967295
 800c5a0:	f1bb 0f00 	cmp.w	fp, #0
 800c5a4:	d133      	bne.n	800c60e <__gethex+0x356>
 800c5a6:	f1b8 0f00 	cmp.w	r8, #0
 800c5aa:	d004      	beq.n	800c5b6 <__gethex+0x2fe>
 800c5ac:	4641      	mov	r1, r8
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	f7fe fd68 	bl	800b084 <__any_on>
 800c5b4:	4683      	mov	fp, r0
 800c5b6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c5c0:	f008 081f 	and.w	r8, r8, #31
 800c5c4:	fa03 f308 	lsl.w	r3, r3, r8
 800c5c8:	4213      	tst	r3, r2
 800c5ca:	4631      	mov	r1, r6
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	bf18      	it	ne
 800c5d0:	f04b 0b02 	orrne.w	fp, fp, #2
 800c5d4:	1bad      	subs	r5, r5, r6
 800c5d6:	f7ff fe07 	bl	800c1e8 <rshift>
 800c5da:	687e      	ldr	r6, [r7, #4]
 800c5dc:	f04f 0802 	mov.w	r8, #2
 800c5e0:	f1bb 0f00 	cmp.w	fp, #0
 800c5e4:	d04a      	beq.n	800c67c <__gethex+0x3c4>
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2b02      	cmp	r3, #2
 800c5ea:	d016      	beq.n	800c61a <__gethex+0x362>
 800c5ec:	2b03      	cmp	r3, #3
 800c5ee:	d018      	beq.n	800c622 <__gethex+0x36a>
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d109      	bne.n	800c608 <__gethex+0x350>
 800c5f4:	f01b 0f02 	tst.w	fp, #2
 800c5f8:	d006      	beq.n	800c608 <__gethex+0x350>
 800c5fa:	f8da 3000 	ldr.w	r3, [sl]
 800c5fe:	ea4b 0b03 	orr.w	fp, fp, r3
 800c602:	f01b 0f01 	tst.w	fp, #1
 800c606:	d10f      	bne.n	800c628 <__gethex+0x370>
 800c608:	f048 0810 	orr.w	r8, r8, #16
 800c60c:	e036      	b.n	800c67c <__gethex+0x3c4>
 800c60e:	f04f 0b01 	mov.w	fp, #1
 800c612:	e7d0      	b.n	800c5b6 <__gethex+0x2fe>
 800c614:	f04f 0801 	mov.w	r8, #1
 800c618:	e7e2      	b.n	800c5e0 <__gethex+0x328>
 800c61a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c61c:	f1c3 0301 	rsb	r3, r3, #1
 800c620:	930f      	str	r3, [sp, #60]	; 0x3c
 800c622:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c624:	2b00      	cmp	r3, #0
 800c626:	d0ef      	beq.n	800c608 <__gethex+0x350>
 800c628:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c62c:	f104 0214 	add.w	r2, r4, #20
 800c630:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c634:	9301      	str	r3, [sp, #4]
 800c636:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c63a:	2300      	movs	r3, #0
 800c63c:	4694      	mov	ip, r2
 800c63e:	f852 1b04 	ldr.w	r1, [r2], #4
 800c642:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c646:	d01e      	beq.n	800c686 <__gethex+0x3ce>
 800c648:	3101      	adds	r1, #1
 800c64a:	f8cc 1000 	str.w	r1, [ip]
 800c64e:	f1b8 0f02 	cmp.w	r8, #2
 800c652:	f104 0214 	add.w	r2, r4, #20
 800c656:	d13d      	bne.n	800c6d4 <__gethex+0x41c>
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	3b01      	subs	r3, #1
 800c65c:	42ab      	cmp	r3, r5
 800c65e:	d10b      	bne.n	800c678 <__gethex+0x3c0>
 800c660:	1169      	asrs	r1, r5, #5
 800c662:	2301      	movs	r3, #1
 800c664:	f005 051f 	and.w	r5, r5, #31
 800c668:	fa03 f505 	lsl.w	r5, r3, r5
 800c66c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c670:	421d      	tst	r5, r3
 800c672:	bf18      	it	ne
 800c674:	f04f 0801 	movne.w	r8, #1
 800c678:	f048 0820 	orr.w	r8, r8, #32
 800c67c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c67e:	601c      	str	r4, [r3, #0]
 800c680:	9b02      	ldr	r3, [sp, #8]
 800c682:	601e      	str	r6, [r3, #0]
 800c684:	e6a2      	b.n	800c3cc <__gethex+0x114>
 800c686:	4290      	cmp	r0, r2
 800c688:	f842 3c04 	str.w	r3, [r2, #-4]
 800c68c:	d8d6      	bhi.n	800c63c <__gethex+0x384>
 800c68e:	68a2      	ldr	r2, [r4, #8]
 800c690:	4593      	cmp	fp, r2
 800c692:	db17      	blt.n	800c6c4 <__gethex+0x40c>
 800c694:	6861      	ldr	r1, [r4, #4]
 800c696:	4648      	mov	r0, r9
 800c698:	3101      	adds	r1, #1
 800c69a:	f7fe f867 	bl	800a76c <_Balloc>
 800c69e:	4682      	mov	sl, r0
 800c6a0:	b918      	cbnz	r0, 800c6aa <__gethex+0x3f2>
 800c6a2:	4b1b      	ldr	r3, [pc, #108]	; (800c710 <__gethex+0x458>)
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	2184      	movs	r1, #132	; 0x84
 800c6a8:	e6b3      	b.n	800c412 <__gethex+0x15a>
 800c6aa:	6922      	ldr	r2, [r4, #16]
 800c6ac:	3202      	adds	r2, #2
 800c6ae:	f104 010c 	add.w	r1, r4, #12
 800c6b2:	0092      	lsls	r2, r2, #2
 800c6b4:	300c      	adds	r0, #12
 800c6b6:	f7fd f8c8 	bl	800984a <memcpy>
 800c6ba:	4621      	mov	r1, r4
 800c6bc:	4648      	mov	r0, r9
 800c6be:	f7fe f895 	bl	800a7ec <_Bfree>
 800c6c2:	4654      	mov	r4, sl
 800c6c4:	6922      	ldr	r2, [r4, #16]
 800c6c6:	1c51      	adds	r1, r2, #1
 800c6c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c6cc:	6121      	str	r1, [r4, #16]
 800c6ce:	2101      	movs	r1, #1
 800c6d0:	6151      	str	r1, [r2, #20]
 800c6d2:	e7bc      	b.n	800c64e <__gethex+0x396>
 800c6d4:	6921      	ldr	r1, [r4, #16]
 800c6d6:	4559      	cmp	r1, fp
 800c6d8:	dd0b      	ble.n	800c6f2 <__gethex+0x43a>
 800c6da:	2101      	movs	r1, #1
 800c6dc:	4620      	mov	r0, r4
 800c6de:	f7ff fd83 	bl	800c1e8 <rshift>
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	3601      	adds	r6, #1
 800c6e6:	42b3      	cmp	r3, r6
 800c6e8:	f6ff aedb 	blt.w	800c4a2 <__gethex+0x1ea>
 800c6ec:	f04f 0801 	mov.w	r8, #1
 800c6f0:	e7c2      	b.n	800c678 <__gethex+0x3c0>
 800c6f2:	f015 051f 	ands.w	r5, r5, #31
 800c6f6:	d0f9      	beq.n	800c6ec <__gethex+0x434>
 800c6f8:	9b01      	ldr	r3, [sp, #4]
 800c6fa:	441a      	add	r2, r3
 800c6fc:	f1c5 0520 	rsb	r5, r5, #32
 800c700:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c704:	f7fe f924 	bl	800a950 <__hi0bits>
 800c708:	42a8      	cmp	r0, r5
 800c70a:	dbe6      	blt.n	800c6da <__gethex+0x422>
 800c70c:	e7ee      	b.n	800c6ec <__gethex+0x434>
 800c70e:	bf00      	nop
 800c710:	0800d0d2 	.word	0x0800d0d2

0800c714 <L_shift>:
 800c714:	f1c2 0208 	rsb	r2, r2, #8
 800c718:	0092      	lsls	r2, r2, #2
 800c71a:	b570      	push	{r4, r5, r6, lr}
 800c71c:	f1c2 0620 	rsb	r6, r2, #32
 800c720:	6843      	ldr	r3, [r0, #4]
 800c722:	6804      	ldr	r4, [r0, #0]
 800c724:	fa03 f506 	lsl.w	r5, r3, r6
 800c728:	432c      	orrs	r4, r5
 800c72a:	40d3      	lsrs	r3, r2
 800c72c:	6004      	str	r4, [r0, #0]
 800c72e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c732:	4288      	cmp	r0, r1
 800c734:	d3f4      	bcc.n	800c720 <L_shift+0xc>
 800c736:	bd70      	pop	{r4, r5, r6, pc}

0800c738 <__match>:
 800c738:	b530      	push	{r4, r5, lr}
 800c73a:	6803      	ldr	r3, [r0, #0]
 800c73c:	3301      	adds	r3, #1
 800c73e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c742:	b914      	cbnz	r4, 800c74a <__match+0x12>
 800c744:	6003      	str	r3, [r0, #0]
 800c746:	2001      	movs	r0, #1
 800c748:	bd30      	pop	{r4, r5, pc}
 800c74a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c74e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c752:	2d19      	cmp	r5, #25
 800c754:	bf98      	it	ls
 800c756:	3220      	addls	r2, #32
 800c758:	42a2      	cmp	r2, r4
 800c75a:	d0f0      	beq.n	800c73e <__match+0x6>
 800c75c:	2000      	movs	r0, #0
 800c75e:	e7f3      	b.n	800c748 <__match+0x10>

0800c760 <__hexnan>:
 800c760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c764:	680b      	ldr	r3, [r1, #0]
 800c766:	6801      	ldr	r1, [r0, #0]
 800c768:	115e      	asrs	r6, r3, #5
 800c76a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c76e:	f013 031f 	ands.w	r3, r3, #31
 800c772:	b087      	sub	sp, #28
 800c774:	bf18      	it	ne
 800c776:	3604      	addne	r6, #4
 800c778:	2500      	movs	r5, #0
 800c77a:	1f37      	subs	r7, r6, #4
 800c77c:	4682      	mov	sl, r0
 800c77e:	4690      	mov	r8, r2
 800c780:	9301      	str	r3, [sp, #4]
 800c782:	f846 5c04 	str.w	r5, [r6, #-4]
 800c786:	46b9      	mov	r9, r7
 800c788:	463c      	mov	r4, r7
 800c78a:	9502      	str	r5, [sp, #8]
 800c78c:	46ab      	mov	fp, r5
 800c78e:	784a      	ldrb	r2, [r1, #1]
 800c790:	1c4b      	adds	r3, r1, #1
 800c792:	9303      	str	r3, [sp, #12]
 800c794:	b342      	cbz	r2, 800c7e8 <__hexnan+0x88>
 800c796:	4610      	mov	r0, r2
 800c798:	9105      	str	r1, [sp, #20]
 800c79a:	9204      	str	r2, [sp, #16]
 800c79c:	f7ff fd76 	bl	800c28c <__hexdig_fun>
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	d14f      	bne.n	800c844 <__hexnan+0xe4>
 800c7a4:	9a04      	ldr	r2, [sp, #16]
 800c7a6:	9905      	ldr	r1, [sp, #20]
 800c7a8:	2a20      	cmp	r2, #32
 800c7aa:	d818      	bhi.n	800c7de <__hexnan+0x7e>
 800c7ac:	9b02      	ldr	r3, [sp, #8]
 800c7ae:	459b      	cmp	fp, r3
 800c7b0:	dd13      	ble.n	800c7da <__hexnan+0x7a>
 800c7b2:	454c      	cmp	r4, r9
 800c7b4:	d206      	bcs.n	800c7c4 <__hexnan+0x64>
 800c7b6:	2d07      	cmp	r5, #7
 800c7b8:	dc04      	bgt.n	800c7c4 <__hexnan+0x64>
 800c7ba:	462a      	mov	r2, r5
 800c7bc:	4649      	mov	r1, r9
 800c7be:	4620      	mov	r0, r4
 800c7c0:	f7ff ffa8 	bl	800c714 <L_shift>
 800c7c4:	4544      	cmp	r4, r8
 800c7c6:	d950      	bls.n	800c86a <__hexnan+0x10a>
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	f1a4 0904 	sub.w	r9, r4, #4
 800c7ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800c7d2:	f8cd b008 	str.w	fp, [sp, #8]
 800c7d6:	464c      	mov	r4, r9
 800c7d8:	461d      	mov	r5, r3
 800c7da:	9903      	ldr	r1, [sp, #12]
 800c7dc:	e7d7      	b.n	800c78e <__hexnan+0x2e>
 800c7de:	2a29      	cmp	r2, #41	; 0x29
 800c7e0:	d155      	bne.n	800c88e <__hexnan+0x12e>
 800c7e2:	3102      	adds	r1, #2
 800c7e4:	f8ca 1000 	str.w	r1, [sl]
 800c7e8:	f1bb 0f00 	cmp.w	fp, #0
 800c7ec:	d04f      	beq.n	800c88e <__hexnan+0x12e>
 800c7ee:	454c      	cmp	r4, r9
 800c7f0:	d206      	bcs.n	800c800 <__hexnan+0xa0>
 800c7f2:	2d07      	cmp	r5, #7
 800c7f4:	dc04      	bgt.n	800c800 <__hexnan+0xa0>
 800c7f6:	462a      	mov	r2, r5
 800c7f8:	4649      	mov	r1, r9
 800c7fa:	4620      	mov	r0, r4
 800c7fc:	f7ff ff8a 	bl	800c714 <L_shift>
 800c800:	4544      	cmp	r4, r8
 800c802:	d934      	bls.n	800c86e <__hexnan+0x10e>
 800c804:	f1a8 0204 	sub.w	r2, r8, #4
 800c808:	4623      	mov	r3, r4
 800c80a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c80e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c812:	429f      	cmp	r7, r3
 800c814:	d2f9      	bcs.n	800c80a <__hexnan+0xaa>
 800c816:	1b3b      	subs	r3, r7, r4
 800c818:	f023 0303 	bic.w	r3, r3, #3
 800c81c:	3304      	adds	r3, #4
 800c81e:	3e03      	subs	r6, #3
 800c820:	3401      	adds	r4, #1
 800c822:	42a6      	cmp	r6, r4
 800c824:	bf38      	it	cc
 800c826:	2304      	movcc	r3, #4
 800c828:	4443      	add	r3, r8
 800c82a:	2200      	movs	r2, #0
 800c82c:	f843 2b04 	str.w	r2, [r3], #4
 800c830:	429f      	cmp	r7, r3
 800c832:	d2fb      	bcs.n	800c82c <__hexnan+0xcc>
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	b91b      	cbnz	r3, 800c840 <__hexnan+0xe0>
 800c838:	4547      	cmp	r7, r8
 800c83a:	d126      	bne.n	800c88a <__hexnan+0x12a>
 800c83c:	2301      	movs	r3, #1
 800c83e:	603b      	str	r3, [r7, #0]
 800c840:	2005      	movs	r0, #5
 800c842:	e025      	b.n	800c890 <__hexnan+0x130>
 800c844:	3501      	adds	r5, #1
 800c846:	2d08      	cmp	r5, #8
 800c848:	f10b 0b01 	add.w	fp, fp, #1
 800c84c:	dd06      	ble.n	800c85c <__hexnan+0xfc>
 800c84e:	4544      	cmp	r4, r8
 800c850:	d9c3      	bls.n	800c7da <__hexnan+0x7a>
 800c852:	2300      	movs	r3, #0
 800c854:	f844 3c04 	str.w	r3, [r4, #-4]
 800c858:	2501      	movs	r5, #1
 800c85a:	3c04      	subs	r4, #4
 800c85c:	6822      	ldr	r2, [r4, #0]
 800c85e:	f000 000f 	and.w	r0, r0, #15
 800c862:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c866:	6020      	str	r0, [r4, #0]
 800c868:	e7b7      	b.n	800c7da <__hexnan+0x7a>
 800c86a:	2508      	movs	r5, #8
 800c86c:	e7b5      	b.n	800c7da <__hexnan+0x7a>
 800c86e:	9b01      	ldr	r3, [sp, #4]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d0df      	beq.n	800c834 <__hexnan+0xd4>
 800c874:	f1c3 0320 	rsb	r3, r3, #32
 800c878:	f04f 32ff 	mov.w	r2, #4294967295
 800c87c:	40da      	lsrs	r2, r3
 800c87e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c882:	4013      	ands	r3, r2
 800c884:	f846 3c04 	str.w	r3, [r6, #-4]
 800c888:	e7d4      	b.n	800c834 <__hexnan+0xd4>
 800c88a:	3f04      	subs	r7, #4
 800c88c:	e7d2      	b.n	800c834 <__hexnan+0xd4>
 800c88e:	2004      	movs	r0, #4
 800c890:	b007      	add	sp, #28
 800c892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c896 <__ascii_mbtowc>:
 800c896:	b082      	sub	sp, #8
 800c898:	b901      	cbnz	r1, 800c89c <__ascii_mbtowc+0x6>
 800c89a:	a901      	add	r1, sp, #4
 800c89c:	b142      	cbz	r2, 800c8b0 <__ascii_mbtowc+0x1a>
 800c89e:	b14b      	cbz	r3, 800c8b4 <__ascii_mbtowc+0x1e>
 800c8a0:	7813      	ldrb	r3, [r2, #0]
 800c8a2:	600b      	str	r3, [r1, #0]
 800c8a4:	7812      	ldrb	r2, [r2, #0]
 800c8a6:	1e10      	subs	r0, r2, #0
 800c8a8:	bf18      	it	ne
 800c8aa:	2001      	movne	r0, #1
 800c8ac:	b002      	add	sp, #8
 800c8ae:	4770      	bx	lr
 800c8b0:	4610      	mov	r0, r2
 800c8b2:	e7fb      	b.n	800c8ac <__ascii_mbtowc+0x16>
 800c8b4:	f06f 0001 	mvn.w	r0, #1
 800c8b8:	e7f8      	b.n	800c8ac <__ascii_mbtowc+0x16>

0800c8ba <_realloc_r>:
 800c8ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8be:	4680      	mov	r8, r0
 800c8c0:	4614      	mov	r4, r2
 800c8c2:	460e      	mov	r6, r1
 800c8c4:	b921      	cbnz	r1, 800c8d0 <_realloc_r+0x16>
 800c8c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ca:	4611      	mov	r1, r2
 800c8cc:	f7fd bec2 	b.w	800a654 <_malloc_r>
 800c8d0:	b92a      	cbnz	r2, 800c8de <_realloc_r+0x24>
 800c8d2:	f7fd fe4b 	bl	800a56c <_free_r>
 800c8d6:	4625      	mov	r5, r4
 800c8d8:	4628      	mov	r0, r5
 800c8da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8de:	f000 f842 	bl	800c966 <_malloc_usable_size_r>
 800c8e2:	4284      	cmp	r4, r0
 800c8e4:	4607      	mov	r7, r0
 800c8e6:	d802      	bhi.n	800c8ee <_realloc_r+0x34>
 800c8e8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c8ec:	d812      	bhi.n	800c914 <_realloc_r+0x5a>
 800c8ee:	4621      	mov	r1, r4
 800c8f0:	4640      	mov	r0, r8
 800c8f2:	f7fd feaf 	bl	800a654 <_malloc_r>
 800c8f6:	4605      	mov	r5, r0
 800c8f8:	2800      	cmp	r0, #0
 800c8fa:	d0ed      	beq.n	800c8d8 <_realloc_r+0x1e>
 800c8fc:	42bc      	cmp	r4, r7
 800c8fe:	4622      	mov	r2, r4
 800c900:	4631      	mov	r1, r6
 800c902:	bf28      	it	cs
 800c904:	463a      	movcs	r2, r7
 800c906:	f7fc ffa0 	bl	800984a <memcpy>
 800c90a:	4631      	mov	r1, r6
 800c90c:	4640      	mov	r0, r8
 800c90e:	f7fd fe2d 	bl	800a56c <_free_r>
 800c912:	e7e1      	b.n	800c8d8 <_realloc_r+0x1e>
 800c914:	4635      	mov	r5, r6
 800c916:	e7df      	b.n	800c8d8 <_realloc_r+0x1e>

0800c918 <__ascii_wctomb>:
 800c918:	b149      	cbz	r1, 800c92e <__ascii_wctomb+0x16>
 800c91a:	2aff      	cmp	r2, #255	; 0xff
 800c91c:	bf85      	ittet	hi
 800c91e:	238a      	movhi	r3, #138	; 0x8a
 800c920:	6003      	strhi	r3, [r0, #0]
 800c922:	700a      	strbls	r2, [r1, #0]
 800c924:	f04f 30ff 	movhi.w	r0, #4294967295
 800c928:	bf98      	it	ls
 800c92a:	2001      	movls	r0, #1
 800c92c:	4770      	bx	lr
 800c92e:	4608      	mov	r0, r1
 800c930:	4770      	bx	lr
	...

0800c934 <fiprintf>:
 800c934:	b40e      	push	{r1, r2, r3}
 800c936:	b503      	push	{r0, r1, lr}
 800c938:	4601      	mov	r1, r0
 800c93a:	ab03      	add	r3, sp, #12
 800c93c:	4805      	ldr	r0, [pc, #20]	; (800c954 <fiprintf+0x20>)
 800c93e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c942:	6800      	ldr	r0, [r0, #0]
 800c944:	9301      	str	r3, [sp, #4]
 800c946:	f000 f83f 	bl	800c9c8 <_vfiprintf_r>
 800c94a:	b002      	add	sp, #8
 800c94c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c950:	b003      	add	sp, #12
 800c952:	4770      	bx	lr
 800c954:	200000cc 	.word	0x200000cc

0800c958 <abort>:
 800c958:	b508      	push	{r3, lr}
 800c95a:	2006      	movs	r0, #6
 800c95c:	f000 fa0c 	bl	800cd78 <raise>
 800c960:	2001      	movs	r0, #1
 800c962:	f7f6 f879 	bl	8002a58 <_exit>

0800c966 <_malloc_usable_size_r>:
 800c966:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c96a:	1f18      	subs	r0, r3, #4
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	bfbc      	itt	lt
 800c970:	580b      	ldrlt	r3, [r1, r0]
 800c972:	18c0      	addlt	r0, r0, r3
 800c974:	4770      	bx	lr

0800c976 <__sfputc_r>:
 800c976:	6893      	ldr	r3, [r2, #8]
 800c978:	3b01      	subs	r3, #1
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	b410      	push	{r4}
 800c97e:	6093      	str	r3, [r2, #8]
 800c980:	da08      	bge.n	800c994 <__sfputc_r+0x1e>
 800c982:	6994      	ldr	r4, [r2, #24]
 800c984:	42a3      	cmp	r3, r4
 800c986:	db01      	blt.n	800c98c <__sfputc_r+0x16>
 800c988:	290a      	cmp	r1, #10
 800c98a:	d103      	bne.n	800c994 <__sfputc_r+0x1e>
 800c98c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c990:	f000 b934 	b.w	800cbfc <__swbuf_r>
 800c994:	6813      	ldr	r3, [r2, #0]
 800c996:	1c58      	adds	r0, r3, #1
 800c998:	6010      	str	r0, [r2, #0]
 800c99a:	7019      	strb	r1, [r3, #0]
 800c99c:	4608      	mov	r0, r1
 800c99e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9a2:	4770      	bx	lr

0800c9a4 <__sfputs_r>:
 800c9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9a6:	4606      	mov	r6, r0
 800c9a8:	460f      	mov	r7, r1
 800c9aa:	4614      	mov	r4, r2
 800c9ac:	18d5      	adds	r5, r2, r3
 800c9ae:	42ac      	cmp	r4, r5
 800c9b0:	d101      	bne.n	800c9b6 <__sfputs_r+0x12>
 800c9b2:	2000      	movs	r0, #0
 800c9b4:	e007      	b.n	800c9c6 <__sfputs_r+0x22>
 800c9b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9ba:	463a      	mov	r2, r7
 800c9bc:	4630      	mov	r0, r6
 800c9be:	f7ff ffda 	bl	800c976 <__sfputc_r>
 800c9c2:	1c43      	adds	r3, r0, #1
 800c9c4:	d1f3      	bne.n	800c9ae <__sfputs_r+0xa>
 800c9c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c9c8 <_vfiprintf_r>:
 800c9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9cc:	460d      	mov	r5, r1
 800c9ce:	b09d      	sub	sp, #116	; 0x74
 800c9d0:	4614      	mov	r4, r2
 800c9d2:	4698      	mov	r8, r3
 800c9d4:	4606      	mov	r6, r0
 800c9d6:	b118      	cbz	r0, 800c9e0 <_vfiprintf_r+0x18>
 800c9d8:	6a03      	ldr	r3, [r0, #32]
 800c9da:	b90b      	cbnz	r3, 800c9e0 <_vfiprintf_r+0x18>
 800c9dc:	f7fc fe1c 	bl	8009618 <__sinit>
 800c9e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c9e2:	07d9      	lsls	r1, r3, #31
 800c9e4:	d405      	bmi.n	800c9f2 <_vfiprintf_r+0x2a>
 800c9e6:	89ab      	ldrh	r3, [r5, #12]
 800c9e8:	059a      	lsls	r2, r3, #22
 800c9ea:	d402      	bmi.n	800c9f2 <_vfiprintf_r+0x2a>
 800c9ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c9ee:	f7fc ff2a 	bl	8009846 <__retarget_lock_acquire_recursive>
 800c9f2:	89ab      	ldrh	r3, [r5, #12]
 800c9f4:	071b      	lsls	r3, r3, #28
 800c9f6:	d501      	bpl.n	800c9fc <_vfiprintf_r+0x34>
 800c9f8:	692b      	ldr	r3, [r5, #16]
 800c9fa:	b99b      	cbnz	r3, 800ca24 <_vfiprintf_r+0x5c>
 800c9fc:	4629      	mov	r1, r5
 800c9fe:	4630      	mov	r0, r6
 800ca00:	f000 f93a 	bl	800cc78 <__swsetup_r>
 800ca04:	b170      	cbz	r0, 800ca24 <_vfiprintf_r+0x5c>
 800ca06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca08:	07dc      	lsls	r4, r3, #31
 800ca0a:	d504      	bpl.n	800ca16 <_vfiprintf_r+0x4e>
 800ca0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ca10:	b01d      	add	sp, #116	; 0x74
 800ca12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca16:	89ab      	ldrh	r3, [r5, #12]
 800ca18:	0598      	lsls	r0, r3, #22
 800ca1a:	d4f7      	bmi.n	800ca0c <_vfiprintf_r+0x44>
 800ca1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca1e:	f7fc ff13 	bl	8009848 <__retarget_lock_release_recursive>
 800ca22:	e7f3      	b.n	800ca0c <_vfiprintf_r+0x44>
 800ca24:	2300      	movs	r3, #0
 800ca26:	9309      	str	r3, [sp, #36]	; 0x24
 800ca28:	2320      	movs	r3, #32
 800ca2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca2e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca32:	2330      	movs	r3, #48	; 0x30
 800ca34:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cbe8 <_vfiprintf_r+0x220>
 800ca38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca3c:	f04f 0901 	mov.w	r9, #1
 800ca40:	4623      	mov	r3, r4
 800ca42:	469a      	mov	sl, r3
 800ca44:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca48:	b10a      	cbz	r2, 800ca4e <_vfiprintf_r+0x86>
 800ca4a:	2a25      	cmp	r2, #37	; 0x25
 800ca4c:	d1f9      	bne.n	800ca42 <_vfiprintf_r+0x7a>
 800ca4e:	ebba 0b04 	subs.w	fp, sl, r4
 800ca52:	d00b      	beq.n	800ca6c <_vfiprintf_r+0xa4>
 800ca54:	465b      	mov	r3, fp
 800ca56:	4622      	mov	r2, r4
 800ca58:	4629      	mov	r1, r5
 800ca5a:	4630      	mov	r0, r6
 800ca5c:	f7ff ffa2 	bl	800c9a4 <__sfputs_r>
 800ca60:	3001      	adds	r0, #1
 800ca62:	f000 80a9 	beq.w	800cbb8 <_vfiprintf_r+0x1f0>
 800ca66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca68:	445a      	add	r2, fp
 800ca6a:	9209      	str	r2, [sp, #36]	; 0x24
 800ca6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	f000 80a1 	beq.w	800cbb8 <_vfiprintf_r+0x1f0>
 800ca76:	2300      	movs	r3, #0
 800ca78:	f04f 32ff 	mov.w	r2, #4294967295
 800ca7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca80:	f10a 0a01 	add.w	sl, sl, #1
 800ca84:	9304      	str	r3, [sp, #16]
 800ca86:	9307      	str	r3, [sp, #28]
 800ca88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ca8c:	931a      	str	r3, [sp, #104]	; 0x68
 800ca8e:	4654      	mov	r4, sl
 800ca90:	2205      	movs	r2, #5
 800ca92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca96:	4854      	ldr	r0, [pc, #336]	; (800cbe8 <_vfiprintf_r+0x220>)
 800ca98:	f7f3 fbba 	bl	8000210 <memchr>
 800ca9c:	9a04      	ldr	r2, [sp, #16]
 800ca9e:	b9d8      	cbnz	r0, 800cad8 <_vfiprintf_r+0x110>
 800caa0:	06d1      	lsls	r1, r2, #27
 800caa2:	bf44      	itt	mi
 800caa4:	2320      	movmi	r3, #32
 800caa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800caaa:	0713      	lsls	r3, r2, #28
 800caac:	bf44      	itt	mi
 800caae:	232b      	movmi	r3, #43	; 0x2b
 800cab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cab4:	f89a 3000 	ldrb.w	r3, [sl]
 800cab8:	2b2a      	cmp	r3, #42	; 0x2a
 800caba:	d015      	beq.n	800cae8 <_vfiprintf_r+0x120>
 800cabc:	9a07      	ldr	r2, [sp, #28]
 800cabe:	4654      	mov	r4, sl
 800cac0:	2000      	movs	r0, #0
 800cac2:	f04f 0c0a 	mov.w	ip, #10
 800cac6:	4621      	mov	r1, r4
 800cac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cacc:	3b30      	subs	r3, #48	; 0x30
 800cace:	2b09      	cmp	r3, #9
 800cad0:	d94d      	bls.n	800cb6e <_vfiprintf_r+0x1a6>
 800cad2:	b1b0      	cbz	r0, 800cb02 <_vfiprintf_r+0x13a>
 800cad4:	9207      	str	r2, [sp, #28]
 800cad6:	e014      	b.n	800cb02 <_vfiprintf_r+0x13a>
 800cad8:	eba0 0308 	sub.w	r3, r0, r8
 800cadc:	fa09 f303 	lsl.w	r3, r9, r3
 800cae0:	4313      	orrs	r3, r2
 800cae2:	9304      	str	r3, [sp, #16]
 800cae4:	46a2      	mov	sl, r4
 800cae6:	e7d2      	b.n	800ca8e <_vfiprintf_r+0xc6>
 800cae8:	9b03      	ldr	r3, [sp, #12]
 800caea:	1d19      	adds	r1, r3, #4
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	9103      	str	r1, [sp, #12]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	bfbb      	ittet	lt
 800caf4:	425b      	neglt	r3, r3
 800caf6:	f042 0202 	orrlt.w	r2, r2, #2
 800cafa:	9307      	strge	r3, [sp, #28]
 800cafc:	9307      	strlt	r3, [sp, #28]
 800cafe:	bfb8      	it	lt
 800cb00:	9204      	strlt	r2, [sp, #16]
 800cb02:	7823      	ldrb	r3, [r4, #0]
 800cb04:	2b2e      	cmp	r3, #46	; 0x2e
 800cb06:	d10c      	bne.n	800cb22 <_vfiprintf_r+0x15a>
 800cb08:	7863      	ldrb	r3, [r4, #1]
 800cb0a:	2b2a      	cmp	r3, #42	; 0x2a
 800cb0c:	d134      	bne.n	800cb78 <_vfiprintf_r+0x1b0>
 800cb0e:	9b03      	ldr	r3, [sp, #12]
 800cb10:	1d1a      	adds	r2, r3, #4
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	9203      	str	r2, [sp, #12]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	bfb8      	it	lt
 800cb1a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb1e:	3402      	adds	r4, #2
 800cb20:	9305      	str	r3, [sp, #20]
 800cb22:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cbf8 <_vfiprintf_r+0x230>
 800cb26:	7821      	ldrb	r1, [r4, #0]
 800cb28:	2203      	movs	r2, #3
 800cb2a:	4650      	mov	r0, sl
 800cb2c:	f7f3 fb70 	bl	8000210 <memchr>
 800cb30:	b138      	cbz	r0, 800cb42 <_vfiprintf_r+0x17a>
 800cb32:	9b04      	ldr	r3, [sp, #16]
 800cb34:	eba0 000a 	sub.w	r0, r0, sl
 800cb38:	2240      	movs	r2, #64	; 0x40
 800cb3a:	4082      	lsls	r2, r0
 800cb3c:	4313      	orrs	r3, r2
 800cb3e:	3401      	adds	r4, #1
 800cb40:	9304      	str	r3, [sp, #16]
 800cb42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb46:	4829      	ldr	r0, [pc, #164]	; (800cbec <_vfiprintf_r+0x224>)
 800cb48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cb4c:	2206      	movs	r2, #6
 800cb4e:	f7f3 fb5f 	bl	8000210 <memchr>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d03f      	beq.n	800cbd6 <_vfiprintf_r+0x20e>
 800cb56:	4b26      	ldr	r3, [pc, #152]	; (800cbf0 <_vfiprintf_r+0x228>)
 800cb58:	bb1b      	cbnz	r3, 800cba2 <_vfiprintf_r+0x1da>
 800cb5a:	9b03      	ldr	r3, [sp, #12]
 800cb5c:	3307      	adds	r3, #7
 800cb5e:	f023 0307 	bic.w	r3, r3, #7
 800cb62:	3308      	adds	r3, #8
 800cb64:	9303      	str	r3, [sp, #12]
 800cb66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb68:	443b      	add	r3, r7
 800cb6a:	9309      	str	r3, [sp, #36]	; 0x24
 800cb6c:	e768      	b.n	800ca40 <_vfiprintf_r+0x78>
 800cb6e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb72:	460c      	mov	r4, r1
 800cb74:	2001      	movs	r0, #1
 800cb76:	e7a6      	b.n	800cac6 <_vfiprintf_r+0xfe>
 800cb78:	2300      	movs	r3, #0
 800cb7a:	3401      	adds	r4, #1
 800cb7c:	9305      	str	r3, [sp, #20]
 800cb7e:	4619      	mov	r1, r3
 800cb80:	f04f 0c0a 	mov.w	ip, #10
 800cb84:	4620      	mov	r0, r4
 800cb86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb8a:	3a30      	subs	r2, #48	; 0x30
 800cb8c:	2a09      	cmp	r2, #9
 800cb8e:	d903      	bls.n	800cb98 <_vfiprintf_r+0x1d0>
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d0c6      	beq.n	800cb22 <_vfiprintf_r+0x15a>
 800cb94:	9105      	str	r1, [sp, #20]
 800cb96:	e7c4      	b.n	800cb22 <_vfiprintf_r+0x15a>
 800cb98:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb9c:	4604      	mov	r4, r0
 800cb9e:	2301      	movs	r3, #1
 800cba0:	e7f0      	b.n	800cb84 <_vfiprintf_r+0x1bc>
 800cba2:	ab03      	add	r3, sp, #12
 800cba4:	9300      	str	r3, [sp, #0]
 800cba6:	462a      	mov	r2, r5
 800cba8:	4b12      	ldr	r3, [pc, #72]	; (800cbf4 <_vfiprintf_r+0x22c>)
 800cbaa:	a904      	add	r1, sp, #16
 800cbac:	4630      	mov	r0, r6
 800cbae:	f7fb fed1 	bl	8008954 <_printf_float>
 800cbb2:	4607      	mov	r7, r0
 800cbb4:	1c78      	adds	r0, r7, #1
 800cbb6:	d1d6      	bne.n	800cb66 <_vfiprintf_r+0x19e>
 800cbb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cbba:	07d9      	lsls	r1, r3, #31
 800cbbc:	d405      	bmi.n	800cbca <_vfiprintf_r+0x202>
 800cbbe:	89ab      	ldrh	r3, [r5, #12]
 800cbc0:	059a      	lsls	r2, r3, #22
 800cbc2:	d402      	bmi.n	800cbca <_vfiprintf_r+0x202>
 800cbc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cbc6:	f7fc fe3f 	bl	8009848 <__retarget_lock_release_recursive>
 800cbca:	89ab      	ldrh	r3, [r5, #12]
 800cbcc:	065b      	lsls	r3, r3, #25
 800cbce:	f53f af1d 	bmi.w	800ca0c <_vfiprintf_r+0x44>
 800cbd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cbd4:	e71c      	b.n	800ca10 <_vfiprintf_r+0x48>
 800cbd6:	ab03      	add	r3, sp, #12
 800cbd8:	9300      	str	r3, [sp, #0]
 800cbda:	462a      	mov	r2, r5
 800cbdc:	4b05      	ldr	r3, [pc, #20]	; (800cbf4 <_vfiprintf_r+0x22c>)
 800cbde:	a904      	add	r1, sp, #16
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	f7fc f95b 	bl	8008e9c <_printf_i>
 800cbe6:	e7e4      	b.n	800cbb2 <_vfiprintf_r+0x1ea>
 800cbe8:	0800d290 	.word	0x0800d290
 800cbec:	0800d29a 	.word	0x0800d29a
 800cbf0:	08008955 	.word	0x08008955
 800cbf4:	0800c9a5 	.word	0x0800c9a5
 800cbf8:	0800d296 	.word	0x0800d296

0800cbfc <__swbuf_r>:
 800cbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbfe:	460e      	mov	r6, r1
 800cc00:	4614      	mov	r4, r2
 800cc02:	4605      	mov	r5, r0
 800cc04:	b118      	cbz	r0, 800cc0e <__swbuf_r+0x12>
 800cc06:	6a03      	ldr	r3, [r0, #32]
 800cc08:	b90b      	cbnz	r3, 800cc0e <__swbuf_r+0x12>
 800cc0a:	f7fc fd05 	bl	8009618 <__sinit>
 800cc0e:	69a3      	ldr	r3, [r4, #24]
 800cc10:	60a3      	str	r3, [r4, #8]
 800cc12:	89a3      	ldrh	r3, [r4, #12]
 800cc14:	071a      	lsls	r2, r3, #28
 800cc16:	d525      	bpl.n	800cc64 <__swbuf_r+0x68>
 800cc18:	6923      	ldr	r3, [r4, #16]
 800cc1a:	b31b      	cbz	r3, 800cc64 <__swbuf_r+0x68>
 800cc1c:	6823      	ldr	r3, [r4, #0]
 800cc1e:	6922      	ldr	r2, [r4, #16]
 800cc20:	1a98      	subs	r0, r3, r2
 800cc22:	6963      	ldr	r3, [r4, #20]
 800cc24:	b2f6      	uxtb	r6, r6
 800cc26:	4283      	cmp	r3, r0
 800cc28:	4637      	mov	r7, r6
 800cc2a:	dc04      	bgt.n	800cc36 <__swbuf_r+0x3a>
 800cc2c:	4621      	mov	r1, r4
 800cc2e:	4628      	mov	r0, r5
 800cc30:	f7ff fa3a 	bl	800c0a8 <_fflush_r>
 800cc34:	b9e0      	cbnz	r0, 800cc70 <__swbuf_r+0x74>
 800cc36:	68a3      	ldr	r3, [r4, #8]
 800cc38:	3b01      	subs	r3, #1
 800cc3a:	60a3      	str	r3, [r4, #8]
 800cc3c:	6823      	ldr	r3, [r4, #0]
 800cc3e:	1c5a      	adds	r2, r3, #1
 800cc40:	6022      	str	r2, [r4, #0]
 800cc42:	701e      	strb	r6, [r3, #0]
 800cc44:	6962      	ldr	r2, [r4, #20]
 800cc46:	1c43      	adds	r3, r0, #1
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d004      	beq.n	800cc56 <__swbuf_r+0x5a>
 800cc4c:	89a3      	ldrh	r3, [r4, #12]
 800cc4e:	07db      	lsls	r3, r3, #31
 800cc50:	d506      	bpl.n	800cc60 <__swbuf_r+0x64>
 800cc52:	2e0a      	cmp	r6, #10
 800cc54:	d104      	bne.n	800cc60 <__swbuf_r+0x64>
 800cc56:	4621      	mov	r1, r4
 800cc58:	4628      	mov	r0, r5
 800cc5a:	f7ff fa25 	bl	800c0a8 <_fflush_r>
 800cc5e:	b938      	cbnz	r0, 800cc70 <__swbuf_r+0x74>
 800cc60:	4638      	mov	r0, r7
 800cc62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc64:	4621      	mov	r1, r4
 800cc66:	4628      	mov	r0, r5
 800cc68:	f000 f806 	bl	800cc78 <__swsetup_r>
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	d0d5      	beq.n	800cc1c <__swbuf_r+0x20>
 800cc70:	f04f 37ff 	mov.w	r7, #4294967295
 800cc74:	e7f4      	b.n	800cc60 <__swbuf_r+0x64>
	...

0800cc78 <__swsetup_r>:
 800cc78:	b538      	push	{r3, r4, r5, lr}
 800cc7a:	4b2a      	ldr	r3, [pc, #168]	; (800cd24 <__swsetup_r+0xac>)
 800cc7c:	4605      	mov	r5, r0
 800cc7e:	6818      	ldr	r0, [r3, #0]
 800cc80:	460c      	mov	r4, r1
 800cc82:	b118      	cbz	r0, 800cc8c <__swsetup_r+0x14>
 800cc84:	6a03      	ldr	r3, [r0, #32]
 800cc86:	b90b      	cbnz	r3, 800cc8c <__swsetup_r+0x14>
 800cc88:	f7fc fcc6 	bl	8009618 <__sinit>
 800cc8c:	89a3      	ldrh	r3, [r4, #12]
 800cc8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cc92:	0718      	lsls	r0, r3, #28
 800cc94:	d422      	bmi.n	800ccdc <__swsetup_r+0x64>
 800cc96:	06d9      	lsls	r1, r3, #27
 800cc98:	d407      	bmi.n	800ccaa <__swsetup_r+0x32>
 800cc9a:	2309      	movs	r3, #9
 800cc9c:	602b      	str	r3, [r5, #0]
 800cc9e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cca2:	81a3      	strh	r3, [r4, #12]
 800cca4:	f04f 30ff 	mov.w	r0, #4294967295
 800cca8:	e034      	b.n	800cd14 <__swsetup_r+0x9c>
 800ccaa:	0758      	lsls	r0, r3, #29
 800ccac:	d512      	bpl.n	800ccd4 <__swsetup_r+0x5c>
 800ccae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccb0:	b141      	cbz	r1, 800ccc4 <__swsetup_r+0x4c>
 800ccb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccb6:	4299      	cmp	r1, r3
 800ccb8:	d002      	beq.n	800ccc0 <__swsetup_r+0x48>
 800ccba:	4628      	mov	r0, r5
 800ccbc:	f7fd fc56 	bl	800a56c <_free_r>
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	6363      	str	r3, [r4, #52]	; 0x34
 800ccc4:	89a3      	ldrh	r3, [r4, #12]
 800ccc6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ccca:	81a3      	strh	r3, [r4, #12]
 800cccc:	2300      	movs	r3, #0
 800ccce:	6063      	str	r3, [r4, #4]
 800ccd0:	6923      	ldr	r3, [r4, #16]
 800ccd2:	6023      	str	r3, [r4, #0]
 800ccd4:	89a3      	ldrh	r3, [r4, #12]
 800ccd6:	f043 0308 	orr.w	r3, r3, #8
 800ccda:	81a3      	strh	r3, [r4, #12]
 800ccdc:	6923      	ldr	r3, [r4, #16]
 800ccde:	b94b      	cbnz	r3, 800ccf4 <__swsetup_r+0x7c>
 800cce0:	89a3      	ldrh	r3, [r4, #12]
 800cce2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ccea:	d003      	beq.n	800ccf4 <__swsetup_r+0x7c>
 800ccec:	4621      	mov	r1, r4
 800ccee:	4628      	mov	r0, r5
 800ccf0:	f000 f884 	bl	800cdfc <__smakebuf_r>
 800ccf4:	89a0      	ldrh	r0, [r4, #12]
 800ccf6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ccfa:	f010 0301 	ands.w	r3, r0, #1
 800ccfe:	d00a      	beq.n	800cd16 <__swsetup_r+0x9e>
 800cd00:	2300      	movs	r3, #0
 800cd02:	60a3      	str	r3, [r4, #8]
 800cd04:	6963      	ldr	r3, [r4, #20]
 800cd06:	425b      	negs	r3, r3
 800cd08:	61a3      	str	r3, [r4, #24]
 800cd0a:	6923      	ldr	r3, [r4, #16]
 800cd0c:	b943      	cbnz	r3, 800cd20 <__swsetup_r+0xa8>
 800cd0e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd12:	d1c4      	bne.n	800cc9e <__swsetup_r+0x26>
 800cd14:	bd38      	pop	{r3, r4, r5, pc}
 800cd16:	0781      	lsls	r1, r0, #30
 800cd18:	bf58      	it	pl
 800cd1a:	6963      	ldrpl	r3, [r4, #20]
 800cd1c:	60a3      	str	r3, [r4, #8]
 800cd1e:	e7f4      	b.n	800cd0a <__swsetup_r+0x92>
 800cd20:	2000      	movs	r0, #0
 800cd22:	e7f7      	b.n	800cd14 <__swsetup_r+0x9c>
 800cd24:	200000cc 	.word	0x200000cc

0800cd28 <_raise_r>:
 800cd28:	291f      	cmp	r1, #31
 800cd2a:	b538      	push	{r3, r4, r5, lr}
 800cd2c:	4604      	mov	r4, r0
 800cd2e:	460d      	mov	r5, r1
 800cd30:	d904      	bls.n	800cd3c <_raise_r+0x14>
 800cd32:	2316      	movs	r3, #22
 800cd34:	6003      	str	r3, [r0, #0]
 800cd36:	f04f 30ff 	mov.w	r0, #4294967295
 800cd3a:	bd38      	pop	{r3, r4, r5, pc}
 800cd3c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cd3e:	b112      	cbz	r2, 800cd46 <_raise_r+0x1e>
 800cd40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd44:	b94b      	cbnz	r3, 800cd5a <_raise_r+0x32>
 800cd46:	4620      	mov	r0, r4
 800cd48:	f000 f830 	bl	800cdac <_getpid_r>
 800cd4c:	462a      	mov	r2, r5
 800cd4e:	4601      	mov	r1, r0
 800cd50:	4620      	mov	r0, r4
 800cd52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd56:	f000 b817 	b.w	800cd88 <_kill_r>
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	d00a      	beq.n	800cd74 <_raise_r+0x4c>
 800cd5e:	1c59      	adds	r1, r3, #1
 800cd60:	d103      	bne.n	800cd6a <_raise_r+0x42>
 800cd62:	2316      	movs	r3, #22
 800cd64:	6003      	str	r3, [r0, #0]
 800cd66:	2001      	movs	r0, #1
 800cd68:	e7e7      	b.n	800cd3a <_raise_r+0x12>
 800cd6a:	2400      	movs	r4, #0
 800cd6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd70:	4628      	mov	r0, r5
 800cd72:	4798      	blx	r3
 800cd74:	2000      	movs	r0, #0
 800cd76:	e7e0      	b.n	800cd3a <_raise_r+0x12>

0800cd78 <raise>:
 800cd78:	4b02      	ldr	r3, [pc, #8]	; (800cd84 <raise+0xc>)
 800cd7a:	4601      	mov	r1, r0
 800cd7c:	6818      	ldr	r0, [r3, #0]
 800cd7e:	f7ff bfd3 	b.w	800cd28 <_raise_r>
 800cd82:	bf00      	nop
 800cd84:	200000cc 	.word	0x200000cc

0800cd88 <_kill_r>:
 800cd88:	b538      	push	{r3, r4, r5, lr}
 800cd8a:	4d07      	ldr	r5, [pc, #28]	; (800cda8 <_kill_r+0x20>)
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	4604      	mov	r4, r0
 800cd90:	4608      	mov	r0, r1
 800cd92:	4611      	mov	r1, r2
 800cd94:	602b      	str	r3, [r5, #0]
 800cd96:	f7f5 fe4f 	bl	8002a38 <_kill>
 800cd9a:	1c43      	adds	r3, r0, #1
 800cd9c:	d102      	bne.n	800cda4 <_kill_r+0x1c>
 800cd9e:	682b      	ldr	r3, [r5, #0]
 800cda0:	b103      	cbz	r3, 800cda4 <_kill_r+0x1c>
 800cda2:	6023      	str	r3, [r4, #0]
 800cda4:	bd38      	pop	{r3, r4, r5, pc}
 800cda6:	bf00      	nop
 800cda8:	200005d8 	.word	0x200005d8

0800cdac <_getpid_r>:
 800cdac:	f7f5 be3c 	b.w	8002a28 <_getpid>

0800cdb0 <__swhatbuf_r>:
 800cdb0:	b570      	push	{r4, r5, r6, lr}
 800cdb2:	460c      	mov	r4, r1
 800cdb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdb8:	2900      	cmp	r1, #0
 800cdba:	b096      	sub	sp, #88	; 0x58
 800cdbc:	4615      	mov	r5, r2
 800cdbe:	461e      	mov	r6, r3
 800cdc0:	da0d      	bge.n	800cdde <__swhatbuf_r+0x2e>
 800cdc2:	89a3      	ldrh	r3, [r4, #12]
 800cdc4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cdc8:	f04f 0100 	mov.w	r1, #0
 800cdcc:	bf0c      	ite	eq
 800cdce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cdd2:	2340      	movne	r3, #64	; 0x40
 800cdd4:	2000      	movs	r0, #0
 800cdd6:	6031      	str	r1, [r6, #0]
 800cdd8:	602b      	str	r3, [r5, #0]
 800cdda:	b016      	add	sp, #88	; 0x58
 800cddc:	bd70      	pop	{r4, r5, r6, pc}
 800cdde:	466a      	mov	r2, sp
 800cde0:	f000 f848 	bl	800ce74 <_fstat_r>
 800cde4:	2800      	cmp	r0, #0
 800cde6:	dbec      	blt.n	800cdc2 <__swhatbuf_r+0x12>
 800cde8:	9901      	ldr	r1, [sp, #4]
 800cdea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800cdee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800cdf2:	4259      	negs	r1, r3
 800cdf4:	4159      	adcs	r1, r3
 800cdf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdfa:	e7eb      	b.n	800cdd4 <__swhatbuf_r+0x24>

0800cdfc <__smakebuf_r>:
 800cdfc:	898b      	ldrh	r3, [r1, #12]
 800cdfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce00:	079d      	lsls	r5, r3, #30
 800ce02:	4606      	mov	r6, r0
 800ce04:	460c      	mov	r4, r1
 800ce06:	d507      	bpl.n	800ce18 <__smakebuf_r+0x1c>
 800ce08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ce0c:	6023      	str	r3, [r4, #0]
 800ce0e:	6123      	str	r3, [r4, #16]
 800ce10:	2301      	movs	r3, #1
 800ce12:	6163      	str	r3, [r4, #20]
 800ce14:	b002      	add	sp, #8
 800ce16:	bd70      	pop	{r4, r5, r6, pc}
 800ce18:	ab01      	add	r3, sp, #4
 800ce1a:	466a      	mov	r2, sp
 800ce1c:	f7ff ffc8 	bl	800cdb0 <__swhatbuf_r>
 800ce20:	9900      	ldr	r1, [sp, #0]
 800ce22:	4605      	mov	r5, r0
 800ce24:	4630      	mov	r0, r6
 800ce26:	f7fd fc15 	bl	800a654 <_malloc_r>
 800ce2a:	b948      	cbnz	r0, 800ce40 <__smakebuf_r+0x44>
 800ce2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce30:	059a      	lsls	r2, r3, #22
 800ce32:	d4ef      	bmi.n	800ce14 <__smakebuf_r+0x18>
 800ce34:	f023 0303 	bic.w	r3, r3, #3
 800ce38:	f043 0302 	orr.w	r3, r3, #2
 800ce3c:	81a3      	strh	r3, [r4, #12]
 800ce3e:	e7e3      	b.n	800ce08 <__smakebuf_r+0xc>
 800ce40:	89a3      	ldrh	r3, [r4, #12]
 800ce42:	6020      	str	r0, [r4, #0]
 800ce44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce48:	81a3      	strh	r3, [r4, #12]
 800ce4a:	9b00      	ldr	r3, [sp, #0]
 800ce4c:	6163      	str	r3, [r4, #20]
 800ce4e:	9b01      	ldr	r3, [sp, #4]
 800ce50:	6120      	str	r0, [r4, #16]
 800ce52:	b15b      	cbz	r3, 800ce6c <__smakebuf_r+0x70>
 800ce54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce58:	4630      	mov	r0, r6
 800ce5a:	f000 f81d 	bl	800ce98 <_isatty_r>
 800ce5e:	b128      	cbz	r0, 800ce6c <__smakebuf_r+0x70>
 800ce60:	89a3      	ldrh	r3, [r4, #12]
 800ce62:	f023 0303 	bic.w	r3, r3, #3
 800ce66:	f043 0301 	orr.w	r3, r3, #1
 800ce6a:	81a3      	strh	r3, [r4, #12]
 800ce6c:	89a3      	ldrh	r3, [r4, #12]
 800ce6e:	431d      	orrs	r5, r3
 800ce70:	81a5      	strh	r5, [r4, #12]
 800ce72:	e7cf      	b.n	800ce14 <__smakebuf_r+0x18>

0800ce74 <_fstat_r>:
 800ce74:	b538      	push	{r3, r4, r5, lr}
 800ce76:	4d07      	ldr	r5, [pc, #28]	; (800ce94 <_fstat_r+0x20>)
 800ce78:	2300      	movs	r3, #0
 800ce7a:	4604      	mov	r4, r0
 800ce7c:	4608      	mov	r0, r1
 800ce7e:	4611      	mov	r1, r2
 800ce80:	602b      	str	r3, [r5, #0]
 800ce82:	f7f5 fe38 	bl	8002af6 <_fstat>
 800ce86:	1c43      	adds	r3, r0, #1
 800ce88:	d102      	bne.n	800ce90 <_fstat_r+0x1c>
 800ce8a:	682b      	ldr	r3, [r5, #0]
 800ce8c:	b103      	cbz	r3, 800ce90 <_fstat_r+0x1c>
 800ce8e:	6023      	str	r3, [r4, #0]
 800ce90:	bd38      	pop	{r3, r4, r5, pc}
 800ce92:	bf00      	nop
 800ce94:	200005d8 	.word	0x200005d8

0800ce98 <_isatty_r>:
 800ce98:	b538      	push	{r3, r4, r5, lr}
 800ce9a:	4d06      	ldr	r5, [pc, #24]	; (800ceb4 <_isatty_r+0x1c>)
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	4604      	mov	r4, r0
 800cea0:	4608      	mov	r0, r1
 800cea2:	602b      	str	r3, [r5, #0]
 800cea4:	f7f5 fe37 	bl	8002b16 <_isatty>
 800cea8:	1c43      	adds	r3, r0, #1
 800ceaa:	d102      	bne.n	800ceb2 <_isatty_r+0x1a>
 800ceac:	682b      	ldr	r3, [r5, #0]
 800ceae:	b103      	cbz	r3, 800ceb2 <_isatty_r+0x1a>
 800ceb0:	6023      	str	r3, [r4, #0]
 800ceb2:	bd38      	pop	{r3, r4, r5, pc}
 800ceb4:	200005d8 	.word	0x200005d8

0800ceb8 <_init>:
 800ceb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceba:	bf00      	nop
 800cebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cebe:	bc08      	pop	{r3}
 800cec0:	469e      	mov	lr, r3
 800cec2:	4770      	bx	lr

0800cec4 <_fini>:
 800cec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cec6:	bf00      	nop
 800cec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceca:	bc08      	pop	{r3}
 800cecc:	469e      	mov	lr, r3
 800cece:	4770      	bx	lr
