{
  "Top": "ecal_cosmic_hls",
  "RtlTop": "ecal_cosmic_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "ecal_cosmic_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx550t",
    "Package": "-ffg1927",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "hit_dt": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<3>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "hit_dt",
          "name": "hit_dt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "smo_dt": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<3>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "smo_dt",
          "name": "smo_dt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "nsmo_threshold": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<2>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "nsmo_threshold",
          "name": "nsmo_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mltp_threshold": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<4>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mltp_threshold_0",
          "name": "mltp_threshold_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "mltp_threshold_1",
          "name": "mltp_threshold_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "mltp_threshold_2",
          "name": "mltp_threshold_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "s_fadc_hits_vxs": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<fadc_hits_vxs, 0>&",
      "srcSize": "864",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_fadc_hits_vxs",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_smo_trig_t": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<smo_trig_t, 0>&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_smo_trig_t_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_smo_trig_t_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_smo_trig_t_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "s_trigger_t": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<trigger_t, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_trigger_t",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_cosim -tool=xsim"],
    "DirectiveTcl": [
      "set_directive_top ecal_cosmic_hls -name ecal_cosmic_hls",
      "set_directive_top ecal_cosmic_hls -name ecal_cosmic_hls"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ecal_cosmic_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "32",
    "Uncertainty": "8.64",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 32.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ecal_cosmic_hls",
    "Version": "1.0",
    "DisplayName": "Ecal_cosmic_hls",
    "Revision": "2113480794",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ecal_cosmic_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/ecal_cosmic_hls.cpp"],
    "Vhdl": ["impl\/vhdl\/ecal_cosmic_hls.vhd"],
    "Verilog": ["impl\/verilog\/ecal_cosmic_hls.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ecal_cosmic_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "s_fadc_hits_vxs": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "432",
      "portPrefix": "s_fadc_hits_vxs_",
      "portMap": {
        "s_fadc_hits_vxs_dout": "RD_DATA",
        "s_fadc_hits_vxs_empty_n": "EMPTY_N",
        "s_fadc_hits_vxs_read": "RD_EN"
      },
      "ports": [
        "s_fadc_hits_vxs_dout",
        "s_fadc_hits_vxs_empty_n",
        "s_fadc_hits_vxs_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_fadc_hits_vxs"
        }]
    },
    "s_smo_trig_t_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "s_smo_trig_t_0_",
      "portMap": {
        "s_smo_trig_t_0_din": "WR_DATA",
        "s_smo_trig_t_0_full_n": "FULL_N",
        "s_smo_trig_t_0_write": "WR_EN"
      },
      "ports": [
        "s_smo_trig_t_0_din",
        "s_smo_trig_t_0_full_n",
        "s_smo_trig_t_0_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_smo_trig_t"
        }]
    },
    "s_smo_trig_t_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "s_smo_trig_t_1_",
      "portMap": {
        "s_smo_trig_t_1_din": "WR_DATA",
        "s_smo_trig_t_1_full_n": "FULL_N",
        "s_smo_trig_t_1_write": "WR_EN"
      },
      "ports": [
        "s_smo_trig_t_1_din",
        "s_smo_trig_t_1_full_n",
        "s_smo_trig_t_1_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_smo_trig_t"
        }]
    },
    "s_smo_trig_t_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "s_smo_trig_t_2_",
      "portMap": {
        "s_smo_trig_t_2_din": "WR_DATA",
        "s_smo_trig_t_2_full_n": "FULL_N",
        "s_smo_trig_t_2_write": "WR_EN"
      },
      "ports": [
        "s_smo_trig_t_2_din",
        "s_smo_trig_t_2_full_n",
        "s_smo_trig_t_2_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_smo_trig_t"
        }]
    },
    "s_trigger_t": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "s_trigger_t_",
      "portMap": {
        "s_trigger_t_din": "WR_DATA",
        "s_trigger_t_full_n": "FULL_N",
        "s_trigger_t_write": "WR_EN"
      },
      "ports": [
        "s_trigger_t_din",
        "s_trigger_t_full_n",
        "s_trigger_t_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_trigger_t"
        }]
    },
    "hit_dt": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "3",
      "portMap": {"hit_dt": "DATA"},
      "ports": ["hit_dt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "hit_dt"
        }]
    },
    "smo_dt": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "3",
      "portMap": {"smo_dt": "DATA"},
      "ports": ["smo_dt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "smo_dt"
        }]
    },
    "nsmo_threshold": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "2",
      "portMap": {"nsmo_threshold": "DATA"},
      "ports": ["nsmo_threshold"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "nsmo_threshold"
        }]
    },
    "mltp_threshold_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"mltp_threshold_0": "DATA"},
      "ports": ["mltp_threshold_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mltp_threshold"
        }]
    },
    "mltp_threshold_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"mltp_threshold_1": "DATA"},
      "ports": ["mltp_threshold_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mltp_threshold"
        }]
    },
    "mltp_threshold_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"mltp_threshold_2": "DATA"},
      "ports": ["mltp_threshold_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mltp_threshold"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "s_fadc_hits_vxs_dout": {
      "dir": "in",
      "width": "432"
    },
    "s_fadc_hits_vxs_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "s_fadc_hits_vxs_read": {
      "dir": "out",
      "width": "1"
    },
    "s_smo_trig_t_0_din": {
      "dir": "out",
      "width": "16"
    },
    "s_smo_trig_t_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_smo_trig_t_0_write": {
      "dir": "out",
      "width": "1"
    },
    "s_smo_trig_t_1_din": {
      "dir": "out",
      "width": "16"
    },
    "s_smo_trig_t_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_smo_trig_t_1_write": {
      "dir": "out",
      "width": "1"
    },
    "s_smo_trig_t_2_din": {
      "dir": "out",
      "width": "16"
    },
    "s_smo_trig_t_2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_smo_trig_t_2_write": {
      "dir": "out",
      "width": "1"
    },
    "s_trigger_t_din": {
      "dir": "out",
      "width": "8"
    },
    "s_trigger_t_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_trigger_t_write": {
      "dir": "out",
      "width": "1"
    },
    "hit_dt": {
      "dir": "in",
      "width": "3"
    },
    "smo_dt": {
      "dir": "in",
      "width": "3"
    },
    "nsmo_threshold": {
      "dir": "in",
      "width": "2"
    },
    "mltp_threshold_0": {
      "dir": "in",
      "width": "4"
    },
    "mltp_threshold_1": {
      "dir": "in",
      "width": "4"
    },
    "mltp_threshold_2": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ecal_cosmic_hls"},
    "Info": {"ecal_cosmic_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ecal_cosmic_hls": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "32.00",
          "Uncertainty": "8.64",
          "Estimate": "21.418"
        },
        "Area": {
          "FF": "274",
          "AVAIL_FF": "692800",
          "UTIL_FF": "~0",
          "LUT": "15141",
          "AVAIL_LUT": "346400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2360",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2880",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-22 10:54:59 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
