<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432')">rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2450.html#Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2450.html#Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2450.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217451"  onclick="showContent('inst_tag_217451')">config_ss_tb.DUT.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217451_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2450.html#inst_tag_217451_Toggle" > 23.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217451_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217451_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217452"  onclick="showContent('inst_tag_217452')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217452_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2450.html#inst_tag_217452_Toggle" > 23.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217452_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217452_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217455"  onclick="showContent('inst_tag_217455')">config_ss_tb.DUT.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217455_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2450.html#inst_tag_217455_Toggle" > 23.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217455_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217455_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217448"  onclick="showContent('inst_tag_217448')">config_ss_tb.DUT.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217448_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217448_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217448_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217448_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217449"  onclick="showContent('inst_tag_217449')">config_ss_tb.DUT.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217449_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217449_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217449_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217449_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217450"  onclick="showContent('inst_tag_217450')">config_ss_tb.DUT.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217450_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217450_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217450_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217450_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217453"  onclick="showContent('inst_tag_217453')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217453_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217453_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217453_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217453_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217454"  onclick="showContent('inst_tag_217454')">config_ss_tb.DUT.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217454_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217454_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217454_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217454_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_217456"  onclick="showContent('inst_tag_217456')">config_ss_tb.DUT.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217456_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217456_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217456_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217456_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_217451'>
<hr>
<a name="inst_tag_217451"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_217451" >config_ss_tb.DUT.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217451_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2450.html#inst_tag_217451_Toggle" > 23.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217451_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217451_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.70</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod1943.html#inst_tag_176114" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217452'>
<hr>
<a name="inst_tag_217452"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_217452" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217452_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2450.html#inst_tag_217452_Toggle" > 23.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217452_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217452_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.45</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod325.html#inst_tag_26685" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217455'>
<hr>
<a name="inst_tag_217455"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_217455" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217455_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2450.html#inst_tag_217455_Toggle" > 23.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217455_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217455_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.33</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.70</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod1082.html#inst_tag_76332" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217448'>
<hr>
<a name="inst_tag_217448"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_217448" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217448_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217448_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217448_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217448_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.77</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.90</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod2276.html#inst_tag_208263" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217449'>
<hr>
<a name="inst_tag_217449"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_217449" >config_ss_tb.DUT.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217449_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217449_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217449_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217449_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.77</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.07</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td><a href="mod694.html#inst_tag_38865" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217450'>
<hr>
<a name="inst_tag_217450"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_217450" >config_ss_tb.DUT.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217450_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217450_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217450_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217450_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.77</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.90</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod1019.html#inst_tag_74426" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217453'>
<hr>
<a name="inst_tag_217453"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_217453" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217453_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217453_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217453_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217453_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.49</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod2395.html#inst_tag_216407" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217454'>
<hr>
<a name="inst_tag_217454"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_217454" >config_ss_tb.DUT.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217454_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217454_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217454_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217454_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.49</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1673.html#inst_tag_134207" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_217456'>
<hr>
<a name="inst_tag_217456"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_217456" >config_ss_tb.DUT.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2450.html#inst_tag_217456_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217456_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2450.html#inst_tag_217456_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2450.html#inst_tag_217456_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.77</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.90</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod2679.html#inst_tag_240719" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2450.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2450.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2450.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2450.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217451'>
<a name="inst_tag_217451_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217451" >config_ss_tb.DUT.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217451_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217451" >config_ss_tb.DUT.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217451_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217451" >config_ss_tb.DUT.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217451_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217451" >config_ss_tb.DUT.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217452'>
<a name="inst_tag_217452_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217452" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217452_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217452" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217452_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217452" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217452_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217452" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217455'>
<a name="inst_tag_217455_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217455" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217455_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217455" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">7</td>
<td class="rt">23.33 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217455_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217455" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217455_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217455" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217448'>
<a name="inst_tag_217448_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217448" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217448_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217448" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217448_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217448" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217448_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217448" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217449'>
<a name="inst_tag_217449_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217449" >config_ss_tb.DUT.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217449_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217449" >config_ss_tb.DUT.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217449_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217449" >config_ss_tb.DUT.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217449_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217449" >config_ss_tb.DUT.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217450'>
<a name="inst_tag_217450_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217450" >config_ss_tb.DUT.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217450_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217450" >config_ss_tb.DUT.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217450_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217450" >config_ss_tb.DUT.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217450_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217450" >config_ss_tb.DUT.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217453'>
<a name="inst_tag_217453_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217453" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217453_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217453" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217453_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217453" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217453_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217453" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217454'>
<a name="inst_tag_217454_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217454" >config_ss_tb.DUT.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217454_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217454" >config_ss_tb.DUT.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217454_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217454" >config_ss_tb.DUT.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217454_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217454" >config_ss_tb.DUT.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217456'>
<a name="inst_tag_217456_Line"></a>
<b>Line Coverage for Instance : <a href="mod2450.html#inst_tag_217456" >config_ss_tb.DUT.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4933</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4939</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4932                    	always @( posedge Clk or negedge Clk_RstN )
4933       1/1          		if ( ! Clk_RstN )
4934       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4935       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4936                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4937                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4938                    	begin
4939       1/1          		case  (IntCurState)
4940                    			IDLE :
4941       1/1          				case ( Conditions_IDLE_COLLECTING )
4942       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4943       1/1          					default : IntNextState = IDLE ;
4944                    				endcase
4945                    			COLLECTING :
4946       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4947       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4948       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4949       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4950                    				endcase
4951                    			SENDING :
4952       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4953       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4954       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4955                    				endcase
4956       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_217456_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2450.html#inst_tag_217456" >config_ss_tb.DUT.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217456_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2450.html#inst_tag_217456" >config_ss_tb.DUT.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4943</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4942</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4934</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4953</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217456_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2450.html#inst_tag_217456" >config_ss_tb.DUT.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4939</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4933       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4934       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4935       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4939       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4940       			IDLE :
4941       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4942       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4943       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4944       				endcase
4945       			COLLECTING :
4946       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4947       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4948       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4949       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4950       				endcase
4951       			SENDING :
4952       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4953       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4954       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4955       				endcase
4956       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_217448">
    <li>
      <a href="#inst_tag_217448_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217448_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217448_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217448_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217449">
    <li>
      <a href="#inst_tag_217449_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217449_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217449_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217449_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217450">
    <li>
      <a href="#inst_tag_217450_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217450_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217450_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217450_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217451">
    <li>
      <a href="#inst_tag_217451_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217451_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217451_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217451_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217452">
    <li>
      <a href="#inst_tag_217452_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217452_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217452_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217452_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217453">
    <li>
      <a href="#inst_tag_217453_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217453_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217453_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217453_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217454">
    <li>
      <a href="#inst_tag_217454_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217454_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217454_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217454_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217455">
    <li>
      <a href="#inst_tag_217455_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217455_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217455_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217455_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_217456">
    <li>
      <a href="#inst_tag_217456_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217456_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217456_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217456_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
