
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001438c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b98  08014570  08014570  00024570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015108  08015108  000301f8  2**0
                  CONTENTS
  4 .ARM          00000000  08015108  08015108  000301f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08015108  08015108  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015108  08015108  00025108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801510c  0801510c  0002510c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08015110  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000091e0  200001f8  08015308  000301f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200093d8  08015308  000393d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000255cc  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055c4  00000000  00000000  000557f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001620  00000000  00000000  0005adb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013f8  00000000  00000000  0005c3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029684  00000000  00000000  0005d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a352  00000000  00000000  00086e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3508  00000000  00000000  000a11a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001746ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007224  00000000  00000000  00174704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014554 	.word	0x08014554

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001fc 	.word	0x200001fc
 800021c:	08014554 	.word	0x08014554

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000d54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000d58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d002      	beq.n	8000d7a <LL_ADC_SetGainCompensation+0x36>
 8000d74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d78:	e000      	b.n	8000d7c <LL_ADC_SetGainCompensation+0x38>
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	611a      	str	r2, [r3, #16]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b087      	sub	sp, #28
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3330      	adds	r3, #48	; 0x30
 8000d9e:	461a      	mov	r2, r3
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	0a1b      	lsrs	r3, r3, #8
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	4413      	add	r3, r2
 8000dac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	211f      	movs	r1, #31
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	0e9b      	lsrs	r3, r3, #26
 8000dc6:	f003 011f 	and.w	r1, r3, #31
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f003 031f 	and.w	r3, r3, #31
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	431a      	orrs	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000dda:	bf00      	nop
 8000ddc:	371c      	adds	r7, #28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b087      	sub	sp, #28
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	60f8      	str	r0, [r7, #12]
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	3314      	adds	r3, #20
 8000df6:	461a      	mov	r2, r3
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	0e5b      	lsrs	r3, r3, #25
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	4413      	add	r3, r2
 8000e04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	0d1b      	lsrs	r3, r3, #20
 8000e0e:	f003 031f 	and.w	r3, r3, #31
 8000e12:	2107      	movs	r1, #7
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	0d1b      	lsrs	r3, r3, #20
 8000e20:	f003 031f 	and.w	r3, r3, #31
 8000e24:	6879      	ldr	r1, [r7, #4]
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000e30:	bf00      	nop
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e54:	43db      	mvns	r3, r3
 8000e56:	401a      	ands	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0318 	and.w	r3, r3, #24
 8000e5e:	4908      	ldr	r1, [pc, #32]	; (8000e80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000e60:	40d9      	lsrs	r1, r3
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	400b      	ands	r3, r1
 8000e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	0007ffff 	.word	0x0007ffff

08000e84 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e96:	f023 0303 	bic.w	r3, r3, #3
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	611a      	str	r2, [r3, #16]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000ebe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	6093      	str	r3, [r2, #8]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000ee6:	d101      	bne.n	8000eec <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e000      	b.n	8000eee <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000f0a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f0e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000f36:	d101      	bne.n	8000f3c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e000      	b.n	8000f3e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f5e:	f043 0201 	orr.w	r2, r3, #1
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f82:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f86:	f043 0202 	orr.w	r2, r3, #2
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b083      	sub	sp, #12
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d101      	bne.n	8000fb2 <LL_ADC_IsEnabled+0x18>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <LL_ADC_IsEnabled+0x1a>
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000fd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001002:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001006:	d101      	bne.n	800100c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001008:	2301      	movs	r3, #1
 800100a:	e000      	b.n	800100e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800102a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800102e:	f043 0204 	orr.w	r2, r3, #4
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	b29b      	uxth	r3, r3
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	2b04      	cmp	r3, #4
 800106e:	d101      	bne.n	8001074 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2204      	movs	r2, #4
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2208      	movs	r2, #8
 80010a8:	601a      	str	r2, [r3, #0]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
	...

080010b8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010c4:	4907      	ldr	r1, [pc, #28]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4013      	ands	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40021000 	.word	0x40021000

080010e8 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	; 0x50
 80010ec:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80010ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
 800110a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800110c:	f107 0318 	add.w	r3, r7, #24
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
 8001128:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 800112a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800112e:	f7ff ffc3 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001132:	2001      	movs	r0, #1
 8001134:	f7ff ffc0 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001138:	2301      	movs	r3, #1
 800113a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800113c:	2303      	movs	r3, #3
 800113e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114c:	f00c f84b 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001150:	2302      	movs	r3, #2
 8001152:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001154:	2303      	movs	r3, #3
 8001156:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001158:	2300      	movs	r3, #0
 800115a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115c:	463b      	mov	r3, r7
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f00c f83f 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001168:	2304      	movs	r3, #4
 800116a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001170:	2300      	movs	r3, #0
 8001172:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117c:	f00c f833 	bl	800d1e6 <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001180:	2300      	movs	r3, #0
 8001182:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001184:	2300      	movs	r3, #0
 8001186:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001188:	2300      	movs	r3, #0
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800118c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001190:	4619      	mov	r1, r3
 8001192:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001196:	f00b fe6b 	bl	800ce70 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800119a:	2300      	movs	r3, #0
 800119c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 800119e:	2305      	movs	r3, #5
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 80011a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011a6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80011b0:	2300      	movs	r3, #0
 80011b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80011b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011be:	f00b fe7d 	bl	800cebc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 80011c2:	2100      	movs	r1, #0
 80011c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011c8:	f7ff fdbc 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 80011cc:	2100      	movs	r1, #0
 80011ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011d2:	f7ff fe57 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 80011d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011da:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80011e0:	f107 0318 	add.w	r3, r7, #24
 80011e4:	4619      	mov	r1, r3
 80011e6:	484a      	ldr	r0, [pc, #296]	; (8001310 <MX_ADC1_Init+0x228>)
 80011e8:	f00b fdde 	bl	800cda8 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 80011ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f0:	f7ff fe5d 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 80011f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f8:	f7ff fe7f 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80011fc:	4b45      	ldr	r3, [pc, #276]	; (8001314 <MX_ADC1_Init+0x22c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	099b      	lsrs	r3, r3, #6
 8001202:	4a45      	ldr	r2, [pc, #276]	; (8001318 <MX_ADC1_Init+0x230>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	099a      	lsrs	r2, r3, #6
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	4b41      	ldr	r3, [pc, #260]	; (800131c <MX_ADC1_Init+0x234>)
 8001216:	fba3 2302 	umull	r2, r3, r3, r2
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800121e:	e002      	b.n	8001226 <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 8001220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001222:	3b01      	subs	r3, #1
 8001224:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8001226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f9      	bne.n	8001220 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 800122c:	4a3c      	ldr	r2, [pc, #240]	; (8001320 <MX_ADC1_Init+0x238>)
 800122e:	2106      	movs	r1, #6
 8001230:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001234:	f7ff fdab 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001238:	2202      	movs	r2, #2
 800123a:	4939      	ldr	r1, [pc, #228]	; (8001320 <MX_ADC1_Init+0x238>)
 800123c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001240:	f7ff fdd1 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	4936      	ldr	r1, [pc, #216]	; (8001320 <MX_ADC1_Init+0x238>)
 8001248:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800124c:	f7ff fdf6 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 8001250:	4a33      	ldr	r2, [pc, #204]	; (8001320 <MX_ADC1_Init+0x238>)
 8001252:	210c      	movs	r1, #12
 8001254:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001258:	f7ff fd99 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800125c:	2202      	movs	r2, #2
 800125e:	4930      	ldr	r1, [pc, #192]	; (8001320 <MX_ADC1_Init+0x238>)
 8001260:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001264:	f7ff fdbf 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001268:	227f      	movs	r2, #127	; 0x7f
 800126a:	492d      	ldr	r1, [pc, #180]	; (8001320 <MX_ADC1_Init+0x238>)
 800126c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001270:	f7ff fde4 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001274:	4a2b      	ldr	r2, [pc, #172]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001276:	2112      	movs	r1, #18
 8001278:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800127c:	f7ff fd87 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001280:	2202      	movs	r2, #2
 8001282:	4928      	ldr	r1, [pc, #160]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001284:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001288:	f7ff fdad 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800128c:	227f      	movs	r2, #127	; 0x7f
 800128e:	4925      	ldr	r1, [pc, #148]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001290:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001294:	f7ff fdd2 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8001298:	4a22      	ldr	r2, [pc, #136]	; (8001324 <MX_ADC1_Init+0x23c>)
 800129a:	2118      	movs	r1, #24
 800129c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012a0:	f7ff fd75 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012a4:	2202      	movs	r2, #2
 80012a6:	491f      	ldr	r1, [pc, #124]	; (8001324 <MX_ADC1_Init+0x23c>)
 80012a8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012ac:	f7ff fd9b 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 80012b0:	227f      	movs	r2, #127	; 0x7f
 80012b2:	491c      	ldr	r1, [pc, #112]	; (8001324 <MX_ADC1_Init+0x23c>)
 80012b4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012b8:	f7ff fdc0 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 80012bc:	4a1a      	ldr	r2, [pc, #104]	; (8001328 <MX_ADC1_Init+0x240>)
 80012be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012c2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012c6:	f7ff fd62 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012ca:	2202      	movs	r2, #2
 80012cc:	4916      	ldr	r1, [pc, #88]	; (8001328 <MX_ADC1_Init+0x240>)
 80012ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012d2:	f7ff fd88 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012d6:	227f      	movs	r2, #127	; 0x7f
 80012d8:	4913      	ldr	r1, [pc, #76]	; (8001328 <MX_ADC1_Init+0x240>)
 80012da:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012de:	f7ff fdad 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 80012e2:	4a11      	ldr	r2, [pc, #68]	; (8001328 <MX_ADC1_Init+0x240>)
 80012e4:	f44f 7183 	mov.w	r1, #262	; 0x106
 80012e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012ec:	f7ff fd4f 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012f0:	2202      	movs	r2, #2
 80012f2:	490d      	ldr	r1, [pc, #52]	; (8001328 <MX_ADC1_Init+0x240>)
 80012f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012f8:	f7ff fd75 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012fc:	227f      	movs	r2, #127	; 0x7f
 80012fe:	490a      	ldr	r1, [pc, #40]	; (8001328 <MX_ADC1_Init+0x240>)
 8001300:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001304:	f7ff fd9a 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 8001308:	bf00      	nop
 800130a:	3750      	adds	r7, #80	; 0x50
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	50000300 	.word	0x50000300
 8001314:	20000004 	.word	0x20000004
 8001318:	053e2d63 	.word	0x053e2d63
 800131c:	cccccccd 	.word	0xcccccccd
 8001320:	08600004 	.word	0x08600004
 8001324:	0c900008 	.word	0x0c900008
 8001328:	04300002 	.word	0x04300002

0800132c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b094      	sub	sp, #80	; 0x50
 8001330:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001332:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800133e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]
 800134e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001350:	f107 0318 	add.w	r3, r7, #24
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
 800136c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800136e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001372:	f7ff fea1 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001376:	2002      	movs	r0, #2
 8001378:	f7ff fe9e 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800137c:	2302      	movs	r3, #2
 800137e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001380:	2303      	movs	r3, #3
 8001382:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001384:	2300      	movs	r3, #0
 8001386:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	463b      	mov	r3, r7
 800138a:	4619      	mov	r1, r3
 800138c:	483a      	ldr	r0, [pc, #232]	; (8001478 <MX_ADC3_Init+0x14c>)
 800138e:	f00b ff2a 	bl	800d1e6 <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001392:	2300      	movs	r3, #0
 8001394:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001396:	2300      	movs	r3, #0
 8001398:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800139a:	2300      	movs	r3, #0
 800139c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 800139e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013a2:	4619      	mov	r1, r3
 80013a4:	4835      	ldr	r0, [pc, #212]	; (800147c <MX_ADC3_Init+0x150>)
 80013a6:	f00b fd63 	bl	800ce70 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 80013ae:	2301      	movs	r3, #1
 80013b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 80013b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80013bc:	2300      	movs	r3, #0
 80013be:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80013c0:	2300      	movs	r3, #0
 80013c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 80013c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c8:	4619      	mov	r1, r3
 80013ca:	482c      	ldr	r0, [pc, #176]	; (800147c <MX_ADC3_Init+0x150>)
 80013cc:	f00b fd76 	bl	800cebc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 80013d0:	2100      	movs	r1, #0
 80013d2:	482a      	ldr	r0, [pc, #168]	; (800147c <MX_ADC3_Init+0x150>)
 80013d4:	f7ff fcb6 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 80013d8:	2100      	movs	r1, #0
 80013da:	4828      	ldr	r0, [pc, #160]	; (800147c <MX_ADC3_Init+0x150>)
 80013dc:	f7ff fd52 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 80013e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013e4:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 80013ea:	f107 0318 	add.w	r3, r7, #24
 80013ee:	4619      	mov	r1, r3
 80013f0:	4823      	ldr	r0, [pc, #140]	; (8001480 <MX_ADC3_Init+0x154>)
 80013f2:	f00b fcd9 	bl	800cda8 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 80013f6:	4821      	ldr	r0, [pc, #132]	; (800147c <MX_ADC3_Init+0x150>)
 80013f8:	f7ff fd59 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <MX_ADC3_Init+0x150>)
 80013fe:	f7ff fd7c 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001402:	4b20      	ldr	r3, [pc, #128]	; (8001484 <MX_ADC3_Init+0x158>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	099b      	lsrs	r3, r3, #6
 8001408:	4a1f      	ldr	r2, [pc, #124]	; (8001488 <MX_ADC3_Init+0x15c>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	099a      	lsrs	r2, r3, #6
 8001410:	4613      	mov	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4413      	add	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	461a      	mov	r2, r3
 800141a:	4b1c      	ldr	r3, [pc, #112]	; (800148c <MX_ADC3_Init+0x160>)
 800141c:	fba3 2302 	umull	r2, r3, r3, r2
 8001420:	08db      	lsrs	r3, r3, #3
 8001422:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8001424:	e002      	b.n	800142c <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 8001426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001428:	3b01      	subs	r3, #1
 800142a:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800142c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f9      	bne.n	8001426 <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8001432:	4a17      	ldr	r2, [pc, #92]	; (8001490 <MX_ADC3_Init+0x164>)
 8001434:	2106      	movs	r1, #6
 8001436:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_ADC3_Init+0x150>)
 8001438:	f7ff fca9 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800143c:	2202      	movs	r2, #2
 800143e:	4914      	ldr	r1, [pc, #80]	; (8001490 <MX_ADC3_Init+0x164>)
 8001440:	480e      	ldr	r0, [pc, #56]	; (800147c <MX_ADC3_Init+0x150>)
 8001442:	f7ff fcd0 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001446:	227f      	movs	r2, #127	; 0x7f
 8001448:	4911      	ldr	r1, [pc, #68]	; (8001490 <MX_ADC3_Init+0x164>)
 800144a:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_ADC3_Init+0x150>)
 800144c:	f7ff fcf6 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8001450:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <MX_ADC3_Init+0x164>)
 8001452:	210c      	movs	r1, #12
 8001454:	4809      	ldr	r0, [pc, #36]	; (800147c <MX_ADC3_Init+0x150>)
 8001456:	f7ff fc9a 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800145a:	2202      	movs	r2, #2
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <MX_ADC3_Init+0x164>)
 800145e:	4807      	ldr	r0, [pc, #28]	; (800147c <MX_ADC3_Init+0x150>)
 8001460:	f7ff fcc1 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001464:	227f      	movs	r2, #127	; 0x7f
 8001466:	490a      	ldr	r1, [pc, #40]	; (8001490 <MX_ADC3_Init+0x164>)
 8001468:	4804      	ldr	r0, [pc, #16]	; (800147c <MX_ADC3_Init+0x150>)
 800146a:	f7ff fce7 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 800146e:	bf00      	nop
 8001470:	3750      	adds	r7, #80	; 0x50
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	48000400 	.word	0x48000400
 800147c:	50000400 	.word	0x50000400
 8001480:	50000700 	.word	0x50000700
 8001484:	20000004 	.word	0x20000004
 8001488:	053e2d63 	.word	0x053e2d63
 800148c:	cccccccd 	.word	0xcccccccd
 8001490:	04300002 	.word	0x04300002

08001494 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b090      	sub	sp, #64	; 0x40
 8001498:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800149a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80014a6:	f107 0318 	add.w	r3, r7, #24
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 80014c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80014cc:	f7ff fdf4 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80014d0:	2002      	movs	r0, #2
 80014d2:	f7ff fdf1 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80014d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014da:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80014dc:	2303      	movs	r3, #3
 80014de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014e0:	2300      	movs	r3, #0
 80014e2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	463b      	mov	r3, r7
 80014e6:	4619      	mov	r1, r3
 80014e8:	482c      	ldr	r0, [pc, #176]	; (800159c <MX_ADC4_Init+0x108>)
 80014ea:	f00b fe7c 	bl	800d1e6 <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80014ee:	2300      	movs	r3, #0
 80014f0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80014f2:	2300      	movs	r3, #0
 80014f4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 80014fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014fe:	4619      	mov	r1, r3
 8001500:	4827      	ldr	r0, [pc, #156]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001502:	f00b fcb5 	bl	800ce70 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001516:	2300      	movs	r3, #0
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	4619      	mov	r1, r3
 8001524:	481e      	ldr	r0, [pc, #120]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001526:	f00b fcc9 	bl	800cebc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 800152a:	2100      	movs	r1, #0
 800152c:	481c      	ldr	r0, [pc, #112]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800152e:	f7ff fc09 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 8001532:	2100      	movs	r1, #0
 8001534:	481a      	ldr	r0, [pc, #104]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001536:	f7ff fca5 	bl	8000e84 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 800153a:	4819      	ldr	r0, [pc, #100]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800153c:	f7ff fcb7 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 8001540:	4817      	ldr	r0, [pc, #92]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001542:	f7ff fcda 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001546:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <MX_ADC4_Init+0x110>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	099b      	lsrs	r3, r3, #6
 800154c:	4a16      	ldr	r2, [pc, #88]	; (80015a8 <MX_ADC4_Init+0x114>)
 800154e:	fba2 2303 	umull	r2, r3, r2, r3
 8001552:	099a      	lsrs	r2, r3, #6
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	461a      	mov	r2, r3
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <MX_ADC4_Init+0x118>)
 8001560:	fba3 2302 	umull	r2, r3, r3, r2
 8001564:	08db      	lsrs	r3, r3, #3
 8001566:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001568:	e002      	b.n	8001570 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 800156a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800156c:	3b01      	subs	r3, #1
 800156e:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f9      	bne.n	800156a <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <MX_ADC4_Init+0x11c>)
 8001578:	2106      	movs	r1, #6
 800157a:	4809      	ldr	r0, [pc, #36]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800157c:	f7ff fc07 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001580:	2203      	movs	r2, #3
 8001582:	490b      	ldr	r1, [pc, #44]	; (80015b0 <MX_ADC4_Init+0x11c>)
 8001584:	4806      	ldr	r0, [pc, #24]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001586:	f7ff fc2e 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800158a:	227f      	movs	r2, #127	; 0x7f
 800158c:	4908      	ldr	r1, [pc, #32]	; (80015b0 <MX_ADC4_Init+0x11c>)
 800158e:	4804      	ldr	r0, [pc, #16]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001590:	f7ff fc54 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 8001594:	bf00      	nop
 8001596:	3740      	adds	r7, #64	; 0x40
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	48000400 	.word	0x48000400
 80015a0:	50000500 	.word	0x50000500
 80015a4:	20000004 	.word	0x20000004
 80015a8:	053e2d63 	.word	0x053e2d63
 80015ac:	cccccccd 	.word	0xcccccccd
 80015b0:	0c900008 	.word	0x0c900008

080015b4 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 80015b8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015bc:	f7ff fc89 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d11f      	bne.n	8001606 <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 80015c6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015ca:	f7ff fcaa 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d11a      	bne.n	800160a <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 80015d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015d8:	f7ff fcdf 	bl	8000f9a <LL_ADC_IsEnabled>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 80015e2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015e6:	f7ff fcc4 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 80015ea:	217f      	movs	r1, #127	; 0x7f
 80015ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015f0:	f7ff fce6 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 80015f4:	bf00      	nop
 80015f6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015fa:	f7ff fcfa 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d0f8      	beq.n	80015f6 <ADC1_Calibration+0x42>
 8001604:	e002      	b.n	800160c <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 8001606:	bf00      	nop
 8001608:	e000      	b.n	800160c <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800160a:	bf00      	nop
}
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <ADC2_Calibration>:

void ADC2_Calibration(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001614:	4812      	ldr	r0, [pc, #72]	; (8001660 <ADC2_Calibration+0x50>)
 8001616:	f7ff fc5c 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11a      	bne.n	8001656 <ADC2_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 8001620:	480f      	ldr	r0, [pc, #60]	; (8001660 <ADC2_Calibration+0x50>)
 8001622:	f7ff fc7e 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d116      	bne.n	800165a <ADC2_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC2) != 0){
 800162c:	480c      	ldr	r0, [pc, #48]	; (8001660 <ADC2_Calibration+0x50>)
 800162e:	f7ff fcb4 	bl	8000f9a <LL_ADC_IsEnabled>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <ADC2_Calibration+0x2e>
		LL_ADC_Disable(ADC2);
 8001638:	4809      	ldr	r0, [pc, #36]	; (8001660 <ADC2_Calibration+0x50>)
 800163a:	f7ff fc9a 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC2,LL_ADC_SINGLE_ENDED);
 800163e:	217f      	movs	r1, #127	; 0x7f
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <ADC2_Calibration+0x50>)
 8001642:	f7ff fcbd 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC2)==1);
 8001646:	bf00      	nop
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <ADC2_Calibration+0x50>)
 800164a:	f7ff fcd2 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 800164e:	4603      	mov	r3, r0
 8001650:	2b01      	cmp	r3, #1
 8001652:	d0f9      	beq.n	8001648 <ADC2_Calibration+0x38>
 8001654:	e002      	b.n	800165c <ADC2_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001656:	bf00      	nop
 8001658:	e000      	b.n	800165c <ADC2_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 800165a:	bf00      	nop
}
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	50000100 	.word	0x50000100

08001664 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 8001668:	4812      	ldr	r0, [pc, #72]	; (80016b4 <ADC3_Calibration+0x50>)
 800166a:	f7ff fc32 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d11a      	bne.n	80016aa <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001674:	480f      	ldr	r0, [pc, #60]	; (80016b4 <ADC3_Calibration+0x50>)
 8001676:	f7ff fc54 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 800167a:	4603      	mov	r3, r0
 800167c:	2b01      	cmp	r3, #1
 800167e:	d116      	bne.n	80016ae <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <ADC3_Calibration+0x50>)
 8001682:	f7ff fc8a 	bl	8000f9a <LL_ADC_IsEnabled>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 800168c:	4809      	ldr	r0, [pc, #36]	; (80016b4 <ADC3_Calibration+0x50>)
 800168e:	f7ff fc70 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 8001692:	217f      	movs	r1, #127	; 0x7f
 8001694:	4807      	ldr	r0, [pc, #28]	; (80016b4 <ADC3_Calibration+0x50>)
 8001696:	f7ff fc93 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 800169a:	bf00      	nop
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <ADC3_Calibration+0x50>)
 800169e:	f7ff fca8 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d0f9      	beq.n	800169c <ADC3_Calibration+0x38>
 80016a8:	e002      	b.n	80016b0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80016aa:	bf00      	nop
 80016ac:	e000      	b.n	80016b0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80016ae:	bf00      	nop
}
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	50000400 	.word	0x50000400

080016b8 <ADC4_Calibration>:

void ADC4_Calibration(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80016bc:	4812      	ldr	r0, [pc, #72]	; (8001708 <ADC4_Calibration+0x50>)
 80016be:	f7ff fc08 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d11a      	bne.n	80016fe <ADC4_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 80016c8:	480f      	ldr	r0, [pc, #60]	; (8001708 <ADC4_Calibration+0x50>)
 80016ca:	f7ff fc2a 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d116      	bne.n	8001702 <ADC4_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC4) != 0){
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <ADC4_Calibration+0x50>)
 80016d6:	f7ff fc60 	bl	8000f9a <LL_ADC_IsEnabled>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <ADC4_Calibration+0x2e>
		LL_ADC_Disable(ADC4);
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <ADC4_Calibration+0x50>)
 80016e2:	f7ff fc46 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC4,LL_ADC_SINGLE_ENDED);
 80016e6:	217f      	movs	r1, #127	; 0x7f
 80016e8:	4807      	ldr	r0, [pc, #28]	; (8001708 <ADC4_Calibration+0x50>)
 80016ea:	f7ff fc69 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC4)==1);
 80016ee:	bf00      	nop
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <ADC4_Calibration+0x50>)
 80016f2:	f7ff fc7e 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d0f9      	beq.n	80016f0 <ADC4_Calibration+0x38>
 80016fc:	e002      	b.n	8001704 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80016fe:	bf00      	nop
 8001700:	e000      	b.n	8001704 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001702:	bf00      	nop
}
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	50000500 	.word	0x50000500

0800170c <ADC4_Start>:

void ADC4_Start(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  ADC4_Calibration();
 8001710:	f7ff ffd2 	bl	80016b8 <ADC4_Calibration>
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 8001714:	4802      	ldr	r0, [pc, #8]	; (8001720 <ADC4_Start+0x14>)
 8001716:	f7ff fc18 	bl	8000f4a <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	50000500 	.word	0x50000500

08001724 <ADC3_Start>:

void ADC3_Start(void){
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 8001728:	f7ff ff9c 	bl	8001664 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <ADC3_Start+0x14>)
 800172e:	f7ff fc0c 	bl	8000f4a <LL_ADC_Enable>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	50000400 	.word	0x50000400

0800173c <ADC2_Start>:

void ADC2_Start(void){
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  ADC2_Calibration();
 8001740:	f7ff ff66 	bl	8001610 <ADC2_Calibration>
	LL_ADC_Enable(ADC2);
 8001744:	4802      	ldr	r0, [pc, #8]	; (8001750 <ADC2_Start+0x14>)
 8001746:	f7ff fc00 	bl	8000f4a <LL_ADC_Enable>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	50000100 	.word	0x50000100

08001754 <ADC1_Start>:

void ADC1_Start(void){
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 8001758:	f7ff ff2c 	bl	80015b4 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 800175c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001760:	f7ff fbf3 	bl	8000f4a <LL_ADC_Enable>
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <GetSensor_FL+0x2c>)
 800176e:	f7ff fc54 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001772:	bf00      	nop
 8001774:	4807      	ldr	r0, [pc, #28]	; (8001794 <GetSensor_FL+0x2c>)
 8001776:	f7ff fc71 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f9      	beq.n	8001774 <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 8001780:	4804      	ldr	r0, [pc, #16]	; (8001794 <GetSensor_FL+0x2c>)
 8001782:	f7ff fc7e 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 8001786:	4803      	ldr	r0, [pc, #12]	; (8001794 <GetSensor_FL+0x2c>)
 8001788:	f7ff fc5b 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800178c:	4603      	mov	r3, r0
}
 800178e:	4618      	mov	r0, r3
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	50000400 	.word	0x50000400

08001798 <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <ADC3_clearEOS+0x10>)
 800179e:	f7ff fc7d 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	50000400 	.word	0x50000400

080017ac <ADC2_clearEOS>:

void ADC2_clearEOS(void){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC2);
 80017b0:	4802      	ldr	r0, [pc, #8]	; (80017bc <ADC2_clearEOS+0x10>)
 80017b2:	f7ff fc73 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	50000100 	.word	0x50000100

080017c0 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 80017c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017c8:	f7ff fc68 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80017d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017d8:	f7ff fc1f 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017dc:	bf00      	nop
 80017de:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017e2:	f7ff fc3b 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f8      	beq.n	80017de <GetSensor_SL+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f0:	f7ff fc47 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f8:	f7ff fc23 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 80017fc:	4603      	mov	r3, r0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}

08001802 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001802:	b580      	push	{r7, lr}
 8001804:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001806:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800180a:	f7ff fc06 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 800180e:	bf00      	nop
 8001810:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001814:	f7ff fc22 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0f8      	beq.n	8001810 <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 800181e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001822:	f7ff fc2e 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001826:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800182a:	f7ff fc0a 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800182e:	4603      	mov	r3, r0
}
 8001830:	4618      	mov	r0, r3
 8001832:	bd80      	pop	{r7, pc}

08001834 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001838:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800183c:	f7ff fbed 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001840:	bf00      	nop
 8001842:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001846:	f7ff fc09 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f8      	beq.n	8001842 <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001850:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001854:	f7ff fc15 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001858:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800185c:	f7ff fbf1 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <GetBatVal>:

uint16_t GetBatVal(void){
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 800186c:	4809      	ldr	r0, [pc, #36]	; (8001894 <GetBatVal+0x2c>)
 800186e:	f7ff fbd4 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 8001872:	bf00      	nop
 8001874:	4807      	ldr	r0, [pc, #28]	; (8001894 <GetBatVal+0x2c>)
 8001876:	f7ff fbf1 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f9      	beq.n	8001874 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOC(ADC4);
 8001880:	4804      	ldr	r0, [pc, #16]	; (8001894 <GetBatVal+0x2c>)
 8001882:	f7ff fbfe 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 8001886:	4803      	ldr	r0, [pc, #12]	; (8001894 <GetBatVal+0x2c>)
 8001888:	f7ff fbdb 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	50000500 	.word	0x50000500

08001898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800189c:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <__NVIC_GetPriorityGrouping+0x18>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	0a1b      	lsrs	r3, r3, #8
 80018a2:	f003 0307 	and.w	r3, r3, #7
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	db0b      	blt.n	80018de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f003 021f 	and.w	r2, r3, #31
 80018cc:	4907      	ldr	r1, [pc, #28]	; (80018ec <__NVIC_EnableIRQ+0x38>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	095b      	lsrs	r3, r3, #5
 80018d4:	2001      	movs	r0, #1
 80018d6:	fa00 f202 	lsl.w	r2, r0, r2
 80018da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	e000e100 	.word	0xe000e100

080018f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	6039      	str	r1, [r7, #0]
 80018fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	2b00      	cmp	r3, #0
 8001902:	db0a      	blt.n	800191a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	b2da      	uxtb	r2, r3
 8001908:	490c      	ldr	r1, [pc, #48]	; (800193c <__NVIC_SetPriority+0x4c>)
 800190a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190e:	0112      	lsls	r2, r2, #4
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	440b      	add	r3, r1
 8001914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001918:	e00a      	b.n	8001930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4908      	ldr	r1, [pc, #32]	; (8001940 <__NVIC_SetPriority+0x50>)
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	3b04      	subs	r3, #4
 8001928:	0112      	lsls	r2, r2, #4
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	440b      	add	r3, r1
 800192e:	761a      	strb	r2, [r3, #24]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	e000e100 	.word	0xe000e100
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001944:	b480      	push	{r7}
 8001946:	b089      	sub	sp, #36	; 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f1c3 0307 	rsb	r3, r3, #7
 800195e:	2b04      	cmp	r3, #4
 8001960:	bf28      	it	cs
 8001962:	2304      	movcs	r3, #4
 8001964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3304      	adds	r3, #4
 800196a:	2b06      	cmp	r3, #6
 800196c:	d902      	bls.n	8001974 <NVIC_EncodePriority+0x30>
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3b03      	subs	r3, #3
 8001972:	e000      	b.n	8001976 <NVIC_EncodePriority+0x32>
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	f04f 32ff 	mov.w	r2, #4294967295
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43da      	mvns	r2, r3
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	401a      	ands	r2, r3
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800198c:	f04f 31ff 	mov.w	r1, #4294967295
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	fa01 f303 	lsl.w	r3, r1, r3
 8001996:	43d9      	mvns	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	4313      	orrs	r3, r2
         );
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3724      	adds	r7, #36	; 0x24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <LL_AHB1_GRP1_EnableClock>:
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019b8:	4907      	ldr	r1, [pc, #28]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4313      	orrs	r3, r2
 80019be:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4013      	ands	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000

080019dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80019e0:	2004      	movs	r0, #4
 80019e2:	f7ff ffe3 	bl	80019ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f7ff ffe0 	bl	80019ac <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019ec:	f7ff ff54 	bl	8001898 <__NVIC_GetPriorityGrouping>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ffa4 	bl	8001944 <NVIC_EncodePriority>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4619      	mov	r1, r3
 8001a00:	200b      	movs	r0, #11
 8001a02:	f7ff ff75 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a06:	200b      	movs	r0, #11
 8001a08:	f7ff ff54 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a0c:	f7ff ff44 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff94 	bl	8001944 <NVIC_EncodePriority>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	4619      	mov	r1, r3
 8001a20:	200c      	movs	r0, #12
 8001a22:	f7ff ff65 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001a26:	200c      	movs	r0, #12
 8001a28:	f7ff ff44 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a2c:	f7ff ff34 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2200      	movs	r2, #0
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ff84 	bl	8001944 <NVIC_EncodePriority>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4619      	mov	r1, r3
 8001a40:	200d      	movs	r0, #13
 8001a42:	f7ff ff55 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a46:	200d      	movs	r0, #13
 8001a48:	f7ff ff34 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a4c:	f7ff ff24 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff ff74 	bl	8001944 <NVIC_EncodePriority>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4619      	mov	r1, r3
 8001a60:	200e      	movs	r0, #14
 8001a62:	f7ff ff45 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001a66:	200e      	movs	r0, #14
 8001a68:	f7ff ff24 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a6c:	f7ff ff14 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff64 	bl	8001944 <NVIC_EncodePriority>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	200f      	movs	r0, #15
 8001a82:	f7ff ff35 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f7ff ff14 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a8c:	f7ff ff04 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff ff54 	bl	8001944 <NVIC_EncodePriority>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	2010      	movs	r0, #16
 8001aa2:	f7ff ff25 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001aa6:	2010      	movs	r0, #16
 8001aa8:	f7ff ff04 	bl	80018b4 <__NVIC_EnableIRQ>

}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <FLASH_Lock+0x1c>)
 8001ab6:	695b      	ldr	r3, [r3, #20]
 8001ab8:	4a04      	ldr	r2, [pc, #16]	; (8001acc <FLASH_Lock+0x1c>)
 8001aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001abe:	6153      	str	r3, [r2, #20]
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40022000 	.word	0x40022000

08001ad0 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <FLASH_Unlock+0x1c>)
 8001ad6:	4a06      	ldr	r2, [pc, #24]	; (8001af0 <FLASH_Unlock+0x20>)
 8001ad8:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <FLASH_Unlock+0x1c>)
 8001adc:	4a05      	ldr	r2, [pc, #20]	; (8001af4 <FLASH_Unlock+0x24>)
 8001ade:	609a      	str	r2, [r3, #8]
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40022000 	.word	0x40022000
 8001af0:	45670123 	.word	0x45670123
 8001af4:	cdef89ab 	.word	0xcdef89ab

08001af8 <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001afc:	bf00      	nop
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <FLASH_WaitBusy+0x20>)
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b0a:	d0f8      	beq.n	8001afe <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001b0c:	bf00      	nop
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	40022000 	.word	0x40022000

08001b1c <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001b26:	f7ff ffe7 	bl	8001af8 <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <FLASH_Erase+0x64>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <FLASH_Erase+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001b34:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <FLASH_Erase+0x64>)
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <FLASH_Erase+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <FLASH_Erase+0x64>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	4a0f      	ldr	r2, [pc, #60]	; (8001b80 <FLASH_Erase+0x64>)
 8001b44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b48:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <FLASH_Erase+0x64>)
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4a0c      	ldr	r2, [pc, #48]	; (8001b80 <FLASH_Erase+0x64>)
 8001b50:	f043 0302 	orr.w	r3, r3, #2
 8001b54:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001b56:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <FLASH_Erase+0x64>)
 8001b58:	695a      	ldr	r2, [r3, #20]
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8001b62:	4907      	ldr	r1, [pc, #28]	; (8001b80 <FLASH_Erase+0x64>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001b68:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <FLASH_Erase+0x64>)
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <FLASH_Erase+0x64>)
 8001b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b72:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001b74:	f7ff ffc0 	bl	8001af8 <FLASH_WaitBusy>
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40022000 	.word	0x40022000

08001b84 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	000a      	movs	r2, r1
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001ba4:	f7ff ffa8 	bl	8001af8 <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001bb2:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001bd8:	f7ff ff8e 	bl	8001af8 <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	4a03      	ldr	r2, [pc, #12]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001be2:	f023 0301 	bic.w	r3, r3, #1
 8001be6:	6153      	str	r3, [r2, #20]
}
 8001be8:	bf00      	nop
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40022000 	.word	0x40022000

08001bf4 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001c04:	f7ff ff64 	bl	8001ad0 <FLASH_Unlock>

	FLASH_Erase(page);
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff86 	bl	8001b1c <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c16:	68b8      	ldr	r0, [r7, #8]
 8001c18:	f7ff ffb4 	bl	8001b84 <FLASH_WriteByte>
		address+=8;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	3308      	adds	r3, #8
 8001c20:	60bb      	str	r3, [r7, #8]
		data++;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3308      	adds	r3, #8
 8001c26:	607b      	str	r3, [r7, #4]
		size -=8;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	3b08      	subs	r3, #8
 8001c2c:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ed      	bne.n	8001c10 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001c34:	f7ff ff3c 	bl	8001ab0 <FLASH_Lock>
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <LL_AHB2_GRP1_EnableClock>:
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c4c:	4907      	ldr	r1, [pc, #28]	; (8001c6c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	40021000 	.word	0x40021000

08001c70 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691a      	ldr	r2, [r3, #16]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	4013      	ands	r3, r2
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d101      	bne.n	8001c8c <LL_GPIO_IsInputPinSet+0x1c>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e000      	b.n	8001c8e <LL_GPIO_IsInputPinSet+0x1e>
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	619a      	str	r2, [r3, #24]
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
	...

08001cd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cda:	463b      	mov	r3, r7
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
 8001ce8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001cea:	2004      	movs	r0, #4
 8001cec:	f7ff ffa8 	bl	8001c40 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001cf0:	2020      	movs	r0, #32
 8001cf2:	f7ff ffa5 	bl	8001c40 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001cf6:	2001      	movs	r0, #1
 8001cf8:	f7ff ffa2 	bl	8001c40 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001cfc:	2002      	movs	r0, #2
 8001cfe:	f7ff ff9f 	bl	8001c40 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001d02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d06:	48a5      	ldr	r0, [pc, #660]	; (8001f9c <MX_GPIO_Init+0x2c8>)
 8001d08:	f7ff ffd5 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 8001d0c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d10:	48a2      	ldr	r0, [pc, #648]	; (8001f9c <MX_GPIO_Init+0x2c8>)
 8001d12:	f7ff ffd0 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001d16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d1a:	48a0      	ldr	r0, [pc, #640]	; (8001f9c <MX_GPIO_Init+0x2c8>)
 8001d1c:	f7ff ffcb 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001d20:	2101      	movs	r1, #1
 8001d22:	489f      	ldr	r0, [pc, #636]	; (8001fa0 <MX_GPIO_Init+0x2cc>)
 8001d24:	f7ff ffc7 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001d28:	2102      	movs	r1, #2
 8001d2a:	489d      	ldr	r0, [pc, #628]	; (8001fa0 <MX_GPIO_Init+0x2cc>)
 8001d2c:	f7ff ffc3 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001d30:	2108      	movs	r1, #8
 8001d32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d36:	f7ff ffbe 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 8001d3a:	2110      	movs	r1, #16
 8001d3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d40:	f7ff ffb9 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001d44:	2104      	movs	r1, #4
 8001d46:	4897      	ldr	r0, [pc, #604]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d48:	f7ff ffb5 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001d4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d50:	4894      	ldr	r0, [pc, #592]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d52:	f7ff ffb0 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001d56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d5e:	f7ff ffaa 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001d62:	2110      	movs	r1, #16
 8001d64:	488f      	ldr	r0, [pc, #572]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d66:	f7ff ffa6 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001d6a:	2140      	movs	r1, #64	; 0x40
 8001d6c:	488d      	ldr	r0, [pc, #564]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d6e:	f7ff ffa2 	bl	8001cb6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001d72:	2101      	movs	r1, #1
 8001d74:	488b      	ldr	r0, [pc, #556]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d76:	f7ff ff90 	bl	8001c9a <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8001d7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d7e:	4889      	ldr	r0, [pc, #548]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d80:	f7ff ff8b 	bl	8001c9a <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8001d84:	2180      	movs	r1, #128	; 0x80
 8001d86:	4887      	ldr	r0, [pc, #540]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001d88:	f7ff ff87 	bl	8001c9a <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 8001d8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d90:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d92:	2301      	movs	r3, #1
 8001d94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 8001da2:	463b      	mov	r3, r7
 8001da4:	4619      	mov	r1, r3
 8001da6:	487d      	ldr	r0, [pc, #500]	; (8001f9c <MX_GPIO_Init+0x2c8>)
 8001da8:	f00b fa1d 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 8001dac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001db0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001db2:	2301      	movs	r3, #1
 8001db4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4875      	ldr	r0, [pc, #468]	; (8001f9c <MX_GPIO_Init+0x2c8>)
 8001dc8:	f00b fa0d 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001dcc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001de2:	463b      	mov	r3, r7
 8001de4:	4619      	mov	r1, r3
 8001de6:	486d      	ldr	r0, [pc, #436]	; (8001f9c <MX_GPIO_Init+0x2c8>)
 8001de8:	f00b f9fd 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001dec:	2301      	movs	r3, #1
 8001dee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001df0:	2301      	movs	r3, #1
 8001df2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001e00:	463b      	mov	r3, r7
 8001e02:	4619      	mov	r1, r3
 8001e04:	4866      	ldr	r0, [pc, #408]	; (8001fa0 <MX_GPIO_Init+0x2cc>)
 8001e06:	f00b f9ee 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001e1e:	463b      	mov	r3, r7
 8001e20:	4619      	mov	r1, r3
 8001e22:	485f      	ldr	r0, [pc, #380]	; (8001fa0 <MX_GPIO_Init+0x2cc>)
 8001e24:	f00b f9df 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001e28:	2308      	movs	r3, #8
 8001e2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e44:	f00b f9cf 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001e48:	2310      	movs	r3, #16
 8001e4a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e64:	f00b f9bf 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	463b      	mov	r3, r7
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4848      	ldr	r0, [pc, #288]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001e82:	f00b f9b0 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001e86:	2304      	movs	r3, #4
 8001e88:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001e9a:	463b      	mov	r3, r7
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4841      	ldr	r0, [pc, #260]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001ea0:	f00b f9a1 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 8001ea4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ea8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 8001eba:	463b      	mov	r3, r7
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4839      	ldr	r0, [pc, #228]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001ec0:	f00b f991 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 8001ec4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ec8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001eda:	463b      	mov	r3, r7
 8001edc:	4619      	mov	r1, r3
 8001ede:	4831      	ldr	r0, [pc, #196]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001ee0:	f00b f981 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001ee4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ee8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001eea:	2300      	movs	r3, #0
 8001eec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001ef2:	463b      	mov	r3, r7
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001efa:	f00b f974 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f04:	2300      	movs	r3, #0
 8001f06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	4619      	mov	r1, r3
 8001f10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f14:	f00b f967 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001f18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f1c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f22:	2300      	movs	r3, #0
 8001f24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001f2e:	463b      	mov	r3, r7
 8001f30:	4619      	mov	r1, r3
 8001f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f36:	f00b f956 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001f3a:	2310      	movs	r3, #16
 8001f3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	463b      	mov	r3, r7
 8001f50:	4619      	mov	r1, r3
 8001f52:	4814      	ldr	r0, [pc, #80]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001f54:	f00b f947 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001f58:	2340      	movs	r3, #64	; 0x40
 8001f5a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001f6c:	463b      	mov	r3, r7
 8001f6e:	4619      	mov	r1, r3
 8001f70:	480c      	ldr	r0, [pc, #48]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001f72:	f00b f938 	bl	800d1e6 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001f8a:	463b      	mov	r3, r7
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4805      	ldr	r0, [pc, #20]	; (8001fa4 <MX_GPIO_Init+0x2d0>)
 8001f90:	f00b f929 	bl	800d1e6 <LL_GPIO_Init>

}
 8001f94:	bf00      	nop
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	48000800 	.word	0x48000800
 8001fa0:	48001400 	.word	0x48001400
 8001fa4:	48000400 	.word	0x48000400

08001fa8 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d004      	beq.n	8001fc6 <SetLED+0x1e>
 8001fbc:	2104      	movs	r1, #4
 8001fbe:	4823      	ldr	r0, [pc, #140]	; (800204c <SetLED+0xa4>)
 8001fc0:	f7ff fe6b 	bl	8001c9a <LL_GPIO_SetOutputPin>
 8001fc4:	e003      	b.n	8001fce <SetLED+0x26>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001fc6:	2104      	movs	r1, #4
 8001fc8:	4820      	ldr	r0, [pc, #128]	; (800204c <SetLED+0xa4>)
 8001fca:	f7ff fe74 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d004      	beq.n	8001fe2 <SetLED+0x3a>
 8001fd8:	2102      	movs	r1, #2
 8001fda:	481d      	ldr	r0, [pc, #116]	; (8002050 <SetLED+0xa8>)
 8001fdc:	f7ff fe5d 	bl	8001c9a <LL_GPIO_SetOutputPin>
 8001fe0:	e003      	b.n	8001fea <SetLED+0x42>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001fe2:	2102      	movs	r1, #2
 8001fe4:	481a      	ldr	r0, [pc, #104]	; (8002050 <SetLED+0xa8>)
 8001fe6:	f7ff fe66 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d004      	beq.n	8001ffe <SetLED+0x56>
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	4816      	ldr	r0, [pc, #88]	; (8002050 <SetLED+0xa8>)
 8001ff8:	f7ff fe4f 	bl	8001c9a <LL_GPIO_SetOutputPin>
 8001ffc:	e003      	b.n	8002006 <SetLED+0x5e>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001ffe:	2101      	movs	r1, #1
 8002000:	4813      	ldr	r0, [pc, #76]	; (8002050 <SetLED+0xa8>)
 8002002:	f7ff fe58 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	f003 0308 	and.w	r3, r3, #8
 800200c:	2b00      	cmp	r3, #0
 800200e:	d005      	beq.n	800201c <SetLED+0x74>
 8002010:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002014:	480f      	ldr	r0, [pc, #60]	; (8002054 <SetLED+0xac>)
 8002016:	f7ff fe40 	bl	8001c9a <LL_GPIO_SetOutputPin>
 800201a:	e004      	b.n	8002026 <SetLED+0x7e>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 800201c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002020:	480c      	ldr	r0, [pc, #48]	; (8002054 <SetLED+0xac>)
 8002022:	f7ff fe48 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f003 0310 	and.w	r3, r3, #16
 800202c:	2b00      	cmp	r3, #0
 800202e:	d004      	beq.n	800203a <SetLED+0x92>
 8002030:	2140      	movs	r1, #64	; 0x40
 8002032:	4806      	ldr	r0, [pc, #24]	; (800204c <SetLED+0xa4>)
 8002034:	f7ff fe31 	bl	8001c9a <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8002038:	e003      	b.n	8002042 <SetLED+0x9a>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 800203a:	2140      	movs	r1, #64	; 0x40
 800203c:	4803      	ldr	r0, [pc, #12]	; (800204c <SetLED+0xa4>)
 800203e:	f7ff fe3a 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	48000400 	.word	0x48000400
 8002050:	48001400 	.word	0x48001400
 8002054:	48000800 	.word	0x48000800

08002058 <SetBatLED>:

void SetBatLED(uint8_t data){
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d105      	bne.n	8002074 <SetBatLED+0x1c>
 8002068:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800206c:	4806      	ldr	r0, [pc, #24]	; (8002088 <SetBatLED+0x30>)
 800206e:	f7ff fe14 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 8002072:	e004      	b.n	800207e <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8002074:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002078:	4803      	ldr	r0, [pc, #12]	; (8002088 <SetBatLED+0x30>)
 800207a:	f7ff fe1c 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	48000400 	.word	0x48000400

0800208c <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 8002090:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002098:	f7ff fdea 	bl	8001c70 <LL_GPIO_IsInputPinSet>
 800209c:	4603      	mov	r3, r0
 800209e:	b25b      	sxtb	r3, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 80020a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b0:	f7ff fdde 	bl	8001c70 <LL_GPIO_IsInputPinSet>
 80020b4:	4603      	mov	r3, r0
 80020b6:	b25b      	sxtb	r3, r3
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	bd80      	pop	{r7, pc}

080020bc <Set_SenFL>:

void Set_SenFL(uint8_t data){
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 80020c6:	79fb      	ldrb	r3, [r7, #7]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <Set_SenFL+0x1c>
 80020cc:	2110      	movs	r1, #16
 80020ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d2:	f7ff fde2 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 80020d6:	e004      	b.n	80020e2 <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 80020d8:	2110      	movs	r1, #16
 80020da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020de:	f7ff fdea 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <Set_SenSL>:

void Set_SenSL(uint8_t data){
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	4603      	mov	r3, r0
 80020f2:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d105      	bne.n	8002106 <Set_SenSL+0x1c>
 80020fa:	2108      	movs	r1, #8
 80020fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002100:	f7ff fdcb 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 8002104:	e004      	b.n	8002110 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8002106:	2108      	movs	r1, #8
 8002108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800210c:	f7ff fdd3 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <Set_SenSR>:

void Set_SenSR(uint8_t data){
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d105      	bne.n	8002134 <Set_SenSR+0x1c>
 8002128:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800212c:	4806      	ldr	r0, [pc, #24]	; (8002148 <Set_SenSR+0x30>)
 800212e:	f7ff fdb4 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 8002132:	e004      	b.n	800213e <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8002134:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002138:	4803      	ldr	r0, [pc, #12]	; (8002148 <Set_SenSR+0x30>)
 800213a:	f7ff fdbc 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	48000800 	.word	0x48000800

0800214c <Set_SenFR>:

void Set_SenFR(uint8_t data){
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d105      	bne.n	8002168 <Set_SenFR+0x1c>
 800215c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002160:	4806      	ldr	r0, [pc, #24]	; (800217c <Set_SenFR+0x30>)
 8002162:	f7ff fd9a 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 8002166:	e004      	b.n	8002172 <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002168:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800216c:	4803      	ldr	r0, [pc, #12]	; (800217c <Set_SenFR+0x30>)
 800216e:	f7ff fda2 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	48000800 	.word	0x48000800

08002180 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d106      	bne.n	800219e <Set_MOT0+0x1e>
 8002190:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002194:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002198:	f7ff fd7f 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 800219c:	e005      	b.n	80021aa <Set_MOT0+0x2a>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 800219e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a6:	f7ff fd86 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
	...

080021b4 <Set_MOT1>:

void Set_MOT1(uint8_t data){
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d104      	bne.n	80021ce <Set_MOT1+0x1a>
 80021c4:	2110      	movs	r1, #16
 80021c6:	4806      	ldr	r0, [pc, #24]	; (80021e0 <Set_MOT1+0x2c>)
 80021c8:	f7ff fd67 	bl	8001c9a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 80021cc:	e003      	b.n	80021d6 <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80021ce:	2110      	movs	r1, #16
 80021d0:	4803      	ldr	r0, [pc, #12]	; (80021e0 <Set_MOT1+0x2c>)
 80021d2:	f7ff fd70 	bl	8001cb6 <LL_GPIO_ResetOutputPin>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	48000400 	.word	0x48000400

080021e4 <__NVIC_SetPriorityGrouping>:
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002200:	4013      	ands	r3, r2
 8002202:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800220c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002216:	4a04      	ldr	r2, [pc, #16]	; (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	60d3      	str	r3, [r2, #12]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <LL_RCC_HSI_Enable+0x1c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a04      	ldr	r2, [pc, #16]	; (8002248 <LL_RCC_HSI_Enable+0x1c>)
 8002236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800223a:	6013      	str	r3, [r2, #0]
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40021000 	.word	0x40021000

0800224c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002250:	4b07      	ldr	r3, [pc, #28]	; (8002270 <LL_RCC_HSI_IsReady+0x24>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800225c:	d101      	bne.n	8002262 <LL_RCC_HSI_IsReady+0x16>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <LL_RCC_HSI_IsReady+0x18>
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	40021000 	.word	0x40021000

08002274 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800227c:	4b07      	ldr	r3, [pc, #28]	; (800229c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	061b      	lsls	r3, r3, #24
 8002288:	4904      	ldr	r1, [pc, #16]	; (800229c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800228a:	4313      	orrs	r3, r2
 800228c:	604b      	str	r3, [r1, #4]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000

080022a0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80022a8:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <LL_RCC_SetSysClkSource+0x24>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f023 0203 	bic.w	r2, r3, #3
 80022b0:	4904      	ldr	r1, [pc, #16]	; (80022c4 <LL_RCC_SetSysClkSource+0x24>)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	608b      	str	r3, [r1, #8]
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	40021000 	.word	0x40021000

080022c8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80022cc:	4b04      	ldr	r3, [pc, #16]	; (80022e0 <LL_RCC_GetSysClkSource+0x18>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 030c 	and.w	r3, r3, #12
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	40021000 	.word	0x40021000

080022e4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80022ec:	4b06      	ldr	r3, [pc, #24]	; (8002308 <LL_RCC_SetAHBPrescaler+0x24>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022f4:	4904      	ldr	r1, [pc, #16]	; (8002308 <LL_RCC_SetAHBPrescaler+0x24>)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	608b      	str	r3, [r1, #8]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	40021000 	.word	0x40021000

0800230c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002314:	4b06      	ldr	r3, [pc, #24]	; (8002330 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800231c:	4904      	ldr	r1, [pc, #16]	; (8002330 <LL_RCC_SetAPB1Prescaler+0x24>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4313      	orrs	r3, r2
 8002322:	608b      	str	r3, [r1, #8]
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	40021000 	.word	0x40021000

08002334 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <LL_RCC_SetAPB2Prescaler+0x24>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002344:	4904      	ldr	r1, [pc, #16]	; (8002358 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4313      	orrs	r3, r2
 800234a:	608b      	str	r3, [r1, #8]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	40021000 	.word	0x40021000

0800235c <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8002364:	4b09      	ldr	r3, [pc, #36]	; (800238c <LL_RCC_SetUSARTClockSource+0x30>)
 8002366:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	0c1b      	lsrs	r3, r3, #16
 800236e:	43db      	mvns	r3, r3
 8002370:	401a      	ands	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	b29b      	uxth	r3, r3
 8002376:	4905      	ldr	r1, [pc, #20]	; (800238c <LL_RCC_SetUSARTClockSource+0x30>)
 8002378:	4313      	orrs	r3, r2
 800237a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000

08002390 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8002398:	4b0e      	ldr	r3, [pc, #56]	; (80023d4 <LL_RCC_SetADCClockSource+0x44>)
 800239a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	0c1b      	lsrs	r3, r3, #16
 80023a2:	f003 031f 	and.w	r3, r3, #31
 80023a6:	2103      	movs	r1, #3
 80023a8:	fa01 f303 	lsl.w	r3, r1, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	401a      	ands	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	b2d9      	uxtb	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	0c1b      	lsrs	r3, r3, #16
 80023b8:	f003 031f 	and.w	r3, r3, #31
 80023bc:	fa01 f303 	lsl.w	r3, r1, r3
 80023c0:	4904      	ldr	r1, [pc, #16]	; (80023d4 <LL_RCC_SetADCClockSource+0x44>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	40021000 	.word	0x40021000

080023d8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <LL_RCC_PLL_Enable+0x1c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a04      	ldr	r2, [pc, #16]	; (80023f4 <LL_RCC_PLL_Enable+0x1c>)
 80023e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023e6:	6013      	str	r3, [r2, #0]
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	40021000 	.word	0x40021000

080023f8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80023fc:	4b07      	ldr	r3, [pc, #28]	; (800241c <LL_RCC_PLL_IsReady+0x24>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002404:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002408:	d101      	bne.n	800240e <LL_RCC_PLL_IsReady+0x16>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <LL_RCC_PLL_IsReady+0x18>
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	40021000 	.word	0x40021000

08002420 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8002434:	4013      	ands	r3, r2
 8002436:	68f9      	ldr	r1, [r7, #12]
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	4311      	orrs	r1, r2
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	0212      	lsls	r2, r2, #8
 8002440:	4311      	orrs	r1, r2
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	4904      	ldr	r1, [pc, #16]	; (8002458 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002448:	4313      	orrs	r3, r2
 800244a:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 800244c:	bf00      	nop
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	40021000 	.word	0x40021000
 800245c:	f9ff800c 	.word	0xf9ff800c

08002460 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4a04      	ldr	r2, [pc, #16]	; (800247c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800246a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800246e:	60d3      	str	r3, [r2, #12]
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40021000 	.word	0x40021000

08002480 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002488:	4b08      	ldr	r3, [pc, #32]	; (80024ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800248a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800248c:	4907      	ldr	r1, [pc, #28]	; (80024ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4313      	orrs	r3, r2
 8002492:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002494:	4b05      	ldr	r3, [pc, #20]	; (80024ac <LL_APB1_GRP1_EnableClock+0x2c>)
 8002496:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4013      	ands	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	40021000 	.word	0x40021000

080024b0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80024b8:	4b08      	ldr	r3, [pc, #32]	; (80024dc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024bc:	4907      	ldr	r1, [pc, #28]	; (80024dc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80024c4:	4b05      	ldr	r3, [pc, #20]	; (80024dc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4013      	ands	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024ce:	68fb      	ldr	r3, [r7, #12]
}
 80024d0:	bf00      	nop
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40021000 	.word	0x40021000

080024e0 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <LL_FLASH_SetLatency+0x24>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f023 020f 	bic.w	r2, r3, #15
 80024f0:	4904      	ldr	r1, [pc, #16]	; (8002504 <LL_FLASH_SetLatency+0x24>)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	600b      	str	r3, [r1, #0]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	40022000 	.word	0x40022000

08002508 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800250c:	4b04      	ldr	r3, [pc, #16]	; (8002520 <LL_FLASH_GetLatency+0x18>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
}
 8002514:	4618      	mov	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40022000 	.word	0x40022000

08002524 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <LL_PWR_EnableRange1BoostMode+0x20>)
 800252a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800252e:	4a05      	ldr	r2, [pc, #20]	; (8002544 <LL_PWR_EnableRange1BoostMode+0x20>)
 8002530:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002534:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40007000 	.word	0x40007000

08002548 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800254c:	4b05      	ldr	r3, [pc, #20]	; (8002564 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	4a04      	ldr	r2, [pc, #16]	; (8002564 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002556:	6093      	str	r3, [r2, #8]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40007000 	.word	0x40007000

08002568 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	4618      	mov	r0, r3
 8002576:	f002 ff9d 	bl	80054b4 <USART_TransmitByte>
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002588:	2001      	movs	r0, #1
 800258a:	f7ff ff91 	bl	80024b0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800258e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002592:	f7ff ff75 	bl	8002480 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002596:	2003      	movs	r0, #3
 8002598:	f7ff fe24 	bl	80021e4 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 800259c:	f7ff ffd4 	bl	8002548 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025a0:	f000 f85c 	bl	800265c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025a4:	f7ff fb96 	bl	8001cd4 <MX_GPIO_Init>
  MX_DMA_Init();
 80025a8:	f7ff fa18 	bl	80019dc <MX_DMA_Init>
  MX_USART1_UART_Init();
 80025ac:	f002 fea6 	bl	80052fc <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80025b0:	f001 f972 	bl	8003898 <MX_SPI2_Init>
  MX_ADC1_Init();
 80025b4:	f7fe fd98 	bl	80010e8 <MX_ADC1_Init>
  MX_ADC3_Init();
 80025b8:	f7fe feb8 	bl	800132c <MX_ADC3_Init>
  MX_SPI1_Init();
 80025bc:	f001 f8a0 	bl	8003700 <MX_SPI1_Init>
  MX_ADC4_Init();
 80025c0:	f7fe ff68 	bl	8001494 <MX_ADC4_Init>
  MX_TIM2_Init();
 80025c4:	f002 f93c 	bl	8004840 <MX_TIM2_Init>
  MX_TIM3_Init();
 80025c8:	f002 f9aa 	bl	8004920 <MX_TIM3_Init>
  MX_TIM1_Init();
 80025cc:	f002 f8e0 	bl	8004790 <MX_TIM1_Init>
  MX_TIM4_Init();
 80025d0:	f002 fa12 	bl	80049f8 <MX_TIM4_Init>
  MX_TIM5_Init();
 80025d4:	f002 fa4e 	bl	8004a74 <MX_TIM5_Init>
  MX_TIM6_Init();
 80025d8:	f002 fa8a 	bl	8004af0 <MX_TIM6_Init>
  MX_TIM8_Init();
 80025dc:	f002 fac2 	bl	8004b64 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  SetLED(0x0E);
 80025e0:	200e      	movs	r0, #14
 80025e2:	f7ff fce1 	bl	8001fa8 <SetLED>
  LL_mDelay(200);
 80025e6:	20c8      	movs	r0, #200	; 0xc8
 80025e8:	f00b fffa 	bl	800e5e0 <LL_mDelay>
  SetLED(0x00);
 80025ec:	2000      	movs	r0, #0
 80025ee:	f7ff fcdb 	bl	8001fa8 <SetLED>
  LL_mDelay(200);
 80025f2:	20c8      	movs	r0, #200	; 0xc8
 80025f4:	f00b fff4 	bl	800e5e0 <LL_mDelay>
  SetLED(0x0E);
 80025f8:	200e      	movs	r0, #14
 80025fa:	f7ff fcd5 	bl	8001fa8 <SetLED>
  LL_mDelay(200);
 80025fe:	20c8      	movs	r0, #200	; 0xc8
 8002600:	f00b ffee 	bl	800e5e0 <LL_mDelay>
  SetLED(0x00);
 8002604:	2000      	movs	r0, #0
 8002606:	f7ff fccf 	bl	8001fa8 <SetLED>

  Communication_Initialize();
 800260a:	f002 ff45 	bl	8005498 <Communication_Initialize>
  HAL_init();
 800260e:	f005 fd57 	bl	80080c0 <HAL_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 8002612:	f7ff fd47 	bl	80020a4 <SW_IsOn_1>
 8002616:	4603      	mov	r3, r0
 8002618:	2b01      	cmp	r3, #1
 800261a:	d108      	bne.n	800262e <main+0xaa>
		MODE_inc();								// 1
 800261c:	f005 ff76 	bl	800850c <MODE_inc>
		LL_mDelay(200);			// SW????????
 8002620:	20c8      	movs	r0, #200	; 0xc8
 8002622:	f00b ffdd 	bl	800e5e0 <LL_mDelay>
		printf("mode selecting\r\n");
 8002626:	480c      	ldr	r0, [pc, #48]	; (8002658 <main+0xd4>)
 8002628:	f00c ff68 	bl	800f4fc <puts>
 800262c:	e00e      	b.n	800264c <main+0xc8>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800262e:	f7ff fd2d 	bl	800208c <SW_IsOn_0>
 8002632:	4603      	mov	r3, r0
 8002634:	2b01      	cmp	r3, #1
 8002636:	d004      	beq.n	8002642 <main+0xbe>
 8002638:	f006 facd 	bl	8008bd6 <MODE_CheckExe>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d004      	beq.n	800264c <main+0xc8>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// ?
 8002642:	f006 f8d1 	bl	80087e8 <MODE_exe>
		LL_mDelay(200);			// SW????????
 8002646:	20c8      	movs	r0, #200	; 0xc8
 8002648:	f00b ffca 	bl	800e5e0 <LL_mDelay>
	}
    LL_mDelay(100);
 800264c:	2064      	movs	r0, #100	; 0x64
 800264e:	f00b ffc7 	bl	800e5e0 <LL_mDelay>
  Get_Sen_Nowdata();
 8002652:	f008 fd99 	bl	800b188 <Get_Sen_Nowdata>
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 8002656:	e7dc      	b.n	8002612 <main+0x8e>
 8002658:	08014570 	.word	0x08014570

0800265c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8002660:	2004      	movs	r0, #4
 8002662:	f7ff ff3d 	bl	80024e0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8002666:	bf00      	nop
 8002668:	f7ff ff4e 	bl	8002508 <LL_FLASH_GetLatency>
 800266c:	4603      	mov	r3, r0
 800266e:	2b04      	cmp	r3, #4
 8002670:	d1fa      	bne.n	8002668 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 8002672:	f7ff ff57 	bl	8002524 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 8002676:	f7ff fdd9 	bl	800222c <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800267a:	bf00      	nop
 800267c:	f7ff fde6 	bl	800224c <LL_RCC_HSI_IsReady>
 8002680:	4603      	mov	r3, r0
 8002682:	2b01      	cmp	r3, #1
 8002684:	d1fa      	bne.n	800267c <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 8002686:	2040      	movs	r0, #64	; 0x40
 8002688:	f7ff fdf4 	bl	8002274 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 800268c:	2300      	movs	r3, #0
 800268e:	2255      	movs	r2, #85	; 0x55
 8002690:	2130      	movs	r1, #48	; 0x30
 8002692:	2002      	movs	r0, #2
 8002694:	f7ff fec4 	bl	8002420 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8002698:	f7ff fee2 	bl	8002460 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 800269c:	f7ff fe9c 	bl	80023d8 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80026a0:	bf00      	nop
 80026a2:	f7ff fea9 	bl	80023f8 <LL_RCC_PLL_IsReady>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d1fa      	bne.n	80026a2 <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f7ff fdf7 	bl	80022a0 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 80026b2:	2080      	movs	r0, #128	; 0x80
 80026b4:	f7ff fe16 	bl	80022e4 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80026b8:	bf00      	nop
 80026ba:	f7ff fe05 	bl	80022c8 <LL_RCC_GetSysClkSource>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b0c      	cmp	r3, #12
 80026c2:	d1fa      	bne.n	80026ba <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80026c4:	4b17      	ldr	r3, [pc, #92]	; (8002724 <SystemClock_Config+0xc8>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4a16      	ldr	r2, [pc, #88]	; (8002724 <SystemClock_Config+0xc8>)
 80026ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ce:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80026d0:	4b15      	ldr	r3, [pc, #84]	; (8002728 <SystemClock_Config+0xcc>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a14      	ldr	r2, [pc, #80]	; (8002728 <SystemClock_Config+0xcc>)
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 80026dc:	4b12      	ldr	r3, [pc, #72]	; (8002728 <SystemClock_Config+0xcc>)
 80026de:	2200      	movs	r2, #0
 80026e0:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 80026e2:	bf00      	nop
 80026e4:	4b10      	ldr	r3, [pc, #64]	; (8002728 <SystemClock_Config+0xcc>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b63      	cmp	r3, #99	; 0x63
 80026ea:	d9fb      	bls.n	80026e4 <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80026ec:	2000      	movs	r0, #0
 80026ee:	f7ff fdf9 	bl	80022e4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80026f2:	2000      	movs	r0, #0
 80026f4:	f7ff fe0a 	bl	800230c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80026f8:	2000      	movs	r0, #0
 80026fa:	f7ff fe1b 	bl	8002334 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 80026fe:	480b      	ldr	r0, [pc, #44]	; (800272c <SystemClock_Config+0xd0>)
 8002700:	f00b ff60 	bl	800e5c4 <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 8002704:	4809      	ldr	r0, [pc, #36]	; (800272c <SystemClock_Config+0xd0>)
 8002706:	f00b ff93 	bl	800e630 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 800270a:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800270e:	f7ff fe25 	bl	800235c <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 8002712:	4807      	ldr	r0, [pc, #28]	; (8002730 <SystemClock_Config+0xd4>)
 8002714:	f7ff fe3c 	bl	8002390 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 8002718:	4806      	ldr	r0, [pc, #24]	; (8002734 <SystemClock_Config+0xd8>)
 800271a:	f7ff fe39 	bl	8002390 <LL_RCC_SetADCClockSource>
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	e000edf0 	.word	0xe000edf0
 8002728:	e0001000 	.word	0xe0001000
 800272c:	0a21fe80 	.word	0x0a21fe80
 8002730:	001c0002 	.word	0x001c0002
 8002734:	001e0002 	.word	0x001e0002

08002738 <PARAM_setSpeedType>:
/* ============== */
/*  GainData  */
/* ============== */

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	460a      	mov	r2, r1
 8002742:	71fb      	strb	r3, [r7, #7]
 8002744:	4613      	mov	r3, r2
 8002746:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	2b17      	cmp	r3, #23
 800274c:	d00e      	beq.n	800276c <PARAM_setSpeedType+0x34>
 800274e:	2b17      	cmp	r3, #23
 8002750:	dc10      	bgt.n	8002774 <PARAM_setSpeedType+0x3c>
 8002752:	2b15      	cmp	r3, #21
 8002754:	d002      	beq.n	800275c <PARAM_setSpeedType+0x24>
 8002756:	2b16      	cmp	r3, #22
 8002758:	d004      	beq.n	8002764 <PARAM_setSpeedType+0x2c>
 800275a:	e00b      	b.n	8002774 <PARAM_setSpeedType+0x3c>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 800275c:	4a09      	ldr	r2, [pc, #36]	; (8002784 <PARAM_setSpeedType+0x4c>)
 800275e:	79bb      	ldrb	r3, [r7, #6]
 8002760:	7013      	strb	r3, [r2, #0]
			break;
 8002762:	e00b      	b.n	800277c <PARAM_setSpeedType+0x44>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 8002764:	4a08      	ldr	r2, [pc, #32]	; (8002788 <PARAM_setSpeedType+0x50>)
 8002766:	79bb      	ldrb	r3, [r7, #6]
 8002768:	7013      	strb	r3, [r2, #0]
			break;
 800276a:	e007      	b.n	800277c <PARAM_setSpeedType+0x44>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 800276c:	4a07      	ldr	r2, [pc, #28]	; (800278c <PARAM_setSpeedType+0x54>)
 800276e:	79bb      	ldrb	r3, [r7, #6]
 8002770:	7013      	strb	r3, [r2, #0]
			break;
 8002772:	e003      	b.n	800277c <PARAM_setSpeedType+0x44>
			
		default:
			printf("Can't find parameter type \n\r");
 8002774:	4806      	ldr	r0, [pc, #24]	; (8002790 <PARAM_setSpeedType+0x58>)
 8002776:	f00c fe25 	bl	800f3c4 <iprintf>
			break;
 800277a:	bf00      	nop
	}
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20000000 	.word	0x20000000
 8002788:	20000001 	.word	0x20000001
 800278c:	20000002 	.word	0x20000002
 8002790:	08014580 	.word	0x08014580

08002794 <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	3b01      	subs	r3, #1
 80027a2:	2b16      	cmp	r3, #22
 80027a4:	d845      	bhi.n	8002832 <PARAM_getSpeed+0x9e>
 80027a6:	a201      	add	r2, pc, #4	; (adr r2, 80027ac <PARAM_getSpeed+0x18>)
 80027a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ac:	08002809 	.word	0x08002809
 80027b0:	08002809 	.word	0x08002809
 80027b4:	08002809 	.word	0x08002809
 80027b8:	08002809 	.word	0x08002809
 80027bc:	08002809 	.word	0x08002809
 80027c0:	08002809 	.word	0x08002809
 80027c4:	08002809 	.word	0x08002809
 80027c8:	08002833 	.word	0x08002833
 80027cc:	08002833 	.word	0x08002833
 80027d0:	08002817 	.word	0x08002817
 80027d4:	08002817 	.word	0x08002817
 80027d8:	08002817 	.word	0x08002817
 80027dc:	08002833 	.word	0x08002833
 80027e0:	08002833 	.word	0x08002833
 80027e4:	08002825 	.word	0x08002825
 80027e8:	08002825 	.word	0x08002825
 80027ec:	08002825 	.word	0x08002825
 80027f0:	08002825 	.word	0x08002825
 80027f4:	08002825 	.word	0x08002825
 80027f8:	08002833 	.word	0x08002833
 80027fc:	08002809 	.word	0x08002809
 8002800:	08002817 	.word	0x08002817
 8002804:	08002825 	.word	0x08002825
//		case PARAM_BACK_DEC:											// ??????????????????(??????i)
		case PARAM_SKEW_ACC:											// ??????????????????(???)
		case PARAM_SKEW_CONST:											// ??????????????????(???)
		case PARAM_SKEW_DEC:											// ??????????????????(???)
		case PARAM_HIT_WALL:											// ????????????
			p_adr = &f_StSpeedData[en_Speed_st];
 8002808:	4b11      	ldr	r3, [pc, #68]	; (8002850 <PARAM_getSpeed+0xbc>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	4a11      	ldr	r2, [pc, #68]	; (8002854 <PARAM_getSpeed+0xc0>)
 8002810:	4413      	add	r3, r2
 8002812:	60fb      	str	r3, [r7, #12]
			break;
 8002814:	e017      	b.n	8002846 <PARAM_getSpeed+0xb2>
			
		case PARAM_TRUN:												// ????????????
		case PARAM_ACC_TRUN:											// ??????????????????(?????????n???M????????????)
		case PARAM_CONST_TRUN:											// ??????????????????(?????????n???M????????????)
		case PARAM_DEC_TRUN:											// ??????????????????(?????????n???M????????????)
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <PARAM_getSpeed+0xc4>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	011b      	lsls	r3, r3, #4
 800281c:	4a0f      	ldr	r2, [pc, #60]	; (800285c <PARAM_getSpeed+0xc8>)
 800281e:	4413      	add	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
			break;
 8002822:	e010      	b.n	8002846 <PARAM_getSpeed+0xb2>
		case PARAM_ENTRY_SURA:											// ???X???????????????[?????????O???O???i????????????(???X???????????????[??????)
		case PARAM_ACC_SURA:											// ??????????????????(???X???????????????[??????)
		case PARAM_CONST_SURA:											// ??????????????????(???X???????????????[??????)
		case PARAM_DEC_SURA:											// ??????????????????(???X???????????????[??????)
		case PARAM_EXIT_SURA:											// ???X???????????????[????????????O???i????????????(???X???????????????[??????)
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 8002824:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <PARAM_getSpeed+0xcc>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	4a0e      	ldr	r2, [pc, #56]	; (8002864 <PARAM_getSpeed+0xd0>)
 800282c:	4413      	add	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
			break;
 8002830:	e009      	b.n	8002846 <PARAM_getSpeed+0xb2>

		default:														// Err???A??????????????????E???E???E???i?????????????????????j?????????h???????????????j
			printf("Can't find speed type \n\r");
 8002832:	480d      	ldr	r0, [pc, #52]	; (8002868 <PARAM_getSpeed+0xd4>)
 8002834:	f00c fdc6 	bl	800f3c4 <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <PARAM_getSpeed+0xcc>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	4a09      	ldr	r2, [pc, #36]	; (8002864 <PARAM_getSpeed+0xd0>)
 8002840:	4413      	add	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]
			break;
 8002844:	bf00      	nop
	}
	
	return p_adr;
 8002846:	68fb      	ldr	r3, [r7, #12]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000000 	.word	0x20000000
 8002854:	08014918 	.word	0x08014918
 8002858:	20000001 	.word	0x20000001
 800285c:	08014968 	.word	0x08014968
 8002860:	20000002 	.word	0x20000002
 8002864:	080149b8 	.word	0x080149b8
 8002868:	080145a0 	.word	0x080145a0

0800286c <PARAM_makeSra>:
	
	return p_adr;
}
*/
void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , enSLA_TYPE en_mode)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b094      	sub	sp, #80	; 0x50
 8002870:	af00      	add	r7, sp, #0
 8002872:	ed87 0a03 	vstr	s0, [r7, #12]
 8002876:	edc7 0a02 	vstr	s1, [r7, #8]
 800287a:	ed87 1a01 	vstr	s2, [r7, #4]
 800287e:	4603      	mov	r3, r0
 8002880:	70fb      	strb	r3, [r7, #3]
	float	f_start_x;					// ???J???nx???u [m]
	float	f_start_y;					// ???J???ny???u [m]
	float	f_final_x;					// ???Ix???u [m]
	float	f_final_y;					// ???Iy???u [m]
	float	f_final_ang;				// ???p?????????????????????I???p???x [rad]	
	float	f_maxAngleV		= 0;		// ???p?????????x[rad/s]
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
	float	f_timeAcc		= 0;		// ????????????????????????[s]
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	62bb      	str	r3, [r7, #40]	; 0x28
	float	f_accAngle		= 0;		// ???????????????p???x[rad]
 800288e:	f04f 0300 	mov.w	r3, #0
 8002892:	627b      	str	r3, [r7, #36]	; 0x24
	float	f_timeConst		= 0;		// ????????????????????????[s]
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	623b      	str	r3, [r7, #32]
	float	f_constAngle	= 0;		// ???????????????p???x[rad]
 800289a:	f04f 0300 	mov.w	r3, #0
 800289e:	61fb      	str	r3, [r7, #28]
	float	f_ang			= 0;		// ?????????Z???p???A???p???x [rad]
 80028a0:	f04f 0300 	mov.w	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
	float	f_time			= 0;		// ?????????Z???p???A???????????? [s]
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
	float	f_x;						// ?????????Z???px???u [m]
	float	f_y;						// ?????????Z???py???u [m]
	uint16_t	i = 0;						// ?????????[???v???p
 80028ac:	2300      	movs	r3, #0
 80028ae:	867b      	strh	r3, [r7, #50]	; 0x32
	stSLA* 	p_adr = &st_Sla[en_mode];		// ???L???^?????????s???f???[???^
 80028b0:	78fa      	ldrb	r2, [r7, #3]
 80028b2:	4613      	mov	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	4413      	add	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4aa8      	ldr	r2, [pc, #672]	; (8002b5c <PARAM_makeSra+0x2f0>)
 80028bc:	4413      	add	r3, r2
 80028be:	613b      	str	r3, [r7, #16]

	/* ???X???????????????[????????????????????????l????????????X???????????????[?????????K???v???p???????????????[???^???????????????Z???????????? */
	switch(en_mode){
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	2b03      	cmp	r3, #3
 80028c4:	d83a      	bhi.n	800293c <PARAM_makeSra+0xd0>
 80028c6:	a201      	add	r2, pc, #4	; (adr r2, 80028cc <PARAM_makeSra+0x60>)
 80028c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028cc:	080028dd 	.word	0x080028dd
 80028d0:	080028f5 	.word	0x080028f5
 80028d4:	08002925 	.word	0x08002925
 80028d8:	0800290d 	.word	0x0800290d

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 80028dc:	4ba0      	ldr	r3, [pc, #640]	; (8002b60 <PARAM_makeSra+0x2f4>)
 80028de:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK;
 80028e6:	4b9f      	ldr	r3, [pc, #636]	; (8002b64 <PARAM_makeSra+0x2f8>)
 80028e8:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK;
 80028ea:	4b9d      	ldr	r3, [pc, #628]	; (8002b60 <PARAM_makeSra+0x2f4>)
 80028ec:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 80028ee:	4b9e      	ldr	r3, [pc, #632]	; (8002b68 <PARAM_makeSra+0x2fc>)
 80028f0:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80028f2:	e024      	b.n	800293e <PARAM_makeSra+0xd2>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 80028f4:	4b9a      	ldr	r3, [pc, #616]	; (8002b60 <PARAM_makeSra+0x2f4>)
 80028f6:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 0.75f;
 80028fe:	4b9b      	ldr	r3, [pc, #620]	; (8002b6c <PARAM_makeSra+0x300>)
 8002900:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.75f;
 8002902:	4b9a      	ldr	r3, [pc, #616]	; (8002b6c <PARAM_makeSra+0x300>)
 8002904:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 45.0f * DEG_TO_RAD;
 8002906:	4b9a      	ldr	r3, [pc, #616]	; (8002b70 <PARAM_makeSra+0x304>)
 8002908:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800290a:	e018      	b.n	800293e <PARAM_makeSra+0xd2>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 800290c:	4b99      	ldr	r3, [pc, #612]	; (8002b74 <PARAM_makeSra+0x308>)
 800290e:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = HALF_BLOCK * 1.4142f;
 8002916:	4b98      	ldr	r3, [pc, #608]	; (8002b78 <PARAM_makeSra+0x30c>)
 8002918:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 800291a:	4b96      	ldr	r3, [pc, #600]	; (8002b74 <PARAM_makeSra+0x308>)
 800291c:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 800291e:	4b92      	ldr	r3, [pc, #584]	; (8002b68 <PARAM_makeSra+0x2fc>)
 8002920:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002922:	e00c      	b.n	800293e <PARAM_makeSra+0xd2>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 8002924:	4b8e      	ldr	r3, [pc, #568]	; (8002b60 <PARAM_makeSra+0x2f4>)
 8002926:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002928:	f04f 0300 	mov.w	r3, #0
 800292c:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 1.25f;
 800292e:	4b93      	ldr	r3, [pc, #588]	; (8002b7c <PARAM_makeSra+0x310>)
 8002930:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.25;
 8002932:	4b93      	ldr	r3, [pc, #588]	; (8002b80 <PARAM_makeSra+0x314>)
 8002934:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 135.0f * DEG_TO_RAD;
 8002936:	4b93      	ldr	r3, [pc, #588]	; (8002b84 <PARAM_makeSra+0x318>)
 8002938:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800293a:	e000      	b.n	800293e <PARAM_makeSra+0xd2>

		default:
			break;
 800293c:	bf00      	nop
	}

	/* caluculate acc and dec angle speed */
	f_maxAngleV		= f_g / f_speed;							// max angle speed[rad/s] (omega[rad/s] = g[m/s^2] / v[m/s] )
 800293e:	edd7 6a01 	vldr	s13, [r7, #4]
 8002942:	ed97 7a03 	vldr	s14, [r7, #12]
 8002946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800294a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	f_timeAcc		= f_maxAngleV / f_angAcc;					// acc time[s]
 800294e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002952:	ed97 7a02 	vldr	s14, [r7, #8]
 8002956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800295a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_accAngle		= 0.5f * f_angAcc * f_timeAcc * f_timeAcc;	// acc angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 800295e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002962:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002966:	ee27 7a87 	vmul.f32	s14, s15, s14
 800296a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800296e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002972:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800297a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	f_constAngle	= f_final_ang - f_accAngle * 2;				// const angle[rad] (theta[rad] = Totalangle - (acc angle + dec angle) )
 800297e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002982:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002986:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800298a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800298e:	edc7 7a07 	vstr	s15, [r7, #28]
	f_timeConst		= f_constAngle / f_maxAngleV;				// max angle speed time[s]( t[s] = theta[rad] / omega[rad/s] )
 8002992:	edd7 6a07 	vldr	s13, [r7, #28]
 8002996:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800299a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800299e:	edc7 7a08 	vstr	s15, [r7, #32]

	/* -------------------------------- */
	/* sla end position */
	/* -------------------------------- */
	/* start position */
	f_x		= f_start_x;
 80029a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029a4:	63bb      	str	r3, [r7, #56]	; 0x38
	f_y		= f_start_y;
 80029a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029a8:	637b      	str	r3, [r7, #52]	; 0x34

	/* ACC */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 80029aa:	2300      	movs	r3, #0
 80029ac:	867b      	strh	r3, [r7, #50]	; 0x32
 80029ae:	e05b      	b.n	8002a68 <PARAM_makeSra+0x1fc>
	
		f_time	=  0.001f * (float)i;								// time[s]
 80029b0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80029b2:	ee07 3a90 	vmov	s15, r3
 80029b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ba:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002b88 <PARAM_makeSra+0x31c>
 80029be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029c2:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 80029c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029ca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80029d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029da:	ed97 7a05 	vldr	s14, [r7, #20]
 80029de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e2:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[m]
 80029e6:	69b8      	ldr	r0, [r7, #24]
 80029e8:	f7fd fdd6 	bl	8000598 <__aeabi_f2d>
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	ec43 2b10 	vmov	d0, r2, r3
 80029f4:	f010 fc90 	bl	8013318 <sin>
 80029f8:	ec53 2b10 	vmov	r2, r3, d0
 80029fc:	4610      	mov	r0, r2
 80029fe:	4619      	mov	r1, r3
 8002a00:	f7fe f91a 	bl	8000c38 <__aeabi_d2f>
 8002a04:	ee07 0a10 	vmov	s14, r0
 8002a08:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a10:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002b88 <PARAM_makeSra+0x31c>
 8002a14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a18:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a20:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[m]
 8002a24:	69b8      	ldr	r0, [r7, #24]
 8002a26:	f7fd fdb7 	bl	8000598 <__aeabi_f2d>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	ec43 2b10 	vmov	d0, r2, r3
 8002a32:	f010 fc21 	bl	8013278 <cos>
 8002a36:	ec53 2b10 	vmov	r2, r3, d0
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f7fe f8fb 	bl	8000c38 <__aeabi_d2f>
 8002a42:	ee07 0a10 	vmov	s14, r0
 8002a46:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a4e:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002b88 <PARAM_makeSra+0x31c>
 8002a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a56:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a5e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002a62:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a64:	3301      	adds	r3, #1
 8002a66:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a6c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002b8c <PARAM_makeSra+0x320>
 8002a70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a78:	ee17 3a90 	vmov	r3, s15
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d395      	bcc.n	80029b0 <PARAM_makeSra+0x144>
	}
	
	/* CONST */
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002a84:	2300      	movs	r3, #0
 8002a86:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a88:	e057      	b.n	8002b3a <PARAM_makeSra+0x2ce>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002a8a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a8c:	ee07 3a90 	vmov	s15, r3
 8002a90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a94:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002b88 <PARAM_makeSra+0x31c>
 8002a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a9c:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_maxAngleV * f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 8002aa0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002aa4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aac:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab4:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8002ab8:	69b8      	ldr	r0, [r7, #24]
 8002aba:	f7fd fd6d 	bl	8000598 <__aeabi_f2d>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	ec43 2b10 	vmov	d0, r2, r3
 8002ac6:	f010 fc27 	bl	8013318 <sin>
 8002aca:	ec53 2b10 	vmov	r2, r3, d0
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f7fe f8b1 	bl	8000c38 <__aeabi_d2f>
 8002ad6:	ee07 0a10 	vmov	s14, r0
 8002ada:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002b88 <PARAM_makeSra+0x31c>
 8002ae6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aea:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002af2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8002af6:	69b8      	ldr	r0, [r7, #24]
 8002af8:	f7fd fd4e 	bl	8000598 <__aeabi_f2d>
 8002afc:	4602      	mov	r2, r0
 8002afe:	460b      	mov	r3, r1
 8002b00:	ec43 2b10 	vmov	d0, r2, r3
 8002b04:	f010 fbb8 	bl	8013278 <cos>
 8002b08:	ec53 2b10 	vmov	r2, r3, d0
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	f7fe f892 	bl	8000c38 <__aeabi_d2f>
 8002b14:	ee07 0a10 	vmov	s14, r0
 8002b18:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b20:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002b88 <PARAM_makeSra+0x31c>
 8002b24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b28:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b30:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002b34:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b36:	3301      	adds	r3, #1
 8002b38:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b3a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b3e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002b8c <PARAM_makeSra+0x320>
 8002b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b4a:	ee17 3a90 	vmov	r3, s15
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d399      	bcc.n	8002a8a <PARAM_makeSra+0x21e>
	}

	/* DEC*/
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002b56:	2300      	movs	r3, #0
 8002b58:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b5a:	e07d      	b.n	8002c58 <PARAM_makeSra+0x3ec>
 8002b5c:	20000f10 	.word	0x20000f10
 8002b60:	3d3851ec 	.word	0x3d3851ec
 8002b64:	3db851ec 	.word	0x3db851ec
 8002b68:	3fc90ff9 	.word	0x3fc90ff9
 8002b6c:	3d8a3d71 	.word	0x3d8a3d71
 8002b70:	3f490ff9 	.word	0x3f490ff9
 8002b74:	3d02552a 	.word	0x3d02552a
 8002b78:	3d82552a 	.word	0x3d82552a
 8002b7c:	3de66667 	.word	0x3de66667
 8002b80:	3cb851ec 	.word	0x3cb851ec
 8002b84:	4016cbfb 	.word	0x4016cbfb
 8002b88:	3a83126f 	.word	0x3a83126f
 8002b8c:	447a0000 	.word	0x447a0000
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002b90:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b92:	ee07 3a90 	vmov	s15, r3
 8002b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b9a:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8002b88 <PARAM_makeSra+0x31c>
 8002b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ba2:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_constAngle +0.5f * f_angAcc * f_time * f_time;	// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002ba6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002baa:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bb2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bb6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002bba:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002bbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bc2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bc6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bd2:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8002bd6:	69b8      	ldr	r0, [r7, #24]
 8002bd8:	f7fd fcde 	bl	8000598 <__aeabi_f2d>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	460b      	mov	r3, r1
 8002be0:	ec43 2b10 	vmov	d0, r2, r3
 8002be4:	f010 fb98 	bl	8013318 <sin>
 8002be8:	ec53 2b10 	vmov	r2, r3, d0
 8002bec:	4610      	mov	r0, r2
 8002bee:	4619      	mov	r1, r3
 8002bf0:	f7fe f822 	bl	8000c38 <__aeabi_d2f>
 8002bf4:	ee07 0a10 	vmov	s14, r0
 8002bf8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c00:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8002b88 <PARAM_makeSra+0x31c>
 8002c04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c08:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c10:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8002c14:	69b8      	ldr	r0, [r7, #24]
 8002c16:	f7fd fcbf 	bl	8000598 <__aeabi_f2d>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	ec43 2b10 	vmov	d0, r2, r3
 8002c22:	f010 fb29 	bl	8013278 <cos>
 8002c26:	ec53 2b10 	vmov	r2, r3, d0
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f7fe f803 	bl	8000c38 <__aeabi_d2f>
 8002c32:	ee07 0a10 	vmov	s14, r0
 8002c36:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c3e:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8002b88 <PARAM_makeSra+0x31c>
 8002c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c46:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002c4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c4e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002c52:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c54:	3301      	adds	r3, #1
 8002c56:	867b      	strh	r3, [r7, #50]	; 0x32
 8002c58:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002c5c:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 8002b8c <PARAM_makeSra+0x320>
 8002c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c68:	ee17 3a90 	vmov	r3, s15
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d38d      	bcc.n	8002b90 <PARAM_makeSra+0x324>
	}

	/* ---------------------------- */
	/*  sla parameter  */
	/* ---------------------------- */
	p_adr->f_speed				= f_speed;
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	601a      	str	r2, [r3, #0]
	printf("enter speed %5.2f\n\r",f_speed);
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f7fd fc8c 	bl	8000598 <__aeabi_f2d>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	488a      	ldr	r0, [pc, #552]	; (8002eb0 <PARAM_makeSra+0x644>)
 8002c86:	f00c fb9d 	bl	800f3c4 <iprintf>
	p_adr->f_angAcc				= f_angAcc;// * RAD_TO_DEG ;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	605a      	str	r2, [r3, #4]
	printf("angle acc%5.2f\n\r",f_angAcc);// * RAD_TO_DEG);
 8002c90:	68b8      	ldr	r0, [r7, #8]
 8002c92:	f7fd fc81 	bl	8000598 <__aeabi_f2d>
 8002c96:	4602      	mov	r2, r0
 8002c98:	460b      	mov	r3, r1
 8002c9a:	4886      	ldr	r0, [pc, #536]	; (8002eb4 <PARAM_makeSra+0x648>)
 8002c9c:	f00c fb92 	bl	800f3c4 <iprintf>
	p_adr->f_angvel				= f_maxAngleV;// * RAD_TO_DEG;
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ca4:	609a      	str	r2, [r3, #8]
	printf("max angle speed%5.2f\n\r",f_maxAngleV);// * RAD_TO_DEG);
 8002ca6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ca8:	f7fd fc76 	bl	8000598 <__aeabi_f2d>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4881      	ldr	r0, [pc, #516]	; (8002eb8 <PARAM_makeSra+0x64c>)
 8002cb2:	f00c fb87 	bl	800f3c4 <iprintf>
	p_adr->us_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );
 8002cb6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cba:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8002ebc <PARAM_makeSra+0x650>
 8002cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cc6:	ee17 3a90 	vmov	r3, s15
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	829a      	strh	r2, [r3, #20]
	printf("time of angle acc %5.2f\n\r",f_timeAcc * 1000.0f);
 8002cd0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cd4:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8002ebc <PARAM_makeSra+0x650>
 8002cd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cdc:	ee17 0a90 	vmov	r0, s15
 8002ce0:	f7fd fc5a 	bl	8000598 <__aeabi_f2d>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4875      	ldr	r0, [pc, #468]	; (8002ec0 <PARAM_makeSra+0x654>)
 8002cea:	f00c fb6b 	bl	800f3c4 <iprintf>
	p_adr->us_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );
 8002cee:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cf2:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8002ebc <PARAM_makeSra+0x650>
 8002cf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cfe:	ee17 3a90 	vmov	r3, s15
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	82da      	strh	r2, [r3, #22]
	printf("time of constant angle acc %5.2f\n\r",f_timeConst * 1000.0f);
 8002d08:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d0c:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8002ebc <PARAM_makeSra+0x650>
 8002d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d14:	ee17 0a90 	vmov	r0, s15
 8002d18:	f7fd fc3e 	bl	8000598 <__aeabi_f2d>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4868      	ldr	r0, [pc, #416]	; (8002ec4 <PARAM_makeSra+0x658>)
 8002d22:	f00c fb4f 	bl	800f3c4 <iprintf>
	p_adr->f_ang_AccEnd			= f_accAngle;// * RAD_TO_DEG;
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d2a:	619a      	str	r2, [r3, #24]
	printf("acc angle[deg] %5.2f\n\r",f_accAngle);// * RAD_TO_DEG);
 8002d2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d2e:	f7fd fc33 	bl	8000598 <__aeabi_f2d>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4864      	ldr	r0, [pc, #400]	; (8002ec8 <PARAM_makeSra+0x65c>)
 8002d38:	f00c fb44 	bl	800f3c4 <iprintf>
	p_adr->f_ang_ConstEnd		= ( f_accAngle + f_constAngle );// * RAD_TO_DEG;
 8002d3c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d40:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("const angle[deg] %5.2f\n\r",( f_accAngle + f_constAngle ));// * RAD_TO_DEG);
 8002d4e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d52:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d5a:	ee17 0a90 	vmov	r0, s15
 8002d5e:	f7fd fc1b 	bl	8000598 <__aeabi_f2d>
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	4859      	ldr	r0, [pc, #356]	; (8002ecc <PARAM_makeSra+0x660>)
 8002d68:	f00c fb2c 	bl	800f3c4 <iprintf>
	p_adr->f_ang_Total			= f_final_ang;// * RAD_TO_DEG;
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d70:	621a      	str	r2, [r3, #32]
	printf("angle [deg] %5.2f\n\r",f_final_ang);// * RAD_TO_DEG);
 8002d72:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002d74:	f7fd fc10 	bl	8000598 <__aeabi_f2d>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4854      	ldr	r0, [pc, #336]	; (8002ed0 <PARAM_makeSra+0x664>)
 8002d7e:	f00c fb21 	bl	800f3c4 <iprintf>
	
	/* calaculate enter and exit length */
	switch(en_mode){
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	2b03      	cmp	r3, #3
 8002d86:	d86f      	bhi.n	8002e68 <PARAM_makeSra+0x5fc>
 8002d88:	a201      	add	r2, pc, #4	; (adr r2, 8002d90 <PARAM_makeSra+0x524>)
 8002d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8e:	bf00      	nop
 8002d90:	08002da1 	.word	0x08002da1
 8002d94:	08002dc7 	.word	0x08002dc7
 8002d98:	08002e2b 	.word	0x08002e2b
 8002d9c:	08002e05 	.word	0x08002e05
		case SLA_90:
			p_adr->f_escapeLen = f_final_x - f_x ;
 8002da0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002da4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002da8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y ;
 8002db2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002db6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002dba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002dc4:	e051      	b.n	8002e6a <PARAM_makeSra+0x5fe>

		case SLA_45:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002dc6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002dca:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002dce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dd2:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002ed4 <PARAM_makeSra+0x668>
 8002dd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y - ( f_final_x - f_x );
 8002de0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002de4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002de8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dec:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002df0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002df4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002e02:	e032      	b.n	8002e6a <PARAM_makeSra+0x5fe>

		case SLA_N90:
			p_adr->f_escapeLen = f_final_x - f_x;
 8002e04:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e08:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y;
 8002e16:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e1a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002e28:	e01f      	b.n	8002e6a <PARAM_makeSra+0x5fe>

		case SLA_135:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002e2a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e2e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e36:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002ed4 <PARAM_makeSra+0x668>
 8002e3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y + ( f_final_x - f_x );
 8002e44:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e48:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e50:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002e54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e58:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002e66:	e000      	b.n	8002e6a <PARAM_makeSra+0x5fe>

		default:
			break;
 8002e68:	bf00      	nop
	}
	printf("entry %5.2f\n\r",f_final_x - f_x);
 8002e6a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e6e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e76:	ee17 0a90 	vmov	r0, s15
 8002e7a:	f7fd fb8d 	bl	8000598 <__aeabi_f2d>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	460b      	mov	r3, r1
 8002e82:	4815      	ldr	r0, [pc, #84]	; (8002ed8 <PARAM_makeSra+0x66c>)
 8002e84:	f00c fa9e 	bl	800f3c4 <iprintf>
	printf("escape %5.2f\n\r",f_final_y - f_y);
 8002e88:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e8c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e94:	ee17 0a90 	vmov	r0, s15
 8002e98:	f7fd fb7e 	bl	8000598 <__aeabi_f2d>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	480e      	ldr	r0, [pc, #56]	; (8002edc <PARAM_makeSra+0x670>)
 8002ea2:	f00c fa8f 	bl	800f3c4 <iprintf>
}
 8002ea6:	bf00      	nop
 8002ea8:	3750      	adds	r7, #80	; 0x50
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	080145bc 	.word	0x080145bc
 8002eb4:	080145d0 	.word	0x080145d0
 8002eb8:	080145e4 	.word	0x080145e4
 8002ebc:	447a0000 	.word	0x447a0000
 8002ec0:	080145fc 	.word	0x080145fc
 8002ec4:	08014618 	.word	0x08014618
 8002ec8:	0801463c 	.word	0x0801463c
 8002ecc:	08014654 	.word	0x08014654
 8002ed0:	08014670 	.word	0x08014670
 8002ed4:	3fb50481 	.word	0x3fb50481
 8002ed8:	08014684 	.word	0x08014684
 8002edc:	08014694 	.word	0x08014694

08002ee0 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 8002eea:	79fa      	ldrb	r2, [r7, #7]
 8002eec:	4613      	mov	r3, r2
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	4413      	add	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4a03      	ldr	r2, [pc, #12]	; (8002f04 <PARAM_getSra+0x24>)
 8002ef6:	4413      	add	r3, r2
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	20000f10 	.word	0x20000f10

08002f08 <initQueue>:
	}
	printf("\n");
}

//
void initQueue(queue_t* pQueue) {
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	e013      	b.n	8002f3e <initQueue+0x36>
		pQueue->data[i].x =  0 ;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	4413      	add	r3, r2
 8002f28:	2200      	movs	r2, #0
 8002f2a:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	2200      	movs	r2, #0
 8002f36:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	60fb      	str	r3, [r7, #12]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2b3f      	cmp	r3, #63	; 0x3f
 8002f42:	dde8      	ble.n	8002f16 <initQueue+0xe>
	}
	//
	pQueue->head = 0;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	pQueue->tail = 0;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	pQueue->flag = EMPTY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
//	printQueue(pQueue);
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <enqueue>:


//enqueue
void enqueue(queue_t* pQueue, stPOSITION value) {
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
//	printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d103      	bne.n	8002f84 <enqueue+0x1c>
		printf("Full\n");
 8002f7c:	4817      	ldr	r0, [pc, #92]	; (8002fdc <enqueue+0x74>)
 8002f7e:	f00c fabd 	bl	800f4fc <puts>
		return;
 8002f82:	e028      	b.n	8002fd6 <enqueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002f98:	2b3f      	cmp	r3, #63	; 0x3f
 8002f9a:	d104      	bne.n	8002fa6 <enqueue+0x3e>
		pQueue->tail = 0;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8002fa4:	e006      	b.n	8002fb4 <enqueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d104      	bne.n	8002fce <enqueue+0x66>
		pQueue->flag = FULL;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8002fcc:	e003      	b.n	8002fd6 <enqueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);
}
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	080146a8 	.word	0x080146a8

08002fe0 <dequeue>:

//dequeue
stPOSITION dequeue(queue_t* pQueue) {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10b      	bne.n	800300a <dequeue+0x2a>
		printf("Empty\n");
 8002ff2:	482c      	ldr	r0, [pc, #176]	; (80030a4 <dequeue+0xc4>)
 8002ff4:	f00c fa82 	bl	800f4fc <puts>
		dequeue.x = 0;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	e041      	b.n	800308e <dequeue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003016:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2100      	movs	r1, #0
 8003022:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	2200      	movs	r2, #0
 8003034:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4413      	add	r3, r2
 8003042:	2200      	movs	r2, #0
 8003044:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800304c:	2b3f      	cmp	r3, #63	; 0x3f
 800304e:	d104      	bne.n	800305a <dequeue+0x7a>
		pQueue->head = 0;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003058:	e006      	b.n	8003068 <dequeue+0x88>
		//head
	}
	else {
		pQueue->head++;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003060:	1c5a      	adds	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003074:	429a      	cmp	r2, r3
 8003076:	d104      	bne.n	8003082 <dequeue+0xa2>
		pQueue->flag = EMPTY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8003080:	e003      	b.n	800308a <dequeue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);

	return dequeue;
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	2300      	movs	r3, #0
 8003090:	89ba      	ldrh	r2, [r7, #12]
 8003092:	f362 030f 	bfi	r3, r2, #0, #16
 8003096:	89fa      	ldrh	r2, [r7, #14]
 8003098:	f362 431f 	bfi	r3, r2, #16, #16
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	080146b0 	.word	0x080146b0

080030a8 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80030b6:	4a0c      	ldr	r2, [pc, #48]	; (80030e8 <LL_DMA_EnableChannel+0x40>)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	4413      	add	r3, r2
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4908      	ldr	r1, [pc, #32]	; (80030e8 <LL_DMA_EnableChannel+0x40>)
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	440a      	add	r2, r1
 80030cc:	7812      	ldrb	r2, [r2, #0]
 80030ce:	4611      	mov	r1, r2
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	440a      	add	r2, r1
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6013      	str	r3, [r2, #0]
}
 80030da:	bf00      	nop
 80030dc:	3714      	adds	r7, #20
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	08014a08 	.word	0x08014a08

080030ec <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80030fa:	4a0c      	ldr	r2, [pc, #48]	; (800312c <LL_DMA_DisableChannel+0x40>)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	4413      	add	r3, r2
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4413      	add	r3, r2
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4908      	ldr	r1, [pc, #32]	; (800312c <LL_DMA_DisableChannel+0x40>)
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	440a      	add	r2, r1
 8003110:	7812      	ldrb	r2, [r2, #0]
 8003112:	4611      	mov	r1, r2
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	440a      	add	r2, r1
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	6013      	str	r3, [r2, #0]
}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	08014a08 	.word	0x08014a08

08003130 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003140:	4a0e      	ldr	r2, [pc, #56]	; (800317c <LL_DMA_SetDataTransferDirection+0x4c>)
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	4413      	add	r3, r2
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	4413      	add	r3, r2
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003154:	f023 0310 	bic.w	r3, r3, #16
 8003158:	4908      	ldr	r1, [pc, #32]	; (800317c <LL_DMA_SetDataTransferDirection+0x4c>)
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	440a      	add	r2, r1
 800315e:	7812      	ldrb	r2, [r2, #0]
 8003160:	4611      	mov	r1, r2
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	440a      	add	r2, r1
 8003166:	4611      	mov	r1, r2
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	4313      	orrs	r3, r2
 800316c:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800316e:	bf00      	nop
 8003170:	371c      	adds	r7, #28
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	08014a08 	.word	0x08014a08

08003180 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8003180:	b480      	push	{r7}
 8003182:	b087      	sub	sp, #28
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8003190:	4a0d      	ldr	r2, [pc, #52]	; (80031c8 <LL_DMA_SetMode+0x48>)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	4413      	add	r3, r2
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	461a      	mov	r2, r3
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	4413      	add	r3, r2
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f023 0220 	bic.w	r2, r3, #32
 80031a4:	4908      	ldr	r1, [pc, #32]	; (80031c8 <LL_DMA_SetMode+0x48>)
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	440b      	add	r3, r1
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	4619      	mov	r1, r3
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	440b      	add	r3, r1
 80031b2:	4619      	mov	r1, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	600b      	str	r3, [r1, #0]
             Mode);
}
 80031ba:	bf00      	nop
 80031bc:	371c      	adds	r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	08014a08 	.word	0x08014a08

080031cc <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 80031dc:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <LL_DMA_SetPeriphIncMode+0x48>)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	4413      	add	r3, r2
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	461a      	mov	r2, r3
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	4413      	add	r3, r2
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80031f0:	4908      	ldr	r1, [pc, #32]	; (8003214 <LL_DMA_SetPeriphIncMode+0x48>)
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	440b      	add	r3, r1
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	4619      	mov	r1, r3
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	440b      	add	r3, r1
 80031fe:	4619      	mov	r1, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8003206:	bf00      	nop
 8003208:	371c      	adds	r7, #28
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	08014a08 	.word	0x08014a08

08003218 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8003218:	b480      	push	{r7}
 800321a:	b087      	sub	sp, #28
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8003228:	4a0d      	ldr	r2, [pc, #52]	; (8003260 <LL_DMA_SetMemoryIncMode+0x48>)
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	4413      	add	r3, r2
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	461a      	mov	r2, r3
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	4413      	add	r3, r2
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800323c:	4908      	ldr	r1, [pc, #32]	; (8003260 <LL_DMA_SetMemoryIncMode+0x48>)
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	440b      	add	r3, r1
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	4619      	mov	r1, r3
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	440b      	add	r3, r1
 800324a:	4619      	mov	r1, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8003252:	bf00      	nop
 8003254:	371c      	adds	r7, #28
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	08014a08 	.word	0x08014a08

08003264 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8003264:	b480      	push	{r7}
 8003266:	b087      	sub	sp, #28
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8003274:	4a0d      	ldr	r2, [pc, #52]	; (80032ac <LL_DMA_SetPeriphSize+0x48>)
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	4413      	add	r3, r2
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	461a      	mov	r2, r3
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	4413      	add	r3, r2
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003288:	4908      	ldr	r1, [pc, #32]	; (80032ac <LL_DMA_SetPeriphSize+0x48>)
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	440b      	add	r3, r1
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	4619      	mov	r1, r3
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	440b      	add	r3, r1
 8003296:	4619      	mov	r1, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4313      	orrs	r3, r2
 800329c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 800329e:	bf00      	nop
 80032a0:	371c      	adds	r7, #28
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	08014a08 	.word	0x08014a08

080032b0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b087      	sub	sp, #28
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80032c0:	4a0d      	ldr	r2, [pc, #52]	; (80032f8 <LL_DMA_SetMemorySize+0x48>)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4413      	add	r3, r2
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	4413      	add	r3, r2
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80032d4:	4908      	ldr	r1, [pc, #32]	; (80032f8 <LL_DMA_SetMemorySize+0x48>)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	440b      	add	r3, r1
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	4619      	mov	r1, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	440b      	add	r3, r1
 80032e2:	4619      	mov	r1, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 80032ea:	bf00      	nop
 80032ec:	371c      	adds	r7, #28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	08014a08 	.word	0x08014a08

080032fc <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 800330c:	4a0d      	ldr	r2, [pc, #52]	; (8003344 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	4413      	add	r3, r2
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	4413      	add	r3, r2
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003320:	4908      	ldr	r1, [pc, #32]	; (8003344 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	440b      	add	r3, r1
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	4619      	mov	r1, r3
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	440b      	add	r3, r1
 800332e:	4619      	mov	r1, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]
             Priority);
}
 8003336:	bf00      	nop
 8003338:	371c      	adds	r7, #28
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	08014a08 	.word	0x08014a08

08003348 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003358:	4a0d      	ldr	r2, [pc, #52]	; (8003390 <LL_DMA_SetDataLength+0x48>)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	4413      	add	r3, r2
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	461a      	mov	r2, r3
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	4413      	add	r3, r2
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	0c1b      	lsrs	r3, r3, #16
 800336a:	041b      	lsls	r3, r3, #16
 800336c:	4908      	ldr	r1, [pc, #32]	; (8003390 <LL_DMA_SetDataLength+0x48>)
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	440a      	add	r2, r1
 8003372:	7812      	ldrb	r2, [r2, #0]
 8003374:	4611      	mov	r1, r2
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	440a      	add	r2, r1
 800337a:	4611      	mov	r1, r2
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	4313      	orrs	r3, r2
 8003380:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8003382:	bf00      	nop
 8003384:	371c      	adds	r7, #28
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	08014a08 	.word	0x08014a08

08003394 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8003394:	b480      	push	{r7}
 8003396:	b087      	sub	sp, #28
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
 80033a0:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	2b10      	cmp	r3, #16
 80033aa:	d114      	bne.n	80033d6 <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80033ac:	4a17      	ldr	r2, [pc, #92]	; (800340c <LL_DMA_ConfigAddresses+0x78>)
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	4413      	add	r3, r2
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	461a      	mov	r2, r3
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	4413      	add	r3, r2
 80033ba:	461a      	mov	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 80033c0:	4a12      	ldr	r2, [pc, #72]	; (800340c <LL_DMA_ConfigAddresses+0x78>)
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	4413      	add	r3, r2
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	461a      	mov	r2, r3
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	4413      	add	r3, r2
 80033ce:	461a      	mov	r2, r3
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 80033d4:	e013      	b.n	80033fe <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 80033d6:	4a0d      	ldr	r2, [pc, #52]	; (800340c <LL_DMA_ConfigAddresses+0x78>)
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	4413      	add	r3, r2
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	4413      	add	r3, r2
 80033e4:	461a      	mov	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 80033ea:	4a08      	ldr	r2, [pc, #32]	; (800340c <LL_DMA_ConfigAddresses+0x78>)
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4413      	add	r3, r2
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	4413      	add	r3, r2
 80033f8:	461a      	mov	r2, r3
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	60d3      	str	r3, [r2, #12]
}
 80033fe:	bf00      	nop
 8003400:	371c      	adds	r7, #28
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	08014a08 	.word	0x08014a08

08003410 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8003410:	b480      	push	{r7}
 8003412:	b087      	sub	sp, #28
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	0a9b      	lsrs	r3, r3, #10
 8003420:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003424:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003438:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	4413      	add	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800344e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	430a      	orrs	r2, r1
 8003456:	601a      	str	r2, [r3, #0]
}
 8003458:	bf00      	nop
 800345a:	371c      	adds	r7, #28
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003472:	4a0c      	ldr	r2, [pc, #48]	; (80034a4 <LL_DMA_EnableIT_TC+0x40>)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	4413      	add	r3, r2
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	461a      	mov	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4413      	add	r3, r2
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4908      	ldr	r1, [pc, #32]	; (80034a4 <LL_DMA_EnableIT_TC+0x40>)
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	440a      	add	r2, r1
 8003488:	7812      	ldrb	r2, [r2, #0]
 800348a:	4611      	mov	r1, r2
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	440a      	add	r2, r1
 8003490:	f043 0302 	orr.w	r3, r3, #2
 8003494:	6013      	str	r3, [r2, #0]
}
 8003496:	bf00      	nop
 8003498:	3714      	adds	r7, #20
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	08014a08 	.word	0x08014a08

080034a8 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80034b6:	4a0c      	ldr	r2, [pc, #48]	; (80034e8 <LL_DMA_EnableIT_TE+0x40>)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	4413      	add	r3, r2
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	4413      	add	r3, r2
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4908      	ldr	r1, [pc, #32]	; (80034e8 <LL_DMA_EnableIT_TE+0x40>)
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	440a      	add	r2, r1
 80034cc:	7812      	ldrb	r2, [r2, #0]
 80034ce:	4611      	mov	r1, r2
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	440a      	add	r2, r1
 80034d4:	f043 0308 	orr.w	r3, r3, #8
 80034d8:	6013      	str	r3, [r2, #0]
}
 80034da:	bf00      	nop
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	08014a08 	.word	0x08014a08

080034ec <LL_AHB2_GRP1_EnableClock>:
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034f4:	4b08      	ldr	r3, [pc, #32]	; (8003518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80034f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034f8:	4907      	ldr	r1, [pc, #28]	; (8003518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003502:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4013      	ands	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800350a:	68fb      	ldr	r3, [r7, #12]
}
 800350c:	bf00      	nop
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	40021000 	.word	0x40021000

0800351c <LL_APB1_GRP1_EnableClock>:
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003524:	4b08      	ldr	r3, [pc, #32]	; (8003548 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003526:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003528:	4907      	ldr	r1, [pc, #28]	; (8003548 <LL_APB1_GRP1_EnableClock+0x2c>)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4313      	orrs	r3, r2
 800352e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003530:	4b05      	ldr	r3, [pc, #20]	; (8003548 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003532:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4013      	ands	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800353a:	68fb      	ldr	r3, [r7, #12]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	40021000 	.word	0x40021000

0800354c <LL_APB2_GRP1_EnableClock>:
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003554:	4b08      	ldr	r3, [pc, #32]	; (8003578 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003558:	4907      	ldr	r1, [pc, #28]	; (8003578 <LL_APB2_GRP1_EnableClock+0x2c>)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4313      	orrs	r3, r2
 800355e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003560:	4b05      	ldr	r3, [pc, #20]	; (8003578 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003562:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4013      	ands	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800356a:	68fb      	ldr	r3, [r7, #12]
}
 800356c:	bf00      	nop
 800356e:	3714      	adds	r7, #20
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40021000 	.word	0x40021000

0800357c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	601a      	str	r2, [r3, #0]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ac:	2b40      	cmp	r3, #64	; 0x40
 80035ae:	d101      	bne.n	80035b4 <LL_SPI_IsEnabled+0x18>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <LL_SPI_IsEnabled+0x1a>
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
 80035ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f023 0210 	bic.w	r2, r3, #16
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	605a      	str	r2, [r3, #4]
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	431a      	orrs	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	605a      	str	r2, [r3, #4]
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 800360e:	b480      	push	{r7}
 8003610:	b083      	sub	sp, #12
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f023 0208 	bic.w	r2, r3, #8
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	605a      	str	r2, [r3, #4]
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b01      	cmp	r3, #1
 8003640:	d101      	bne.n	8003646 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f043 0201 	orr.w	r2, r3, #1
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	605a      	str	r2, [r3, #4]
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f043 0202 	orr.w	r2, r3, #2
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	605a      	str	r2, [r3, #4]
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	330c      	adds	r3, #12
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	b2db      	uxtb	r3, r3
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <LL_GPIO_SetOutputPin>:
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	619a      	str	r2, [r3, #24]
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <LL_GPIO_ResetOutputPin>:
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
 80036ea:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
	...

08003700 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b090      	sub	sp, #64	; 0x40
 8003704:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003706:	f107 0318 	add.w	r3, r7, #24
 800370a:	2228      	movs	r2, #40	; 0x28
 800370c:	2100      	movs	r1, #0
 800370e:	4618      	mov	r0, r3
 8003710:	f00a ffd6 	bl	800e6c0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003714:	463b      	mov	r3, r7
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	609a      	str	r2, [r3, #8]
 800371e:	60da      	str	r2, [r3, #12]
 8003720:	611a      	str	r2, [r3, #16]
 8003722:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003724:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003728:	f7ff ff10 	bl	800354c <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800372c:	2001      	movs	r0, #1
 800372e:	f7ff fedd 	bl	80034ec <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8003732:	2320      	movs	r3, #32
 8003734:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003736:	2302      	movs	r3, #2
 8003738:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800373a:	2300      	movs	r3, #0
 800373c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003746:	2305      	movs	r3, #5
 8003748:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800374a:	463b      	mov	r3, r7
 800374c:	4619      	mov	r1, r3
 800374e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003752:	f009 fd48 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8003756:	2340      	movs	r3, #64	; 0x40
 8003758:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800375a:	2302      	movs	r3, #2
 800375c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800375e:	2300      	movs	r3, #0
 8003760:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003766:	2300      	movs	r3, #0
 8003768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800376a:	2305      	movs	r3, #5
 800376c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800376e:	463b      	mov	r3, r7
 8003770:	4619      	mov	r1, r3
 8003772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003776:	f009 fd36 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 800377a:	2380      	movs	r3, #128	; 0x80
 800377c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800377e:	2302      	movs	r3, #2
 8003780:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800378a:	2300      	movs	r3, #0
 800378c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800378e:	2305      	movs	r3, #5
 8003790:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003792:	463b      	mov	r3, r7
 8003794:	4619      	mov	r1, r3
 8003796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800379a:	f009 fd24 	bl	800d1e6 <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 800379e:	220a      	movs	r2, #10
 80037a0:	2100      	movs	r1, #0
 80037a2:	483b      	ldr	r0, [pc, #236]	; (8003890 <MX_SPI1_Init+0x190>)
 80037a4:	f7ff fe34 	bl	8003410 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80037a8:	2200      	movs	r2, #0
 80037aa:	2100      	movs	r1, #0
 80037ac:	4838      	ldr	r0, [pc, #224]	; (8003890 <MX_SPI1_Init+0x190>)
 80037ae:	f7ff fcbf 	bl	8003130 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80037b2:	2200      	movs	r2, #0
 80037b4:	2100      	movs	r1, #0
 80037b6:	4836      	ldr	r0, [pc, #216]	; (8003890 <MX_SPI1_Init+0x190>)
 80037b8:	f7ff fda0 	bl	80032fc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80037bc:	2200      	movs	r2, #0
 80037be:	2100      	movs	r1, #0
 80037c0:	4833      	ldr	r0, [pc, #204]	; (8003890 <MX_SPI1_Init+0x190>)
 80037c2:	f7ff fcdd 	bl	8003180 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	4831      	ldr	r0, [pc, #196]	; (8003890 <MX_SPI1_Init+0x190>)
 80037cc:	f7ff fcfe 	bl	80031cc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80037d0:	2280      	movs	r2, #128	; 0x80
 80037d2:	2100      	movs	r1, #0
 80037d4:	482e      	ldr	r0, [pc, #184]	; (8003890 <MX_SPI1_Init+0x190>)
 80037d6:	f7ff fd1f 	bl	8003218 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80037da:	2200      	movs	r2, #0
 80037dc:	2100      	movs	r1, #0
 80037de:	482c      	ldr	r0, [pc, #176]	; (8003890 <MX_SPI1_Init+0x190>)
 80037e0:	f7ff fd40 	bl	8003264 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 80037e4:	2200      	movs	r2, #0
 80037e6:	2100      	movs	r1, #0
 80037e8:	4829      	ldr	r0, [pc, #164]	; (8003890 <MX_SPI1_Init+0x190>)
 80037ea:	f7ff fd61 	bl	80032b0 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 80037ee:	220b      	movs	r2, #11
 80037f0:	2101      	movs	r1, #1
 80037f2:	4827      	ldr	r0, [pc, #156]	; (8003890 <MX_SPI1_Init+0x190>)
 80037f4:	f7ff fe0c 	bl	8003410 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80037f8:	2210      	movs	r2, #16
 80037fa:	2101      	movs	r1, #1
 80037fc:	4824      	ldr	r0, [pc, #144]	; (8003890 <MX_SPI1_Init+0x190>)
 80037fe:	f7ff fc97 	bl	8003130 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8003802:	2200      	movs	r2, #0
 8003804:	2101      	movs	r1, #1
 8003806:	4822      	ldr	r0, [pc, #136]	; (8003890 <MX_SPI1_Init+0x190>)
 8003808:	f7ff fd78 	bl	80032fc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 800380c:	2200      	movs	r2, #0
 800380e:	2101      	movs	r1, #1
 8003810:	481f      	ldr	r0, [pc, #124]	; (8003890 <MX_SPI1_Init+0x190>)
 8003812:	f7ff fcb5 	bl	8003180 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8003816:	2200      	movs	r2, #0
 8003818:	2101      	movs	r1, #1
 800381a:	481d      	ldr	r0, [pc, #116]	; (8003890 <MX_SPI1_Init+0x190>)
 800381c:	f7ff fcd6 	bl	80031cc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8003820:	2280      	movs	r2, #128	; 0x80
 8003822:	2101      	movs	r1, #1
 8003824:	481a      	ldr	r0, [pc, #104]	; (8003890 <MX_SPI1_Init+0x190>)
 8003826:	f7ff fcf7 	bl	8003218 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800382a:	2200      	movs	r2, #0
 800382c:	2101      	movs	r1, #1
 800382e:	4818      	ldr	r0, [pc, #96]	; (8003890 <MX_SPI1_Init+0x190>)
 8003830:	f7ff fd18 	bl	8003264 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8003834:	2200      	movs	r2, #0
 8003836:	2101      	movs	r1, #1
 8003838:	4815      	ldr	r0, [pc, #84]	; (8003890 <MX_SPI1_Init+0x190>)
 800383a:	f7ff fd39 	bl	80032b0 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800383e:	2300      	movs	r3, #0
 8003840:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003842:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003846:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003848:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800384c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800384e:	2302      	movs	r3, #2
 8003850:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003852:	2301      	movs	r3, #1
 8003854:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003856:	f44f 7300 	mov.w	r3, #512	; 0x200
 800385a:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800385c:	2318      	movs	r3, #24
 800385e:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003860:	2300      	movs	r3, #0
 8003862:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003864:	2300      	movs	r3, #0
 8003866:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003868:	2307      	movs	r3, #7
 800386a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800386c:	f107 0318 	add.w	r3, r7, #24
 8003870:	4619      	mov	r1, r3
 8003872:	4808      	ldr	r0, [pc, #32]	; (8003894 <MX_SPI1_Init+0x194>)
 8003874:	f009 fff7 	bl	800d866 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003878:	2100      	movs	r1, #0
 800387a:	4806      	ldr	r0, [pc, #24]	; (8003894 <MX_SPI1_Init+0x194>)
 800387c:	f7ff fea1 	bl	80035c2 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8003880:	4804      	ldr	r0, [pc, #16]	; (8003894 <MX_SPI1_Init+0x194>)
 8003882:	f7ff fec4 	bl	800360e <LL_SPI_DisableNSSPulseMgt>

}
 8003886:	bf00      	nop
 8003888:	3740      	adds	r7, #64	; 0x40
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40020000 	.word	0x40020000
 8003894:	40013000 	.word	0x40013000

08003898 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b090      	sub	sp, #64	; 0x40
 800389c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800389e:	f107 0318 	add.w	r3, r7, #24
 80038a2:	2228      	movs	r2, #40	; 0x28
 80038a4:	2100      	movs	r1, #0
 80038a6:	4618      	mov	r0, r3
 80038a8:	f00a ff0a 	bl	800e6c0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ac:	463b      	mov	r3, r7
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	605a      	str	r2, [r3, #4]
 80038b4:	609a      	str	r2, [r3, #8]
 80038b6:	60da      	str	r2, [r3, #12]
 80038b8:	611a      	str	r2, [r3, #16]
 80038ba:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80038bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80038c0:	f7ff fe2c 	bl	800351c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80038c4:	2002      	movs	r0, #2
 80038c6:	f7ff fe11 	bl	80034ec <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80038ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038d0:	2302      	movs	r3, #2
 80038d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038d4:	2300      	movs	r3, #0
 80038d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038d8:	2300      	movs	r3, #0
 80038da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80038dc:	2300      	movs	r3, #0
 80038de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038e0:	2305      	movs	r3, #5
 80038e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038e4:	463b      	mov	r3, r7
 80038e6:	4619      	mov	r1, r3
 80038e8:	484f      	ldr	r0, [pc, #316]	; (8003a28 <MX_SPI2_Init+0x190>)
 80038ea:	f009 fc7c 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80038ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038f2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038f4:	2302      	movs	r3, #2
 80038f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80038f8:	2300      	movs	r3, #0
 80038fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003900:	2300      	movs	r3, #0
 8003902:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003904:	2305      	movs	r3, #5
 8003906:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003908:	463b      	mov	r3, r7
 800390a:	4619      	mov	r1, r3
 800390c:	4846      	ldr	r0, [pc, #280]	; (8003a28 <MX_SPI2_Init+0x190>)
 800390e:	f009 fc6a 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003916:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003918:	2302      	movs	r3, #2
 800391a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800391c:	2300      	movs	r3, #0
 800391e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003920:	2300      	movs	r3, #0
 8003922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003924:	2300      	movs	r3, #0
 8003926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003928:	2305      	movs	r3, #5
 800392a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392c:	463b      	mov	r3, r7
 800392e:	4619      	mov	r1, r3
 8003930:	483d      	ldr	r0, [pc, #244]	; (8003a28 <MX_SPI2_Init+0x190>)
 8003932:	f009 fc58 	bl	800d1e6 <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8003936:	220c      	movs	r2, #12
 8003938:	2102      	movs	r1, #2
 800393a:	483c      	ldr	r0, [pc, #240]	; (8003a2c <MX_SPI2_Init+0x194>)
 800393c:	f7ff fd68 	bl	8003410 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003940:	2200      	movs	r2, #0
 8003942:	2102      	movs	r1, #2
 8003944:	4839      	ldr	r0, [pc, #228]	; (8003a2c <MX_SPI2_Init+0x194>)
 8003946:	f7ff fbf3 	bl	8003130 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 800394a:	2200      	movs	r2, #0
 800394c:	2102      	movs	r1, #2
 800394e:	4837      	ldr	r0, [pc, #220]	; (8003a2c <MX_SPI2_Init+0x194>)
 8003950:	f7ff fcd4 	bl	80032fc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8003954:	2200      	movs	r2, #0
 8003956:	2102      	movs	r1, #2
 8003958:	4834      	ldr	r0, [pc, #208]	; (8003a2c <MX_SPI2_Init+0x194>)
 800395a:	f7ff fc11 	bl	8003180 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 800395e:	2200      	movs	r2, #0
 8003960:	2102      	movs	r1, #2
 8003962:	4832      	ldr	r0, [pc, #200]	; (8003a2c <MX_SPI2_Init+0x194>)
 8003964:	f7ff fc32 	bl	80031cc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8003968:	2280      	movs	r2, #128	; 0x80
 800396a:	2102      	movs	r1, #2
 800396c:	482f      	ldr	r0, [pc, #188]	; (8003a2c <MX_SPI2_Init+0x194>)
 800396e:	f7ff fc53 	bl	8003218 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8003972:	2200      	movs	r2, #0
 8003974:	2102      	movs	r1, #2
 8003976:	482d      	ldr	r0, [pc, #180]	; (8003a2c <MX_SPI2_Init+0x194>)
 8003978:	f7ff fc74 	bl	8003264 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 800397c:	2200      	movs	r2, #0
 800397e:	2102      	movs	r1, #2
 8003980:	482a      	ldr	r0, [pc, #168]	; (8003a2c <MX_SPI2_Init+0x194>)
 8003982:	f7ff fc95 	bl	80032b0 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 8003986:	220d      	movs	r2, #13
 8003988:	2103      	movs	r1, #3
 800398a:	4828      	ldr	r0, [pc, #160]	; (8003a2c <MX_SPI2_Init+0x194>)
 800398c:	f7ff fd40 	bl	8003410 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003990:	2210      	movs	r2, #16
 8003992:	2103      	movs	r1, #3
 8003994:	4825      	ldr	r0, [pc, #148]	; (8003a2c <MX_SPI2_Init+0x194>)
 8003996:	f7ff fbcb 	bl	8003130 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 800399a:	2200      	movs	r2, #0
 800399c:	2103      	movs	r1, #3
 800399e:	4823      	ldr	r0, [pc, #140]	; (8003a2c <MX_SPI2_Init+0x194>)
 80039a0:	f7ff fcac 	bl	80032fc <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 80039a4:	2200      	movs	r2, #0
 80039a6:	2103      	movs	r1, #3
 80039a8:	4820      	ldr	r0, [pc, #128]	; (8003a2c <MX_SPI2_Init+0x194>)
 80039aa:	f7ff fbe9 	bl	8003180 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 80039ae:	2200      	movs	r2, #0
 80039b0:	2103      	movs	r1, #3
 80039b2:	481e      	ldr	r0, [pc, #120]	; (8003a2c <MX_SPI2_Init+0x194>)
 80039b4:	f7ff fc0a 	bl	80031cc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 80039b8:	2280      	movs	r2, #128	; 0x80
 80039ba:	2103      	movs	r1, #3
 80039bc:	481b      	ldr	r0, [pc, #108]	; (8003a2c <MX_SPI2_Init+0x194>)
 80039be:	f7ff fc2b 	bl	8003218 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 80039c2:	2200      	movs	r2, #0
 80039c4:	2103      	movs	r1, #3
 80039c6:	4819      	ldr	r0, [pc, #100]	; (8003a2c <MX_SPI2_Init+0x194>)
 80039c8:	f7ff fc4c 	bl	8003264 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 80039cc:	2200      	movs	r2, #0
 80039ce:	2103      	movs	r1, #3
 80039d0:	4816      	ldr	r0, [pc, #88]	; (8003a2c <MX_SPI2_Init+0x194>)
 80039d2:	f7ff fc6d 	bl	80032b0 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80039da:	f44f 7382 	mov.w	r3, #260	; 0x104
 80039de:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80039e0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80039e4:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80039e6:	2302      	movs	r3, #2
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80039ea:	2301      	movs	r3, #1
 80039ec:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80039ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80039f4:	2318      	movs	r3, #24
 80039f6:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80039f8:	2300      	movs	r3, #0
 80039fa:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80039fc:	2300      	movs	r3, #0
 80039fe:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003a00:	2307      	movs	r3, #7
 8003a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003a04:	f107 0318 	add.w	r3, r7, #24
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4809      	ldr	r0, [pc, #36]	; (8003a30 <MX_SPI2_Init+0x198>)
 8003a0c:	f009 ff2b 	bl	800d866 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003a10:	2100      	movs	r1, #0
 8003a12:	4807      	ldr	r0, [pc, #28]	; (8003a30 <MX_SPI2_Init+0x198>)
 8003a14:	f7ff fdd5 	bl	80035c2 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8003a18:	4805      	ldr	r0, [pc, #20]	; (8003a30 <MX_SPI2_Init+0x198>)
 8003a1a:	f7ff fdf8 	bl	800360e <LL_SPI_DisableNSSPulseMgt>

}
 8003a1e:	bf00      	nop
 8003a20:	3740      	adds	r7, #64	; 0x40
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	48000400 	.word	0x48000400
 8003a2c:	40020000 	.word	0x40020000
 8003a30:	40003800 	.word	0x40003800

08003a34 <DMA1_Channel1_Init>:
//while??g?p
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8003a38:	2100      	movs	r1, #0
 8003a3a:	4806      	ldr	r0, [pc, #24]	; (8003a54 <DMA1_Channel1_Init+0x20>)
 8003a3c:	f7ff fd12 	bl	8003464 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8003a40:	2100      	movs	r1, #0
 8003a42:	4804      	ldr	r0, [pc, #16]	; (8003a54 <DMA1_Channel1_Init+0x20>)
 8003a44:	f7ff fd30 	bl	80034a8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4802      	ldr	r0, [pc, #8]	; (8003a54 <DMA1_Channel1_Init+0x20>)
 8003a4c:	f7ff fb4e 	bl	80030ec <LL_DMA_DisableChannel>
}
 8003a50:	bf00      	nop
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40020000 	.word	0x40020000

08003a58 <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	4806      	ldr	r0, [pc, #24]	; (8003a78 <DMA1_Channel2_Init+0x20>)
 8003a60:	f7ff fd00 	bl	8003464 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8003a64:	2101      	movs	r1, #1
 8003a66:	4804      	ldr	r0, [pc, #16]	; (8003a78 <DMA1_Channel2_Init+0x20>)
 8003a68:	f7ff fd1e 	bl	80034a8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	4802      	ldr	r0, [pc, #8]	; (8003a78 <DMA1_Channel2_Init+0x20>)
 8003a70:	f7ff fb3c 	bl	80030ec <LL_DMA_DisableChannel>
}
 8003a74:	bf00      	nop
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40020000 	.word	0x40020000

08003a7c <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8003a80:	2102      	movs	r1, #2
 8003a82:	4806      	ldr	r0, [pc, #24]	; (8003a9c <DMA1_Channel3_Init+0x20>)
 8003a84:	f7ff fcee 	bl	8003464 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8003a88:	2102      	movs	r1, #2
 8003a8a:	4804      	ldr	r0, [pc, #16]	; (8003a9c <DMA1_Channel3_Init+0x20>)
 8003a8c:	f7ff fd0c 	bl	80034a8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003a90:	2102      	movs	r1, #2
 8003a92:	4802      	ldr	r0, [pc, #8]	; (8003a9c <DMA1_Channel3_Init+0x20>)
 8003a94:	f7ff fb2a 	bl	80030ec <LL_DMA_DisableChannel>
}
 8003a98:	bf00      	nop
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40020000 	.word	0x40020000

08003aa0 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8003aa4:	2103      	movs	r1, #3
 8003aa6:	4806      	ldr	r0, [pc, #24]	; (8003ac0 <DMA1_Channel4_Init+0x20>)
 8003aa8:	f7ff fcdc 	bl	8003464 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8003aac:	2103      	movs	r1, #3
 8003aae:	4804      	ldr	r0, [pc, #16]	; (8003ac0 <DMA1_Channel4_Init+0x20>)
 8003ab0:	f7ff fcfa 	bl	80034a8 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003ab4:	2103      	movs	r1, #3
 8003ab6:	4802      	ldr	r0, [pc, #8]	; (8003ac0 <DMA1_Channel4_Init+0x20>)
 8003ab8:	f7ff fb18 	bl	80030ec <LL_DMA_DisableChannel>
}
 8003abc:	bf00      	nop
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40020000 	.word	0x40020000

08003ac4 <SPI1_Start>:

void SPI1_Start(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8003ac8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003acc:	4808      	ldr	r0, [pc, #32]	; (8003af0 <SPI1_Start+0x2c>)
 8003ace:	f7ff fd8b 	bl	80035e8 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8003ad2:	f7ff ffaf 	bl	8003a34 <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8003ad6:	f7ff ffbf 	bl	8003a58 <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8003ada:	4805      	ldr	r0, [pc, #20]	; (8003af0 <SPI1_Start+0x2c>)
 8003adc:	f7ff fdba 	bl	8003654 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8003ae0:	4803      	ldr	r0, [pc, #12]	; (8003af0 <SPI1_Start+0x2c>)
 8003ae2:	f7ff fdc7 	bl	8003674 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8003ae6:	4802      	ldr	r0, [pc, #8]	; (8003af0 <SPI1_Start+0x2c>)
 8003ae8:	f7ff fd48 	bl	800357c <LL_SPI_Enable>
}
 8003aec:	bf00      	nop
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40013000 	.word	0x40013000

08003af4 <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8003af4:	b590      	push	{r4, r7, lr}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	4603      	mov	r3, r0
 8003afc:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003afe:	2101      	movs	r1, #1
 8003b00:	4822      	ldr	r0, [pc, #136]	; (8003b8c <SPI1_DMA_Communication+0x98>)
 8003b02:	f7ff fdee 	bl	80036e2 <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8003b06:	4822      	ldr	r0, [pc, #136]	; (8003b90 <SPI1_DMA_Communication+0x9c>)
 8003b08:	f7ff fd91 	bl	800362e <LL_SPI_IsActiveFlag_RXNE>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d102      	bne.n	8003b18 <SPI1_DMA_Communication+0x24>
 8003b12:	481f      	ldr	r0, [pc, #124]	; (8003b90 <SPI1_DMA_Communication+0x9c>)
 8003b14:	f7ff fdca 	bl	80036ac <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8003b18:	481d      	ldr	r0, [pc, #116]	; (8003b90 <SPI1_DMA_Communication+0x9c>)
 8003b1a:	f7ff fd3f 	bl	800359c <LL_SPI_IsEnabled>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d102      	bne.n	8003b2a <SPI1_DMA_Communication+0x36>
 8003b24:	481a      	ldr	r0, [pc, #104]	; (8003b90 <SPI1_DMA_Communication+0x9c>)
 8003b26:	f7ff fd29 	bl	800357c <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8003b2a:	4c1a      	ldr	r4, [pc, #104]	; (8003b94 <SPI1_DMA_Communication+0xa0>)
 8003b2c:	4818      	ldr	r0, [pc, #96]	; (8003b90 <SPI1_DMA_Communication+0x9c>)
 8003b2e:	f7ff fdb1 	bl	8003694 <LL_SPI_DMA_GetRegAddr>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2210      	movs	r2, #16
 8003b36:	9200      	str	r2, [sp, #0]
 8003b38:	4622      	mov	r2, r4
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4816      	ldr	r0, [pc, #88]	; (8003b98 <SPI1_DMA_Communication+0xa4>)
 8003b3e:	f7ff fc29 	bl	8003394 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	461a      	mov	r2, r3
 8003b46:	2101      	movs	r1, #1
 8003b48:	4813      	ldr	r0, [pc, #76]	; (8003b98 <SPI1_DMA_Communication+0xa4>)
 8003b4a:	f7ff fbfd 	bl	8003348 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8003b4e:	4810      	ldr	r0, [pc, #64]	; (8003b90 <SPI1_DMA_Communication+0x9c>)
 8003b50:	f7ff fda0 	bl	8003694 <LL_SPI_DMA_GetRegAddr>
 8003b54:	4602      	mov	r2, r0
 8003b56:	4911      	ldr	r1, [pc, #68]	; (8003b9c <SPI1_DMA_Communication+0xa8>)
 8003b58:	2300      	movs	r3, #0
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	2100      	movs	r1, #0
 8003b60:	480d      	ldr	r0, [pc, #52]	; (8003b98 <SPI1_DMA_Communication+0xa4>)
 8003b62:	f7ff fc17 	bl	8003394 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	461a      	mov	r2, r3
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	480a      	ldr	r0, [pc, #40]	; (8003b98 <SPI1_DMA_Communication+0xa4>)
 8003b6e:	f7ff fbeb 	bl	8003348 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003b72:	2101      	movs	r1, #1
 8003b74:	4808      	ldr	r0, [pc, #32]	; (8003b98 <SPI1_DMA_Communication+0xa4>)
 8003b76:	f7ff fa97 	bl	80030a8 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	4806      	ldr	r0, [pc, #24]	; (8003b98 <SPI1_DMA_Communication+0xa4>)
 8003b7e:	f7ff fa93 	bl	80030a8 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd90      	pop	{r4, r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	48000400 	.word	0x48000400
 8003b90:	40013000 	.word	0x40013000
 8003b94:	20000fa0 	.word	0x20000fa0
 8003b98:	40020000 	.word	0x40020000
 8003b9c:	20000fa8 	.word	0x20000fa8

08003ba0 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	4804      	ldr	r0, [pc, #16]	; (8003bb8 <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8003ba8:	f7ff faa0 	bl	80030ec <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003bac:	2101      	movs	r1, #1
 8003bae:	4803      	ldr	r0, [pc, #12]	; (8003bbc <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8003bb0:	f7ff fd89 	bl	80036c6 <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8003bb4:	bf00      	nop
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	40020000 	.word	0x40020000
 8003bbc:	48000400 	.word	0x48000400

08003bc0 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	4802      	ldr	r0, [pc, #8]	; (8003bd0 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8003bc8:	f7ff fa90 	bl	80030ec <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003bcc:	bf00      	nop
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	40020000 	.word	0x40020000

08003bd4 <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	4603      	mov	r3, r0
 8003bdc:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	4a03      	ldr	r2, [pc, #12]	; (8003bf0 <Get_SPI1ReciveData+0x1c>)
 8003be2:	5cd3      	ldrb	r3, [r2, r3]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	20000fa8 	.word	0x20000fa8

08003bf4 <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	460a      	mov	r2, r1
 8003bfe:	71fb      	strb	r3, [r7, #7]
 8003c00:	4613      	mov	r3, r2
 8003c02:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	4904      	ldr	r1, [pc, #16]	; (8003c18 <SetSPI1TransmitData+0x24>)
 8003c08:	79ba      	ldrb	r2, [r7, #6]
 8003c0a:	54ca      	strb	r2, [r1, r3]
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	20000fa0 	.word	0x20000fa0

08003c1c <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8003c20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c24:	4808      	ldr	r0, [pc, #32]	; (8003c48 <SPI2_Start+0x2c>)
 8003c26:	f7ff fcdf 	bl	80035e8 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8003c2a:	f7ff ff27 	bl	8003a7c <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8003c2e:	f7ff ff37 	bl	8003aa0 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8003c32:	4805      	ldr	r0, [pc, #20]	; (8003c48 <SPI2_Start+0x2c>)
 8003c34:	f7ff fd0e 	bl	8003654 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8003c38:	4803      	ldr	r0, [pc, #12]	; (8003c48 <SPI2_Start+0x2c>)
 8003c3a:	f7ff fd1b 	bl	8003674 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8003c3e:	4802      	ldr	r0, [pc, #8]	; (8003c48 <SPI2_Start+0x2c>)
 8003c40:	f7ff fc9c 	bl	800357c <LL_SPI_Enable>
}
 8003c44:	bf00      	nop
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40003800 	.word	0x40003800

08003c4c <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8003c4c:	b590      	push	{r4, r7, lr}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af02      	add	r7, sp, #8
 8003c52:	4603      	mov	r3, r0
 8003c54:	460a      	mov	r2, r1
 8003c56:	71fb      	strb	r3, [r7, #7]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	71bb      	strb	r3, [r7, #6]
  if(dir == enL){
 8003c5c:	79bb      	ldrb	r3, [r7, #6]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d105      	bne.n	8003c6e <SPI2_DMA_Communication+0x22>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003c62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c66:	4825      	ldr	r0, [pc, #148]	; (8003cfc <SPI2_DMA_Communication+0xb0>)
 8003c68:	f7ff fd3b 	bl	80036e2 <LL_GPIO_ResetOutputPin>
 8003c6c:	e003      	b.n	8003c76 <SPI2_DMA_Communication+0x2a>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003c6e:	2180      	movs	r1, #128	; 0x80
 8003c70:	4822      	ldr	r0, [pc, #136]	; (8003cfc <SPI2_DMA_Communication+0xb0>)
 8003c72:	f7ff fd36 	bl	80036e2 <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8003c76:	4822      	ldr	r0, [pc, #136]	; (8003d00 <SPI2_DMA_Communication+0xb4>)
 8003c78:	f7ff fcd9 	bl	800362e <LL_SPI_IsActiveFlag_RXNE>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d102      	bne.n	8003c88 <SPI2_DMA_Communication+0x3c>
 8003c82:	481f      	ldr	r0, [pc, #124]	; (8003d00 <SPI2_DMA_Communication+0xb4>)
 8003c84:	f7ff fd12 	bl	80036ac <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8003c88:	481d      	ldr	r0, [pc, #116]	; (8003d00 <SPI2_DMA_Communication+0xb4>)
 8003c8a:	f7ff fc87 	bl	800359c <LL_SPI_IsEnabled>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d102      	bne.n	8003c9a <SPI2_DMA_Communication+0x4e>
 8003c94:	481a      	ldr	r0, [pc, #104]	; (8003d00 <SPI2_DMA_Communication+0xb4>)
 8003c96:	f7ff fc71 	bl	800357c <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8003c9a:	4c1a      	ldr	r4, [pc, #104]	; (8003d04 <SPI2_DMA_Communication+0xb8>)
 8003c9c:	4818      	ldr	r0, [pc, #96]	; (8003d00 <SPI2_DMA_Communication+0xb4>)
 8003c9e:	f7ff fcf9 	bl	8003694 <LL_SPI_DMA_GetRegAddr>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2210      	movs	r2, #16
 8003ca6:	9200      	str	r2, [sp, #0]
 8003ca8:	4622      	mov	r2, r4
 8003caa:	2103      	movs	r1, #3
 8003cac:	4816      	ldr	r0, [pc, #88]	; (8003d08 <SPI2_DMA_Communication+0xbc>)
 8003cae:	f7ff fb71 	bl	8003394 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	2103      	movs	r1, #3
 8003cb8:	4813      	ldr	r0, [pc, #76]	; (8003d08 <SPI2_DMA_Communication+0xbc>)
 8003cba:	f7ff fb45 	bl	8003348 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8003cbe:	4810      	ldr	r0, [pc, #64]	; (8003d00 <SPI2_DMA_Communication+0xb4>)
 8003cc0:	f7ff fce8 	bl	8003694 <LL_SPI_DMA_GetRegAddr>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4911      	ldr	r1, [pc, #68]	; (8003d0c <SPI2_DMA_Communication+0xc0>)
 8003cc8:	2300      	movs	r3, #0
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	2102      	movs	r1, #2
 8003cd0:	480d      	ldr	r0, [pc, #52]	; (8003d08 <SPI2_DMA_Communication+0xbc>)
 8003cd2:	f7ff fb5f 	bl	8003394 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	2102      	movs	r1, #2
 8003cdc:	480a      	ldr	r0, [pc, #40]	; (8003d08 <SPI2_DMA_Communication+0xbc>)
 8003cde:	f7ff fb33 	bl	8003348 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003ce2:	2103      	movs	r1, #3
 8003ce4:	4808      	ldr	r0, [pc, #32]	; (8003d08 <SPI2_DMA_Communication+0xbc>)
 8003ce6:	f7ff f9df 	bl	80030a8 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003cea:	2102      	movs	r1, #2
 8003cec:	4806      	ldr	r0, [pc, #24]	; (8003d08 <SPI2_DMA_Communication+0xbc>)
 8003cee:	f7ff f9db 	bl	80030a8 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd90      	pop	{r4, r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	48000400 	.word	0x48000400
 8003d00:	40003800 	.word	0x40003800
 8003d04:	20000fa4 	.word	0x20000fa4
 8003d08:	40020000 	.word	0x40020000
 8003d0c:	20000fac 	.word	0x20000fac

08003d10 <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003d14:	2102      	movs	r1, #2
 8003d16:	4809      	ldr	r0, [pc, #36]	; (8003d3c <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8003d18:	f7ff f9e8 	bl	80030ec <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8003d1c:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d105      	bne.n	8003d30 <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d28:	4806      	ldr	r0, [pc, #24]	; (8003d44 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003d2a:	f7ff fccc 	bl	80036c6 <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8003d2e:	e003      	b.n	8003d38 <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003d30:	2180      	movs	r1, #128	; 0x80
 8003d32:	4804      	ldr	r0, [pc, #16]	; (8003d44 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003d34:	f7ff fcc7 	bl	80036c6 <LL_GPIO_SetOutputPin>
}
 8003d38:	bf00      	nop
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40020000 	.word	0x40020000
 8003d40:	200006fa 	.word	0x200006fa
 8003d44:	48000400 	.word	0x48000400

08003d48 <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003d4c:	2103      	movs	r1, #3
 8003d4e:	4802      	ldr	r0, [pc, #8]	; (8003d58 <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8003d50:	f7ff f9cc 	bl	80030ec <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003d54:	bf00      	nop
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40020000 	.word	0x40020000

08003d5c <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	4a03      	ldr	r2, [pc, #12]	; (8003d78 <Get_SPI2ReciveData+0x1c>)
 8003d6a:	5cd3      	ldrb	r3, [r2, r3]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	20000fac 	.word	0x20000fac

08003d7c <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	460a      	mov	r2, r1
 8003d86:	71fb      	strb	r3, [r7, #7]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	4904      	ldr	r1, [pc, #16]	; (8003da0 <SetSPI2TransmitData+0x24>)
 8003d90:	79ba      	ldrb	r2, [r7, #6]
 8003d92:	54ca      	strb	r2, [r1, r3]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	20000fa4 	.word	0x20000fa4

08003da4 <LL_DMA_IsActiveFlag_TC1>:
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d101      	bne.n	8003dbc <LL_DMA_IsActiveFlag_TC1+0x18>
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <LL_DMA_IsActiveFlag_TC1+0x1a>
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <LL_DMA_IsActiveFlag_TC2>:
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0320 	and.w	r3, r3, #32
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d101      	bne.n	8003de2 <LL_DMA_IsActiveFlag_TC2+0x18>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <LL_DMA_IsActiveFlag_TC2+0x1a>
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <LL_DMA_IsActiveFlag_TC3>:
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e04:	d101      	bne.n	8003e0a <LL_DMA_IsActiveFlag_TC3+0x1a>
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <LL_DMA_IsActiveFlag_TC3+0x1c>
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <LL_DMA_IsActiveFlag_TC4>:
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e2c:	d101      	bne.n	8003e32 <LL_DMA_IsActiveFlag_TC4+0x1a>
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e000      	b.n	8003e34 <LL_DMA_IsActiveFlag_TC4+0x1c>
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <LL_DMA_ClearFlag_GI1>:
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	605a      	str	r2, [r3, #4]
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <LL_DMA_ClearFlag_GI2>:
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b083      	sub	sp, #12
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2210      	movs	r2, #16
 8003e66:	605a      	str	r2, [r3, #4]
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <LL_DMA_ClearFlag_GI3>:
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e82:	605a      	str	r2, [r3, #4]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <LL_DMA_ClearFlag_GI4>:
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e9e:	605a      	str	r2, [r3, #4]
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f06f 0201 	mvn.w	r2, #1
 8003eba:	611a      	str	r2, [r3, #16]
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d101      	bne.n	8003ee0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003edc:	2301      	movs	r3, #1
 8003ede:	e000      	b.n	8003ee2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f00:	e7fe      	b.n	8003f00 <HardFault_Handler+0x4>

08003f02 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f02:	b480      	push	{r7}
 8003f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f06:	e7fe      	b.n	8003f06 <MemManage_Handler+0x4>

08003f08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f0c:	e7fe      	b.n	8003f0c <BusFault_Handler+0x4>

08003f0e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f12:	e7fe      	b.n	8003f12 <UsageFault_Handler+0x4>

08003f14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f22:	b480      	push	{r7}
 8003f24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f26:	bf00      	nop
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 8003f50:	4806      	ldr	r0, [pc, #24]	; (8003f6c <DMA1_Channel1_IRQHandler+0x20>)
 8003f52:	f7ff ff27 	bl	8003da4 <LL_DMA_IsActiveFlag_TC1>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d104      	bne.n	8003f66 <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 8003f5c:	4803      	ldr	r0, [pc, #12]	; (8003f6c <DMA1_Channel1_IRQHandler+0x20>)
 8003f5e:	f7ff ff6f 	bl	8003e40 <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 8003f62:	f7ff fe1d 	bl	8003ba0 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40020000 	.word	0x40020000

08003f70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 8003f74:	4806      	ldr	r0, [pc, #24]	; (8003f90 <DMA1_Channel2_IRQHandler+0x20>)
 8003f76:	f7ff ff28 	bl	8003dca <LL_DMA_IsActiveFlag_TC2>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d104      	bne.n	8003f8a <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 8003f80:	4803      	ldr	r0, [pc, #12]	; (8003f90 <DMA1_Channel2_IRQHandler+0x20>)
 8003f82:	f7ff ff6a 	bl	8003e5a <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 8003f86:	f7ff fe1b 	bl	8003bc0 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40020000 	.word	0x40020000

08003f94 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 8003f98:	4806      	ldr	r0, [pc, #24]	; (8003fb4 <DMA1_Channel3_IRQHandler+0x20>)
 8003f9a:	f7ff ff29 	bl	8003df0 <LL_DMA_IsActiveFlag_TC3>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d104      	bne.n	8003fae <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 8003fa4:	4803      	ldr	r0, [pc, #12]	; (8003fb4 <DMA1_Channel3_IRQHandler+0x20>)
 8003fa6:	f7ff ff65 	bl	8003e74 <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 8003faa:	f7ff feb1 	bl	8003d10 <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40020000 	.word	0x40020000

08003fb8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 8003fbc:	4806      	ldr	r0, [pc, #24]	; (8003fd8 <DMA1_Channel4_IRQHandler+0x20>)
 8003fbe:	f7ff ff2b 	bl	8003e18 <LL_DMA_IsActiveFlag_TC4>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d104      	bne.n	8003fd2 <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 8003fc8:	4803      	ldr	r0, [pc, #12]	; (8003fd8 <DMA1_Channel4_IRQHandler+0x20>)
 8003fca:	f7ff ff61 	bl	8003e90 <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 8003fce:	f7ff febb 	bl	8003d48 <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003fd2:	bf00      	nop
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40020000 	.word	0x40020000

08003fdc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003fe0:	bf00      	nop
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003fea:	b480      	push	{r7}
 8003fec:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003fee:	bf00      	nop
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM1)==1){
 8003ffc:	4806      	ldr	r0, [pc, #24]	; (8004018 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8003ffe:	f7ff ff63 	bl	8003ec8 <LL_TIM_IsActiveFlag_UPDATE>
 8004002:	4603      	mov	r3, r0
 8004004:	2b01      	cmp	r3, #1
 8004006:	d102      	bne.n	800400e <TIM1_UP_TIM16_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM1);
 8004008:	4803      	ldr	r0, [pc, #12]	; (8004018 <TIM1_UP_TIM16_IRQHandler+0x20>)
 800400a:	f7ff ff4f 	bl	8003eac <LL_TIM_ClearFlag_UPDATE>
	}
  INTC_sys();
 800400e:	f001 fadb 	bl	80055c8 <INTC_sys>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004012:	bf00      	nop
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	40012c00 	.word	0x40012c00

0800401c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 8004020:	481e      	ldr	r0, [pc, #120]	; (800409c <TIM4_IRQHandler+0x80>)
 8004022:	f7ff ff51 	bl	8003ec8 <LL_TIM_IsActiveFlag_UPDATE>
 8004026:	4603      	mov	r3, r0
 8004028:	2b01      	cmp	r3, #1
 800402a:	d102      	bne.n	8004032 <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 800402c:	481b      	ldr	r0, [pc, #108]	; (800409c <TIM4_IRQHandler+0x80>)
 800402e:	f7ff ff3d 	bl	8003eac <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 8004032:	4b1b      	ldr	r3, [pc, #108]	; (80040a0 <TIM4_IRQHandler+0x84>)
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d821      	bhi.n	800407e <TIM4_IRQHandler+0x62>
 800403a:	a201      	add	r2, pc, #4	; (adr r2, 8004040 <TIM4_IRQHandler+0x24>)
 800403c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004040:	08004051 	.word	0x08004051
 8004044:	08004059 	.word	0x08004059
 8004048:	08004067 	.word	0x08004067
 800404c:	08004075 	.word	0x08004075
		case 0:
			recv_spi_encoder(enL);
 8004050:	2000      	movs	r0, #0
 8004052:	f003 fd63 	bl	8007b1c <recv_spi_encoder>
			break;
 8004056:	e012      	b.n	800407e <TIM4_IRQHandler+0x62>
		case 1:
			Set_encoder_data(enL);
 8004058:	2000      	movs	r0, #0
 800405a:	f003 fd6d 	bl	8007b38 <Set_encoder_data>
      recv_spi_encoder(enR);
 800405e:	2001      	movs	r0, #1
 8004060:	f003 fd5c 	bl	8007b1c <recv_spi_encoder>
			break;
 8004064:	e00b      	b.n	800407e <TIM4_IRQHandler+0x62>
		case 2:
      Set_encoder_data(enR);
 8004066:	2001      	movs	r0, #1
 8004068:	f003 fd66 	bl	8007b38 <Set_encoder_data>
      ICM_42688_GyroRead_DMA(0x29);
 800406c:	2029      	movs	r0, #41	; 0x29
 800406e:	f003 fede 	bl	8007e2e <ICM_42688_GyroRead_DMA>
			break;
 8004072:	e004      	b.n	800407e <TIM4_IRQHandler+0x62>
		case 3:
			ICM_42688_GyroData();
 8004074:	f003 feea 	bl	8007e4c <ICM_42688_GyroData>
			GYRO_Pol();
 8004078:	f003 ff9a 	bl	8007fb0 <GYRO_Pol>
			break;
 800407c:	bf00      	nop
	}
	i = (i+1)%4;
 800407e:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <TIM4_IRQHandler+0x84>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	3301      	adds	r3, #1
 8004084:	425a      	negs	r2, r3
 8004086:	f003 0303 	and.w	r3, r3, #3
 800408a:	f002 0203 	and.w	r2, r2, #3
 800408e:	bf58      	it	pl
 8004090:	4253      	negpl	r3, r2
 8004092:	b2da      	uxtb	r2, r3
 8004094:	4b02      	ldr	r3, [pc, #8]	; (80040a0 <TIM4_IRQHandler+0x84>)
 8004096:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004098:	bf00      	nop
 800409a:	bd80      	pop	{r7, pc}
 800409c:	40000800 	.word	0x40000800
 80040a0:	20000214 	.word	0x20000214

080040a4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 80040a8:	4819      	ldr	r0, [pc, #100]	; (8004110 <TIM5_IRQHandler+0x6c>)
 80040aa:	f7ff ff0d 	bl	8003ec8 <LL_TIM_IsActiveFlag_UPDATE>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d102      	bne.n	80040ba <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 80040b4:	4816      	ldr	r0, [pc, #88]	; (8004110 <TIM5_IRQHandler+0x6c>)
 80040b6:	f7ff fef9 	bl	8003eac <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 80040ba:	4b16      	ldr	r3, [pc, #88]	; (8004114 <TIM5_IRQHandler+0x70>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	2b03      	cmp	r3, #3
 80040c0:	d816      	bhi.n	80040f0 <TIM5_IRQHandler+0x4c>
 80040c2:	a201      	add	r2, pc, #4	; (adr r2, 80040c8 <TIM5_IRQHandler+0x24>)
 80040c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c8:	080040d9 	.word	0x080040d9
 80040cc:	080040df 	.word	0x080040df
 80040d0:	080040e5 	.word	0x080040e5
 80040d4:	080040eb 	.word	0x080040eb
		case 0:
			DIST_Pol_FL();
 80040d8:	f006 ff98 	bl	800b00c <DIST_Pol_FL>
			break;
 80040dc:	e008      	b.n	80040f0 <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_SR();
 80040de:	f007 f825 	bl	800b12c <DIST_Pol_SR>
			break;
 80040e2:	e005      	b.n	80040f0 <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_SL();
 80040e4:	f006 fff2 	bl	800b0cc <DIST_Pol_SL>
			break;
 80040e8:	e002      	b.n	80040f0 <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_FR();
 80040ea:	f006 ffbf 	bl	800b06c <DIST_Pol_FR>
			break;
 80040ee:	bf00      	nop
	}
	i = (i+1)%4;
 80040f0:	4b08      	ldr	r3, [pc, #32]	; (8004114 <TIM5_IRQHandler+0x70>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	3301      	adds	r3, #1
 80040f6:	425a      	negs	r2, r3
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	f002 0203 	and.w	r2, r2, #3
 8004100:	bf58      	it	pl
 8004102:	4253      	negpl	r3, r2
 8004104:	b2da      	uxtb	r2, r3
 8004106:	4b03      	ldr	r3, [pc, #12]	; (8004114 <TIM5_IRQHandler+0x70>)
 8004108:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	40000c00 	.word	0x40000c00
 8004114:	20000215 	.word	0x20000215

08004118 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 800411c:	4807      	ldr	r0, [pc, #28]	; (800413c <TIM6_DAC_IRQHandler+0x24>)
 800411e:	f7ff fed3 	bl	8003ec8 <LL_TIM_IsActiveFlag_UPDATE>
 8004122:	4603      	mov	r3, r0
 8004124:	2b01      	cmp	r3, #1
 8004126:	d102      	bne.n	800412e <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 8004128:	4804      	ldr	r0, [pc, #16]	; (800413c <TIM6_DAC_IRQHandler+0x24>)
 800412a:	f7ff febf 	bl	8003eac <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 800412e:	f006 fd4f 	bl	800abd0 <BAT_Pol>
	log_interrupt ();
 8004132:	f004 f89d 	bl	8008270 <log_interrupt>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004136:	bf00      	nop
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	40001000 	.word	0x40001000

08004140 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
	return 1;
 8004144:	2301      	movs	r3, #1
}
 8004146:	4618      	mov	r0, r3
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <_kill>:

int _kill(int pid, int sig)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800415a:	f00a fa79 	bl	800e650 <__errno>
 800415e:	4603      	mov	r3, r0
 8004160:	2216      	movs	r2, #22
 8004162:	601a      	str	r2, [r3, #0]
	return -1;
 8004164:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004168:	4618      	mov	r0, r3
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <_exit>:

void _exit (int status)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004178:	f04f 31ff 	mov.w	r1, #4294967295
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff ffe7 	bl	8004150 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004182:	e7fe      	b.n	8004182 <_exit+0x12>

08004184 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	e00a      	b.n	80041ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004196:	f3af 8000 	nop.w
 800419a:	4601      	mov	r1, r0
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	60ba      	str	r2, [r7, #8]
 80041a2:	b2ca      	uxtb	r2, r1
 80041a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	3301      	adds	r3, #1
 80041aa:	617b      	str	r3, [r7, #20]
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	dbf0      	blt.n	8004196 <_read+0x12>
	}

return len;
 80041b4:	687b      	ldr	r3, [r7, #4]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b086      	sub	sp, #24
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e009      	b.n	80041e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	60ba      	str	r2, [r7, #8]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	4618      	mov	r0, r3
 80041da:	f7fe f9c5 	bl	8002568 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	3301      	adds	r3, #1
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	dbf1      	blt.n	80041d0 <_write+0x12>
	}
	return len;
 80041ec:	687b      	ldr	r3, [r7, #4]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <_close>:

int _close(int file)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
	return -1;
 80041fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004202:	4618      	mov	r0, r3
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800420e:	b480      	push	{r7}
 8004210:	b083      	sub	sp, #12
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800421e:	605a      	str	r2, [r3, #4]
	return 0;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <_isatty>:

int _isatty(int file)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
	return 1;
 8004236:	2301      	movs	r3, #1
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
	return 0;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3714      	adds	r7, #20
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
	...

08004260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004268:	4a14      	ldr	r2, [pc, #80]	; (80042bc <_sbrk+0x5c>)
 800426a:	4b15      	ldr	r3, [pc, #84]	; (80042c0 <_sbrk+0x60>)
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004274:	4b13      	ldr	r3, [pc, #76]	; (80042c4 <_sbrk+0x64>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d102      	bne.n	8004282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800427c:	4b11      	ldr	r3, [pc, #68]	; (80042c4 <_sbrk+0x64>)
 800427e:	4a12      	ldr	r2, [pc, #72]	; (80042c8 <_sbrk+0x68>)
 8004280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004282:	4b10      	ldr	r3, [pc, #64]	; (80042c4 <_sbrk+0x64>)
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4413      	add	r3, r2
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	429a      	cmp	r2, r3
 800428e:	d207      	bcs.n	80042a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004290:	f00a f9de 	bl	800e650 <__errno>
 8004294:	4603      	mov	r3, r0
 8004296:	220c      	movs	r2, #12
 8004298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800429a:	f04f 33ff 	mov.w	r3, #4294967295
 800429e:	e009      	b.n	80042b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042a0:	4b08      	ldr	r3, [pc, #32]	; (80042c4 <_sbrk+0x64>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042a6:	4b07      	ldr	r3, [pc, #28]	; (80042c4 <_sbrk+0x64>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4413      	add	r3, r2
 80042ae:	4a05      	ldr	r2, [pc, #20]	; (80042c4 <_sbrk+0x64>)
 80042b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042b2:	68fb      	ldr	r3, [r7, #12]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	20020000 	.word	0x20020000
 80042c0:	00000400 	.word	0x00000400
 80042c4:	20000218 	.word	0x20000218
 80042c8:	200093d8 	.word	0x200093d8

080042cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80042d0:	4b08      	ldr	r3, [pc, #32]	; (80042f4 <SystemInit+0x28>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d6:	4a07      	ldr	r2, [pc, #28]	; (80042f4 <SystemInit+0x28>)
 80042d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80042dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <SystemInit+0x28>)
 80042e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80042e6:	609a      	str	r2, [r3, #8]
#endif
}
 80042e8:	bf00      	nop
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	e000ed00 	.word	0xe000ed00

080042f8 <__NVIC_GetPriorityGrouping>:
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042fc:	4b04      	ldr	r3, [pc, #16]	; (8004310 <__NVIC_GetPriorityGrouping+0x18>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	f003 0307 	and.w	r3, r3, #7
}
 8004306:	4618      	mov	r0, r3
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	e000ed00 	.word	0xe000ed00

08004314 <__NVIC_EnableIRQ>:
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800431e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004322:	2b00      	cmp	r3, #0
 8004324:	db0b      	blt.n	800433e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	f003 021f 	and.w	r2, r3, #31
 800432c:	4907      	ldr	r1, [pc, #28]	; (800434c <__NVIC_EnableIRQ+0x38>)
 800432e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004332:	095b      	lsrs	r3, r3, #5
 8004334:	2001      	movs	r0, #1
 8004336:	fa00 f202 	lsl.w	r2, r0, r2
 800433a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	e000e100 	.word	0xe000e100

08004350 <__NVIC_SetPriority>:
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	4603      	mov	r3, r0
 8004358:	6039      	str	r1, [r7, #0]
 800435a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800435c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004360:	2b00      	cmp	r3, #0
 8004362:	db0a      	blt.n	800437a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	490c      	ldr	r1, [pc, #48]	; (800439c <__NVIC_SetPriority+0x4c>)
 800436a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436e:	0112      	lsls	r2, r2, #4
 8004370:	b2d2      	uxtb	r2, r2
 8004372:	440b      	add	r3, r1
 8004374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004378:	e00a      	b.n	8004390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	b2da      	uxtb	r2, r3
 800437e:	4908      	ldr	r1, [pc, #32]	; (80043a0 <__NVIC_SetPriority+0x50>)
 8004380:	79fb      	ldrb	r3, [r7, #7]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	3b04      	subs	r3, #4
 8004388:	0112      	lsls	r2, r2, #4
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	440b      	add	r3, r1
 800438e:	761a      	strb	r2, [r3, #24]
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	e000e100 	.word	0xe000e100
 80043a0:	e000ed00 	.word	0xe000ed00

080043a4 <NVIC_EncodePriority>:
{
 80043a4:	b480      	push	{r7}
 80043a6:	b089      	sub	sp, #36	; 0x24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f1c3 0307 	rsb	r3, r3, #7
 80043be:	2b04      	cmp	r3, #4
 80043c0:	bf28      	it	cs
 80043c2:	2304      	movcs	r3, #4
 80043c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3304      	adds	r3, #4
 80043ca:	2b06      	cmp	r3, #6
 80043cc:	d902      	bls.n	80043d4 <NVIC_EncodePriority+0x30>
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	3b03      	subs	r3, #3
 80043d2:	e000      	b.n	80043d6 <NVIC_EncodePriority+0x32>
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d8:	f04f 32ff 	mov.w	r2, #4294967295
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43da      	mvns	r2, r3
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	401a      	ands	r2, r3
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043ec:	f04f 31ff 	mov.w	r1, #4294967295
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	fa01 f303 	lsl.w	r3, r1, r3
 80043f6:	43d9      	mvns	r1, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043fc:	4313      	orrs	r3, r2
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3724      	adds	r7, #36	; 0x24
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
	...

0800440c <LL_AHB2_GRP1_EnableClock>:
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004414:	4b08      	ldr	r3, [pc, #32]	; (8004438 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004416:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004418:	4907      	ldr	r1, [pc, #28]	; (8004438 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4313      	orrs	r3, r2
 800441e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004420:	4b05      	ldr	r3, [pc, #20]	; (8004438 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004422:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4013      	ands	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800442a:	68fb      	ldr	r3, [r7, #12]
}
 800442c:	bf00      	nop
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	40021000 	.word	0x40021000

0800443c <LL_APB1_GRP1_EnableClock>:
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004444:	4b08      	ldr	r3, [pc, #32]	; (8004468 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004446:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004448:	4907      	ldr	r1, [pc, #28]	; (8004468 <LL_APB1_GRP1_EnableClock+0x2c>)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4313      	orrs	r3, r2
 800444e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004450:	4b05      	ldr	r3, [pc, #20]	; (8004468 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004452:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4013      	ands	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800445a:	68fb      	ldr	r3, [r7, #12]
}
 800445c:	bf00      	nop
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	40021000 	.word	0x40021000

0800446c <LL_APB2_GRP1_EnableClock>:
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004474:	4b08      	ldr	r3, [pc, #32]	; (8004498 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004476:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004478:	4907      	ldr	r1, [pc, #28]	; (8004498 <LL_APB2_GRP1_EnableClock+0x2c>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4313      	orrs	r3, r2
 800447e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004482:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4013      	ands	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800448a:	68fb      	ldr	r3, [r7, #12]
}
 800448c:	bf00      	nop
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	40021000 	.word	0x40021000

0800449c <LL_TIM_EnableCounter>:
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f043 0201 	orr.w	r2, r3, #1
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	601a      	str	r2, [r3, #0]
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <LL_TIM_EnableARRPreload>:
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	601a      	str	r2, [r3, #0]
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <LL_TIM_DisableARRPreload>:
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	601a      	str	r2, [r3, #0]
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <LL_TIM_CC_EnableChannel>:
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a1a      	ldr	r2, [r3, #32]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	621a      	str	r2, [r3, #32]
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
	...

08004520 <LL_TIM_OC_DisableFast>:
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d02e      	beq.n	800458e <LL_TIM_OC_DisableFast+0x6e>
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b04      	cmp	r3, #4
 8004534:	d029      	beq.n	800458a <LL_TIM_OC_DisableFast+0x6a>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b10      	cmp	r3, #16
 800453a:	d024      	beq.n	8004586 <LL_TIM_OC_DisableFast+0x66>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	2b40      	cmp	r3, #64	; 0x40
 8004540:	d01f      	beq.n	8004582 <LL_TIM_OC_DisableFast+0x62>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004548:	d019      	beq.n	800457e <LL_TIM_OC_DisableFast+0x5e>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004550:	d013      	beq.n	800457a <LL_TIM_OC_DisableFast+0x5a>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004558:	d00d      	beq.n	8004576 <LL_TIM_OC_DisableFast+0x56>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004560:	d007      	beq.n	8004572 <LL_TIM_OC_DisableFast+0x52>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004568:	d101      	bne.n	800456e <LL_TIM_OC_DisableFast+0x4e>
 800456a:	2308      	movs	r3, #8
 800456c:	e010      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 800456e:	2309      	movs	r3, #9
 8004570:	e00e      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 8004572:	2307      	movs	r3, #7
 8004574:	e00c      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 8004576:	2306      	movs	r3, #6
 8004578:	e00a      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 800457a:	2305      	movs	r3, #5
 800457c:	e008      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 800457e:	2304      	movs	r3, #4
 8004580:	e006      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 8004582:	2303      	movs	r3, #3
 8004584:	e004      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 8004586:	2302      	movs	r3, #2
 8004588:	e002      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 800458a:	2301      	movs	r3, #1
 800458c:	e000      	b.n	8004590 <LL_TIM_OC_DisableFast+0x70>
 800458e:	2300      	movs	r3, #0
 8004590:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3318      	adds	r3, #24
 8004596:	4619      	mov	r1, r3
 8004598:	7bfb      	ldrb	r3, [r7, #15]
 800459a:	4a0b      	ldr	r2, [pc, #44]	; (80045c8 <LL_TIM_OC_DisableFast+0xa8>)
 800459c:	5cd3      	ldrb	r3, [r2, r3]
 800459e:	440b      	add	r3, r1
 80045a0:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
 80045a8:	4908      	ldr	r1, [pc, #32]	; (80045cc <LL_TIM_OC_DisableFast+0xac>)
 80045aa:	5ccb      	ldrb	r3, [r1, r3]
 80045ac:	4619      	mov	r1, r3
 80045ae:	2304      	movs	r3, #4
 80045b0:	408b      	lsls	r3, r1
 80045b2:	43db      	mvns	r3, r3
 80045b4:	401a      	ands	r2, r3
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	601a      	str	r2, [r3, #0]
}
 80045ba:	bf00      	nop
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	08014a28 	.word	0x08014a28
 80045cc:	08014a34 	.word	0x08014a34

080045d0 <LL_TIM_OC_EnablePreload>:
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d02e      	beq.n	800463e <LL_TIM_OC_EnablePreload+0x6e>
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d029      	beq.n	800463a <LL_TIM_OC_EnablePreload+0x6a>
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b10      	cmp	r3, #16
 80045ea:	d024      	beq.n	8004636 <LL_TIM_OC_EnablePreload+0x66>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	2b40      	cmp	r3, #64	; 0x40
 80045f0:	d01f      	beq.n	8004632 <LL_TIM_OC_EnablePreload+0x62>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045f8:	d019      	beq.n	800462e <LL_TIM_OC_EnablePreload+0x5e>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004600:	d013      	beq.n	800462a <LL_TIM_OC_EnablePreload+0x5a>
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004608:	d00d      	beq.n	8004626 <LL_TIM_OC_EnablePreload+0x56>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004610:	d007      	beq.n	8004622 <LL_TIM_OC_EnablePreload+0x52>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004618:	d101      	bne.n	800461e <LL_TIM_OC_EnablePreload+0x4e>
 800461a:	2308      	movs	r3, #8
 800461c:	e010      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 800461e:	2309      	movs	r3, #9
 8004620:	e00e      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 8004622:	2307      	movs	r3, #7
 8004624:	e00c      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 8004626:	2306      	movs	r3, #6
 8004628:	e00a      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 800462a:	2305      	movs	r3, #5
 800462c:	e008      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 800462e:	2304      	movs	r3, #4
 8004630:	e006      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 8004632:	2303      	movs	r3, #3
 8004634:	e004      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 8004636:	2302      	movs	r3, #2
 8004638:	e002      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <LL_TIM_OC_EnablePreload+0x70>
 800463e:	2300      	movs	r3, #0
 8004640:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	3318      	adds	r3, #24
 8004646:	4619      	mov	r1, r3
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	4a0a      	ldr	r2, [pc, #40]	; (8004674 <LL_TIM_OC_EnablePreload+0xa4>)
 800464c:	5cd3      	ldrb	r3, [r2, r3]
 800464e:	440b      	add	r3, r1
 8004650:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	4907      	ldr	r1, [pc, #28]	; (8004678 <LL_TIM_OC_EnablePreload+0xa8>)
 800465a:	5ccb      	ldrb	r3, [r1, r3]
 800465c:	4619      	mov	r1, r3
 800465e:	2308      	movs	r3, #8
 8004660:	408b      	lsls	r3, r1
 8004662:	431a      	orrs	r2, r3
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	601a      	str	r2, [r3, #0]
}
 8004668:	bf00      	nop
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	08014a28 	.word	0x08014a28
 8004678:	08014a34 	.word	0x08014a34

0800467c <LL_TIM_OC_SetCompareCH2>:
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <LL_TIM_OC_SetCompareCH3>:
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <LL_TIM_SetClockSource>:
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80046c6:	f023 0307 	bic.w	r3, r3, #7
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	431a      	orrs	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	609a      	str	r2, [r3, #8]
}
 80046d2:	bf00      	nop
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr

080046de <LL_TIM_SetTriggerOutput>:
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80046f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	605a      	str	r2, [r3, #4]
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <LL_TIM_SetTriggerOutput2>:
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	605a      	str	r2, [r3, #4]
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr

0800472e <LL_TIM_DisableMasterSlaveMode>:
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	609a      	str	r2, [r3, #8]
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr

0800474e <LL_TIM_EnableAllOutputs>:
{
 800474e:	b480      	push	{r7}
 8004750:	b083      	sub	sp, #12
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	f043 0201 	orr.w	r2, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	60da      	str	r2, [r3, #12]
}
 8004782:	bf00      	nop
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
	...

08004790 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b092      	sub	sp, #72	; 0x48
 8004794:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004796:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800479a:	2200      	movs	r2, #0
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	605a      	str	r2, [r3, #4]
 80047a0:	609a      	str	r2, [r3, #8]
 80047a2:	60da      	str	r2, [r3, #12]
 80047a4:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80047a6:	1d3b      	adds	r3, r7, #4
 80047a8:	2230      	movs	r2, #48	; 0x30
 80047aa:	2100      	movs	r1, #0
 80047ac:	4618      	mov	r0, r3
 80047ae:	f009 ff87 	bl	800e6c0 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80047b2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80047b6:	f7ff fe59 	bl	800446c <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80047ba:	f7ff fd9d 	bl	80042f8 <__NVIC_GetPriorityGrouping>
 80047be:	4603      	mov	r3, r0
 80047c0:	2200      	movs	r2, #0
 80047c2:	2100      	movs	r1, #0
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff fded 	bl	80043a4 <NVIC_EncodePriority>
 80047ca:	4603      	mov	r3, r0
 80047cc:	4619      	mov	r1, r3
 80047ce:	2019      	movs	r0, #25
 80047d0:	f7ff fdbe 	bl	8004350 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80047d4:	2019      	movs	r0, #25
 80047d6:	f7ff fd9d 	bl	8004314 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 80047da:	23a9      	movs	r3, #169	; 0xa9
 80047dc:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80047de:	2300      	movs	r3, #0
 80047e0:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 80047e2:	f240 33e7 	movw	r3, #999	; 0x3e7
 80047e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80047e8:	2300      	movs	r3, #0
 80047ea:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 80047ec:	2300      	movs	r3, #0
 80047ee:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80047f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80047f4:	4619      	mov	r1, r3
 80047f6:	4811      	ldr	r0, [pc, #68]	; (800483c <MX_TIM1_Init+0xac>)
 80047f8:	f009 f91a 	bl	800da30 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80047fc:	480f      	ldr	r0, [pc, #60]	; (800483c <MX_TIM1_Init+0xac>)
 80047fe:	f7ff fe6d 	bl	80044dc <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004802:	2100      	movs	r1, #0
 8004804:	480d      	ldr	r0, [pc, #52]	; (800483c <MX_TIM1_Init+0xac>)
 8004806:	f7ff ff55 	bl	80046b4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800480a:	2100      	movs	r1, #0
 800480c:	480b      	ldr	r0, [pc, #44]	; (800483c <MX_TIM1_Init+0xac>)
 800480e:	f7ff ff66 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8004812:	2100      	movs	r1, #0
 8004814:	4809      	ldr	r0, [pc, #36]	; (800483c <MX_TIM1_Init+0xac>)
 8004816:	f7ff ff77 	bl	8004708 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800481a:	4808      	ldr	r0, [pc, #32]	; (800483c <MX_TIM1_Init+0xac>)
 800481c:	f7ff ff87 	bl	800472e <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004820:	2300      	movs	r3, #0
 8004822:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004824:	2300      	movs	r3, #0
 8004826:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8004828:	1d3b      	adds	r3, r7, #4
 800482a:	4619      	mov	r1, r3
 800482c:	4803      	ldr	r0, [pc, #12]	; (800483c <MX_TIM1_Init+0xac>)
 800482e:	f009 fa01 	bl	800dc34 <LL_TIM_BDTR_Init>

}
 8004832:	bf00      	nop
 8004834:	3748      	adds	r7, #72	; 0x48
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40012c00 	.word	0x40012c00

08004840 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b094      	sub	sp, #80	; 0x50
 8004844:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004846:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800484a:	2200      	movs	r2, #0
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	605a      	str	r2, [r3, #4]
 8004850:	609a      	str	r2, [r3, #8]
 8004852:	60da      	str	r2, [r3, #12]
 8004854:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004856:	f107 031c 	add.w	r3, r7, #28
 800485a:	2220      	movs	r2, #32
 800485c:	2100      	movs	r1, #0
 800485e:	4618      	mov	r0, r3
 8004860:	f009 ff2e 	bl	800e6c0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004864:	1d3b      	adds	r3, r7, #4
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	605a      	str	r2, [r3, #4]
 800486c:	609a      	str	r2, [r3, #8]
 800486e:	60da      	str	r2, [r3, #12]
 8004870:	611a      	str	r2, [r3, #16]
 8004872:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8004874:	2001      	movs	r0, #1
 8004876:	f7ff fde1 	bl	800443c <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 800487a:	2301      	movs	r3, #1
 800487c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800487e:	2300      	movs	r3, #0
 8004880:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8004882:	f240 3351 	movw	r3, #849	; 0x351
 8004886:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004888:	2300      	movs	r3, #0
 800488a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800488c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004890:	4619      	mov	r1, r3
 8004892:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004896:	f009 f8cb 	bl	800da30 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 800489a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800489e:	f7ff fe0d 	bl	80044bc <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 80048a2:	2110      	movs	r1, #16
 80048a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048a8:	f7ff fe92 	bl	80045d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80048ac:	2360      	movs	r3, #96	; 0x60
 80048ae:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80048b0:	2300      	movs	r3, #0
 80048b2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80048b4:	2300      	movs	r3, #0
 80048b6:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80048b8:	2300      	movs	r3, #0
 80048ba:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80048bc:	2300      	movs	r3, #0
 80048be:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80048c0:	f107 031c 	add.w	r3, r7, #28
 80048c4:	461a      	mov	r2, r3
 80048c6:	2110      	movs	r1, #16
 80048c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048cc:	f009 f952 	bl	800db74 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80048d0:	2110      	movs	r1, #16
 80048d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048d6:	f7ff fe23 	bl	8004520 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80048da:	2100      	movs	r1, #0
 80048dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048e0:	f7ff fefd 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80048e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048e8:	f7ff ff21 	bl	800472e <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80048ec:	2002      	movs	r0, #2
 80048ee:	f7ff fd8d 	bl	800440c <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80048f2:	2308      	movs	r3, #8
 80048f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80048f6:	2302      	movs	r3, #2
 80048f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004902:	2300      	movs	r3, #0
 8004904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8004906:	2301      	movs	r3, #1
 8004908:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800490a:	1d3b      	adds	r3, r7, #4
 800490c:	4619      	mov	r1, r3
 800490e:	4803      	ldr	r0, [pc, #12]	; (800491c <MX_TIM2_Init+0xdc>)
 8004910:	f008 fc69 	bl	800d1e6 <LL_GPIO_Init>

}
 8004914:	bf00      	nop
 8004916:	3750      	adds	r7, #80	; 0x50
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	48000400 	.word	0x48000400

08004920 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b094      	sub	sp, #80	; 0x50
 8004924:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004926:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	605a      	str	r2, [r3, #4]
 8004930:	609a      	str	r2, [r3, #8]
 8004932:	60da      	str	r2, [r3, #12]
 8004934:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004936:	f107 031c 	add.w	r3, r7, #28
 800493a:	2220      	movs	r2, #32
 800493c:	2100      	movs	r1, #0
 800493e:	4618      	mov	r0, r3
 8004940:	f009 febe 	bl	800e6c0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004944:	1d3b      	adds	r3, r7, #4
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	605a      	str	r2, [r3, #4]
 800494c:	609a      	str	r2, [r3, #8]
 800494e:	60da      	str	r2, [r3, #12]
 8004950:	611a      	str	r2, [r3, #16]
 8004952:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004954:	2002      	movs	r0, #2
 8004956:	f7ff fd71 	bl	800443c <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 800495a:	2301      	movs	r3, #1
 800495c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800495e:	2300      	movs	r3, #0
 8004960:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8004962:	f240 3351 	movw	r3, #849	; 0x351
 8004966:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004968:	2300      	movs	r3, #0
 800496a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800496c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004970:	4619      	mov	r1, r3
 8004972:	481f      	ldr	r0, [pc, #124]	; (80049f0 <MX_TIM3_Init+0xd0>)
 8004974:	f009 f85c 	bl	800da30 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8004978:	481d      	ldr	r0, [pc, #116]	; (80049f0 <MX_TIM3_Init+0xd0>)
 800497a:	f7ff fd9f 	bl	80044bc <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 800497e:	2110      	movs	r1, #16
 8004980:	481b      	ldr	r0, [pc, #108]	; (80049f0 <MX_TIM3_Init+0xd0>)
 8004982:	f7ff fe25 	bl	80045d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004986:	2360      	movs	r3, #96	; 0x60
 8004988:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800498a:	2300      	movs	r3, #0
 800498c:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800498e:	2300      	movs	r3, #0
 8004990:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8004992:	2300      	movs	r3, #0
 8004994:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004996:	2300      	movs	r3, #0
 8004998:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800499a:	f107 031c 	add.w	r3, r7, #28
 800499e:	461a      	mov	r2, r3
 80049a0:	2110      	movs	r1, #16
 80049a2:	4813      	ldr	r0, [pc, #76]	; (80049f0 <MX_TIM3_Init+0xd0>)
 80049a4:	f009 f8e6 	bl	800db74 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 80049a8:	2110      	movs	r1, #16
 80049aa:	4811      	ldr	r0, [pc, #68]	; (80049f0 <MX_TIM3_Init+0xd0>)
 80049ac:	f7ff fdb8 	bl	8004520 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80049b0:	2100      	movs	r1, #0
 80049b2:	480f      	ldr	r0, [pc, #60]	; (80049f0 <MX_TIM3_Init+0xd0>)
 80049b4:	f7ff fe93 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80049b8:	480d      	ldr	r0, [pc, #52]	; (80049f0 <MX_TIM3_Init+0xd0>)
 80049ba:	f7ff feb8 	bl	800472e <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80049be:	2002      	movs	r0, #2
 80049c0:	f7ff fd24 	bl	800440c <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80049c4:	2320      	movs	r3, #32
 80049c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80049c8:	2302      	movs	r3, #2
 80049ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80049cc:	2300      	movs	r3, #0
 80049ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80049d0:	2300      	movs	r3, #0
 80049d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80049d4:	2300      	movs	r3, #0
 80049d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80049d8:	2302      	movs	r3, #2
 80049da:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049dc:	1d3b      	adds	r3, r7, #4
 80049de:	4619      	mov	r1, r3
 80049e0:	4804      	ldr	r0, [pc, #16]	; (80049f4 <MX_TIM3_Init+0xd4>)
 80049e2:	f008 fc00 	bl	800d1e6 <LL_GPIO_Init>

}
 80049e6:	bf00      	nop
 80049e8:	3750      	adds	r7, #80	; 0x50
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	40000400 	.word	0x40000400
 80049f4:	48000400 	.word	0x48000400

080049f8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80049fe:	1d3b      	adds	r3, r7, #4
 8004a00:	2200      	movs	r2, #0
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	605a      	str	r2, [r3, #4]
 8004a06:	609a      	str	r2, [r3, #8]
 8004a08:	60da      	str	r2, [r3, #12]
 8004a0a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8004a0c:	2004      	movs	r0, #4
 8004a0e:	f7ff fd15 	bl	800443c <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004a12:	f7ff fc71 	bl	80042f8 <__NVIC_GetPriorityGrouping>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2200      	movs	r2, #0
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7ff fcc1 	bl	80043a4 <NVIC_EncodePriority>
 8004a22:	4603      	mov	r3, r0
 8004a24:	4619      	mov	r1, r3
 8004a26:	201e      	movs	r0, #30
 8004a28:	f7ff fc92 	bl	8004350 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8004a2c:	201e      	movs	r0, #30
 8004a2e:	f7ff fc71 	bl	8004314 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004a32:	23a9      	movs	r3, #169	; 0xa9
 8004a34:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004a3a:	23f9      	movs	r3, #249	; 0xf9
 8004a3c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	4619      	mov	r1, r3
 8004a46:	480a      	ldr	r0, [pc, #40]	; (8004a70 <MX_TIM4_Init+0x78>)
 8004a48:	f008 fff2 	bl	800da30 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8004a4c:	4808      	ldr	r0, [pc, #32]	; (8004a70 <MX_TIM4_Init+0x78>)
 8004a4e:	f7ff fd45 	bl	80044dc <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004a52:	2100      	movs	r1, #0
 8004a54:	4806      	ldr	r0, [pc, #24]	; (8004a70 <MX_TIM4_Init+0x78>)
 8004a56:	f7ff fe2d 	bl	80046b4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	4804      	ldr	r0, [pc, #16]	; (8004a70 <MX_TIM4_Init+0x78>)
 8004a5e:	f7ff fe3e 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8004a62:	4803      	ldr	r0, [pc, #12]	; (8004a70 <MX_TIM4_Init+0x78>)
 8004a64:	f7ff fe63 	bl	800472e <LL_TIM_DisableMasterSlaveMode>

}
 8004a68:	bf00      	nop
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40000800 	.word	0x40000800

08004a74 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004a7a:	1d3b      	adds	r3, r7, #4
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	605a      	str	r2, [r3, #4]
 8004a82:	609a      	str	r2, [r3, #8]
 8004a84:	60da      	str	r2, [r3, #12]
 8004a86:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8004a88:	2008      	movs	r0, #8
 8004a8a:	f7ff fcd7 	bl	800443c <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004a8e:	f7ff fc33 	bl	80042f8 <__NVIC_GetPriorityGrouping>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2200      	movs	r2, #0
 8004a96:	2100      	movs	r1, #0
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7ff fc83 	bl	80043a4 <NVIC_EncodePriority>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	2032      	movs	r0, #50	; 0x32
 8004aa4:	f7ff fc54 	bl	8004350 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8004aa8:	2032      	movs	r0, #50	; 0x32
 8004aaa:	f7ff fc33 	bl	8004314 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004aae:	23a9      	movs	r3, #169	; 0xa9
 8004ab0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004ab6:	23f9      	movs	r3, #249	; 0xf9
 8004ab8:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004aba:	2300      	movs	r3, #0
 8004abc:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004abe:	1d3b      	adds	r3, r7, #4
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	480a      	ldr	r0, [pc, #40]	; (8004aec <MX_TIM5_Init+0x78>)
 8004ac4:	f008 ffb4 	bl	800da30 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8004ac8:	4808      	ldr	r0, [pc, #32]	; (8004aec <MX_TIM5_Init+0x78>)
 8004aca:	f7ff fd07 	bl	80044dc <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004ace:	2100      	movs	r1, #0
 8004ad0:	4806      	ldr	r0, [pc, #24]	; (8004aec <MX_TIM5_Init+0x78>)
 8004ad2:	f7ff fdef 	bl	80046b4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	4804      	ldr	r0, [pc, #16]	; (8004aec <MX_TIM5_Init+0x78>)
 8004ada:	f7ff fe00 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8004ade:	4803      	ldr	r0, [pc, #12]	; (8004aec <MX_TIM5_Init+0x78>)
 8004ae0:	f7ff fe25 	bl	800472e <LL_TIM_DisableMasterSlaveMode>

}
 8004ae4:	bf00      	nop
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40000c00 	.word	0x40000c00

08004af0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b086      	sub	sp, #24
 8004af4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004af6:	1d3b      	adds	r3, r7, #4
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	605a      	str	r2, [r3, #4]
 8004afe:	609a      	str	r2, [r3, #8]
 8004b00:	60da      	str	r2, [r3, #12]
 8004b02:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8004b04:	2010      	movs	r0, #16
 8004b06:	f7ff fc99 	bl	800443c <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b0a:	f7ff fbf5 	bl	80042f8 <__NVIC_GetPriorityGrouping>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2200      	movs	r2, #0
 8004b12:	2100      	movs	r1, #0
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7ff fc45 	bl	80043a4 <NVIC_EncodePriority>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	2036      	movs	r0, #54	; 0x36
 8004b20:	f7ff fc16 	bl	8004350 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b24:	2036      	movs	r0, #54	; 0x36
 8004b26:	f7ff fbf5 	bl	8004314 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b2a:	23a9      	movs	r3, #169	; 0xa9
 8004b2c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8004b32:	f242 730f 	movw	r3, #9999	; 0x270f
 8004b36:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8004b38:	1d3b      	adds	r3, r7, #4
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	4808      	ldr	r0, [pc, #32]	; (8004b60 <MX_TIM6_Init+0x70>)
 8004b3e:	f008 ff77 	bl	800da30 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8004b42:	4807      	ldr	r0, [pc, #28]	; (8004b60 <MX_TIM6_Init+0x70>)
 8004b44:	f7ff fcca 	bl	80044dc <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8004b48:	2100      	movs	r1, #0
 8004b4a:	4805      	ldr	r0, [pc, #20]	; (8004b60 <MX_TIM6_Init+0x70>)
 8004b4c:	f7ff fdc7 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8004b50:	4803      	ldr	r0, [pc, #12]	; (8004b60 <MX_TIM6_Init+0x70>)
 8004b52:	f7ff fdec 	bl	800472e <LL_TIM_DisableMasterSlaveMode>

}
 8004b56:	bf00      	nop
 8004b58:	3718      	adds	r7, #24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	40001000 	.word	0x40001000

08004b64 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b0a0      	sub	sp, #128	; 0x80
 8004b68:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b6a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	605a      	str	r2, [r3, #4]
 8004b74:	609a      	str	r2, [r3, #8]
 8004b76:	60da      	str	r2, [r3, #12]
 8004b78:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004b7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004b7e:	2220      	movs	r2, #32
 8004b80:	2100      	movs	r1, #0
 8004b82:	4618      	mov	r0, r3
 8004b84:	f009 fd9c 	bl	800e6c0 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004b88:	f107 031c 	add.w	r3, r7, #28
 8004b8c:	2230      	movs	r2, #48	; 0x30
 8004b8e:	2100      	movs	r1, #0
 8004b90:	4618      	mov	r0, r3
 8004b92:	f009 fd95 	bl	800e6c0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b96:	1d3b      	adds	r3, r7, #4
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	605a      	str	r2, [r3, #4]
 8004b9e:	609a      	str	r2, [r3, #8]
 8004ba0:	60da      	str	r2, [r3, #12]
 8004ba2:	611a      	str	r2, [r3, #16]
 8004ba4:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8004ba6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004baa:	f7ff fc5f 	bl	800446c <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8004bb8:	f240 3351 	movw	r3, #849	; 0x351
 8004bbc:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8004bc6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4837      	ldr	r0, [pc, #220]	; (8004cac <MX_TIM8_Init+0x148>)
 8004bce:	f008 ff2f 	bl	800da30 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8004bd2:	4836      	ldr	r0, [pc, #216]	; (8004cac <MX_TIM8_Init+0x148>)
 8004bd4:	f7ff fc82 	bl	80044dc <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8004bd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bdc:	4833      	ldr	r0, [pc, #204]	; (8004cac <MX_TIM8_Init+0x148>)
 8004bde:	f7ff fcf7 	bl	80045d0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004be2:	2360      	movs	r3, #96	; 0x60
 8004be4:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004be6:	2300      	movs	r3, #0
 8004be8:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004bea:	2300      	movs	r3, #0
 8004bec:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8004c02:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004c06:	461a      	mov	r2, r3
 8004c08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c0c:	4827      	ldr	r0, [pc, #156]	; (8004cac <MX_TIM8_Init+0x148>)
 8004c0e:	f008 ffb1 	bl	800db74 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8004c12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c16:	4825      	ldr	r0, [pc, #148]	; (8004cac <MX_TIM8_Init+0x148>)
 8004c18:	f7ff fc82 	bl	8004520 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4823      	ldr	r0, [pc, #140]	; (8004cac <MX_TIM8_Init+0x148>)
 8004c20:	f7ff fd5d 	bl	80046de <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8004c24:	2100      	movs	r1, #0
 8004c26:	4821      	ldr	r0, [pc, #132]	; (8004cac <MX_TIM8_Init+0x148>)
 8004c28:	f7ff fd6e 	bl	8004708 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8004c2c:	481f      	ldr	r0, [pc, #124]	; (8004cac <MX_TIM8_Init+0x148>)
 8004c2e:	f7ff fd7e 	bl	800472e <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004c32:	2300      	movs	r3, #0
 8004c34:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004c36:	2300      	movs	r3, #0
 8004c38:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004c44:	2300      	movs	r3, #0
 8004c46:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004c48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004c52:	2300      	movs	r3, #0
 8004c54:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004c56:	2300      	movs	r3, #0
 8004c58:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004c5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004c60:	2300      	movs	r3, #0
 8004c62:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004c64:	2300      	movs	r3, #0
 8004c66:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8004c6c:	f107 031c 	add.w	r3, r7, #28
 8004c70:	4619      	mov	r1, r3
 8004c72:	480e      	ldr	r0, [pc, #56]	; (8004cac <MX_TIM8_Init+0x148>)
 8004c74:	f008 ffde 	bl	800dc34 <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004c78:	2002      	movs	r0, #2
 8004c7a:	f7ff fbc7 	bl	800440c <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004c7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004c84:	2302      	movs	r3, #2
 8004c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004c90:	2300      	movs	r3, #0
 8004c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8004c94:	230a      	movs	r3, #10
 8004c96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4804      	ldr	r0, [pc, #16]	; (8004cb0 <MX_TIM8_Init+0x14c>)
 8004c9e:	f008 faa2 	bl	800d1e6 <LL_GPIO_Init>

}
 8004ca2:	bf00      	nop
 8004ca4:	3780      	adds	r7, #128	; 0x80
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	40013400 	.word	0x40013400
 8004cb0:	48000400 	.word	0x48000400

08004cb4 <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
  //sensor encode gyro
  LL_TIM_EnableIT_UPDATE(TIM4);
 8004cb8:	481a      	ldr	r0, [pc, #104]	; (8004d24 <TIMER_init+0x70>)
 8004cba:	f7ff fd58 	bl	800476e <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8004cbe:	4819      	ldr	r0, [pc, #100]	; (8004d24 <TIMER_init+0x70>)
 8004cc0:	f7ff fbec 	bl	800449c <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM5);
 8004cc4:	4818      	ldr	r0, [pc, #96]	; (8004d28 <TIMER_init+0x74>)
 8004cc6:	f7ff fd52 	bl	800476e <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 8004cca:	4817      	ldr	r0, [pc, #92]	; (8004d28 <TIMER_init+0x74>)
 8004ccc:	f7ff fbe6 	bl	800449c <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM6);
 8004cd0:	4816      	ldr	r0, [pc, #88]	; (8004d2c <TIMER_init+0x78>)
 8004cd2:	f7ff fd4c 	bl	800476e <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8004cd6:	4815      	ldr	r0, [pc, #84]	; (8004d2c <TIMER_init+0x78>)
 8004cd8:	f7ff fbe0 	bl	800449c <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8004cdc:	2110      	movs	r1, #16
 8004cde:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004ce2:	f7ff fc0b 	bl	80044fc <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8004ce6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004cea:	f7ff fbd7 	bl	800449c <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8004cee:	2110      	movs	r1, #16
 8004cf0:	480f      	ldr	r0, [pc, #60]	; (8004d30 <TIMER_init+0x7c>)
 8004cf2:	f7ff fc03 	bl	80044fc <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8004cf6:	480e      	ldr	r0, [pc, #56]	; (8004d30 <TIMER_init+0x7c>)
 8004cf8:	f7ff fbd0 	bl	800449c <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8004cfc:	480d      	ldr	r0, [pc, #52]	; (8004d34 <TIMER_init+0x80>)
 8004cfe:	f7ff fd26 	bl	800474e <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8004d02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d06:	480b      	ldr	r0, [pc, #44]	; (8004d34 <TIMER_init+0x80>)
 8004d08:	f7ff fbf8 	bl	80044fc <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8004d0c:	4809      	ldr	r0, [pc, #36]	; (8004d34 <TIMER_init+0x80>)
 8004d0e:	f7ff fbc5 	bl	800449c <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM1);
 8004d12:	4809      	ldr	r0, [pc, #36]	; (8004d38 <TIMER_init+0x84>)
 8004d14:	f7ff fd2b 	bl	800476e <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 8004d18:	4807      	ldr	r0, [pc, #28]	; (8004d38 <TIMER_init+0x84>)
 8004d1a:	f7ff fbbf 	bl	800449c <LL_TIM_EnableCounter>
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40000800 	.word	0x40000800
 8004d28:	40000c00 	.word	0x40000c00
 8004d2c:	40001000 	.word	0x40001000
 8004d30:	40000400 	.word	0x40000400
 8004d34:	40013400 	.word	0x40013400
 8004d38:	40012c00 	.word	0x40012c00

08004d3c <Enable_TIM2>:

void Enable_TIM2(void){
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8004d40:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004d44:	f7ff fbaa 	bl	800449c <LL_TIM_EnableCounter>
}
 8004d48:	bf00      	nop
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8004d50:	4802      	ldr	r0, [pc, #8]	; (8004d5c <Enable_TIM3+0x10>)
 8004d52:	f7ff fba3 	bl	800449c <LL_TIM_EnableCounter>
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	40000400 	.word	0x40000400

08004d60 <Set_DutyTIM2>:

void Disable_TIM3(void){
  LL_TIM_DisableCounter(TIM3);
}

void Set_DutyTIM2(uint16_t duty){
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4603      	mov	r3, r0
 8004d68:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004d6a:	88fb      	ldrh	r3, [r7, #6]
 8004d6c:	ee07 3a90 	vmov	s15, r3
 8004d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d74:	ee17 0a90 	vmov	r0, s15
 8004d78:	f7fb fc0e 	bl	8000598 <__aeabi_f2d>
 8004d7c:	f04f 0200 	mov.w	r2, #0
 8004d80:	4b15      	ldr	r3, [pc, #84]	; (8004dd8 <Set_DutyTIM2+0x78>)
 8004d82:	f7fb fd8b 	bl	800089c <__aeabi_ddiv>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4610      	mov	r0, r2
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	a310      	add	r3, pc, #64	; (adr r3, 8004dd0 <Set_DutyTIM2+0x70>)
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f7fb fc58 	bl	8000648 <__aeabi_dmul>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	4610      	mov	r0, r2
 8004d9e:	4619      	mov	r1, r3
 8004da0:	f7fb ff2a 	bl	8000bf8 <__aeabi_d2uiz>
 8004da4:	4603      	mov	r3, r0
 8004da6:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004da8:	89fb      	ldrh	r3, [r7, #14]
 8004daa:	f240 3251 	movw	r2, #849	; 0x351
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d902      	bls.n	8004db8 <Set_DutyTIM2+0x58>
    compare = 849;
 8004db2:	f240 3351 	movw	r3, #849	; 0x351
 8004db6:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8004db8:	89fb      	ldrh	r3, [r7, #14]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004dc0:	f7ff fc5c 	bl	800467c <LL_TIM_OC_SetCompareCH2>
}
 8004dc4:	bf00      	nop
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	f3af 8000 	nop.w
 8004dd0:	00000000 	.word	0x00000000
 8004dd4:	408a8800 	.word	0x408a8800
 8004dd8:	408f4000 	.word	0x408f4000
 8004ddc:	00000000 	.word	0x00000000

08004de0 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	4603      	mov	r3, r0
 8004de8:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004dea:	88fb      	ldrh	r3, [r7, #6]
 8004dec:	ee07 3a90 	vmov	s15, r3
 8004df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004df4:	ee17 0a90 	vmov	r0, s15
 8004df8:	f7fb fbce 	bl	8000598 <__aeabi_f2d>
 8004dfc:	f04f 0200 	mov.w	r2, #0
 8004e00:	4b15      	ldr	r3, [pc, #84]	; (8004e58 <Set_DutyTIM3+0x78>)
 8004e02:	f7fb fd4b 	bl	800089c <__aeabi_ddiv>
 8004e06:	4602      	mov	r2, r0
 8004e08:	460b      	mov	r3, r1
 8004e0a:	4610      	mov	r0, r2
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	a310      	add	r3, pc, #64	; (adr r3, 8004e50 <Set_DutyTIM3+0x70>)
 8004e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e14:	f7fb fc18 	bl	8000648 <__aeabi_dmul>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	4619      	mov	r1, r3
 8004e20:	f7fb feea 	bl	8000bf8 <__aeabi_d2uiz>
 8004e24:	4603      	mov	r3, r0
 8004e26:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004e28:	89fb      	ldrh	r3, [r7, #14]
 8004e2a:	f240 3251 	movw	r2, #849	; 0x351
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d902      	bls.n	8004e38 <Set_DutyTIM3+0x58>
    compare = 849;
 8004e32:	f240 3351 	movw	r3, #849	; 0x351
 8004e36:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8004e38:	89fb      	ldrh	r3, [r7, #14]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	4807      	ldr	r0, [pc, #28]	; (8004e5c <Set_DutyTIM3+0x7c>)
 8004e3e:	f7ff fc1d 	bl	800467c <LL_TIM_OC_SetCompareCH2>
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	f3af 8000 	nop.w
 8004e50:	00000000 	.word	0x00000000
 8004e54:	408a8800 	.word	0x408a8800
 8004e58:	408f4000 	.word	0x408f4000
 8004e5c:	40000400 	.word	0x40000400

08004e60 <Set_DutyTIM8>:

void Disable_TIM8(void){
  LL_TIM_DisableCounter(TIM8);
}

void Set_DutyTIM8(uint16_t duty){
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	4603      	mov	r3, r0
 8004e68:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004e6a:	88fb      	ldrh	r3, [r7, #6]
 8004e6c:	ee07 3a90 	vmov	s15, r3
 8004e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e74:	ee17 0a90 	vmov	r0, s15
 8004e78:	f7fb fb8e 	bl	8000598 <__aeabi_f2d>
 8004e7c:	f04f 0200 	mov.w	r2, #0
 8004e80:	4b15      	ldr	r3, [pc, #84]	; (8004ed8 <Set_DutyTIM8+0x78>)
 8004e82:	f7fb fd0b 	bl	800089c <__aeabi_ddiv>
 8004e86:	4602      	mov	r2, r0
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4610      	mov	r0, r2
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	a310      	add	r3, pc, #64	; (adr r3, 8004ed0 <Set_DutyTIM8+0x70>)
 8004e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e94:	f7fb fbd8 	bl	8000648 <__aeabi_dmul>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f7fb feaa 	bl	8000bf8 <__aeabi_d2uiz>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004ea8:	89fb      	ldrh	r3, [r7, #14]
 8004eaa:	f240 3251 	movw	r2, #849	; 0x351
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d902      	bls.n	8004eb8 <Set_DutyTIM8+0x58>
    compare = 849;
 8004eb2:	f240 3351 	movw	r3, #849	; 0x351
 8004eb6:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH3(TIM8,compare);
 8004eb8:	89fb      	ldrh	r3, [r7, #14]
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4807      	ldr	r0, [pc, #28]	; (8004edc <Set_DutyTIM8+0x7c>)
 8004ebe:	f7ff fbeb 	bl	8004698 <LL_TIM_OC_SetCompareCH3>
}
 8004ec2:	bf00      	nop
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	f3af 8000 	nop.w
 8004ed0:	00000000 	.word	0x00000000
 8004ed4:	408a8800 	.word	0x408a8800
 8004ed8:	408f4000 	.word	0x408f4000
 8004edc:	40013400 	.word	0x40013400

08004ee0 <LL_DMA_SetDataTransferDirection>:
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004ef0:	4a0e      	ldr	r2, [pc, #56]	; (8004f2c <LL_DMA_SetDataTransferDirection+0x4c>)
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	461a      	mov	r2, r3
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	4413      	add	r3, r2
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f04:	f023 0310 	bic.w	r3, r3, #16
 8004f08:	4908      	ldr	r1, [pc, #32]	; (8004f2c <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	440a      	add	r2, r1
 8004f0e:	7812      	ldrb	r2, [r2, #0]
 8004f10:	4611      	mov	r1, r2
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	440a      	add	r2, r1
 8004f16:	4611      	mov	r1, r2
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	600b      	str	r3, [r1, #0]
}
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	08014a40 	.word	0x08014a40

08004f30 <LL_DMA_SetMode>:
{
 8004f30:	b480      	push	{r7}
 8004f32:	b087      	sub	sp, #28
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004f40:	4a0d      	ldr	r2, [pc, #52]	; (8004f78 <LL_DMA_SetMode+0x48>)
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	4413      	add	r3, r2
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f023 0220 	bic.w	r2, r3, #32
 8004f54:	4908      	ldr	r1, [pc, #32]	; (8004f78 <LL_DMA_SetMode+0x48>)
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	440b      	add	r3, r1
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	440b      	add	r3, r1
 8004f62:	4619      	mov	r1, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	600b      	str	r3, [r1, #0]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	08014a40 	.word	0x08014a40

08004f7c <LL_DMA_SetPeriphIncMode>:
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004f8c:	4a0d      	ldr	r2, [pc, #52]	; (8004fc4 <LL_DMA_SetPeriphIncMode+0x48>)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	4413      	add	r3, r2
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	461a      	mov	r2, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	4413      	add	r3, r2
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004fa0:	4908      	ldr	r1, [pc, #32]	; (8004fc4 <LL_DMA_SetPeriphIncMode+0x48>)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	440b      	add	r3, r1
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	4619      	mov	r1, r3
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	440b      	add	r3, r1
 8004fae:	4619      	mov	r1, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]
}
 8004fb6:	bf00      	nop
 8004fb8:	371c      	adds	r7, #28
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	08014a40 	.word	0x08014a40

08004fc8 <LL_DMA_SetMemoryIncMode>:
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b087      	sub	sp, #28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8004fd8:	4a0d      	ldr	r2, [pc, #52]	; (8005010 <LL_DMA_SetMemoryIncMode+0x48>)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	4413      	add	r3, r2
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fec:	4908      	ldr	r1, [pc, #32]	; (8005010 <LL_DMA_SetMemoryIncMode+0x48>)
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	440b      	add	r3, r1
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	440b      	add	r3, r1
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	600b      	str	r3, [r1, #0]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	08014a40 	.word	0x08014a40

08005014 <LL_DMA_SetPeriphSize>:
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8005024:	4a0d      	ldr	r2, [pc, #52]	; (800505c <LL_DMA_SetPeriphSize+0x48>)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	4413      	add	r3, r2
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	461a      	mov	r2, r3
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	4413      	add	r3, r2
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005038:	4908      	ldr	r1, [pc, #32]	; (800505c <LL_DMA_SetPeriphSize+0x48>)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	440b      	add	r3, r1
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	4619      	mov	r1, r3
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	440b      	add	r3, r1
 8005046:	4619      	mov	r1, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	08014a40 	.word	0x08014a40

08005060 <LL_DMA_SetMemorySize>:
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8005070:	4a0d      	ldr	r2, [pc, #52]	; (80050a8 <LL_DMA_SetMemorySize+0x48>)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	4413      	add	r3, r2
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	461a      	mov	r2, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	4413      	add	r3, r2
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005084:	4908      	ldr	r1, [pc, #32]	; (80050a8 <LL_DMA_SetMemorySize+0x48>)
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	440b      	add	r3, r1
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	4619      	mov	r1, r3
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	440b      	add	r3, r1
 8005092:	4619      	mov	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4313      	orrs	r3, r2
 8005098:	600b      	str	r3, [r1, #0]
}
 800509a:	bf00      	nop
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	08014a40 	.word	0x08014a40

080050ac <LL_DMA_SetChannelPriorityLevel>:
{
 80050ac:	b480      	push	{r7}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 80050bc:	4a0d      	ldr	r2, [pc, #52]	; (80050f4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	4413      	add	r3, r2
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	461a      	mov	r2, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	4413      	add	r3, r2
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050d0:	4908      	ldr	r1, [pc, #32]	; (80050f4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	440b      	add	r3, r1
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	4619      	mov	r1, r3
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	440b      	add	r3, r1
 80050de:	4619      	mov	r1, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	600b      	str	r3, [r1, #0]
}
 80050e6:	bf00      	nop
 80050e8:	371c      	adds	r7, #28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	08014a40 	.word	0x08014a40

080050f8 <LL_DMA_SetPeriphRequest>:
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	0a9b      	lsrs	r3, r3, #10
 8005108:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800510c:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8005110:	00db      	lsls	r3, r3, #3
 8005112:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	4413      	add	r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005120:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	4413      	add	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005136:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	430a      	orrs	r2, r1
 800513e:	601a      	str	r2, [r3, #0]
}
 8005140:	bf00      	nop
 8005142:	371c      	adds	r7, #28
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <LL_AHB2_GRP1_EnableClock>:
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005154:	4b08      	ldr	r3, [pc, #32]	; (8005178 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005156:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005158:	4907      	ldr	r1, [pc, #28]	; (8005178 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4313      	orrs	r3, r2
 800515e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005160:	4b05      	ldr	r3, [pc, #20]	; (8005178 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005162:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4013      	ands	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800516a:	68fb      	ldr	r3, [r7, #12]
}
 800516c:	bf00      	nop
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	40021000 	.word	0x40021000

0800517c <LL_APB2_GRP1_EnableClock>:
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005184:	4b08      	ldr	r3, [pc, #32]	; (80051a8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005186:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005188:	4907      	ldr	r1, [pc, #28]	; (80051a8 <LL_APB2_GRP1_EnableClock+0x2c>)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4313      	orrs	r3, r2
 800518e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005190:	4b05      	ldr	r3, [pc, #20]	; (80051a8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005192:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4013      	ands	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800519a:	68fb      	ldr	r3, [r7, #12]
}
 800519c:	bf00      	nop
 800519e:	3714      	adds	r7, #20
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr
 80051a8:	40021000 	.word	0x40021000

080051ac <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f043 0201 	orr.w	r2, r3, #1
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	601a      	str	r2, [r3, #0]
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	601a      	str	r2, [r3, #0]
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	075b      	lsls	r3, r3, #29
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	609a      	str	r2, [r3, #8]
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	065b      	lsls	r3, r3, #25
 800522a:	431a      	orrs	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	609a      	str	r2, [r3, #8]
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	609a      	str	r2, [r3, #8]
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005278:	2b80      	cmp	r3, #128	; 0x80
 800527a:	d101      	bne.n	8005280 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 800527c:	2301      	movs	r3, #1
 800527e:	e000      	b.n	8005282 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 800528e:	b480      	push	{r7}
 8005290:	b083      	sub	sp, #12
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	69db      	ldr	r3, [r3, #28]
 800529a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800529e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052a2:	d101      	bne.n	80052a8 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80052a4:	2301      	movs	r3, #1
 80052a6:	e000      	b.n	80052aa <LL_USART_IsActiveFlag_TEACK+0x1c>
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80052b6:	b480      	push	{r7}
 80052b8:	b083      	sub	sp, #12
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052ca:	d101      	bne.n	80052d0 <LL_USART_IsActiveFlag_REACK+0x1a>
 80052cc:	2301      	movs	r3, #1
 80052ce:	e000      	b.n	80052d2 <LL_USART_IsActiveFlag_REACK+0x1c>
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	460b      	mov	r3, r1
 80052e8:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80052ea:	78fa      	ldrb	r2, [r7, #3]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08e      	sub	sp, #56	; 0x38
 8005300:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8005302:	f107 0318 	add.w	r3, r7, #24
 8005306:	2220      	movs	r2, #32
 8005308:	2100      	movs	r1, #0
 800530a:	4618      	mov	r0, r3
 800530c:	f009 f9d8 	bl	800e6c0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005310:	463b      	mov	r3, r7
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	605a      	str	r2, [r3, #4]
 8005318:	609a      	str	r2, [r3, #8]
 800531a:	60da      	str	r2, [r3, #12]
 800531c:	611a      	str	r2, [r3, #16]
 800531e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8005320:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005324:	f7ff ff2a 	bl	800517c <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005328:	2001      	movs	r0, #1
 800532a:	f7ff ff0f 	bl	800514c <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 800532e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005332:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005334:	2302      	movs	r3, #2
 8005336:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005338:	2300      	movs	r3, #0
 800533a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800533c:	2300      	movs	r3, #0
 800533e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005340:	2300      	movs	r3, #0
 8005342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8005344:	2307      	movs	r3, #7
 8005346:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005348:	463b      	mov	r3, r7
 800534a:	4619      	mov	r1, r3
 800534c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005350:	f007 ff49 	bl	800d1e6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8005354:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005358:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800535a:	2302      	movs	r3, #2
 800535c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800535e:	2300      	movs	r3, #0
 8005360:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005362:	2300      	movs	r3, #0
 8005364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005366:	2300      	movs	r3, #0
 8005368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800536a:	2307      	movs	r3, #7
 800536c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800536e:	463b      	mov	r3, r7
 8005370:	4619      	mov	r1, r3
 8005372:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005376:	f007 ff36 	bl	800d1e6 <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 800537a:	2218      	movs	r2, #24
 800537c:	2104      	movs	r1, #4
 800537e:	4844      	ldr	r0, [pc, #272]	; (8005490 <MX_USART1_UART_Init+0x194>)
 8005380:	f7ff feba 	bl	80050f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8005384:	2200      	movs	r2, #0
 8005386:	2104      	movs	r1, #4
 8005388:	4841      	ldr	r0, [pc, #260]	; (8005490 <MX_USART1_UART_Init+0x194>)
 800538a:	f7ff fda9 	bl	8004ee0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 800538e:	2200      	movs	r2, #0
 8005390:	2104      	movs	r1, #4
 8005392:	483f      	ldr	r0, [pc, #252]	; (8005490 <MX_USART1_UART_Init+0x194>)
 8005394:	f7ff fe8a 	bl	80050ac <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 8005398:	2200      	movs	r2, #0
 800539a:	2104      	movs	r1, #4
 800539c:	483c      	ldr	r0, [pc, #240]	; (8005490 <MX_USART1_UART_Init+0x194>)
 800539e:	f7ff fdc7 	bl	8004f30 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 80053a2:	2200      	movs	r2, #0
 80053a4:	2104      	movs	r1, #4
 80053a6:	483a      	ldr	r0, [pc, #232]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053a8:	f7ff fde8 	bl	8004f7c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 80053ac:	2280      	movs	r2, #128	; 0x80
 80053ae:	2104      	movs	r1, #4
 80053b0:	4837      	ldr	r0, [pc, #220]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053b2:	f7ff fe09 	bl	8004fc8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 80053b6:	2200      	movs	r2, #0
 80053b8:	2104      	movs	r1, #4
 80053ba:	4835      	ldr	r0, [pc, #212]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053bc:	f7ff fe2a 	bl	8005014 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 80053c0:	2200      	movs	r2, #0
 80053c2:	2104      	movs	r1, #4
 80053c4:	4832      	ldr	r0, [pc, #200]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053c6:	f7ff fe4b 	bl	8005060 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 80053ca:	2219      	movs	r2, #25
 80053cc:	2105      	movs	r1, #5
 80053ce:	4830      	ldr	r0, [pc, #192]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053d0:	f7ff fe92 	bl	80050f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80053d4:	2210      	movs	r2, #16
 80053d6:	2105      	movs	r1, #5
 80053d8:	482d      	ldr	r0, [pc, #180]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053da:	f7ff fd81 	bl	8004ee0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 80053de:	2200      	movs	r2, #0
 80053e0:	2105      	movs	r1, #5
 80053e2:	482b      	ldr	r0, [pc, #172]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053e4:	f7ff fe62 	bl	80050ac <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80053e8:	2200      	movs	r2, #0
 80053ea:	2105      	movs	r1, #5
 80053ec:	4828      	ldr	r0, [pc, #160]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053ee:	f7ff fd9f 	bl	8004f30 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 80053f2:	2200      	movs	r2, #0
 80053f4:	2105      	movs	r1, #5
 80053f6:	4826      	ldr	r0, [pc, #152]	; (8005490 <MX_USART1_UART_Init+0x194>)
 80053f8:	f7ff fdc0 	bl	8004f7c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 80053fc:	2280      	movs	r2, #128	; 0x80
 80053fe:	2105      	movs	r1, #5
 8005400:	4823      	ldr	r0, [pc, #140]	; (8005490 <MX_USART1_UART_Init+0x194>)
 8005402:	f7ff fde1 	bl	8004fc8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8005406:	2200      	movs	r2, #0
 8005408:	2105      	movs	r1, #5
 800540a:	4821      	ldr	r0, [pc, #132]	; (8005490 <MX_USART1_UART_Init+0x194>)
 800540c:	f7ff fe02 	bl	8005014 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8005410:	2200      	movs	r2, #0
 8005412:	2105      	movs	r1, #5
 8005414:	481e      	ldr	r0, [pc, #120]	; (8005490 <MX_USART1_UART_Init+0x194>)
 8005416:	f7ff fe23 	bl	8005060 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 800541a:	2300      	movs	r3, #0
 800541c:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 800541e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005422:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8005424:	2300      	movs	r3, #0
 8005426:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005428:	2300      	movs	r3, #0
 800542a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800542c:	2300      	movs	r3, #0
 800542e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005430:	230c      	movs	r3, #12
 8005432:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8005434:	2300      	movs	r3, #0
 8005436:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005438:	2300      	movs	r3, #0
 800543a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 800543c:	f107 0318 	add.w	r3, r7, #24
 8005440:	4619      	mov	r1, r3
 8005442:	4814      	ldr	r0, [pc, #80]	; (8005494 <MX_USART1_UART_Init+0x198>)
 8005444:	f009 f81e 	bl	800e484 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005448:	2100      	movs	r1, #0
 800544a:	4812      	ldr	r0, [pc, #72]	; (8005494 <MX_USART1_UART_Init+0x198>)
 800544c:	f7ff fece 	bl	80051ec <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005450:	2100      	movs	r1, #0
 8005452:	4810      	ldr	r0, [pc, #64]	; (8005494 <MX_USART1_UART_Init+0x198>)
 8005454:	f7ff fede 	bl	8005214 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8005458:	480e      	ldr	r0, [pc, #56]	; (8005494 <MX_USART1_UART_Init+0x198>)
 800545a:	f7ff feb7 	bl	80051cc <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 800545e:	480d      	ldr	r0, [pc, #52]	; (8005494 <MX_USART1_UART_Init+0x198>)
 8005460:	f7ff feec 	bl	800523c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8005464:	480b      	ldr	r0, [pc, #44]	; (8005494 <MX_USART1_UART_Init+0x198>)
 8005466:	f7ff fea1 	bl	80051ac <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 800546a:	bf00      	nop
 800546c:	4809      	ldr	r0, [pc, #36]	; (8005494 <MX_USART1_UART_Init+0x198>)
 800546e:	f7ff ff0e 	bl	800528e <LL_USART_IsActiveFlag_TEACK>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d0f9      	beq.n	800546c <MX_USART1_UART_Init+0x170>
 8005478:	4806      	ldr	r0, [pc, #24]	; (8005494 <MX_USART1_UART_Init+0x198>)
 800547a:	f7ff ff1c 	bl	80052b6 <LL_USART_IsActiveFlag_REACK>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f3      	beq.n	800546c <MX_USART1_UART_Init+0x170>
  {
  }

}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	3738      	adds	r7, #56	; 0x38
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	40020000 	.word	0x40020000
 8005494:	40013800 	.word	0x40013800

08005498 <Communication_Initialize>:

/* USER CODE BEGIN 1 */
void Communication_Initialize(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
    setbuf(stdout,NULL);
 800549c:	4b04      	ldr	r3, [pc, #16]	; (80054b0 <Communication_Initialize+0x18>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	2100      	movs	r1, #0
 80054a4:	4618      	mov	r0, r3
 80054a6:	f00a f831 	bl	800f50c <setbuf>
}
 80054aa:	bf00      	nop
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20000020 	.word	0x20000020

080054b4 <USART_TransmitByte>:

void USART_TransmitByte(uint8_t ch){
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	4603      	mov	r3, r0
 80054bc:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	4619      	mov	r1, r3
 80054c2:	4807      	ldr	r0, [pc, #28]	; (80054e0 <USART_TransmitByte+0x2c>)
 80054c4:	f7ff ff0b 	bl	80052de <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 80054c8:	bf00      	nop
 80054ca:	4805      	ldr	r0, [pc, #20]	; (80054e0 <USART_TransmitByte+0x2c>)
 80054cc:	f7ff fecc 	bl	8005268 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0f9      	beq.n	80054ca <USART_TransmitByte+0x16>
}
 80054d6:	bf00      	nop
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40013800 	.word	0x40013800

080054e4 <Get_NowSpeed>:
float  			f_ErrChkAngle; 			  // ??
bool   			bl_ErrChk; 				  // ?????FALSE?????TRUE??????
bool			bl_failsafe		= FALSE;	// ???????TRUE?????FALSE??????


float Get_NowSpeed(void){
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
	return f_NowSpeed;
 80054e8:	4b04      	ldr	r3, [pc, #16]	; (80054fc <Get_NowSpeed+0x18>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	ee07 3a90 	vmov	s15, r3
}
 80054f0:	eeb0 0a67 	vmov.f32	s0, s15
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	20000230 	.word	0x20000230

08005500 <Get_NowDist>:

float Get_NowDist(void){
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
	return f_NowDist;
 8005504:	4b04      	ldr	r3, [pc, #16]	; (8005518 <Get_NowDist+0x18>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	ee07 3a90 	vmov	s15, r3
}
 800550c:	eeb0 0a67 	vmov.f32	s0, s15
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr
 8005518:	20000254 	.word	0x20000254

0800551c <Get_TrgtDist>:

float Get_TrgtDist(void){
 800551c:	b480      	push	{r7}
 800551e:	af00      	add	r7, sp, #0
	return f_TrgtDist;
 8005520:	4b04      	ldr	r3, [pc, #16]	; (8005534 <Get_TrgtDist+0x18>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	ee07 3a90 	vmov	s15, r3
}
 8005528:	eeb0 0a67 	vmov.f32	s0, s15
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	20000250 	.word	0x20000250

08005538 <Get_TrgtSpeed>:

float Get_TrgtSpeed(void){
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
	return f_TrgtSpeed;
 800553c:	4b04      	ldr	r3, [pc, #16]	; (8005550 <Get_TrgtSpeed+0x18>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	ee07 3a90 	vmov	s15, r3
}
 8005544:	eeb0 0a67 	vmov.f32	s0, s15
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	20000234 	.word	0x20000234

08005554 <Set_TrgtSpeed>:

void Set_TrgtSpeed(float speed){
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 800555e:	4a04      	ldr	r2, [pc, #16]	; (8005570 <Set_TrgtSpeed+0x1c>)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6013      	str	r3, [r2, #0]
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr
 8005570:	20000234 	.word	0x20000234

08005574 <Get_NowAngle>:

float Get_NowAngle(void){
 8005574:	b480      	push	{r7}
 8005576:	af00      	add	r7, sp, #0
	return f_NowAngle;
 8005578:	4b04      	ldr	r3, [pc, #16]	; (800558c <Get_NowAngle+0x18>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	ee07 3a90 	vmov	s15, r3
}
 8005580:	eeb0 0a67 	vmov.f32	s0, s15
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	20000284 	.word	0x20000284

08005590 <Get_TrgtAngle>:

float Get_TrgtAngle(void){
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
	return f_TrgtAngle;
 8005594:	4b04      	ldr	r3, [pc, #16]	; (80055a8 <Get_TrgtAngle+0x18>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	ee07 3a90 	vmov	s15, r3
}
 800559c:	eeb0 0a67 	vmov.f32	s0, s15
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	20000288 	.word	0x20000288

080055ac <Get_TrgtAngleS>:

float Get_TrgtAngleS(void){
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 80055b0:	4b04      	ldr	r3, [pc, #16]	; (80055c4 <Get_TrgtAngleS+0x18>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	ee07 3a90 	vmov	s15, r3
}
 80055b8:	eeb0 0a67 	vmov.f32	s0, s15
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	20000270 	.word	0x20000270

080055c8 <INTC_sys>:

void INTC_sys(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 80055cc:	4b14      	ldr	r3, [pc, #80]	; (8005620 <INTC_sys+0x58>)
 80055ce:	881b      	ldrh	r3, [r3, #0]
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	3301      	adds	r3, #1
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	4b12      	ldr	r3, [pc, #72]	; (8005620 <INTC_sys+0x58>)
 80055d8:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec ?? sec
 80055da:	4b11      	ldr	r3, [pc, #68]	; (8005620 <INTC_sys+0x58>)
 80055dc:	881b      	ldrh	r3, [r3, #0]
 80055de:	b29b      	uxth	r3, r3
 80055e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055e4:	d309      	bcc.n	80055fa <INTC_sys+0x32>
		Msec_in  = 0;
 80055e6:	4b0e      	ldr	r3, [pc, #56]	; (8005620 <INTC_sys+0x58>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 80055ec:	4b0d      	ldr	r3, [pc, #52]	; (8005624 <INTC_sys+0x5c>)
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	3301      	adds	r3, #1
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	4b0b      	ldr	r3, [pc, #44]	; (8005624 <INTC_sys+0x5c>)
 80055f8:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec ?? min
 80055fa:	4b0a      	ldr	r3, [pc, #40]	; (8005624 <INTC_sys+0x5c>)
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b3b      	cmp	r3, #59	; 0x3b
 8005602:	d909      	bls.n	8005618 <INTC_sys+0x50>
		Sec_in = 0;
 8005604:	4b07      	ldr	r3, [pc, #28]	; (8005624 <INTC_sys+0x5c>)
 8005606:	2200      	movs	r2, #0
 8005608:	701a      	strb	r2, [r3, #0]
		Min_in++;
 800560a:	4b07      	ldr	r3, [pc, #28]	; (8005628 <INTC_sys+0x60>)
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	b2db      	uxtb	r3, r3
 8005610:	3301      	adds	r3, #1
 8005612:	b2da      	uxtb	r2, r3
 8005614:	4b04      	ldr	r3, [pc, #16]	; (8005628 <INTC_sys+0x60>)
 8005616:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 8005618:	f001 fa06 	bl	8006a28 <CTRL_pol>
}
 800561c:	bf00      	nop
 800561e:	bd80      	pop	{r7, pc}
 8005620:	200006f8 	.word	0x200006f8
 8005624:	200002cc 	.word	0x200002cc
 8005628:	200002c4 	.word	0x200002c4

0800562c <CTRL_sta>:

void CTRL_sta( void )
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 8005630:	4b03      	ldr	r3, [pc, #12]	; (8005640 <CTRL_sta+0x14>)
 8005632:	2201      	movs	r2, #1
 8005634:	701a      	strb	r2, [r3, #0]
}
 8005636:	bf00      	nop
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	2000021c 	.word	0x2000021c

08005644 <CTRL_stop>:

void CTRL_stop( void )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 8005648:	4b05      	ldr	r3, [pc, #20]	; (8005660 <CTRL_stop+0x1c>)
 800564a:	2200      	movs	r2, #0
 800564c:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 800564e:	2000      	movs	r0, #0
 8005650:	f002 f9c8 	bl	80079e4 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 8005654:	2001      	movs	r0, #1
 8005656:	f002 f9c5 	bl	80079e4 <DCM_brakeMot>
}
 800565a:	bf00      	nop
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	2000021c 	.word	0x2000021c

08005664 <CTRL_clrData>:

void CTRL_clrData( void )
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
	f_NowAngle		= 0;						// []   					???1[msec]?
	s_GyroVal		= 0;						// 
	f_GyroNowAngle	= 0;							// 
*/
	/*  */
	f_TrgtSpeed		= 0;						// []    [m/s]			???1[msec]?
 8005668:	4b18      	ldr	r3, [pc, #96]	; (80056cc <CTRL_clrData+0x68>)
 800566a:	f04f 0200 	mov.w	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				???1[msec]?
 8005670:	4b17      	ldr	r3, [pc, #92]	; (80056d0 <CTRL_clrData+0x6c>)
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			???1[msec]?
 8005678:	4b16      	ldr	r3, [pc, #88]	; (80056d4 <CTRL_clrData+0x70>)
 800567a:	f04f 0200 	mov.w	r2, #0
 800567e:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					???1[msec]?
 8005680:	4b15      	ldr	r3, [pc, #84]	; (80056d8 <CTRL_clrData+0x74>)
 8005682:	f04f 0200 	mov.w	r2, #0
 8005686:	601a      	str	r2, [r3, #0]

	/* ?? */
	f_SpeedErrSum	= 0;
 8005688:	4b14      	ldr	r3, [pc, #80]	; (80056dc <CTRL_clrData+0x78>)
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;						// []   ????			???1[msec]?
 8005690:	4b13      	ldr	r3, [pc, #76]	; (80056e0 <CTRL_clrData+0x7c>)
 8005692:	f04f 0200 	mov.w	r2, #0
 8005696:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum	= 0;
 8005698:	4b12      	ldr	r3, [pc, #72]	; (80056e4 <CTRL_clrData+0x80>)
 800569a:	f04f 0200 	mov.w	r2, #0
 800569e:	601a      	str	r2, [r3, #0]
	f_AngleErrSum 	= 0;						// []   ????			???1[msec]?
 80056a0:	4b11      	ldr	r3, [pc, #68]	; (80056e8 <CTRL_clrData+0x84>)
 80056a2:	f04f 0200 	mov.w	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]
	f_ErrSpeedBuf	= 0;
 80056a8:	4b10      	ldr	r3, [pc, #64]	; (80056ec <CTRL_clrData+0x88>)
 80056aa:	f04f 0200 	mov.w	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		???1[msec]?
 80056b0:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <CTRL_clrData+0x8c>)
 80056b2:	f04f 0200 	mov.w	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 80056b8:	4b0e      	ldr	r3, [pc, #56]	; (80056f4 <CTRL_clrData+0x90>)
 80056ba:	f04f 0200 	mov.w	r2, #0
 80056be:	601a      	str	r2, [r3, #0]
}
 80056c0:	bf00      	nop
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	20000234 	.word	0x20000234
 80056d0:	20000250 	.word	0x20000250
 80056d4:	20000270 	.word	0x20000270
 80056d8:	20000288 	.word	0x20000288
 80056dc:	2000023c 	.word	0x2000023c
 80056e0:	20000260 	.word	0x20000260
 80056e4:	20000278 	.word	0x20000278
 80056e8:	2000028c 	.word	0x2000028c
 80056ec:	20000238 	.word	0x20000238
 80056f0:	20000294 	.word	0x20000294
 80056f4:	20000274 	.word	0x20000274

080056f8 <CTRL_clrNowData>:

void CTRL_clrNowData(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
	ENC_setref();
 80056fc:	f002 fb1c 	bl	8007d38 <ENC_setref>
	l_CntR			= 0;						// 
 8005700:	4b11      	ldr	r3, [pc, #68]	; (8005748 <CTRL_clrNowData+0x50>)
 8005702:	2200      	movs	r2, #0
 8005704:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8005706:	4b11      	ldr	r3, [pc, #68]	; (800574c <CTRL_clrNowData+0x54>)
 8005708:	2200      	movs	r2, #0
 800570a:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// ????
 800570c:	4b10      	ldr	r3, [pc, #64]	; (8005750 <CTRL_clrNowData+0x58>)
 800570e:	f04f 0200 	mov.w	r2, #0
 8005712:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 8005714:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <CTRL_clrNowData+0x5c>)
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 800571c:	4b0e      	ldr	r3, [pc, #56]	; (8005758 <CTRL_clrNowData+0x60>)
 800571e:	f04f 0200 	mov.w	r2, #0
 8005722:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [m/s]			???1[msec]?
 8005724:	4b0d      	ldr	r3, [pc, #52]	; (800575c <CTRL_clrNowData+0x64>)
 8005726:	f04f 0200 	mov.w	r2, #0
 800572a:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					???1[msec]?
 800572c:	4b0c      	ldr	r3, [pc, #48]	; (8005760 <CTRL_clrNowData+0x68>)
 800572e:	f04f 0200 	mov.w	r2, #0
 8005732:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 8005734:	4b0b      	ldr	r3, [pc, #44]	; (8005764 <CTRL_clrNowData+0x6c>)
 8005736:	2200      	movs	r2, #0
 8005738:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 800573a:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <CTRL_clrNowData+0x70>)
 800573c:	f04f 0200 	mov.w	r2, #0
 8005740:	601a      	str	r2, [r3, #0]
}
 8005742:	bf00      	nop
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	20000fb4 	.word	0x20000fb4
 800574c:	20000fb0 	.word	0x20000fb0
 8005750:	20000254 	.word	0x20000254
 8005754:	20000258 	.word	0x20000258
 8005758:	2000025c 	.word	0x2000025c
 800575c:	20000230 	.word	0x20000230
 8005760:	20000284 	.word	0x20000284
 8005764:	200002e2 	.word	0x200002e2
 8005768:	200002c0 	.word	0x200002c0

0800576c <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
	/* ?? */
	en_Type					= p_data->en_type;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	781a      	ldrb	r2, [r3, #0]
 8005778:	4b1d      	ldr	r3, [pc, #116]	; (80057f0 <CTRL_setData+0x84>)
 800577a:	701a      	strb	r2, [r3, #0]

	/*  */
	f_Acc 					= p_data->f_acc;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	4a1c      	ldr	r2, [pc, #112]	; (80057f4 <CTRL_setData+0x88>)
 8005782:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_now;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	4a1b      	ldr	r2, [pc, #108]	; (80057f8 <CTRL_setData+0x8c>)
 800578a:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_trgt;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	4a1a      	ldr	r2, [pc, #104]	; (80057fc <CTRL_setData+0x90>)
 8005792:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseDist 				= p_data->f_nowDist;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	4a19      	ldr	r2, [pc, #100]	; (8005800 <CTRL_setData+0x94>)
 800579a:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_dist;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	4a18      	ldr	r2, [pc, #96]	; (8005804 <CTRL_setData+0x98>)
 80057a2:	6013      	str	r3, [r2, #0]

	/*  */
	f_AccAngleS 			= p_data->f_accAngleS;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	69db      	ldr	r3, [r3, #28]
 80057a8:	4a17      	ldr	r2, [pc, #92]	; (8005808 <CTRL_setData+0x9c>)
 80057aa:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_nowAngleS;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	4a16      	ldr	r2, [pc, #88]	; (800580c <CTRL_setData+0xa0>)
 80057b2:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_trgtAngleS;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	4a15      	ldr	r2, [pc, #84]	; (8005810 <CTRL_setData+0xa4>)
 80057ba:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseAngle 			= p_data->f_nowAngle;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c0:	4a14      	ldr	r2, [pc, #80]	; (8005814 <CTRL_setData+0xa8>)
 80057c2:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_angle;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c8:	4a13      	ldr	r2, [pc, #76]	; (8005818 <CTRL_setData+0xac>)
 80057ca:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 80057cc:	4b13      	ldr	r3, [pc, #76]	; (800581c <CTRL_setData+0xb0>)
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_time;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	4a11      	ldr	r2, [pc, #68]	; (8005820 <CTRL_setData+0xb4>)
 80057da:	6013      	str	r3, [r2, #0]

	escape_wait			= 0;
 80057dc:	4b11      	ldr	r3, [pc, #68]	; (8005824 <CTRL_setData+0xb8>)
 80057de:	f04f 0200 	mov.w	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// ?
 80057e4:	f7ff ff22 	bl	800562c <CTRL_sta>

}
 80057e8:	bf00      	nop
 80057ea:	3708      	adds	r7, #8
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	200002ce 	.word	0x200002ce
 80057f4:	20000224 	.word	0x20000224
 80057f8:	20000228 	.word	0x20000228
 80057fc:	2000022c 	.word	0x2000022c
 8005800:	20000248 	.word	0x20000248
 8005804:	2000024c 	.word	0x2000024c
 8005808:	20000264 	.word	0x20000264
 800580c:	20000268 	.word	0x20000268
 8005810:	2000026c 	.word	0x2000026c
 8005814:	2000027c 	.word	0x2000027c
 8005818:	20000280 	.word	0x20000280
 800581c:	20000220 	.word	0x20000220
 8005820:	20000008 	.word	0x20000008
 8005824:	200006e8 	.word	0x200006e8

08005828 <CTRL_refNow>:

void CTRL_refNow( void )
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [m/s]
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [m/s]
 8005834:	f04f 0300 	mov.w	r3, #0
 8005838:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [m]
 800583a:	4b3c      	ldr	r3, [pc, #240]	; (800592c <CTRL_refNow+0x104>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	ee07 3a90 	vmov	s15, r3
 8005842:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005846:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8005930 <CTRL_refNow+0x108>
 800584a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800584e:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [m]
 8005852:	4b38      	ldr	r3, [pc, #224]	; (8005934 <CTRL_refNow+0x10c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	ee07 3a90 	vmov	s15, r3
 800585a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800585e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005930 <CTRL_refNow+0x108>
 8005862:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005866:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000;								//  [m/s] ( [??] * 1(0.0509[mm]) * 1000(msecsec)
 800586a:	edd7 7a01 	vldr	s15, [r7, #4]
 800586e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8005938 <CTRL_refNow+0x110>
 8005872:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005876:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000;								//  [m/s] ( [??] * 1(0.0509[mm]) * 1000(msecsec)
 800587a:	edd7 7a00 	vldr	s15, [r7]
 800587e:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8005938 <CTRL_refNow+0x110>
 8005882:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005886:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			// ???????? [1m/s]
 800588a:	ed97 7a03 	vldr	s14, [r7, #12]
 800588e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005892:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005896:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800589a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800589e:	4b27      	ldr	r3, [pc, #156]	; (800593c <CTRL_refNow+0x114>)
 80058a0:	edc3 7a00 	vstr	s15, [r3]

	/*motor AngleS*/
	f_MotorR_AngleS	= f_speedR /(PI*TIRE_D)/GEAR_RATIO;
 80058a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80058a8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8005940 <CTRL_refNow+0x118>
 80058ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80058b0:	eddf 6a24 	vldr	s13, [pc, #144]	; 8005944 <CTRL_refNow+0x11c>
 80058b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058b8:	4b23      	ldr	r3, [pc, #140]	; (8005948 <CTRL_refNow+0x120>)
 80058ba:	edc3 7a00 	vstr	s15, [r3]
	f_MotorL_AngleS = f_speedL /(PI*TIRE_D)/GEAR_RATIO;
 80058be:	edd7 7a02 	vldr	s15, [r7, #8]
 80058c2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8005940 <CTRL_refNow+0x118>
 80058c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80058ca:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8005944 <CTRL_refNow+0x11c>
 80058ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058d2:	4b1e      	ldr	r3, [pc, #120]	; (800594c <CTRL_refNow+0x124>)
 80058d4:	edc3 7a00 	vstr	s15, [r3]
	/*  */
	f_NowDistR += f_r;									// 
 80058d8:	4b1d      	ldr	r3, [pc, #116]	; (8005950 <CTRL_refNow+0x128>)
 80058da:	ed93 7a00 	vldr	s14, [r3]
 80058de:	edd7 7a01 	vldr	s15, [r7, #4]
 80058e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058e6:	4b1a      	ldr	r3, [pc, #104]	; (8005950 <CTRL_refNow+0x128>)
 80058e8:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 80058ec:	4b19      	ldr	r3, [pc, #100]	; (8005954 <CTRL_refNow+0x12c>)
 80058ee:	ed93 7a00 	vldr	s14, [r3]
 80058f2:	edd7 7a00 	vldr	s15, [r7]
 80058f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058fa:	4b16      	ldr	r3, [pc, #88]	; (8005954 <CTRL_refNow+0x12c>)
 80058fc:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2;		// ??
 8005900:	4b13      	ldr	r3, [pc, #76]	; (8005950 <CTRL_refNow+0x128>)
 8005902:	ed93 7a00 	vldr	s14, [r3]
 8005906:	4b13      	ldr	r3, [pc, #76]	; (8005954 <CTRL_refNow+0x12c>)
 8005908:	edd3 7a00 	vldr	s15, [r3]
 800590c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005910:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005914:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005918:	4b0f      	ldr	r3, [pc, #60]	; (8005958 <CTRL_refNow+0x130>)
 800591a:	edc3 7a00 	vstr	s15, [r3]
}
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20000fb4 	.word	0x20000fb4
 8005930:	352222df 	.word	0x352222df
 8005934:	20000fb0 	.word	0x20000fb0
 8005938:	447a0000 	.word	0x447a0000
 800593c:	20000230 	.word	0x20000230
 8005940:	3d2222df 	.word	0x3d2222df
 8005944:	40666666 	.word	0x40666666
 8005948:	20000240 	.word	0x20000240
 800594c:	20000244 	.word	0x20000244
 8005950:	20000258 	.word	0x20000258
 8005954:	2000025c 	.word	0x2000025c
 8005958:	20000254 	.word	0x20000254
 800595c:	00000000 	.word	0x00000000

08005960 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 8005960:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005964:	af00      	add	r7, sp, #0
	/* mode */
	switch( en_Type ){
 8005966:	4ba8      	ldr	r3, [pc, #672]	; (8005c08 <CTRL_refTarget+0x2a8>)
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	2b0e      	cmp	r3, #14
 800596c:	f200 859b 	bhi.w	80064a6 <CTRL_refTarget+0xb46>
 8005970:	a201      	add	r2, pc, #4	; (adr r2, 8005978 <CTRL_refTarget+0x18>)
 8005972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005976:	bf00      	nop
 8005978:	080059b5 	.word	0x080059b5
 800597c:	08005a33 	.word	0x08005a33
 8005980:	08005a3f 	.word	0x08005a3f
 8005984:	080059b5 	.word	0x080059b5
 8005988:	08005a33 	.word	0x08005a33
 800598c:	08005a3f 	.word	0x08005a3f
 8005990:	080064a7 	.word	0x080064a7
 8005994:	08005af7 	.word	0x08005af7
 8005998:	080064a7 	.word	0x080064a7
 800599c:	08005c41 	.word	0x08005c41
 80059a0:	08005db9 	.word	0x08005db9
 80059a4:	08005e33 	.word	0x08005e33
 80059a8:	08006059 	.word	0x08006059
 80059ac:	08006225 	.word	0x08006225
 80059b0:	0800641d 	.word	0x0800641d

		/* acc(straight) */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			if( f_TrgtSpeed < (f_LastSpeed -(f_Acc * 0.001)) ){												// ????
 80059b4:	4b95      	ldr	r3, [pc, #596]	; (8005c0c <CTRL_refTarget+0x2ac>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7fa fded 	bl	8000598 <__aeabi_f2d>
 80059be:	4604      	mov	r4, r0
 80059c0:	460d      	mov	r5, r1
 80059c2:	4b93      	ldr	r3, [pc, #588]	; (8005c10 <CTRL_refTarget+0x2b0>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7fa fde6 	bl	8000598 <__aeabi_f2d>
 80059cc:	4680      	mov	r8, r0
 80059ce:	4689      	mov	r9, r1
 80059d0:	4b90      	ldr	r3, [pc, #576]	; (8005c14 <CTRL_refTarget+0x2b4>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7fa fddf 	bl	8000598 <__aeabi_f2d>
 80059da:	a389      	add	r3, pc, #548	; (adr r3, 8005c00 <CTRL_refTarget+0x2a0>)
 80059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e0:	f7fa fe32 	bl	8000648 <__aeabi_dmul>
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	4640      	mov	r0, r8
 80059ea:	4649      	mov	r1, r9
 80059ec:	f7fa fc74 	bl	80002d8 <__aeabi_dsub>
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	4620      	mov	r0, r4
 80059f6:	4629      	mov	r1, r5
 80059f8:	f7fb f898 	bl	8000b2c <__aeabi_dcmplt>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d011      	beq.n	8005a26 <CTRL_refTarget+0xc6>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
 8005a02:	4b84      	ldr	r3, [pc, #528]	; (8005c14 <CTRL_refTarget+0x2b4>)
 8005a04:	ed93 7a00 	vldr	s14, [r3]
 8005a08:	4b83      	ldr	r3, [pc, #524]	; (8005c18 <CTRL_refTarget+0x2b8>)
 8005a0a:	edd3 7a00 	vldr	s15, [r3]
 8005a0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a12:	4b82      	ldr	r3, [pc, #520]	; (8005c1c <CTRL_refTarget+0x2bc>)
 8005a14:	edd3 7a00 	vldr	s15, [r3]
 8005a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a1c:	4b7b      	ldr	r3, [pc, #492]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005a1e:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtSpeed = f_LastSpeed;
			}
			break;
 8005a22:	f000 bd41 	b.w	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005a26:	4b7a      	ldr	r3, [pc, #488]	; (8005c10 <CTRL_refTarget+0x2b0>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a78      	ldr	r2, [pc, #480]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005a2c:	6013      	str	r3, [r2, #0]
			break;
 8005a2e:	f000 bd3b 	b.w	80064a8 <CTRL_refTarget+0xb48>

		/* const(straight) */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 8005a32:	4b7a      	ldr	r3, [pc, #488]	; (8005c1c <CTRL_refTarget+0x2bc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a75      	ldr	r2, [pc, #468]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005a38:	6013      	str	r3, [r2, #0]
			break;
 8005a3a:	f000 bd35 	b.w	80064a8 <CTRL_refTarget+0xb48>

		/* dec(straight) */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			/* speed CTRL + position CTRL */
			if( f_TrgtSpeed > (f_LastSpeed +(f_Acc * 0.001))){												// ??
 8005a3e:	4b73      	ldr	r3, [pc, #460]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7fa fda8 	bl	8000598 <__aeabi_f2d>
 8005a48:	4604      	mov	r4, r0
 8005a4a:	460d      	mov	r5, r1
 8005a4c:	4b70      	ldr	r3, [pc, #448]	; (8005c10 <CTRL_refTarget+0x2b0>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7fa fda1 	bl	8000598 <__aeabi_f2d>
 8005a56:	4680      	mov	r8, r0
 8005a58:	4689      	mov	r9, r1
 8005a5a:	4b6e      	ldr	r3, [pc, #440]	; (8005c14 <CTRL_refTarget+0x2b4>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fa fd9a 	bl	8000598 <__aeabi_f2d>
 8005a64:	a366      	add	r3, pc, #408	; (adr r3, 8005c00 <CTRL_refTarget+0x2a0>)
 8005a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6a:	f7fa fded 	bl	8000648 <__aeabi_dmul>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4640      	mov	r0, r8
 8005a74:	4649      	mov	r1, r9
 8005a76:	f7fa fc31 	bl	80002dc <__adddf3>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4620      	mov	r0, r4
 8005a80:	4629      	mov	r1, r5
 8005a82:	f7fb f871 	bl	8000b68 <__aeabi_dcmpgt>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d02a      	beq.n	8005ae2 <CTRL_refTarget+0x182>
				f_TrgtSpeed = f_BaseSpeed - f_Acc * f_Time;									// 
 8005a8c:	4b63      	ldr	r3, [pc, #396]	; (8005c1c <CTRL_refTarget+0x2bc>)
 8005a8e:	ed93 7a00 	vldr	s14, [r3]
 8005a92:	4b60      	ldr	r3, [pc, #384]	; (8005c14 <CTRL_refTarget+0x2b4>)
 8005a94:	edd3 6a00 	vldr	s13, [r3]
 8005a98:	4b5f      	ldr	r3, [pc, #380]	; (8005c18 <CTRL_refTarget+0x2b8>)
 8005a9a:	edd3 7a00 	vldr	s15, [r3]
 8005a9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005aa6:	4b59      	ldr	r3, [pc, #356]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005aa8:	edc3 7a00 	vstr	s15, [r3]
				f_TrgtDist  = f_BaseDist + ( f_BaseSpeed + f_TrgtSpeed ) * f_Time / 2;		// 
 8005aac:	4b5b      	ldr	r3, [pc, #364]	; (8005c1c <CTRL_refTarget+0x2bc>)
 8005aae:	ed93 7a00 	vldr	s14, [r3]
 8005ab2:	4b56      	ldr	r3, [pc, #344]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005ab4:	edd3 7a00 	vldr	s15, [r3]
 8005ab8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005abc:	4b56      	ldr	r3, [pc, #344]	; (8005c18 <CTRL_refTarget+0x2b8>)
 8005abe:	edd3 7a00 	vldr	s15, [r3]
 8005ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ac6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005aca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ace:	4b54      	ldr	r3, [pc, #336]	; (8005c20 <CTRL_refTarget+0x2c0>)
 8005ad0:	edd3 7a00 	vldr	s15, [r3]
 8005ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ad8:	4b52      	ldr	r3, [pc, #328]	; (8005c24 <CTRL_refTarget+0x2c4>)
 8005ada:	edc3 7a00 	vstr	s15, [r3]
			/* position CTRL */
			else{
				f_TrgtSpeed = f_LastSpeed;
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005ade:	f000 bce3 	b.w	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005ae2:	4b4b      	ldr	r3, [pc, #300]	; (8005c10 <CTRL_refTarget+0x2b0>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a49      	ldr	r2, [pc, #292]	; (8005c0c <CTRL_refTarget+0x2ac>)
 8005ae8:	6013      	str	r3, [r2, #0]
				f_TrgtDist  = f_LastDist;													// 
 8005aea:	4b4f      	ldr	r3, [pc, #316]	; (8005c28 <CTRL_refTarget+0x2c8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a4d      	ldr	r2, [pc, #308]	; (8005c24 <CTRL_refTarget+0x2c4>)
 8005af0:	6013      	str	r3, [r2, #0]
			break;
 8005af2:	f000 bcd9 	b.w	80064a8 <CTRL_refTarget+0xb48>

		/* acc(Turn) */
		case CTRL_ACC_TRUN:

			/* CCW  hidari*/
			if( f_LastAngle > 0 ){
 8005af6:	4b4d      	ldr	r3, [pc, #308]	; (8005c2c <CTRL_refTarget+0x2cc>)
 8005af8:	edd3 7a00 	vldr	s15, [r3]
 8005afc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b04:	dd3d      	ble.n	8005b82 <CTRL_refTarget+0x222>
				if ( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005b06:	4b4a      	ldr	r3, [pc, #296]	; (8005c30 <CTRL_refTarget+0x2d0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fa fd44 	bl	8000598 <__aeabi_f2d>
 8005b10:	4604      	mov	r4, r0
 8005b12:	460d      	mov	r5, r1
 8005b14:	4b47      	ldr	r3, [pc, #284]	; (8005c34 <CTRL_refTarget+0x2d4>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7fa fd3d 	bl	8000598 <__aeabi_f2d>
 8005b1e:	4680      	mov	r8, r0
 8005b20:	4689      	mov	r9, r1
 8005b22:	4b45      	ldr	r3, [pc, #276]	; (8005c38 <CTRL_refTarget+0x2d8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fa fd36 	bl	8000598 <__aeabi_f2d>
 8005b2c:	a334      	add	r3, pc, #208	; (adr r3, 8005c00 <CTRL_refTarget+0x2a0>)
 8005b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b32:	f7fa fd89 	bl	8000648 <__aeabi_dmul>
 8005b36:	4602      	mov	r2, r0
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	4649      	mov	r1, r9
 8005b3e:	f7fa fbcb 	bl	80002d8 <__aeabi_dsub>
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	4620      	mov	r0, r4
 8005b48:	4629      	mov	r1, r5
 8005b4a:	f7fa ffef 	bl	8000b2c <__aeabi_dcmplt>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d010      	beq.n	8005b76 <CTRL_refTarget+0x216>
					f_TrgtAngleS = 0.0 + f_AccAngleS * f_Time;									// 
 8005b54:	4b38      	ldr	r3, [pc, #224]	; (8005c38 <CTRL_refTarget+0x2d8>)
 8005b56:	ed93 7a00 	vldr	s14, [r3]
 8005b5a:	4b2f      	ldr	r3, [pc, #188]	; (8005c18 <CTRL_refTarget+0x2b8>)
 8005b5c:	edd3 7a00 	vldr	s15, [r3]
 8005b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b64:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8005c3c <CTRL_refTarget+0x2dc>
 8005b68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b6c:	4b30      	ldr	r3, [pc, #192]	; (8005c30 <CTRL_refTarget+0x2d0>)
 8005b6e:	edc3 7a00 	vstr	s15, [r3]
				}
				else{
					f_TrgtAngleS = f_LastAngleS;
				}
			}
			break;
 8005b72:	f000 bc99 	b.w	80064a8 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005b76:	4b2f      	ldr	r3, [pc, #188]	; (8005c34 <CTRL_refTarget+0x2d4>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a2d      	ldr	r2, [pc, #180]	; (8005c30 <CTRL_refTarget+0x2d0>)
 8005b7c:	6013      	str	r3, [r2, #0]
			break;
 8005b7e:	f000 bc93 	b.w	80064a8 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){
 8005b82:	4b2b      	ldr	r3, [pc, #172]	; (8005c30 <CTRL_refTarget+0x2d0>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fa fd06 	bl	8000598 <__aeabi_f2d>
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	460d      	mov	r5, r1
 8005b90:	4b28      	ldr	r3, [pc, #160]	; (8005c34 <CTRL_refTarget+0x2d4>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f7fa fcff 	bl	8000598 <__aeabi_f2d>
 8005b9a:	4680      	mov	r8, r0
 8005b9c:	4689      	mov	r9, r1
 8005b9e:	4b26      	ldr	r3, [pc, #152]	; (8005c38 <CTRL_refTarget+0x2d8>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f7fa fcf8 	bl	8000598 <__aeabi_f2d>
 8005ba8:	a315      	add	r3, pc, #84	; (adr r3, 8005c00 <CTRL_refTarget+0x2a0>)
 8005baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bae:	f7fa fd4b 	bl	8000648 <__aeabi_dmul>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	4640      	mov	r0, r8
 8005bb8:	4649      	mov	r1, r9
 8005bba:	f7fa fb8f 	bl	80002dc <__adddf3>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	4629      	mov	r1, r5
 8005bc6:	f7fa ffcf 	bl	8000b68 <__aeabi_dcmpgt>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d010      	beq.n	8005bf2 <CTRL_refTarget+0x292>
				f_TrgtAngleS = 0.0 - f_AccAngleS * f_Time;									// 
 8005bd0:	4b19      	ldr	r3, [pc, #100]	; (8005c38 <CTRL_refTarget+0x2d8>)
 8005bd2:	ed93 7a00 	vldr	s14, [r3]
 8005bd6:	4b10      	ldr	r3, [pc, #64]	; (8005c18 <CTRL_refTarget+0x2b8>)
 8005bd8:	edd3 7a00 	vldr	s15, [r3]
 8005bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005be0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005c3c <CTRL_refTarget+0x2dc>
 8005be4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005be8:	4b11      	ldr	r3, [pc, #68]	; (8005c30 <CTRL_refTarget+0x2d0>)
 8005bea:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005bee:	f000 bc5b 	b.w	80064a8 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005bf2:	4b10      	ldr	r3, [pc, #64]	; (8005c34 <CTRL_refTarget+0x2d4>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a0e      	ldr	r2, [pc, #56]	; (8005c30 <CTRL_refTarget+0x2d0>)
 8005bf8:	6013      	str	r3, [r2, #0]
			break;
 8005bfa:	f000 bc55 	b.w	80064a8 <CTRL_refTarget+0xb48>
 8005bfe:	bf00      	nop
 8005c00:	d2f1a9fc 	.word	0xd2f1a9fc
 8005c04:	3f50624d 	.word	0x3f50624d
 8005c08:	200002ce 	.word	0x200002ce
 8005c0c:	20000234 	.word	0x20000234
 8005c10:	2000022c 	.word	0x2000022c
 8005c14:	20000224 	.word	0x20000224
 8005c18:	20000220 	.word	0x20000220
 8005c1c:	20000228 	.word	0x20000228
 8005c20:	20000248 	.word	0x20000248
 8005c24:	20000250 	.word	0x20000250
 8005c28:	2000024c 	.word	0x2000024c
 8005c2c:	20000280 	.word	0x20000280
 8005c30:	20000270 	.word	0x20000270
 8005c34:	2000026c 	.word	0x2000026c
 8005c38:	20000264 	.word	0x20000264
 8005c3c:	00000000 	.word	0x00000000
			break;

		/* dec(Turn) */
		case CTRL_DEC_TRUN:
			/* CCW */
			if( f_LastAngle > 0 ){
 8005c40:	4baf      	ldr	r3, [pc, #700]	; (8005f00 <CTRL_refTarget+0x5a0>)
 8005c42:	edd3 7a00 	vldr	s15, [r3]
 8005c46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c4e:	dd59      	ble.n	8005d04 <CTRL_refTarget+0x3a4>

				/* Angle speed CTRL + Angle CTRL */
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){												// ??
 8005c50:	4bac      	ldr	r3, [pc, #688]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7fa fc9f 	bl	8000598 <__aeabi_f2d>
 8005c5a:	4604      	mov	r4, r0
 8005c5c:	460d      	mov	r5, r1
 8005c5e:	4baa      	ldr	r3, [pc, #680]	; (8005f08 <CTRL_refTarget+0x5a8>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fa fc98 	bl	8000598 <__aeabi_f2d>
 8005c68:	4680      	mov	r8, r0
 8005c6a:	4689      	mov	r9, r1
 8005c6c:	4ba7      	ldr	r3, [pc, #668]	; (8005f0c <CTRL_refTarget+0x5ac>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7fa fc91 	bl	8000598 <__aeabi_f2d>
 8005c76:	a3a0      	add	r3, pc, #640	; (adr r3, 8005ef8 <CTRL_refTarget+0x598>)
 8005c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7c:	f7fa fce4 	bl	8000648 <__aeabi_dmul>
 8005c80:	4602      	mov	r2, r0
 8005c82:	460b      	mov	r3, r1
 8005c84:	4640      	mov	r0, r8
 8005c86:	4649      	mov	r1, r9
 8005c88:	f7fa fb28 	bl	80002dc <__adddf3>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4620      	mov	r0, r4
 8005c92:	4629      	mov	r1, r5
 8005c94:	f7fa ff68 	bl	8000b68 <__aeabi_dcmpgt>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d029      	beq.n	8005cf2 <CTRL_refTarget+0x392>
					f_TrgtAngleS = f_BaseAngleS - f_AccAngleS * f_Time;							// 
 8005c9e:	4b9c      	ldr	r3, [pc, #624]	; (8005f10 <CTRL_refTarget+0x5b0>)
 8005ca0:	ed93 7a00 	vldr	s14, [r3]
 8005ca4:	4b99      	ldr	r3, [pc, #612]	; (8005f0c <CTRL_refTarget+0x5ac>)
 8005ca6:	edd3 6a00 	vldr	s13, [r3]
 8005caa:	4b9a      	ldr	r3, [pc, #616]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005cac:	edd3 7a00 	vldr	s15, [r3]
 8005cb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cb8:	4b92      	ldr	r3, [pc, #584]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005cba:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005cbe:	4b94      	ldr	r3, [pc, #592]	; (8005f10 <CTRL_refTarget+0x5b0>)
 8005cc0:	ed93 7a00 	vldr	s14, [r3]
 8005cc4:	4b8f      	ldr	r3, [pc, #572]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005cc6:	edd3 7a00 	vldr	s15, [r3]
 8005cca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cce:	4b91      	ldr	r3, [pc, #580]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005cd0:	edd3 7a00 	vldr	s15, [r3]
 8005cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005cdc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ce0:	4b8d      	ldr	r3, [pc, #564]	; (8005f18 <CTRL_refTarget+0x5b8>)
 8005ce2:	edd3 7a00 	vldr	s15, [r3]
 8005ce6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cea:	4b8c      	ldr	r3, [pc, #560]	; (8005f1c <CTRL_refTarget+0x5bc>)
 8005cec:	edc3 7a00 	vstr	s15, [r3]
				else{
					f_TrgtAngleS = f_LastAngleS;
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8005cf0:	e3da      	b.n	80064a8 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005cf2:	4b85      	ldr	r3, [pc, #532]	; (8005f08 <CTRL_refTarget+0x5a8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a83      	ldr	r2, [pc, #524]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005cf8:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005cfa:	4b81      	ldr	r3, [pc, #516]	; (8005f00 <CTRL_refTarget+0x5a0>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a87      	ldr	r2, [pc, #540]	; (8005f1c <CTRL_refTarget+0x5bc>)
 8005d00:	6013      	str	r3, [r2, #0]
			break;
 8005d02:	e3d1      	b.n	80064a8 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001))){												// ??
 8005d04:	4b7f      	ldr	r3, [pc, #508]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7fa fc45 	bl	8000598 <__aeabi_f2d>
 8005d0e:	4604      	mov	r4, r0
 8005d10:	460d      	mov	r5, r1
 8005d12:	4b7d      	ldr	r3, [pc, #500]	; (8005f08 <CTRL_refTarget+0x5a8>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fa fc3e 	bl	8000598 <__aeabi_f2d>
 8005d1c:	4680      	mov	r8, r0
 8005d1e:	4689      	mov	r9, r1
 8005d20:	4b7a      	ldr	r3, [pc, #488]	; (8005f0c <CTRL_refTarget+0x5ac>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7fa fc37 	bl	8000598 <__aeabi_f2d>
 8005d2a:	a373      	add	r3, pc, #460	; (adr r3, 8005ef8 <CTRL_refTarget+0x598>)
 8005d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d30:	f7fa fc8a 	bl	8000648 <__aeabi_dmul>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4640      	mov	r0, r8
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	f7fa facc 	bl	80002d8 <__aeabi_dsub>
 8005d40:	4602      	mov	r2, r0
 8005d42:	460b      	mov	r3, r1
 8005d44:	4620      	mov	r0, r4
 8005d46:	4629      	mov	r1, r5
 8005d48:	f7fa fef0 	bl	8000b2c <__aeabi_dcmplt>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d029      	beq.n	8005da6 <CTRL_refTarget+0x446>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005d52:	4b6e      	ldr	r3, [pc, #440]	; (8005f0c <CTRL_refTarget+0x5ac>)
 8005d54:	ed93 7a00 	vldr	s14, [r3]
 8005d58:	4b6e      	ldr	r3, [pc, #440]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005d5a:	edd3 7a00 	vldr	s15, [r3]
 8005d5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d62:	4b6b      	ldr	r3, [pc, #428]	; (8005f10 <CTRL_refTarget+0x5b0>)
 8005d64:	edd3 7a00 	vldr	s15, [r3]
 8005d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d6c:	4b65      	ldr	r3, [pc, #404]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005d6e:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005d72:	4b67      	ldr	r3, [pc, #412]	; (8005f10 <CTRL_refTarget+0x5b0>)
 8005d74:	ed93 7a00 	vldr	s14, [r3]
 8005d78:	4b62      	ldr	r3, [pc, #392]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005d7a:	edd3 7a00 	vldr	s15, [r3]
 8005d7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d82:	4b64      	ldr	r3, [pc, #400]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005d84:	edd3 7a00 	vldr	s15, [r3]
 8005d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d8c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005d90:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005d94:	4b60      	ldr	r3, [pc, #384]	; (8005f18 <CTRL_refTarget+0x5b8>)
 8005d96:	edd3 7a00 	vldr	s15, [r3]
 8005d9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d9e:	4b5f      	ldr	r3, [pc, #380]	; (8005f1c <CTRL_refTarget+0x5bc>)
 8005da0:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005da4:	e380      	b.n	80064a8 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005da6:	4b58      	ldr	r3, [pc, #352]	; (8005f08 <CTRL_refTarget+0x5a8>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a56      	ldr	r2, [pc, #344]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005dac:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005dae:	4b54      	ldr	r3, [pc, #336]	; (8005f00 <CTRL_refTarget+0x5a0>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a5a      	ldr	r2, [pc, #360]	; (8005f1c <CTRL_refTarget+0x5bc>)
 8005db4:	6013      	str	r3, [r2, #0]
			break;
 8005db6:	e377      	b.n	80064a8 <CTRL_refTarget+0xb48>

		/* entry(sura) */
		case CTRL_ENTRY_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005db8:	4b59      	ldr	r3, [pc, #356]	; (8005f20 <CTRL_refTarget+0x5c0>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a59      	ldr	r2, [pc, #356]	; (8005f24 <CTRL_refTarget+0x5c4>)
 8005dbe:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist - (f_TrgtSpeed * 0.001) ){
 8005dc0:	4b59      	ldr	r3, [pc, #356]	; (8005f28 <CTRL_refTarget+0x5c8>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f7fa fbe7 	bl	8000598 <__aeabi_f2d>
 8005dca:	4604      	mov	r4, r0
 8005dcc:	460d      	mov	r5, r1
 8005dce:	4b57      	ldr	r3, [pc, #348]	; (8005f2c <CTRL_refTarget+0x5cc>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7fa fbe0 	bl	8000598 <__aeabi_f2d>
 8005dd8:	4680      	mov	r8, r0
 8005dda:	4689      	mov	r9, r1
 8005ddc:	4b51      	ldr	r3, [pc, #324]	; (8005f24 <CTRL_refTarget+0x5c4>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7fa fbd9 	bl	8000598 <__aeabi_f2d>
 8005de6:	a344      	add	r3, pc, #272	; (adr r3, 8005ef8 <CTRL_refTarget+0x598>)
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f7fa fc2c 	bl	8000648 <__aeabi_dmul>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	4640      	mov	r0, r8
 8005df6:	4649      	mov	r1, r9
 8005df8:	f7fa fa6e 	bl	80002d8 <__aeabi_dsub>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	460b      	mov	r3, r1
 8005e00:	4620      	mov	r0, r4
 8005e02:	4629      	mov	r1, r5
 8005e04:	f7fa fe9c 	bl	8000b40 <__aeabi_dcmple>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d100      	bne.n	8005e10 <CTRL_refTarget+0x4b0>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
			}
			break;
 8005e0e:	e34b      	b.n	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005e10:	4b44      	ldr	r3, [pc, #272]	; (8005f24 <CTRL_refTarget+0x5c4>)
 8005e12:	ed93 7a00 	vldr	s14, [r3]
 8005e16:	4b3f      	ldr	r3, [pc, #252]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005e18:	edd3 7a00 	vldr	s15, [r3]
 8005e1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e20:	4b43      	ldr	r3, [pc, #268]	; (8005f30 <CTRL_refTarget+0x5d0>)
 8005e22:	edd3 7a00 	vldr	s15, [r3]
 8005e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e2a:	4b3f      	ldr	r3, [pc, #252]	; (8005f28 <CTRL_refTarget+0x5c8>)
 8005e2c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005e30:	e33a      	b.n	80064a8 <CTRL_refTarget+0xb48>

		/* acc(??) */
		case CTRL_ACC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005e32:	4b3b      	ldr	r3, [pc, #236]	; (8005f20 <CTRL_refTarget+0x5c0>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a3b      	ldr	r2, [pc, #236]	; (8005f24 <CTRL_refTarget+0x5c4>)
 8005e38:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8005e3a:	4b31      	ldr	r3, [pc, #196]	; (8005f00 <CTRL_refTarget+0x5a0>)
 8005e3c:	edd3 7a00 	vldr	s15, [r3]
 8005e40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e48:	dd74      	ble.n	8005f34 <CTRL_refTarget+0x5d4>
				if( f_TrgtAngleS < (f_LastAngleS +(f_AccAngleS * 0.001))){
 8005e4a:	4b2e      	ldr	r3, [pc, #184]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fa fba2 	bl	8000598 <__aeabi_f2d>
 8005e54:	4604      	mov	r4, r0
 8005e56:	460d      	mov	r5, r1
 8005e58:	4b2b      	ldr	r3, [pc, #172]	; (8005f08 <CTRL_refTarget+0x5a8>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7fa fb9b 	bl	8000598 <__aeabi_f2d>
 8005e62:	4680      	mov	r8, r0
 8005e64:	4689      	mov	r9, r1
 8005e66:	4b29      	ldr	r3, [pc, #164]	; (8005f0c <CTRL_refTarget+0x5ac>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fa fb94 	bl	8000598 <__aeabi_f2d>
 8005e70:	a321      	add	r3, pc, #132	; (adr r3, 8005ef8 <CTRL_refTarget+0x598>)
 8005e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e76:	f7fa fbe7 	bl	8000648 <__aeabi_dmul>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	4640      	mov	r0, r8
 8005e80:	4649      	mov	r1, r9
 8005e82:	f7fa fa2b 	bl	80002dc <__adddf3>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	4629      	mov	r1, r5
 8005e8e:	f7fa fe4d 	bl	8000b2c <__aeabi_dcmplt>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d029      	beq.n	8005eec <CTRL_refTarget+0x58c>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005e98:	4b1c      	ldr	r3, [pc, #112]	; (8005f0c <CTRL_refTarget+0x5ac>)
 8005e9a:	ed93 7a00 	vldr	s14, [r3]
 8005e9e:	4b1d      	ldr	r3, [pc, #116]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005ea0:	edd3 7a00 	vldr	s15, [r3]
 8005ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ea8:	4b19      	ldr	r3, [pc, #100]	; (8005f10 <CTRL_refTarget+0x5b0>)
 8005eaa:	edd3 7a00 	vldr	s15, [r3]
 8005eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005eb2:	4b14      	ldr	r3, [pc, #80]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005eb4:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005eb8:	4b15      	ldr	r3, [pc, #84]	; (8005f10 <CTRL_refTarget+0x5b0>)
 8005eba:	ed93 7a00 	vldr	s14, [r3]
 8005ebe:	4b11      	ldr	r3, [pc, #68]	; (8005f04 <CTRL_refTarget+0x5a4>)
 8005ec0:	edd3 7a00 	vldr	s15, [r3]
 8005ec4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ec8:	4b12      	ldr	r3, [pc, #72]	; (8005f14 <CTRL_refTarget+0x5b4>)
 8005eca:	edd3 7a00 	vldr	s15, [r3]
 8005ece:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ed2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005ed6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005eda:	4b0f      	ldr	r3, [pc, #60]	; (8005f18 <CTRL_refTarget+0x5b8>)
 8005edc:	edd3 7a00 	vldr	s15, [r3]
 8005ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ee4:	4b0d      	ldr	r3, [pc, #52]	; (8005f1c <CTRL_refTarget+0x5bc>)
 8005ee6:	edc3 7a00 	vstr	s15, [r3]
 8005eea:	e078      	b.n	8005fde <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005eec:	4b04      	ldr	r3, [pc, #16]	; (8005f00 <CTRL_refTarget+0x5a0>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a0a      	ldr	r2, [pc, #40]	; (8005f1c <CTRL_refTarget+0x5bc>)
 8005ef2:	6013      	str	r3, [r2, #0]
 8005ef4:	e073      	b.n	8005fde <CTRL_refTarget+0x67e>
 8005ef6:	bf00      	nop
 8005ef8:	d2f1a9fc 	.word	0xd2f1a9fc
 8005efc:	3f50624d 	.word	0x3f50624d
 8005f00:	20000280 	.word	0x20000280
 8005f04:	20000270 	.word	0x20000270
 8005f08:	2000026c 	.word	0x2000026c
 8005f0c:	20000264 	.word	0x20000264
 8005f10:	20000268 	.word	0x20000268
 8005f14:	20000220 	.word	0x20000220
 8005f18:	2000027c 	.word	0x2000027c
 8005f1c:	20000288 	.word	0x20000288
 8005f20:	20000228 	.word	0x20000228
 8005f24:	20000234 	.word	0x20000234
 8005f28:	20000250 	.word	0x20000250
 8005f2c:	2000024c 	.word	0x2000024c
 8005f30:	20000248 	.word	0x20000248
				}
			}
			/* CW */
			else{
				if( f_TrgtAngleS > (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005f34:	4bae      	ldr	r3, [pc, #696]	; (80061f0 <CTRL_refTarget+0x890>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f7fa fb2d 	bl	8000598 <__aeabi_f2d>
 8005f3e:	4604      	mov	r4, r0
 8005f40:	460d      	mov	r5, r1
 8005f42:	4bac      	ldr	r3, [pc, #688]	; (80061f4 <CTRL_refTarget+0x894>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fa fb26 	bl	8000598 <__aeabi_f2d>
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	4689      	mov	r9, r1
 8005f50:	4ba9      	ldr	r3, [pc, #676]	; (80061f8 <CTRL_refTarget+0x898>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fa fb1f 	bl	8000598 <__aeabi_f2d>
 8005f5a:	a3a3      	add	r3, pc, #652	; (adr r3, 80061e8 <CTRL_refTarget+0x888>)
 8005f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f60:	f7fa fb72 	bl	8000648 <__aeabi_dmul>
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	4640      	mov	r0, r8
 8005f6a:	4649      	mov	r1, r9
 8005f6c:	f7fa f9b4 	bl	80002d8 <__aeabi_dsub>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	4620      	mov	r0, r4
 8005f76:	4629      	mov	r1, r5
 8005f78:	f7fa fdf6 	bl	8000b68 <__aeabi_dcmpgt>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d029      	beq.n	8005fd6 <CTRL_refTarget+0x676>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005f82:	4b9d      	ldr	r3, [pc, #628]	; (80061f8 <CTRL_refTarget+0x898>)
 8005f84:	ed93 7a00 	vldr	s14, [r3]
 8005f88:	4b9c      	ldr	r3, [pc, #624]	; (80061fc <CTRL_refTarget+0x89c>)
 8005f8a:	edd3 7a00 	vldr	s15, [r3]
 8005f8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f92:	4b9b      	ldr	r3, [pc, #620]	; (8006200 <CTRL_refTarget+0x8a0>)
 8005f94:	edd3 7a00 	vldr	s15, [r3]
 8005f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f9c:	4b94      	ldr	r3, [pc, #592]	; (80061f0 <CTRL_refTarget+0x890>)
 8005f9e:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005fa2:	4b97      	ldr	r3, [pc, #604]	; (8006200 <CTRL_refTarget+0x8a0>)
 8005fa4:	ed93 7a00 	vldr	s14, [r3]
 8005fa8:	4b91      	ldr	r3, [pc, #580]	; (80061f0 <CTRL_refTarget+0x890>)
 8005faa:	edd3 7a00 	vldr	s15, [r3]
 8005fae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005fb2:	4b92      	ldr	r3, [pc, #584]	; (80061fc <CTRL_refTarget+0x89c>)
 8005fb4:	edd3 7a00 	vldr	s15, [r3]
 8005fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fbc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005fc0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005fc4:	4b8f      	ldr	r3, [pc, #572]	; (8006204 <CTRL_refTarget+0x8a4>)
 8005fc6:	edd3 7a00 	vldr	s15, [r3]
 8005fca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fce:	4b8e      	ldr	r3, [pc, #568]	; (8006208 <CTRL_refTarget+0x8a8>)
 8005fd0:	edc3 7a00 	vstr	s15, [r3]
 8005fd4:	e003      	b.n	8005fde <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005fd6:	4b8d      	ldr	r3, [pc, #564]	; (800620c <CTRL_refTarget+0x8ac>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a8b      	ldr	r2, [pc, #556]	; (8006208 <CTRL_refTarget+0x8a8>)
 8005fdc:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// ??
 8005fde:	4b8c      	ldr	r3, [pc, #560]	; (8006210 <CTRL_refTarget+0x8b0>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7fa fad8 	bl	8000598 <__aeabi_f2d>
 8005fe8:	4604      	mov	r4, r0
 8005fea:	460d      	mov	r5, r1
 8005fec:	4b89      	ldr	r3, [pc, #548]	; (8006214 <CTRL_refTarget+0x8b4>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7fa fad1 	bl	8000598 <__aeabi_f2d>
 8005ff6:	4680      	mov	r8, r0
 8005ff8:	4689      	mov	r9, r1
 8005ffa:	4b87      	ldr	r3, [pc, #540]	; (8006218 <CTRL_refTarget+0x8b8>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7fa faca 	bl	8000598 <__aeabi_f2d>
 8006004:	a378      	add	r3, pc, #480	; (adr r3, 80061e8 <CTRL_refTarget+0x888>)
 8006006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600a:	f7fa fb1d 	bl	8000648 <__aeabi_dmul>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4640      	mov	r0, r8
 8006014:	4649      	mov	r1, r9
 8006016:	f7fa f95f 	bl	80002d8 <__aeabi_dsub>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4620      	mov	r0, r4
 8006020:	4629      	mov	r1, r5
 8006022:	f7fa fda1 	bl	8000b68 <__aeabi_dcmpgt>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d010      	beq.n	800604e <CTRL_refTarget+0x6ee>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 800602c:	4b7a      	ldr	r3, [pc, #488]	; (8006218 <CTRL_refTarget+0x8b8>)
 800602e:	ed93 7a00 	vldr	s14, [r3]
 8006032:	4b72      	ldr	r3, [pc, #456]	; (80061fc <CTRL_refTarget+0x89c>)
 8006034:	edd3 7a00 	vldr	s15, [r3]
 8006038:	ee27 7a27 	vmul.f32	s14, s14, s15
 800603c:	4b77      	ldr	r3, [pc, #476]	; (800621c <CTRL_refTarget+0x8bc>)
 800603e:	edd3 7a00 	vldr	s15, [r3]
 8006042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006046:	4b73      	ldr	r3, [pc, #460]	; (8006214 <CTRL_refTarget+0x8b4>)
 8006048:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 800604c:	e22c      	b.n	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 800604e:	4b70      	ldr	r3, [pc, #448]	; (8006210 <CTRL_refTarget+0x8b0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a70      	ldr	r2, [pc, #448]	; (8006214 <CTRL_refTarget+0x8b4>)
 8006054:	6013      	str	r3, [r2, #0]
			break;
 8006056:	e227      	b.n	80064a8 <CTRL_refTarget+0xb48>

		/* const(sura) */
		case CTRL_CONST_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006058:	4b71      	ldr	r3, [pc, #452]	; (8006220 <CTRL_refTarget+0x8c0>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a6e      	ldr	r2, [pc, #440]	; (8006218 <CTRL_refTarget+0x8b8>)
 800605e:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 8006060:	4b67      	ldr	r3, [pc, #412]	; (8006200 <CTRL_refTarget+0x8a0>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a62      	ldr	r2, [pc, #392]	; (80061f0 <CTRL_refTarget+0x890>)
 8006066:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8006068:	4b68      	ldr	r3, [pc, #416]	; (800620c <CTRL_refTarget+0x8ac>)
 800606a:	edd3 7a00 	vldr	s15, [r3]
 800606e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006076:	dd3c      	ble.n	80060f2 <CTRL_refTarget+0x792>
				if( f_TrgtAngle < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 8006078:	4b63      	ldr	r3, [pc, #396]	; (8006208 <CTRL_refTarget+0x8a8>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4618      	mov	r0, r3
 800607e:	f7fa fa8b 	bl	8000598 <__aeabi_f2d>
 8006082:	4604      	mov	r4, r0
 8006084:	460d      	mov	r5, r1
 8006086:	4b61      	ldr	r3, [pc, #388]	; (800620c <CTRL_refTarget+0x8ac>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7fa fa84 	bl	8000598 <__aeabi_f2d>
 8006090:	4680      	mov	r8, r0
 8006092:	4689      	mov	r9, r1
 8006094:	4b58      	ldr	r3, [pc, #352]	; (80061f8 <CTRL_refTarget+0x898>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4618      	mov	r0, r3
 800609a:	f7fa fa7d 	bl	8000598 <__aeabi_f2d>
 800609e:	a352      	add	r3, pc, #328	; (adr r3, 80061e8 <CTRL_refTarget+0x888>)
 80060a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a4:	f7fa fad0 	bl	8000648 <__aeabi_dmul>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4640      	mov	r0, r8
 80060ae:	4649      	mov	r1, r9
 80060b0:	f7fa f914 	bl	80002dc <__adddf3>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4620      	mov	r0, r4
 80060ba:	4629      	mov	r1, r5
 80060bc:	f7fa fd36 	bl	8000b2c <__aeabi_dcmplt>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d010      	beq.n	80060e8 <CTRL_refTarget+0x788>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 80060c6:	4b4a      	ldr	r3, [pc, #296]	; (80061f0 <CTRL_refTarget+0x890>)
 80060c8:	ed93 7a00 	vldr	s14, [r3]
 80060cc:	4b4b      	ldr	r3, [pc, #300]	; (80061fc <CTRL_refTarget+0x89c>)
 80060ce:	edd3 7a00 	vldr	s15, [r3]
 80060d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060d6:	4b4b      	ldr	r3, [pc, #300]	; (8006204 <CTRL_refTarget+0x8a4>)
 80060d8:	edd3 7a00 	vldr	s15, [r3]
 80060dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060e0:	4b49      	ldr	r3, [pc, #292]	; (8006208 <CTRL_refTarget+0x8a8>)
 80060e2:	edc3 7a00 	vstr	s15, [r3]
 80060e6:	e040      	b.n	800616a <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 80060e8:	4b48      	ldr	r3, [pc, #288]	; (800620c <CTRL_refTarget+0x8ac>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a46      	ldr	r2, [pc, #280]	; (8006208 <CTRL_refTarget+0x8a8>)
 80060ee:	6013      	str	r3, [r2, #0]
 80060f0:	e03b      	b.n	800616a <CTRL_refTarget+0x80a>
				}
			}
			/* CW */
			else{
				if( f_TrgtAngle > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 80060f2:	4b45      	ldr	r3, [pc, #276]	; (8006208 <CTRL_refTarget+0x8a8>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fa fa4e 	bl	8000598 <__aeabi_f2d>
 80060fc:	4604      	mov	r4, r0
 80060fe:	460d      	mov	r5, r1
 8006100:	4b42      	ldr	r3, [pc, #264]	; (800620c <CTRL_refTarget+0x8ac>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f7fa fa47 	bl	8000598 <__aeabi_f2d>
 800610a:	4680      	mov	r8, r0
 800610c:	4689      	mov	r9, r1
 800610e:	4b3a      	ldr	r3, [pc, #232]	; (80061f8 <CTRL_refTarget+0x898>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4618      	mov	r0, r3
 8006114:	f7fa fa40 	bl	8000598 <__aeabi_f2d>
 8006118:	a333      	add	r3, pc, #204	; (adr r3, 80061e8 <CTRL_refTarget+0x888>)
 800611a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611e:	f7fa fa93 	bl	8000648 <__aeabi_dmul>
 8006122:	4602      	mov	r2, r0
 8006124:	460b      	mov	r3, r1
 8006126:	4640      	mov	r0, r8
 8006128:	4649      	mov	r1, r9
 800612a:	f7fa f8d5 	bl	80002d8 <__aeabi_dsub>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4620      	mov	r0, r4
 8006134:	4629      	mov	r1, r5
 8006136:	f7fa fd17 	bl	8000b68 <__aeabi_dcmpgt>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d010      	beq.n	8006162 <CTRL_refTarget+0x802>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8006140:	4b2b      	ldr	r3, [pc, #172]	; (80061f0 <CTRL_refTarget+0x890>)
 8006142:	ed93 7a00 	vldr	s14, [r3]
 8006146:	4b2d      	ldr	r3, [pc, #180]	; (80061fc <CTRL_refTarget+0x89c>)
 8006148:	edd3 7a00 	vldr	s15, [r3]
 800614c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006150:	4b2c      	ldr	r3, [pc, #176]	; (8006204 <CTRL_refTarget+0x8a4>)
 8006152:	edd3 7a00 	vldr	s15, [r3]
 8006156:	ee77 7a27 	vadd.f32	s15, s14, s15
 800615a:	4b2b      	ldr	r3, [pc, #172]	; (8006208 <CTRL_refTarget+0x8a8>)
 800615c:	edc3 7a00 	vstr	s15, [r3]
 8006160:	e003      	b.n	800616a <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8006162:	4b2a      	ldr	r3, [pc, #168]	; (800620c <CTRL_refTarget+0x8ac>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a28      	ldr	r2, [pc, #160]	; (8006208 <CTRL_refTarget+0x8a8>)
 8006168:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// ??
 800616a:	4b29      	ldr	r3, [pc, #164]	; (8006210 <CTRL_refTarget+0x8b0>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f7fa fa12 	bl	8000598 <__aeabi_f2d>
 8006174:	4604      	mov	r4, r0
 8006176:	460d      	mov	r5, r1
 8006178:	4b26      	ldr	r3, [pc, #152]	; (8006214 <CTRL_refTarget+0x8b4>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4618      	mov	r0, r3
 800617e:	f7fa fa0b 	bl	8000598 <__aeabi_f2d>
 8006182:	4680      	mov	r8, r0
 8006184:	4689      	mov	r9, r1
 8006186:	4b24      	ldr	r3, [pc, #144]	; (8006218 <CTRL_refTarget+0x8b8>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4618      	mov	r0, r3
 800618c:	f7fa fa04 	bl	8000598 <__aeabi_f2d>
 8006190:	a315      	add	r3, pc, #84	; (adr r3, 80061e8 <CTRL_refTarget+0x888>)
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	f7fa fa57 	bl	8000648 <__aeabi_dmul>
 800619a:	4602      	mov	r2, r0
 800619c:	460b      	mov	r3, r1
 800619e:	4640      	mov	r0, r8
 80061a0:	4649      	mov	r1, r9
 80061a2:	f7fa f899 	bl	80002d8 <__aeabi_dsub>
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	4620      	mov	r0, r4
 80061ac:	4629      	mov	r1, r5
 80061ae:	f7fa fcdb 	bl	8000b68 <__aeabi_dcmpgt>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d010      	beq.n	80061da <CTRL_refTarget+0x87a>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 80061b8:	4b17      	ldr	r3, [pc, #92]	; (8006218 <CTRL_refTarget+0x8b8>)
 80061ba:	ed93 7a00 	vldr	s14, [r3]
 80061be:	4b0f      	ldr	r3, [pc, #60]	; (80061fc <CTRL_refTarget+0x89c>)
 80061c0:	edd3 7a00 	vldr	s15, [r3]
 80061c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061c8:	4b14      	ldr	r3, [pc, #80]	; (800621c <CTRL_refTarget+0x8bc>)
 80061ca:	edd3 7a00 	vldr	s15, [r3]
 80061ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061d2:	4b10      	ldr	r3, [pc, #64]	; (8006214 <CTRL_refTarget+0x8b4>)
 80061d4:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80061d8:	e166      	b.n	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 80061da:	4b0d      	ldr	r3, [pc, #52]	; (8006210 <CTRL_refTarget+0x8b0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a0d      	ldr	r2, [pc, #52]	; (8006214 <CTRL_refTarget+0x8b4>)
 80061e0:	6013      	str	r3, [r2, #0]
			break;
 80061e2:	e161      	b.n	80064a8 <CTRL_refTarget+0xb48>
 80061e4:	f3af 8000 	nop.w
 80061e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80061ec:	3f50624d 	.word	0x3f50624d
 80061f0:	20000270 	.word	0x20000270
 80061f4:	2000026c 	.word	0x2000026c
 80061f8:	20000264 	.word	0x20000264
 80061fc:	20000220 	.word	0x20000220
 8006200:	20000268 	.word	0x20000268
 8006204:	2000027c 	.word	0x2000027c
 8006208:	20000288 	.word	0x20000288
 800620c:	20000280 	.word	0x20000280
 8006210:	2000024c 	.word	0x2000024c
 8006214:	20000250 	.word	0x20000250
 8006218:	20000234 	.word	0x20000234
 800621c:	20000248 	.word	0x20000248
 8006220:	20000228 	.word	0x20000228

		/* dec(sura) */
		case CTRL_DEC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006224:	4ba4      	ldr	r3, [pc, #656]	; (80064b8 <CTRL_refTarget+0xb58>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4aa4      	ldr	r2, [pc, #656]	; (80064bc <CTRL_refTarget+0xb5c>)
 800622a:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 800622c:	4ba4      	ldr	r3, [pc, #656]	; (80064c0 <CTRL_refTarget+0xb60>)
 800622e:	edd3 7a00 	vldr	s15, [r3]
 8006232:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800623a:	dd59      	ble.n	80062f0 <CTRL_refTarget+0x990>
				if( f_TrgtAngleS > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 800623c:	4ba1      	ldr	r3, [pc, #644]	; (80064c4 <CTRL_refTarget+0xb64>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4618      	mov	r0, r3
 8006242:	f7fa f9a9 	bl	8000598 <__aeabi_f2d>
 8006246:	4604      	mov	r4, r0
 8006248:	460d      	mov	r5, r1
 800624a:	4b9d      	ldr	r3, [pc, #628]	; (80064c0 <CTRL_refTarget+0xb60>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4618      	mov	r0, r3
 8006250:	f7fa f9a2 	bl	8000598 <__aeabi_f2d>
 8006254:	4680      	mov	r8, r0
 8006256:	4689      	mov	r9, r1
 8006258:	4b9b      	ldr	r3, [pc, #620]	; (80064c8 <CTRL_refTarget+0xb68>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4618      	mov	r0, r3
 800625e:	f7fa f99b 	bl	8000598 <__aeabi_f2d>
 8006262:	a393      	add	r3, pc, #588	; (adr r3, 80064b0 <CTRL_refTarget+0xb50>)
 8006264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006268:	f7fa f9ee 	bl	8000648 <__aeabi_dmul>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4640      	mov	r0, r8
 8006272:	4649      	mov	r1, r9
 8006274:	f7fa f830 	bl	80002d8 <__aeabi_dsub>
 8006278:	4602      	mov	r2, r0
 800627a:	460b      	mov	r3, r1
 800627c:	4620      	mov	r0, r4
 800627e:	4629      	mov	r1, r5
 8006280:	f7fa fc72 	bl	8000b68 <__aeabi_dcmpgt>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d029      	beq.n	80062de <CTRL_refTarget+0x97e>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 800628a:	4b8f      	ldr	r3, [pc, #572]	; (80064c8 <CTRL_refTarget+0xb68>)
 800628c:	ed93 7a00 	vldr	s14, [r3]
 8006290:	4b8e      	ldr	r3, [pc, #568]	; (80064cc <CTRL_refTarget+0xb6c>)
 8006292:	edd3 7a00 	vldr	s15, [r3]
 8006296:	ee27 7a27 	vmul.f32	s14, s14, s15
 800629a:	4b8d      	ldr	r3, [pc, #564]	; (80064d0 <CTRL_refTarget+0xb70>)
 800629c:	edd3 7a00 	vldr	s15, [r3]
 80062a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062a4:	4b87      	ldr	r3, [pc, #540]	; (80064c4 <CTRL_refTarget+0xb64>)
 80062a6:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 80062aa:	4b89      	ldr	r3, [pc, #548]	; (80064d0 <CTRL_refTarget+0xb70>)
 80062ac:	ed93 7a00 	vldr	s14, [r3]
 80062b0:	4b84      	ldr	r3, [pc, #528]	; (80064c4 <CTRL_refTarget+0xb64>)
 80062b2:	edd3 7a00 	vldr	s15, [r3]
 80062b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062ba:	4b84      	ldr	r3, [pc, #528]	; (80064cc <CTRL_refTarget+0xb6c>)
 80062bc:	edd3 7a00 	vldr	s15, [r3]
 80062c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80062c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80062cc:	4b81      	ldr	r3, [pc, #516]	; (80064d4 <CTRL_refTarget+0xb74>)
 80062ce:	edd3 7a00 	vldr	s15, [r3]
 80062d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062d6:	4b80      	ldr	r3, [pc, #512]	; (80064d8 <CTRL_refTarget+0xb78>)
 80062d8:	edc3 7a00 	vstr	s15, [r3]
 80062dc:	e061      	b.n	80063a2 <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 80062de:	4b79      	ldr	r3, [pc, #484]	; (80064c4 <CTRL_refTarget+0xb64>)
 80062e0:	f04f 0200 	mov.w	r2, #0
 80062e4:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 80062e6:	4b76      	ldr	r3, [pc, #472]	; (80064c0 <CTRL_refTarget+0xb60>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a7b      	ldr	r2, [pc, #492]	; (80064d8 <CTRL_refTarget+0xb78>)
 80062ec:	6013      	str	r3, [r2, #0]
 80062ee:	e058      	b.n	80063a2 <CTRL_refTarget+0xa42>
				}
			}
			/*CW*/
			else{
				if( f_TrgtAngleS < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 80062f0:	4b74      	ldr	r3, [pc, #464]	; (80064c4 <CTRL_refTarget+0xb64>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7fa f94f 	bl	8000598 <__aeabi_f2d>
 80062fa:	4604      	mov	r4, r0
 80062fc:	460d      	mov	r5, r1
 80062fe:	4b70      	ldr	r3, [pc, #448]	; (80064c0 <CTRL_refTarget+0xb60>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4618      	mov	r0, r3
 8006304:	f7fa f948 	bl	8000598 <__aeabi_f2d>
 8006308:	4680      	mov	r8, r0
 800630a:	4689      	mov	r9, r1
 800630c:	4b6e      	ldr	r3, [pc, #440]	; (80064c8 <CTRL_refTarget+0xb68>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4618      	mov	r0, r3
 8006312:	f7fa f941 	bl	8000598 <__aeabi_f2d>
 8006316:	a366      	add	r3, pc, #408	; (adr r3, 80064b0 <CTRL_refTarget+0xb50>)
 8006318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631c:	f7fa f994 	bl	8000648 <__aeabi_dmul>
 8006320:	4602      	mov	r2, r0
 8006322:	460b      	mov	r3, r1
 8006324:	4640      	mov	r0, r8
 8006326:	4649      	mov	r1, r9
 8006328:	f7f9 ffd8 	bl	80002dc <__adddf3>
 800632c:	4602      	mov	r2, r0
 800632e:	460b      	mov	r3, r1
 8006330:	4620      	mov	r0, r4
 8006332:	4629      	mov	r1, r5
 8006334:	f7fa fbfa 	bl	8000b2c <__aeabi_dcmplt>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d029      	beq.n	8006392 <CTRL_refTarget+0xa32>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 800633e:	4b62      	ldr	r3, [pc, #392]	; (80064c8 <CTRL_refTarget+0xb68>)
 8006340:	ed93 7a00 	vldr	s14, [r3]
 8006344:	4b61      	ldr	r3, [pc, #388]	; (80064cc <CTRL_refTarget+0xb6c>)
 8006346:	edd3 7a00 	vldr	s15, [r3]
 800634a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800634e:	4b60      	ldr	r3, [pc, #384]	; (80064d0 <CTRL_refTarget+0xb70>)
 8006350:	edd3 7a00 	vldr	s15, [r3]
 8006354:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006358:	4b5a      	ldr	r3, [pc, #360]	; (80064c4 <CTRL_refTarget+0xb64>)
 800635a:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 800635e:	4b5c      	ldr	r3, [pc, #368]	; (80064d0 <CTRL_refTarget+0xb70>)
 8006360:	ed93 7a00 	vldr	s14, [r3]
 8006364:	4b57      	ldr	r3, [pc, #348]	; (80064c4 <CTRL_refTarget+0xb64>)
 8006366:	edd3 7a00 	vldr	s15, [r3]
 800636a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800636e:	4b57      	ldr	r3, [pc, #348]	; (80064cc <CTRL_refTarget+0xb6c>)
 8006370:	edd3 7a00 	vldr	s15, [r3]
 8006374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006378:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800637c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006380:	4b54      	ldr	r3, [pc, #336]	; (80064d4 <CTRL_refTarget+0xb74>)
 8006382:	edd3 7a00 	vldr	s15, [r3]
 8006386:	ee77 7a27 	vadd.f32	s15, s14, s15
 800638a:	4b53      	ldr	r3, [pc, #332]	; (80064d8 <CTRL_refTarget+0xb78>)
 800638c:	edc3 7a00 	vstr	s15, [r3]
 8006390:	e007      	b.n	80063a2 <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 8006392:	4b4c      	ldr	r3, [pc, #304]	; (80064c4 <CTRL_refTarget+0xb64>)
 8006394:	f04f 0200 	mov.w	r2, #0
 8006398:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 800639a:	4b49      	ldr	r3, [pc, #292]	; (80064c0 <CTRL_refTarget+0xb60>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a4e      	ldr	r2, [pc, #312]	; (80064d8 <CTRL_refTarget+0xb78>)
 80063a0:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// ??
 80063a2:	4b4e      	ldr	r3, [pc, #312]	; (80064dc <CTRL_refTarget+0xb7c>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fa f8f6 	bl	8000598 <__aeabi_f2d>
 80063ac:	4604      	mov	r4, r0
 80063ae:	460d      	mov	r5, r1
 80063b0:	4b4b      	ldr	r3, [pc, #300]	; (80064e0 <CTRL_refTarget+0xb80>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7fa f8ef 	bl	8000598 <__aeabi_f2d>
 80063ba:	4680      	mov	r8, r0
 80063bc:	4689      	mov	r9, r1
 80063be:	4b3f      	ldr	r3, [pc, #252]	; (80064bc <CTRL_refTarget+0xb5c>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7fa f8e8 	bl	8000598 <__aeabi_f2d>
 80063c8:	a339      	add	r3, pc, #228	; (adr r3, 80064b0 <CTRL_refTarget+0xb50>)
 80063ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ce:	f7fa f93b 	bl	8000648 <__aeabi_dmul>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	4640      	mov	r0, r8
 80063d8:	4649      	mov	r1, r9
 80063da:	f7f9 ff7d 	bl	80002d8 <__aeabi_dsub>
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	4620      	mov	r0, r4
 80063e4:	4629      	mov	r1, r5
 80063e6:	f7fa fbbf 	bl	8000b68 <__aeabi_dcmpgt>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d010      	beq.n	8006412 <CTRL_refTarget+0xab2>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 80063f0:	4b32      	ldr	r3, [pc, #200]	; (80064bc <CTRL_refTarget+0xb5c>)
 80063f2:	ed93 7a00 	vldr	s14, [r3]
 80063f6:	4b35      	ldr	r3, [pc, #212]	; (80064cc <CTRL_refTarget+0xb6c>)
 80063f8:	edd3 7a00 	vldr	s15, [r3]
 80063fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006400:	4b38      	ldr	r3, [pc, #224]	; (80064e4 <CTRL_refTarget+0xb84>)
 8006402:	edd3 7a00 	vldr	s15, [r3]
 8006406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800640a:	4b35      	ldr	r3, [pc, #212]	; (80064e0 <CTRL_refTarget+0xb80>)
 800640c:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006410:	e04a      	b.n	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 8006412:	4b32      	ldr	r3, [pc, #200]	; (80064dc <CTRL_refTarget+0xb7c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a32      	ldr	r2, [pc, #200]	; (80064e0 <CTRL_refTarget+0xb80>)
 8006418:	6013      	str	r3, [r2, #0]
			break;
 800641a:	e045      	b.n	80064a8 <CTRL_refTarget+0xb48>

		/* escape(sura) */
		case CTRL_EXIT_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 800641c:	4b26      	ldr	r3, [pc, #152]	; (80064b8 <CTRL_refTarget+0xb58>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a26      	ldr	r2, [pc, #152]	; (80064bc <CTRL_refTarget+0xb5c>)
 8006422:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 8006424:	4b27      	ldr	r3, [pc, #156]	; (80064c4 <CTRL_refTarget+0xb64>)
 8006426:	f04f 0200 	mov.w	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= (f_LastDist -f_TrgtSpeed * 0.001)){
 800642c:	4b2c      	ldr	r3, [pc, #176]	; (80064e0 <CTRL_refTarget+0xb80>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4618      	mov	r0, r3
 8006432:	f7fa f8b1 	bl	8000598 <__aeabi_f2d>
 8006436:	4604      	mov	r4, r0
 8006438:	460d      	mov	r5, r1
 800643a:	4b28      	ldr	r3, [pc, #160]	; (80064dc <CTRL_refTarget+0xb7c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4618      	mov	r0, r3
 8006440:	f7fa f8aa 	bl	8000598 <__aeabi_f2d>
 8006444:	4680      	mov	r8, r0
 8006446:	4689      	mov	r9, r1
 8006448:	4b1c      	ldr	r3, [pc, #112]	; (80064bc <CTRL_refTarget+0xb5c>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4618      	mov	r0, r3
 800644e:	f7fa f8a3 	bl	8000598 <__aeabi_f2d>
 8006452:	a317      	add	r3, pc, #92	; (adr r3, 80064b0 <CTRL_refTarget+0xb50>)
 8006454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006458:	f7fa f8f6 	bl	8000648 <__aeabi_dmul>
 800645c:	4602      	mov	r2, r0
 800645e:	460b      	mov	r3, r1
 8006460:	4640      	mov	r0, r8
 8006462:	4649      	mov	r1, r9
 8006464:	f7f9 ff38 	bl	80002d8 <__aeabi_dsub>
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	4620      	mov	r0, r4
 800646e:	4629      	mov	r1, r5
 8006470:	f7fa fb66 	bl	8000b40 <__aeabi_dcmple>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d010      	beq.n	800649c <CTRL_refTarget+0xb3c>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 800647a:	4b10      	ldr	r3, [pc, #64]	; (80064bc <CTRL_refTarget+0xb5c>)
 800647c:	ed93 7a00 	vldr	s14, [r3]
 8006480:	4b12      	ldr	r3, [pc, #72]	; (80064cc <CTRL_refTarget+0xb6c>)
 8006482:	edd3 7a00 	vldr	s15, [r3]
 8006486:	ee27 7a27 	vmul.f32	s14, s14, s15
 800648a:	4b16      	ldr	r3, [pc, #88]	; (80064e4 <CTRL_refTarget+0xb84>)
 800648c:	edd3 7a00 	vldr	s15, [r3]
 8006490:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006494:	4b12      	ldr	r3, [pc, #72]	; (80064e0 <CTRL_refTarget+0xb80>)
 8006496:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 800649a:	e005      	b.n	80064a8 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;														// 
 800649c:	4b0f      	ldr	r3, [pc, #60]	; (80064dc <CTRL_refTarget+0xb7c>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a0f      	ldr	r2, [pc, #60]	; (80064e0 <CTRL_refTarget+0xb80>)
 80064a2:	6013      	str	r3, [r2, #0]
			break;
 80064a4:	e000      	b.n	80064a8 <CTRL_refTarget+0xb48>

		/* etc */
		default:
			break;
 80064a6:	bf00      	nop
	}
}
 80064a8:	bf00      	nop
 80064aa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80064ae:	bf00      	nop
 80064b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80064b4:	3f50624d 	.word	0x3f50624d
 80064b8:	20000228 	.word	0x20000228
 80064bc:	20000234 	.word	0x20000234
 80064c0:	20000280 	.word	0x20000280
 80064c4:	20000270 	.word	0x20000270
 80064c8:	20000264 	.word	0x20000264
 80064cc:	20000220 	.word	0x20000220
 80064d0:	20000268 	.word	0x20000268
 80064d4:	2000027c 	.word	0x2000027c
 80064d8:	20000288 	.word	0x20000288
 80064dc:	2000024c 	.word	0x2000024c
 80064e0:	20000250 	.word	0x20000250
 80064e4:	20000248 	.word	0x20000248

080064e8 <CTRL_getFF_speed>:
		default:			return PARAM_NC;
	}
}

void CTRL_getFF_speed( float* p_err )
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
	/* ?? */
	switch( en_Type ){
 80064f0:	4b1f      	ldr	r3, [pc, #124]	; (8006570 <CTRL_getFF_speed+0x88>)
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	2b0e      	cmp	r3, #14
 80064f6:	d82f      	bhi.n	8006558 <CTRL_getFF_speed+0x70>
 80064f8:	a201      	add	r2, pc, #4	; (adr r2, 8006500 <CTRL_getFF_speed+0x18>)
 80064fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064fe:	bf00      	nop
 8006500:	0800653d 	.word	0x0800653d
 8006504:	08006563 	.word	0x08006563
 8006508:	08006547 	.word	0x08006547
 800650c:	0800653d 	.word	0x0800653d
 8006510:	08006563 	.word	0x08006563
 8006514:	08006547 	.word	0x08006547
 8006518:	08006547 	.word	0x08006547
 800651c:	0800653d 	.word	0x0800653d
 8006520:	08006563 	.word	0x08006563
 8006524:	08006547 	.word	0x08006547
 8006528:	08006563 	.word	0x08006563
 800652c:	0800653d 	.word	0x0800653d
 8006530:	08006563 	.word	0x08006563
 8006534:	08006547 	.word	0x08006547
 8006538:	08006563 	.word	0x08006563
		// ????
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err = f_Acc;
 800653c:	4b0d      	ldr	r3, [pc, #52]	; (8006574 <CTRL_getFF_speed+0x8c>)
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	601a      	str	r2, [r3, #0]
			break;
 8006544:	e00e      	b.n	8006564 <CTRL_getFF_speed+0x7c>
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
		case CTRL_HIT_WALL:
			*p_err = f_Acc * (-1);
 8006546:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <CTRL_getFF_speed+0x8c>)
 8006548:	edd3 7a00 	vldr	s15, [r3]
 800654c:	eef1 7a67 	vneg.f32	s15, s15
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006556:	e005      	b.n	8006564 <CTRL_getFF_speed+0x7c>

		// ????
		default:
			*p_err = 0;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	601a      	str	r2, [r3, #0]
			break;										// ??
 8006560:	e000      	b.n	8006564 <CTRL_getFF_speed+0x7c>
			break;
 8006562:	bf00      	nop
	}

}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr
 8006570:	200002ce 	.word	0x200002ce
 8006574:	20000224 	.word	0x20000224

08006578 <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
	/* ?? */
	switch( en_Type ){
 8006580:	4b2d      	ldr	r3, [pc, #180]	; (8006638 <CTRL_getFF_angle+0xc0>)
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	2b0e      	cmp	r3, #14
 8006586:	d84b      	bhi.n	8006620 <CTRL_getFF_angle+0xa8>
 8006588:	a201      	add	r2, pc, #4	; (adr r2, 8006590 <CTRL_getFF_angle+0x18>)
 800658a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658e:	bf00      	nop
 8006590:	080065cd 	.word	0x080065cd
 8006594:	0800662b 	.word	0x0800662b
 8006598:	080065f7 	.word	0x080065f7
 800659c:	080065cd 	.word	0x080065cd
 80065a0:	0800662b 	.word	0x0800662b
 80065a4:	080065f7 	.word	0x080065f7
 80065a8:	08006621 	.word	0x08006621
 80065ac:	080065cd 	.word	0x080065cd
 80065b0:	0800662b 	.word	0x0800662b
 80065b4:	080065f7 	.word	0x080065f7
 80065b8:	0800662b 	.word	0x0800662b
 80065bc:	080065cd 	.word	0x080065cd
 80065c0:	0800662b 	.word	0x0800662b
 80065c4:	080065f7 	.word	0x080065f7
 80065c8:	0800662b 	.word	0x0800662b
		// ????
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err =FABS(f_AccAngleS);
 80065cc:	4b1b      	ldr	r3, [pc, #108]	; (800663c <CTRL_getFF_angle+0xc4>)
 80065ce:	edd3 7a00 	vldr	s15, [r3]
 80065d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80065d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065da:	db03      	blt.n	80065e4 <CTRL_getFF_angle+0x6c>
 80065dc:	4b17      	ldr	r3, [pc, #92]	; (800663c <CTRL_getFF_angle+0xc4>)
 80065de:	edd3 7a00 	vldr	s15, [r3]
 80065e2:	e004      	b.n	80065ee <CTRL_getFF_angle+0x76>
 80065e4:	4b15      	ldr	r3, [pc, #84]	; (800663c <CTRL_getFF_angle+0xc4>)
 80065e6:	edd3 7a00 	vldr	s15, [r3]
 80065ea:	eef1 7a67 	vneg.f32	s15, s15
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	edc3 7a00 	vstr	s15, [r3]
			break;
 80065f4:	e01a      	b.n	800662c <CTRL_getFF_angle+0xb4>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = FABS(f_AccAngleS) *(-1);
 80065f6:	4b11      	ldr	r3, [pc, #68]	; (800663c <CTRL_getFF_angle+0xc4>)
 80065f8:	edd3 7a00 	vldr	s15, [r3]
 80065fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006604:	db05      	blt.n	8006612 <CTRL_getFF_angle+0x9a>
 8006606:	4b0d      	ldr	r3, [pc, #52]	; (800663c <CTRL_getFF_angle+0xc4>)
 8006608:	edd3 7a00 	vldr	s15, [r3]
 800660c:	eef1 7a67 	vneg.f32	s15, s15
 8006610:	e002      	b.n	8006618 <CTRL_getFF_angle+0xa0>
 8006612:	4b0a      	ldr	r3, [pc, #40]	; (800663c <CTRL_getFF_angle+0xc4>)
 8006614:	edd3 7a00 	vldr	s15, [r3]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800661e:	e005      	b.n	800662c <CTRL_getFF_angle+0xb4>

		// ????
		default:
			*p_err = 0;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f04f 0200 	mov.w	r2, #0
 8006626:	601a      	str	r2, [r3, #0]
			break;										// ??
 8006628:	e000      	b.n	800662c <CTRL_getFF_angle+0xb4>
			break;
 800662a:	bf00      	nop
	}

}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr
 8006638:	200002ce 	.word	0x200002ce
 800663c:	20000264 	.word	0x20000264

08006640 <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 8006648:	f04f 0300 	mov.w	r3, #0
 800664c:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 800664e:	f04f 0300 	mov.w	r3, #0
 8006652:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 8006654:	f04f 0300 	mov.w	r3, #0
 8006658:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [m/s]
 800665a:	4b28      	ldr	r3, [pc, #160]	; (80066fc <CTRL_getSpeedFB+0xbc>)
 800665c:	ed93 7a00 	vldr	s14, [r3]
 8006660:	4b27      	ldr	r3, [pc, #156]	; (8006700 <CTRL_getSpeedFB+0xc0>)
 8006662:	edd3 7a00 	vldr	s15, [r3]
 8006666:	ee77 7a67 	vsub.f32	s15, s14, s15
 800666a:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = f_FB_speed_kp;
 800666e:	4b25      	ldr	r3, [pc, #148]	; (8006704 <CTRL_getSpeedFB+0xc4>)
 8006670:	617b      	str	r3, [r7, #20]
	f_ki = f_FB_speed_ki;
 8006672:	4b25      	ldr	r3, [pc, #148]	; (8006708 <CTRL_getSpeedFB+0xc8>)
 8006674:	613b      	str	r3, [r7, #16]
	f_kd = f_FB_speed_kd;
 8006676:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800667a:	60fb      	str	r3, [r7, #12]

	/* I??? */
	f_SpeedErrSum += f_speedErr;// * f_ki;			// I??
 800667c:	4b23      	ldr	r3, [pc, #140]	; (800670c <CTRL_getSpeedFB+0xcc>)
 800667e:	ed93 7a00 	vldr	s14, [r3]
 8006682:	edd7 7a02 	vldr	s15, [r7, #8]
 8006686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800668a:	4b20      	ldr	r3, [pc, #128]	; (800670c <CTRL_getSpeedFB+0xcc>)
 800668c:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 10000.0 ){
 8006690:	4b1e      	ldr	r3, [pc, #120]	; (800670c <CTRL_getSpeedFB+0xcc>)
 8006692:	edd3 7a00 	vldr	s15, [r3]
 8006696:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8006710 <CTRL_getSpeedFB+0xd0>
 800669a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800669e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066a2:	dd02      	ble.n	80066aa <CTRL_getSpeedFB+0x6a>
		f_SpeedErrSum = 10000.0;			// 
 80066a4:	4b19      	ldr	r3, [pc, #100]	; (800670c <CTRL_getSpeedFB+0xcc>)
 80066a6:	4a1b      	ldr	r2, [pc, #108]	; (8006714 <CTRL_getSpeedFB+0xd4>)
 80066a8:	601a      	str	r2, [r3, #0]
	}

	f_ErrSpeedBuf = f_speedErr;		// ??
 80066aa:	4a1b      	ldr	r2, [pc, #108]	; (8006718 <CTRL_getSpeedFB+0xd8>)
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	6013      	str	r3, [r2, #0]

	*p_err = f_speedErr * f_kp + f_SpeedErrSum* f_ki + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI??
 80066b0:	ed97 7a02 	vldr	s14, [r7, #8]
 80066b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80066b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066bc:	4b13      	ldr	r3, [pc, #76]	; (800670c <CTRL_getSpeedFB+0xcc>)
 80066be:	edd3 6a00 	vldr	s13, [r3]
 80066c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80066c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066ce:	4b12      	ldr	r3, [pc, #72]	; (8006718 <CTRL_getSpeedFB+0xd8>)
 80066d0:	edd3 7a00 	vldr	s15, [r3]
 80066d4:	edd7 6a02 	vldr	s13, [r7, #8]
 80066d8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80066dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80066e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	edc3 7a00 	vstr	s15, [r3]

}
 80066ee:	bf00      	nop
 80066f0:	371c      	adds	r7, #28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	20000234 	.word	0x20000234
 8006700:	20000230 	.word	0x20000230
 8006704:	420c0000 	.word	0x420c0000
 8006708:	40200000 	.word	0x40200000
 800670c:	2000023c 	.word	0x2000023c
 8006710:	461c4000 	.word	0x461c4000
 8006714:	461c4000 	.word	0x461c4000
 8006718:	20000238 	.word	0x20000238

0800671c <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	ed2d 8b02 	vpush	{d8}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 8006728:	f04f 0300 	mov.w	r3, #0
 800672c:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 800672e:	f04f 0300 	mov.w	r3, #0
 8006732:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 8006734:	f04f 0300 	mov.w	r3, #0
 8006738:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [rad/s]
 800673a:	4b2f      	ldr	r3, [pc, #188]	; (80067f8 <CTRL_getAngleSpeedFB+0xdc>)
 800673c:	ed93 8a00 	vldr	s16, [r3]
 8006740:	f001 fbca 	bl	8007ed8 <GYRO_getSpeedErr>
 8006744:	eef0 7a40 	vmov.f32	s15, s0
 8006748:	ee78 7a67 	vsub.f32	s15, s16, s15
 800674c:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = f_FB_angleS_kp;
 8006750:	4b2a      	ldr	r3, [pc, #168]	; (80067fc <CTRL_getAngleSpeedFB+0xe0>)
 8006752:	617b      	str	r3, [r7, #20]
	f_ki = f_FB_angleS_ki;
 8006754:	4b2a      	ldr	r3, [pc, #168]	; (8006800 <CTRL_getAngleSpeedFB+0xe4>)
 8006756:	613b      	str	r3, [r7, #16]
	f_kd = f_FB_angleS_kd;
 8006758:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800675c:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err;//*f_ki;
 800675e:	4b29      	ldr	r3, [pc, #164]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 8006760:	ed93 7a00 	vldr	s14, [r3]
 8006764:	edd7 7a02 	vldr	s15, [r7, #8]
 8006768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800676c:	4b25      	ldr	r3, [pc, #148]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 800676e:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 10000.0){
 8006772:	4b24      	ldr	r3, [pc, #144]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 8006774:	edd3 7a00 	vldr	s15, [r3]
 8006778:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8006808 <CTRL_getAngleSpeedFB+0xec>
 800677c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006784:	dd03      	ble.n	800678e <CTRL_getAngleSpeedFB+0x72>
		f_AngleSErrSum = 10000.0;			//
 8006786:	4b1f      	ldr	r3, [pc, #124]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 8006788:	4a20      	ldr	r2, [pc, #128]	; (800680c <CTRL_getAngleSpeedFB+0xf0>)
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	e00c      	b.n	80067a8 <CTRL_getAngleSpeedFB+0x8c>
	}
	else if(f_AngleSErrSum <-10000.0){
 800678e:	4b1d      	ldr	r3, [pc, #116]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 8006790:	edd3 7a00 	vldr	s15, [r3]
 8006794:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8006810 <CTRL_getAngleSpeedFB+0xf4>
 8006798:	eef4 7ac7 	vcmpe.f32	s15, s14
 800679c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a0:	d502      	bpl.n	80067a8 <CTRL_getAngleSpeedFB+0x8c>
		f_AngleSErrSum = -10000.0;
 80067a2:	4b18      	ldr	r3, [pc, #96]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 80067a4:	4a1b      	ldr	r2, [pc, #108]	; (8006814 <CTRL_getAngleSpeedFB+0xf8>)
 80067a6:	601a      	str	r2, [r3, #0]
	}

	f_ErrAngleSBuf = f_err;		// ??
 80067a8:	4a1b      	ldr	r2, [pc, #108]	; (8006818 <CTRL_getAngleSpeedFB+0xfc>)
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	6013      	str	r3, [r2, #0]

	*p_err = f_err * f_kp + f_AngleSErrSum*f_ki + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 80067ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80067b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80067b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067ba:	4b12      	ldr	r3, [pc, #72]	; (8006804 <CTRL_getAngleSpeedFB+0xe8>)
 80067bc:	edd3 6a00 	vldr	s13, [r3]
 80067c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80067c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067cc:	4b12      	ldr	r3, [pc, #72]	; (8006818 <CTRL_getAngleSpeedFB+0xfc>)
 80067ce:	edd3 7a00 	vldr	s15, [r3]
 80067d2:	edd7 6a02 	vldr	s13, [r7, #8]
 80067d6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80067da:	edd7 7a03 	vldr	s15, [r7, #12]
 80067de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	edc3 7a00 	vstr	s15, [r3]
}
 80067ec:	bf00      	nop
 80067ee:	3718      	adds	r7, #24
 80067f0:	46bd      	mov	sp, r7
 80067f2:	ecbd 8b02 	vpop	{d8}
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	20000270 	.word	0x20000270
 80067fc:	41a00000 	.word	0x41a00000
 8006800:	40400000 	.word	0x40400000
 8006804:	20000278 	.word	0x20000278
 8006808:	461c4000 	.word	0x461c4000
 800680c:	461c4000 	.word	0x461c4000
 8006810:	c61c4000 	.word	0xc61c4000
 8006814:	c61c4000 	.word	0xc61c4000
 8006818:	20000274 	.word	0x20000274

0800681c <CTRL_getSenFB>:

void CTRL_getSenFB( float* p_err )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 8006824:	f04f 0300 	mov.w	r3, #0
 8006828:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 800682a:	f04f 0300 	mov.w	r3, #0
 800682e:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// ??
 8006830:	f04f 0300 	mov.w	r3, #0
 8006834:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8006836:	f04f 0300 	mov.w	r3, #0
 800683a:	60bb      	str	r3, [r7, #8]

	/* ?? */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 800683c:	4b2e      	ldr	r3, [pc, #184]	; (80068f8 <CTRL_getSenFB+0xdc>)
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00f      	beq.n	8006864 <CTRL_getSenFB+0x48>
 8006844:	4b2c      	ldr	r3, [pc, #176]	; (80068f8 <CTRL_getSenFB+0xdc>)
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	2b01      	cmp	r3, #1
 800684a:	d00b      	beq.n	8006864 <CTRL_getSenFB+0x48>
 800684c:	4b2a      	ldr	r3, [pc, #168]	; (80068f8 <CTRL_getSenFB+0xdc>)
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	2b02      	cmp	r3, #2
 8006852:	d007      	beq.n	8006864 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006854:	4b28      	ldr	r3, [pc, #160]	; (80068f8 <CTRL_getSenFB+0xdc>)
 8006856:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006858:	2b0a      	cmp	r3, #10
 800685a:	d003      	beq.n	8006864 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 800685c:	4b26      	ldr	r3, [pc, #152]	; (80068f8 <CTRL_getSenFB+0xdc>)
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	2b0e      	cmp	r3, #14
 8006862:	d12a      	bne.n	80068ba <CTRL_getSenFB+0x9e>

		f_kp = f_FB_wall_kp;
 8006864:	f04f 0300 	mov.w	r3, #0
 8006868:	613b      	str	r3, [r7, #16]
		f_kd = f_FB_wall_kd;
 800686a:	f04f 0300 	mov.w	r3, #0
 800686e:	60fb      	str	r3, [r7, #12]

		/* ? */
		DIST_getErr( &l_WallErr );
 8006870:	4822      	ldr	r0, [pc, #136]	; (80068fc <CTRL_getSenFB+0xe0>)
 8006872:	f004 fac1 	bl	800adf8 <DIST_getErr>
		f_err = (float)l_WallErr;
 8006876:	4b21      	ldr	r3, [pc, #132]	; (80068fc <CTRL_getSenFB+0xe0>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	ee07 3a90 	vmov	s15, r3
 800687e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006882:	edc7 7a05 	vstr	s15, [r7, #20]
//		templog2 = f_err;
		/* PD */
		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
 8006886:	ed97 7a05 	vldr	s14, [r7, #20]
 800688a:	edd7 7a04 	vldr	s15, [r7, #16]
 800688e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006892:	4b1b      	ldr	r3, [pc, #108]	; (8006900 <CTRL_getSenFB+0xe4>)
 8006894:	edd3 7a00 	vldr	s15, [r3]
 8006898:	edd7 6a05 	vldr	s13, [r7, #20]
 800689c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80068a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80068a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	edc3 7a00 	vstr	s15, [r3]

		f_ErrDistBuf = f_err;		// ??
 80068b2:	4a13      	ldr	r2, [pc, #76]	; (8006900 <CTRL_getSenFB+0xe4>)
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	6013      	str	r3, [r2, #0]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
		*p_err = f_err;
	}

}
 80068b8:	e019      	b.n	80068ee <CTRL_getSenFB+0xd2>
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 80068ba:	4b0f      	ldr	r3, [pc, #60]	; (80068f8 <CTRL_getSenFB+0xdc>)
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	2b03      	cmp	r3, #3
 80068c0:	d007      	beq.n	80068d2 <CTRL_getSenFB+0xb6>
 80068c2:	4b0d      	ldr	r3, [pc, #52]	; (80068f8 <CTRL_getSenFB+0xdc>)
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2b04      	cmp	r3, #4
 80068c8:	d003      	beq.n	80068d2 <CTRL_getSenFB+0xb6>
 80068ca:	4b0b      	ldr	r3, [pc, #44]	; (80068f8 <CTRL_getSenFB+0xdc>)
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	2b05      	cmp	r3, #5
 80068d0:	d10d      	bne.n	80068ee <CTRL_getSenFB+0xd2>
		DIST_getErrSkew( &l_WallErr );
 80068d2:	480a      	ldr	r0, [pc, #40]	; (80068fc <CTRL_getSenFB+0xe0>)
 80068d4:	f004 fb48 	bl	800af68 <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 80068d8:	4b08      	ldr	r3, [pc, #32]	; (80068fc <CTRL_getSenFB+0xe0>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	ee07 3a90 	vmov	s15, r3
 80068e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068e4:	edc7 7a05 	vstr	s15, [r7, #20]
		*p_err = f_err;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	601a      	str	r2, [r3, #0]
}
 80068ee:	bf00      	nop
 80068f0:	3718      	adds	r7, #24
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	200002ce 	.word	0x200002ce
 80068fc:	20000290 	.word	0x20000290
 8006900:	20000294 	.word	0x20000294

08006904 <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	ed87 0a01 	vstr	s0, [r7, #4]
 800690e:	edc7 0a00 	vstr	s1, [r7]
	float	f_temp;			// 

	/* PWM */
	f_duty10_R = f_duty10_R*1000;
 8006912:	edd7 7a01 	vldr	s15, [r7, #4]
 8006916:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8006a20 <CTRL_outMot+0x11c>
 800691a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800691e:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L*1000;
 8006922:	edd7 7a00 	vldr	s15, [r7]
 8006926:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8006a20 <CTRL_outMot+0x11c>
 800692a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800692e:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	if( 20 < f_duty10_R ){									// 
 8006932:	edd7 7a01 	vldr	s15, [r7, #4]
 8006936:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800693a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800693e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006942:	dd0e      	ble.n	8006962 <CTRL_outMot+0x5e>
		DCM_setDirCw( DCM_R );
 8006944:	2000      	movs	r0, #0
 8006946:	f001 f827 	bl	8007998 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 800694a:	edd7 7a01 	vldr	s15, [r7, #4]
 800694e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006952:	ee17 3a90 	vmov	r3, s15
 8006956:	b29b      	uxth	r3, r3
 8006958:	4619      	mov	r1, r3
 800695a:	2000      	movs	r0, #0
 800695c:	f001 f870 	bl	8007a40 <DCM_setPwmDuty>
 8006960:	e020      	b.n	80069a4 <CTRL_outMot+0xa0>
	}
	else if( f_duty10_R < -20 ){							// 
 8006962:	edd7 7a01 	vldr	s15, [r7, #4]
 8006966:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800696a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800696e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006972:	d514      	bpl.n	800699e <CTRL_outMot+0x9a>
		f_temp = f_duty10_R * -1;
 8006974:	edd7 7a01 	vldr	s15, [r7, #4]
 8006978:	eef1 7a67 	vneg.f32	s15, s15
 800697c:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 8006980:	2000      	movs	r0, #0
 8006982:	f001 f81c 	bl	80079be <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 8006986:	edd7 7a03 	vldr	s15, [r7, #12]
 800698a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800698e:	ee17 3a90 	vmov	r3, s15
 8006992:	b29b      	uxth	r3, r3
 8006994:	4619      	mov	r1, r3
 8006996:	2000      	movs	r0, #0
 8006998:	f001 f852 	bl	8007a40 <DCM_setPwmDuty>
 800699c:	e002      	b.n	80069a4 <CTRL_outMot+0xa0>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 800699e:	2000      	movs	r0, #0
 80069a0:	f001 f820 	bl	80079e4 <DCM_brakeMot>
	}

	/*  */
	if( 20 < f_duty10_L ){									// 
 80069a4:	edd7 7a00 	vldr	s15, [r7]
 80069a8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80069ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069b4:	dd0e      	ble.n	80069d4 <CTRL_outMot+0xd0>
		DCM_setDirCw( DCM_L );
 80069b6:	2001      	movs	r0, #1
 80069b8:	f000 ffee 	bl	8007998 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 80069bc:	edd7 7a00 	vldr	s15, [r7]
 80069c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069c4:	ee17 3a90 	vmov	r3, s15
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	4619      	mov	r1, r3
 80069cc:	2001      	movs	r0, #1
 80069ce:	f001 f837 	bl	8007a40 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 80069d2:	e020      	b.n	8006a16 <CTRL_outMot+0x112>
	else if( f_duty10_L < -20 ){							// 
 80069d4:	edd7 7a00 	vldr	s15, [r7]
 80069d8:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80069dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e4:	d514      	bpl.n	8006a10 <CTRL_outMot+0x10c>
		f_temp = f_duty10_L * -1;
 80069e6:	edd7 7a00 	vldr	s15, [r7]
 80069ea:	eef1 7a67 	vneg.f32	s15, s15
 80069ee:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 80069f2:	2001      	movs	r0, #1
 80069f4:	f000 ffe3 	bl	80079be <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 80069f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80069fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a00:	ee17 3a90 	vmov	r3, s15
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	4619      	mov	r1, r3
 8006a08:	2001      	movs	r0, #1
 8006a0a:	f001 f819 	bl	8007a40 <DCM_setPwmDuty>
}
 8006a0e:	e002      	b.n	8006a16 <CTRL_outMot+0x112>
		DCM_brakeMot( DCM_L );								// 
 8006a10:	2001      	movs	r0, #1
 8006a12:	f000 ffe7 	bl	80079e4 <DCM_brakeMot>
}
 8006a16:	bf00      	nop
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	447a0000 	.word	0x447a0000
 8006a24:	00000000 	.word	0x00000000

08006a28 <CTRL_pol>:

void CTRL_pol( void )
{
 8006a28:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006a2c:	ed2d 8b02 	vpush	{d8}
 8006a30:	b08c      	sub	sp, #48	; 0x30
 8006a32:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 8006a34:	f04f 0300 	mov.w	r3, #0
 8006a38:	617b      	str	r3, [r7, #20]
	float f_feedFoard_angle		= 0;
 8006a3a:	f04f 0300 	mov.w	r3, #0
 8006a3e:	613b      	str	r3, [r7, #16]
	float f_speedCtrl			= 0;		// [] ??
 8006a40:	f04f 0300 	mov.w	r3, #0
 8006a44:	60fb      	str	r3, [r7, #12]
	float f_angleSpeedCtrl			= 0;		// [] ??
 8006a46:	f04f 0300 	mov.w	r3, #0
 8006a4a:	60bb      	str	r3, [r7, #8]
	float f_distSenCtrl			= 0;		// [] ??
 8006a4c:	f04f 0300 	mov.w	r3, #0
 8006a50:	607b      	str	r3, [r7, #4]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	float TR = 0.0;
 8006a52:	f04f 0300 	mov.w	r3, #0
 8006a56:	627b      	str	r3, [r7, #36]	; 0x24
	float TL = 0.0;
 8006a58:	f04f 0300 	mov.w	r3, #0
 8006a5c:	623b      	str	r3, [r7, #32]
	float Ir = 0.0;
 8006a5e:	f04f 0300 	mov.w	r3, #0
 8006a62:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Il = 0.0;
 8006a64:	f04f 0300 	mov.w	r3, #0
 8006a68:	62bb      	str	r3, [r7, #40]	; 0x28

	/* ???? */
	if( uc_CtrlFlag != TRUE ){
 8006a6a:	4ba9      	ldr	r3, [pc, #676]	; (8006d10 <CTRL_pol+0x2e8>)
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	f040 875a 	bne.w	8007928 <CTRL_pol+0xf00>
		 return;		// ??
	}
	if(SW_ON == SW_IsOn_0()){
 8006a74:	f7fb fb0a 	bl	800208c <SW_IsOn_0>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <CTRL_pol+0x5a>
		Failsafe_flag();
 8006a7e:	f000 ff63 	bl	8007948 <Failsafe_flag>
	}

	/* ?? */
	if (SYS_isOutOfCtrl() == TRUE ){
 8006a82:	f000 ff79 	bl	8007978 <SYS_isOutOfCtrl>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d019      	beq.n	8006ac0 <CTRL_pol+0x98>

		f_DistErrSum = 0;				// 
 8006a8c:	4ba1      	ldr	r3, [pc, #644]	; (8006d14 <CTRL_pol+0x2ec>)
 8006a8e:	f04f 0200 	mov.w	r2, #0
 8006a92:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// ??
 8006a94:	4ba0      	ldr	r3, [pc, #640]	; (8006d18 <CTRL_pol+0x2f0>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4aa0      	ldr	r2, [pc, #640]	; (8006d1c <CTRL_pol+0x2f4>)
 8006a9a:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// ??
 8006a9c:	4ba0      	ldr	r3, [pc, #640]	; (8006d20 <CTRL_pol+0x2f8>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4aa0      	ldr	r2, [pc, #640]	; (8006d24 <CTRL_pol+0x2fc>)
 8006aa2:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// ??
 8006aa4:	4ba0      	ldr	r3, [pc, #640]	; (8006d28 <CTRL_pol+0x300>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4aa0      	ldr	r2, [pc, #640]	; (8006d2c <CTRL_pol+0x304>)
 8006aaa:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8006aac:	f7fe fdca 	bl	8005644 <CTRL_stop>
		CTRL_clrData();					// ??
 8006ab0:	f7fe fdd8 	bl	8005664 <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	f000 ff95 	bl	80079e4 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 8006aba:	2001      	movs	r0, #1
 8006abc:	f000 ff92 	bl	80079e4 <DCM_brakeMot>
	}

	/* ???? */
	ENC_GetDiv( &l_CntR, &l_CntL );					// []??
 8006ac0:	499b      	ldr	r1, [pc, #620]	; (8006d30 <CTRL_pol+0x308>)
 8006ac2:	489c      	ldr	r0, [pc, #624]	; (8006d34 <CTRL_pol+0x30c>)
 8006ac4:	f001 f8ac 	bl	8007c20 <ENC_GetDiv>
	//add get_motor_omega(l_CntR,l_CntL);
	CTRL_refNow();									// 
 8006ac8:	f7fe feae 	bl	8005828 <CTRL_refNow>
	CTRL_refTarget();								// 
 8006acc:	f7fe ff48 	bl	8005960 <CTRL_refTarget>

//	templog1 = l_CntR;
//	templog2 = l_CntL;
	f_NowAngle = GYRO_getNowAngle();					// [deg]
 8006ad0:	f001 fa50 	bl	8007f74 <GYRO_getNowAngle>
 8006ad4:	eef0 7a40 	vmov.f32	s15, s0
 8006ad8:	4b92      	ldr	r3, [pc, #584]	; (8006d24 <CTRL_pol+0x2fc>)
 8006ada:	edc3 7a00 	vstr	s15, [r3]

	/* ? */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] ??
 8006ade:	f107 0314 	add.w	r3, r7, #20
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff fd00 	bl	80064e8 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] ??
 8006ae8:	f107 0310 	add.w	r3, r7, #16
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff fd43 	bl	8006578 <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 8006af2:	f107 030c 	add.w	r3, r7, #12
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7ff fda2 	bl	8006640 <CTRL_getSpeedFB>
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );			// [] 
 8006afc:	f107 0308 	add.w	r3, r7, #8
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7ff fe0b 	bl	800671c <CTRL_getAngleSpeedFB>
	CTRL_getSenFB( &f_distSenCtrl );				// [] ??
 8006b06:	1d3b      	adds	r3, r7, #4
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7ff fe87 	bl	800681c <CTRL_getSenFB>

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006b0e:	4b8a      	ldr	r3, [pc, #552]	; (8006d38 <CTRL_pol+0x310>)
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d01b      	beq.n	8006b4e <CTRL_pol+0x126>
 8006b16:	4b88      	ldr	r3, [pc, #544]	; (8006d38 <CTRL_pol+0x310>)
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d017      	beq.n	8006b4e <CTRL_pol+0x126>
 8006b1e:	4b86      	ldr	r3, [pc, #536]	; (8006d38 <CTRL_pol+0x310>)
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d013      	beq.n	8006b4e <CTRL_pol+0x126>
 8006b26:	4b84      	ldr	r3, [pc, #528]	; (8006d38 <CTRL_pol+0x310>)
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	2b0a      	cmp	r3, #10
 8006b2c:	d00f      	beq.n	8006b4e <CTRL_pol+0x126>
 8006b2e:	4b82      	ldr	r3, [pc, #520]	; (8006d38 <CTRL_pol+0x310>)
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	2b0e      	cmp	r3, #14
 8006b34:	d00b      	beq.n	8006b4e <CTRL_pol+0x126>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006b36:	4b80      	ldr	r3, [pc, #512]	; (8006d38 <CTRL_pol+0x310>)
 8006b38:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d007      	beq.n	8006b4e <CTRL_pol+0x126>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006b3e:	4b7e      	ldr	r3, [pc, #504]	; (8006d38 <CTRL_pol+0x310>)
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	2b04      	cmp	r3, #4
 8006b44:	d003      	beq.n	8006b4e <CTRL_pol+0x126>
 8006b46:	4b7c      	ldr	r3, [pc, #496]	; (8006d38 <CTRL_pol+0x310>)
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	2b05      	cmp	r3, #5
 8006b4c:	d17b      	bne.n	8006c46 <CTRL_pol+0x21e>
			f_angleSpeedCtrl = 0.0;
		}else{
			f_distSenCtrl = 0.0;
		}
	*/
		TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle + f_angleSpeedCtrl))/GEAR_RATIO+ f_distSenCtrl;/*+Fr*/ /*+(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8006b4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8006b52:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b5a:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8006d3c <CTRL_pol+0x314>
 8006b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b62:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8006d40 <CTRL_pol+0x318>
 8006b66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006b6a:	edd7 6a04 	vldr	s13, [r7, #16]
 8006b6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b76:	eddf 6a73 	vldr	s13, [pc, #460]	; 8006d44 <CTRL_pol+0x31c>
 8006b7a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b82:	eddf 6a71 	vldr	s13, [pc, #452]	; 8006d48 <CTRL_pol+0x320>
 8006b86:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006b8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b92:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle + f_angleSpeedCtrl))/GEAR_RATIO+ f_distSenCtrl;/*+Fr*/ /*-(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8006b96:	ed97 7a05 	vldr	s14, [r7, #20]
 8006b9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ba2:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8006d3c <CTRL_pol+0x314>
 8006ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006baa:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8006d40 <CTRL_pol+0x318>
 8006bae:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006bb2:	edd7 6a04 	vldr	s13, [r7, #16]
 8006bb6:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bbe:	eddf 6a61 	vldr	s13, [pc, #388]	; 8006d44 <CTRL_pol+0x31c>
 8006bc2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006bc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bca:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006d48 <CTRL_pol+0x320>
 8006bce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006bd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8006bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bda:	edc7 7a08 	vstr	s15, [r7, #32]
		Ir = (TR+0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
 8006bde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006be0:	f7f9 fcda 	bl	8000598 <__aeabi_f2d>
 8006be4:	a346      	add	r3, pc, #280	; (adr r3, 8006d00 <CTRL_pol+0x2d8>)
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	f7f9 fb77 	bl	80002dc <__adddf3>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	4610      	mov	r0, r2
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	a344      	add	r3, pc, #272	; (adr r3, 8006d08 <CTRL_pol+0x2e0>)
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	f7f9 fe4e 	bl	800089c <__aeabi_ddiv>
 8006c00:	4602      	mov	r2, r0
 8006c02:	460b      	mov	r3, r1
 8006c04:	4610      	mov	r0, r2
 8006c06:	4619      	mov	r1, r3
 8006c08:	f7fa f816 	bl	8000c38 <__aeabi_d2f>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
		Il = (TL+0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;
 8006c10:	6a38      	ldr	r0, [r7, #32]
 8006c12:	f7f9 fcc1 	bl	8000598 <__aeabi_f2d>
 8006c16:	a33a      	add	r3, pc, #232	; (adr r3, 8006d00 <CTRL_pol+0x2d8>)
 8006c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1c:	f7f9 fb5e 	bl	80002dc <__adddf3>
 8006c20:	4602      	mov	r2, r0
 8006c22:	460b      	mov	r3, r1
 8006c24:	4610      	mov	r0, r2
 8006c26:	4619      	mov	r1, r3
 8006c28:	a337      	add	r3, pc, #220	; (adr r3, 8006d08 <CTRL_pol+0x2e0>)
 8006c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2e:	f7f9 fe35 	bl	800089c <__aeabi_ddiv>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4610      	mov	r0, r2
 8006c38:	4619      	mov	r1, r3
 8006c3a:	f7f9 fffd 	bl	8000c38 <__aeabi_d2f>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c42:	f000 bd31 	b.w	80076a8 <CTRL_pol+0xc80>
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 8006c46:	4b3c      	ldr	r3, [pc, #240]	; (8006d38 <CTRL_pol+0x310>)
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	2b06      	cmp	r3, #6
 8006c4c:	d17e      	bne.n	8006d4c <CTRL_pol+0x324>
		TR = (TIRE_D/2/2)*(Weight*(f_feedFoard_speed * FF_HIT_BALANCE_R ))/get_battLv();																		// PWM-DUTY[0.1%]
 8006c4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006c52:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8006d3c <CTRL_pol+0x314>
 8006c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c5a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8006d40 <CTRL_pol+0x318>
 8006c5e:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006c62:	f004 f81d 	bl	800aca0 <get_battLv>
 8006c66:	eeb0 7a40 	vmov.f32	s14, s0
 8006c6a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006c6e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		TL = (TIRE_D/2/2)*(Weight*(f_feedFoard_speed * FF_HIT_BALANCE_R ))/get_battLv();
 8006c72:	edd7 7a05 	vldr	s15, [r7, #20]
 8006c76:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006d3c <CTRL_pol+0x314>
 8006c7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c7e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8006d40 <CTRL_pol+0x318>
 8006c82:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006c86:	f004 f80b 	bl	800aca0 <get_battLv>
 8006c8a:	eeb0 7a40 	vmov.f32	s14, s0
 8006c8e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006c92:	edc7 7a08 	vstr	s15, [r7, #32]
		Ir = (TR+0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
 8006c96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c98:	f7f9 fc7e 	bl	8000598 <__aeabi_f2d>
 8006c9c:	a318      	add	r3, pc, #96	; (adr r3, 8006d00 <CTRL_pol+0x2d8>)
 8006c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca2:	f7f9 fb1b 	bl	80002dc <__adddf3>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	460b      	mov	r3, r1
 8006caa:	4610      	mov	r0, r2
 8006cac:	4619      	mov	r1, r3
 8006cae:	a316      	add	r3, pc, #88	; (adr r3, 8006d08 <CTRL_pol+0x2e0>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	f7f9 fdf2 	bl	800089c <__aeabi_ddiv>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	f7f9 ffba 	bl	8000c38 <__aeabi_d2f>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
		Il = (TL+0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;
 8006cc8:	6a38      	ldr	r0, [r7, #32]
 8006cca:	f7f9 fc65 	bl	8000598 <__aeabi_f2d>
 8006cce:	a30c      	add	r3, pc, #48	; (adr r3, 8006d00 <CTRL_pol+0x2d8>)
 8006cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd4:	f7f9 fb02 	bl	80002dc <__adddf3>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	4610      	mov	r0, r2
 8006cde:	4619      	mov	r1, r3
 8006ce0:	a309      	add	r3, pc, #36	; (adr r3, 8006d08 <CTRL_pol+0x2e0>)
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	f7f9 fdd9 	bl	800089c <__aeabi_ddiv>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4610      	mov	r0, r2
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	f7f9 ffa1 	bl	8000c38 <__aeabi_d2f>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cfa:	f000 bcd5 	b.w	80076a8 <CTRL_pol+0xc80>
 8006cfe:	bf00      	nop
 8006d00:	a821f299 	.word	0xa821f299
 8006d04:	3efabd1a 	.word	0x3efabd1a
 8006d08:	40000000 	.word	0x40000000
 8006d0c:	3f4376d5 	.word	0x3f4376d5
 8006d10:	2000021c 	.word	0x2000021c
 8006d14:	20000260 	.word	0x20000260
 8006d18:	2000024c 	.word	0x2000024c
 8006d1c:	20000254 	.word	0x20000254
 8006d20:	20000280 	.word	0x20000280
 8006d24:	20000284 	.word	0x20000284
 8006d28:	20000008 	.word	0x20000008
 8006d2c:	20000220 	.word	0x20000220
 8006d30:	20000fb0 	.word	0x20000fb0
 8006d34:	20000fb4 	.word	0x20000fb4
 8006d38:	200002ce 	.word	0x200002ce
 8006d3c:	3c9374bc 	.word	0x3c9374bc
 8006d40:	3b4e703b 	.word	0x3b4e703b
 8006d44:	357c68d2 	.word	0x357c68d2
 8006d48:	40666666 	.word	0x40666666
	}

	/* ?? */
	else if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8006d4c:	4b9a      	ldr	r3, [pc, #616]	; (8006fb8 <CTRL_pol+0x590>)
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	2b0b      	cmp	r3, #11
 8006d52:	d008      	beq.n	8006d66 <CTRL_pol+0x33e>
 8006d54:	4b98      	ldr	r3, [pc, #608]	; (8006fb8 <CTRL_pol+0x590>)
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	2b0c      	cmp	r3, #12
 8006d5a:	d004      	beq.n	8006d66 <CTRL_pol+0x33e>
 8006d5c:	4b96      	ldr	r3, [pc, #600]	; (8006fb8 <CTRL_pol+0x590>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	2b0d      	cmp	r3, #13
 8006d62:	f040 8265 	bne.w	8007230 <CTRL_pol+0x808>
		/*  */
		if( f_LastAngle > 0 ){
 8006d66:	4b95      	ldr	r3, [pc, #596]	; (8006fbc <CTRL_pol+0x594>)
 8006d68:	edd3 7a00 	vldr	s15, [r3]
 8006d6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d74:	f340 8130 	ble.w	8006fd8 <CTRL_pol+0x5b0>
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl)+0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*+(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8006d78:	ed97 7a05 	vldr	s14, [r7, #20]
 8006d7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d84:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8006fcc <CTRL_pol+0x5a4>
 8006d88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006d8c:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8006fd0 <CTRL_pol+0x5a8>
 8006d90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006d94:	ee17 0a90 	vmov	r0, s15
 8006d98:	f7f9 fbfe 	bl	8000598 <__aeabi_f2d>
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	460d      	mov	r5, r1
 8006da0:	ed97 7a04 	vldr	s14, [r7, #16]
 8006da4:	edd7 7a02 	vldr	s15, [r7, #8]
 8006da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006dac:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8006fd4 <CTRL_pol+0x5ac>
 8006db0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006db4:	ee17 0a90 	vmov	r0, s15
 8006db8:	f7f9 fbee 	bl	8000598 <__aeabi_f2d>
 8006dbc:	a372      	add	r3, pc, #456	; (adr r3, 8006f88 <CTRL_pol+0x560>)
 8006dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc2:	f7f9 fa8b 	bl	80002dc <__adddf3>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	460b      	mov	r3, r1
 8006dca:	4690      	mov	r8, r2
 8006dcc:	4699      	mov	r9, r3
 8006dce:	4b7c      	ldr	r3, [pc, #496]	; (8006fc0 <CTRL_pol+0x598>)
 8006dd0:	edd3 7a00 	vldr	s15, [r3]
 8006dd4:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8006fc4 <CTRL_pol+0x59c>
 8006dd8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006ddc:	ee16 0a90 	vmov	r0, s13
 8006de0:	f7f9 fbda 	bl	8000598 <__aeabi_f2d>
 8006de4:	f04f 0200 	mov.w	r2, #0
 8006de8:	4b77      	ldr	r3, [pc, #476]	; (8006fc8 <CTRL_pol+0x5a0>)
 8006dea:	f7f9 fd57 	bl	800089c <__aeabi_ddiv>
 8006dee:	4602      	mov	r2, r0
 8006df0:	460b      	mov	r3, r1
 8006df2:	4610      	mov	r0, r2
 8006df4:	4619      	mov	r1, r3
 8006df6:	a366      	add	r3, pc, #408	; (adr r3, 8006f90 <CTRL_pol+0x568>)
 8006df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfc:	f7f9 fd4e 	bl	800089c <__aeabi_ddiv>
 8006e00:	4602      	mov	r2, r0
 8006e02:	460b      	mov	r3, r1
 8006e04:	4640      	mov	r0, r8
 8006e06:	4649      	mov	r1, r9
 8006e08:	f7f9 fa68 	bl	80002dc <__adddf3>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4610      	mov	r0, r2
 8006e12:	4619      	mov	r1, r3
 8006e14:	a360      	add	r3, pc, #384	; (adr r3, 8006f98 <CTRL_pol+0x570>)
 8006e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1a:	f7f9 fc15 	bl	8000648 <__aeabi_dmul>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4620      	mov	r0, r4
 8006e24:	4629      	mov	r1, r5
 8006e26:	f7f9 fa59 	bl	80002dc <__adddf3>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4610      	mov	r0, r2
 8006e30:	4619      	mov	r1, r3
 8006e32:	a35b      	add	r3, pc, #364	; (adr r3, 8006fa0 <CTRL_pol+0x578>)
 8006e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e38:	f7f9 fd30 	bl	800089c <__aeabi_ddiv>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	4610      	mov	r0, r2
 8006e42:	4619      	mov	r1, r3
 8006e44:	f7f9 fef8 	bl	8000c38 <__aeabi_d2f>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	627b      	str	r3, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl)+0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*-(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8006e4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8006e50:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e58:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8006fcc <CTRL_pol+0x5a4>
 8006e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e60:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8006fd0 <CTRL_pol+0x5a8>
 8006e64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e68:	ee17 0a90 	vmov	r0, s15
 8006e6c:	f7f9 fb94 	bl	8000598 <__aeabi_f2d>
 8006e70:	4604      	mov	r4, r0
 8006e72:	460d      	mov	r5, r1
 8006e74:	ed97 7a04 	vldr	s14, [r7, #16]
 8006e78:	edd7 7a02 	vldr	s15, [r7, #8]
 8006e7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e80:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8006fd4 <CTRL_pol+0x5ac>
 8006e84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e88:	ee17 0a90 	vmov	r0, s15
 8006e8c:	f7f9 fb84 	bl	8000598 <__aeabi_f2d>
 8006e90:	a33d      	add	r3, pc, #244	; (adr r3, 8006f88 <CTRL_pol+0x560>)
 8006e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e96:	f7f9 fa21 	bl	80002dc <__adddf3>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4690      	mov	r8, r2
 8006ea0:	4699      	mov	r9, r3
 8006ea2:	4b47      	ldr	r3, [pc, #284]	; (8006fc0 <CTRL_pol+0x598>)
 8006ea4:	edd3 7a00 	vldr	s15, [r3]
 8006ea8:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8006fc4 <CTRL_pol+0x59c>
 8006eac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006eb0:	ee16 0a90 	vmov	r0, s13
 8006eb4:	f7f9 fb70 	bl	8000598 <__aeabi_f2d>
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	4b42      	ldr	r3, [pc, #264]	; (8006fc8 <CTRL_pol+0x5a0>)
 8006ebe:	f7f9 fced 	bl	800089c <__aeabi_ddiv>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	4619      	mov	r1, r3
 8006eca:	a331      	add	r3, pc, #196	; (adr r3, 8006f90 <CTRL_pol+0x568>)
 8006ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed0:	f7f9 fce4 	bl	800089c <__aeabi_ddiv>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4640      	mov	r0, r8
 8006eda:	4649      	mov	r1, r9
 8006edc:	f7f9 f9fe 	bl	80002dc <__adddf3>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	a32b      	add	r3, pc, #172	; (adr r3, 8006f98 <CTRL_pol+0x570>)
 8006eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eee:	f7f9 fbab 	bl	8000648 <__aeabi_dmul>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	4629      	mov	r1, r5
 8006efa:	f7f9 f9ed 	bl	80002d8 <__aeabi_dsub>
 8006efe:	4602      	mov	r2, r0
 8006f00:	460b      	mov	r3, r1
 8006f02:	4610      	mov	r0, r2
 8006f04:	4619      	mov	r1, r3
 8006f06:	a326      	add	r3, pc, #152	; (adr r3, 8006fa0 <CTRL_pol+0x578>)
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	f7f9 fcc6 	bl	800089c <__aeabi_ddiv>
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4610      	mov	r0, r2
 8006f16:	4619      	mov	r1, r3
 8006f18:	f7f9 fe8e 	bl	8000c38 <__aeabi_d2f>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	623b      	str	r3, [r7, #32]
			Ir = (TR+0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
 8006f20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f22:	f7f9 fb39 	bl	8000598 <__aeabi_f2d>
 8006f26:	a320      	add	r3, pc, #128	; (adr r3, 8006fa8 <CTRL_pol+0x580>)
 8006f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2c:	f7f9 f9d6 	bl	80002dc <__adddf3>
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4610      	mov	r0, r2
 8006f36:	4619      	mov	r1, r3
 8006f38:	a31d      	add	r3, pc, #116	; (adr r3, 8006fb0 <CTRL_pol+0x588>)
 8006f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3e:	f7f9 fcad 	bl	800089c <__aeabi_ddiv>
 8006f42:	4602      	mov	r2, r0
 8006f44:	460b      	mov	r3, r1
 8006f46:	4610      	mov	r0, r2
 8006f48:	4619      	mov	r1, r3
 8006f4a:	f7f9 fe75 	bl	8000c38 <__aeabi_d2f>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL+0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;
 8006f52:	6a38      	ldr	r0, [r7, #32]
 8006f54:	f7f9 fb20 	bl	8000598 <__aeabi_f2d>
 8006f58:	a313      	add	r3, pc, #76	; (adr r3, 8006fa8 <CTRL_pol+0x580>)
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	f7f9 f9bd 	bl	80002dc <__adddf3>
 8006f62:	4602      	mov	r2, r0
 8006f64:	460b      	mov	r3, r1
 8006f66:	4610      	mov	r0, r2
 8006f68:	4619      	mov	r1, r3
 8006f6a:	a311      	add	r3, pc, #68	; (adr r3, 8006fb0 <CTRL_pol+0x588>)
 8006f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f70:	f7f9 fc94 	bl	800089c <__aeabi_ddiv>
 8006f74:	4602      	mov	r2, r0
 8006f76:	460b      	mov	r3, r1
 8006f78:	4610      	mov	r0, r2
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	f7f9 fe5c 	bl	8000c38 <__aeabi_d2f>
 8006f80:	4603      	mov	r3, r0
 8006f82:	62bb      	str	r3, [r7, #40]	; 0x28
		if( f_LastAngle > 0 ){
 8006f84:	e390      	b.n	80076a8 <CTRL_pol+0xc80>
 8006f86:	bf00      	nop
 8006f88:	8db8bac7 	.word	0x8db8bac7
 8006f8c:	3f36f006 	.word	0x3f36f006
 8006f90:	66666666 	.word	0x66666666
 8006f94:	40066666 	.word	0x40066666
 8006f98:	20000000 	.word	0x20000000
 8006f9c:	3fc81257 	.word	0x3fc81257
 8006fa0:	c0000000 	.word	0xc0000000
 8006fa4:	400ccccc 	.word	0x400ccccc
 8006fa8:	a821f299 	.word	0xa821f299
 8006fac:	3efabd1a 	.word	0x3efabd1a
 8006fb0:	40000000 	.word	0x40000000
 8006fb4:	3f4376d5 	.word	0x3f4376d5
 8006fb8:	200002ce 	.word	0x200002ce
 8006fbc:	20000280 	.word	0x20000280
 8006fc0:	20000270 	.word	0x20000270
 8006fc4:	40490fd0 	.word	0x40490fd0
 8006fc8:	408f4000 	.word	0x408f4000
 8006fcc:	3c9374bc 	.word	0x3c9374bc
 8006fd0:	3b4e703b 	.word	0x3b4e703b
 8006fd4:	36a7c5ac 	.word	0x36a7c5ac
		}
		/* */
		else{			
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)-0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*+(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8006fd8:	ed97 7a05 	vldr	s14, [r7, #20]
 8006fdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fe0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fe4:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8006fcc <CTRL_pol+0x5a4>
 8006fe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006fec:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8006fd0 <CTRL_pol+0x5a8>
 8006ff0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ff4:	ee17 0a90 	vmov	r0, s15
 8006ff8:	f7f9 face 	bl	8000598 <__aeabi_f2d>
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	460d      	mov	r5, r1
 8007000:	ed97 7a02 	vldr	s14, [r7, #8]
 8007004:	edd7 7a04 	vldr	s15, [r7, #16]
 8007008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800700c:	ed1f 7a0f 	vldr	s14, [pc, #-60]	; 8006fd4 <CTRL_pol+0x5ac>
 8007010:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007014:	ee17 0a90 	vmov	r0, s15
 8007018:	f7f9 fabe 	bl	8000598 <__aeabi_f2d>
 800701c:	a378      	add	r3, pc, #480	; (adr r3, 8007200 <CTRL_pol+0x7d8>)
 800701e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007022:	f7f9 f959 	bl	80002d8 <__aeabi_dsub>
 8007026:	4602      	mov	r2, r0
 8007028:	460b      	mov	r3, r1
 800702a:	4690      	mov	r8, r2
 800702c:	4699      	mov	r9, r3
 800702e:	4b7a      	ldr	r3, [pc, #488]	; (8007218 <CTRL_pol+0x7f0>)
 8007030:	edd3 7a00 	vldr	s15, [r3]
 8007034:	ed9f 7a79 	vldr	s14, [pc, #484]	; 800721c <CTRL_pol+0x7f4>
 8007038:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800703c:	ee16 0a90 	vmov	r0, s13
 8007040:	f7f9 faaa 	bl	8000598 <__aeabi_f2d>
 8007044:	f04f 0200 	mov.w	r2, #0
 8007048:	4b75      	ldr	r3, [pc, #468]	; (8007220 <CTRL_pol+0x7f8>)
 800704a:	f7f9 fc27 	bl	800089c <__aeabi_ddiv>
 800704e:	4602      	mov	r2, r0
 8007050:	460b      	mov	r3, r1
 8007052:	4610      	mov	r0, r2
 8007054:	4619      	mov	r1, r3
 8007056:	a364      	add	r3, pc, #400	; (adr r3, 80071e8 <CTRL_pol+0x7c0>)
 8007058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705c:	f7f9 fc1e 	bl	800089c <__aeabi_ddiv>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
 8007064:	4640      	mov	r0, r8
 8007066:	4649      	mov	r1, r9
 8007068:	f7f9 f938 	bl	80002dc <__adddf3>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	4610      	mov	r0, r2
 8007072:	4619      	mov	r1, r3
 8007074:	a35e      	add	r3, pc, #376	; (adr r3, 80071f0 <CTRL_pol+0x7c8>)
 8007076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707a:	f7f9 fae5 	bl	8000648 <__aeabi_dmul>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4620      	mov	r0, r4
 8007084:	4629      	mov	r1, r5
 8007086:	f7f9 f927 	bl	80002d8 <__aeabi_dsub>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4610      	mov	r0, r2
 8007090:	4619      	mov	r1, r3
 8007092:	a359      	add	r3, pc, #356	; (adr r3, 80071f8 <CTRL_pol+0x7d0>)
 8007094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007098:	f7f9 fc00 	bl	800089c <__aeabi_ddiv>
 800709c:	4602      	mov	r2, r0
 800709e:	460b      	mov	r3, r1
 80070a0:	4610      	mov	r0, r2
 80070a2:	4619      	mov	r1, r3
 80070a4:	f7f9 fdc8 	bl	8000c38 <__aeabi_d2f>
 80070a8:	4603      	mov	r3, r0
 80070aa:	627b      	str	r3, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)-0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*-(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 80070ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80070b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80070b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070b8:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8007224 <CTRL_pol+0x7fc>
 80070bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80070c0:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8007228 <CTRL_pol+0x800>
 80070c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80070c8:	ee17 0a90 	vmov	r0, s15
 80070cc:	f7f9 fa64 	bl	8000598 <__aeabi_f2d>
 80070d0:	4604      	mov	r4, r0
 80070d2:	460d      	mov	r5, r1
 80070d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80070d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80070dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80070e0:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800722c <CTRL_pol+0x804>
 80070e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80070e8:	ee17 0a90 	vmov	r0, s15
 80070ec:	f7f9 fa54 	bl	8000598 <__aeabi_f2d>
 80070f0:	a343      	add	r3, pc, #268	; (adr r3, 8007200 <CTRL_pol+0x7d8>)
 80070f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f6:	f7f9 f8ef 	bl	80002d8 <__aeabi_dsub>
 80070fa:	4602      	mov	r2, r0
 80070fc:	460b      	mov	r3, r1
 80070fe:	4690      	mov	r8, r2
 8007100:	4699      	mov	r9, r3
 8007102:	4b45      	ldr	r3, [pc, #276]	; (8007218 <CTRL_pol+0x7f0>)
 8007104:	edd3 7a00 	vldr	s15, [r3]
 8007108:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800721c <CTRL_pol+0x7f4>
 800710c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007110:	ee16 0a90 	vmov	r0, s13
 8007114:	f7f9 fa40 	bl	8000598 <__aeabi_f2d>
 8007118:	f04f 0200 	mov.w	r2, #0
 800711c:	4b40      	ldr	r3, [pc, #256]	; (8007220 <CTRL_pol+0x7f8>)
 800711e:	f7f9 fbbd 	bl	800089c <__aeabi_ddiv>
 8007122:	4602      	mov	r2, r0
 8007124:	460b      	mov	r3, r1
 8007126:	4610      	mov	r0, r2
 8007128:	4619      	mov	r1, r3
 800712a:	a32f      	add	r3, pc, #188	; (adr r3, 80071e8 <CTRL_pol+0x7c0>)
 800712c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007130:	f7f9 fbb4 	bl	800089c <__aeabi_ddiv>
 8007134:	4602      	mov	r2, r0
 8007136:	460b      	mov	r3, r1
 8007138:	4640      	mov	r0, r8
 800713a:	4649      	mov	r1, r9
 800713c:	f7f9 f8ce 	bl	80002dc <__adddf3>
 8007140:	4602      	mov	r2, r0
 8007142:	460b      	mov	r3, r1
 8007144:	4610      	mov	r0, r2
 8007146:	4619      	mov	r1, r3
 8007148:	a329      	add	r3, pc, #164	; (adr r3, 80071f0 <CTRL_pol+0x7c8>)
 800714a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714e:	f7f9 fa7b 	bl	8000648 <__aeabi_dmul>
 8007152:	4602      	mov	r2, r0
 8007154:	460b      	mov	r3, r1
 8007156:	4620      	mov	r0, r4
 8007158:	4629      	mov	r1, r5
 800715a:	f7f9 f8bf 	bl	80002dc <__adddf3>
 800715e:	4602      	mov	r2, r0
 8007160:	460b      	mov	r3, r1
 8007162:	4610      	mov	r0, r2
 8007164:	4619      	mov	r1, r3
 8007166:	a324      	add	r3, pc, #144	; (adr r3, 80071f8 <CTRL_pol+0x7d0>)
 8007168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716c:	f7f9 fb96 	bl	800089c <__aeabi_ddiv>
 8007170:	4602      	mov	r2, r0
 8007172:	460b      	mov	r3, r1
 8007174:	4610      	mov	r0, r2
 8007176:	4619      	mov	r1, r3
 8007178:	f7f9 fd5e 	bl	8000c38 <__aeabi_d2f>
 800717c:	4603      	mov	r3, r0
 800717e:	623b      	str	r3, [r7, #32]
			Ir = (TR+0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
 8007180:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007182:	f7f9 fa09 	bl	8000598 <__aeabi_f2d>
 8007186:	a320      	add	r3, pc, #128	; (adr r3, 8007208 <CTRL_pol+0x7e0>)
 8007188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718c:	f7f9 f8a6 	bl	80002dc <__adddf3>
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4610      	mov	r0, r2
 8007196:	4619      	mov	r1, r3
 8007198:	a31d      	add	r3, pc, #116	; (adr r3, 8007210 <CTRL_pol+0x7e8>)
 800719a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719e:	f7f9 fb7d 	bl	800089c <__aeabi_ddiv>
 80071a2:	4602      	mov	r2, r0
 80071a4:	460b      	mov	r3, r1
 80071a6:	4610      	mov	r0, r2
 80071a8:	4619      	mov	r1, r3
 80071aa:	f7f9 fd45 	bl	8000c38 <__aeabi_d2f>
 80071ae:	4603      	mov	r3, r0
 80071b0:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL+0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;
 80071b2:	6a38      	ldr	r0, [r7, #32]
 80071b4:	f7f9 f9f0 	bl	8000598 <__aeabi_f2d>
 80071b8:	a313      	add	r3, pc, #76	; (adr r3, 8007208 <CTRL_pol+0x7e0>)
 80071ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071be:	f7f9 f88d 	bl	80002dc <__adddf3>
 80071c2:	4602      	mov	r2, r0
 80071c4:	460b      	mov	r3, r1
 80071c6:	4610      	mov	r0, r2
 80071c8:	4619      	mov	r1, r3
 80071ca:	a311      	add	r3, pc, #68	; (adr r3, 8007210 <CTRL_pol+0x7e8>)
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f7f9 fb64 	bl	800089c <__aeabi_ddiv>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	4610      	mov	r0, r2
 80071da:	4619      	mov	r1, r3
 80071dc:	f7f9 fd2c 	bl	8000c38 <__aeabi_d2f>
 80071e0:	4603      	mov	r3, r0
 80071e2:	62bb      	str	r3, [r7, #40]	; 0x28
		if( f_LastAngle > 0 ){
 80071e4:	e260      	b.n	80076a8 <CTRL_pol+0xc80>
 80071e6:	bf00      	nop
 80071e8:	66666666 	.word	0x66666666
 80071ec:	40066666 	.word	0x40066666
 80071f0:	20000000 	.word	0x20000000
 80071f4:	3fc81257 	.word	0x3fc81257
 80071f8:	c0000000 	.word	0xc0000000
 80071fc:	400ccccc 	.word	0x400ccccc
 8007200:	8db8bac7 	.word	0x8db8bac7
 8007204:	3f36f006 	.word	0x3f36f006
 8007208:	a821f299 	.word	0xa821f299
 800720c:	3efabd1a 	.word	0x3efabd1a
 8007210:	40000000 	.word	0x40000000
 8007214:	3f4376d5 	.word	0x3f4376d5
 8007218:	20000270 	.word	0x20000270
 800721c:	40490fd0 	.word	0x40490fd0
 8007220:	408f4000 	.word	0x408f4000
 8007224:	3c9374bc 	.word	0x3c9374bc
 8007228:	3b4e703b 	.word	0x3b4e703b
 800722c:	36a7c5ac 	.word	0x36a7c5ac


	/* ?? */
	else{
		/* ?????? */
		if( f_LastAngle > 0 ){			
 8007230:	4b93      	ldr	r3, [pc, #588]	; (8007480 <CTRL_pol+0xa58>)
 8007232:	edd3 7a00 	vldr	s15, [r3]
 8007236:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800723a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800723e:	f340 812d 	ble.w	800749c <CTRL_pol+0xa74>
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl)+0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*+(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8007242:	ed97 7a05 	vldr	s14, [r7, #20]
 8007246:	edd7 7a03 	vldr	s15, [r7, #12]
 800724a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800724e:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8007490 <CTRL_pol+0xa68>
 8007252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007256:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8007494 <CTRL_pol+0xa6c>
 800725a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800725e:	ee17 0a90 	vmov	r0, s15
 8007262:	f7f9 f999 	bl	8000598 <__aeabi_f2d>
 8007266:	4604      	mov	r4, r0
 8007268:	460d      	mov	r5, r1
 800726a:	ed97 7a04 	vldr	s14, [r7, #16]
 800726e:	edd7 7a02 	vldr	s15, [r7, #8]
 8007272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007276:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8007498 <CTRL_pol+0xa70>
 800727a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800727e:	ee17 0a90 	vmov	r0, s15
 8007282:	f7f9 f989 	bl	8000598 <__aeabi_f2d>
 8007286:	a372      	add	r3, pc, #456	; (adr r3, 8007450 <CTRL_pol+0xa28>)
 8007288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728c:	f7f9 f826 	bl	80002dc <__adddf3>
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	4690      	mov	r8, r2
 8007296:	4699      	mov	r9, r3
 8007298:	4b7a      	ldr	r3, [pc, #488]	; (8007484 <CTRL_pol+0xa5c>)
 800729a:	edd3 7a00 	vldr	s15, [r3]
 800729e:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8007488 <CTRL_pol+0xa60>
 80072a2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80072a6:	ee16 0a90 	vmov	r0, s13
 80072aa:	f7f9 f975 	bl	8000598 <__aeabi_f2d>
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	4b76      	ldr	r3, [pc, #472]	; (800748c <CTRL_pol+0xa64>)
 80072b4:	f7f9 faf2 	bl	800089c <__aeabi_ddiv>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	4610      	mov	r0, r2
 80072be:	4619      	mov	r1, r3
 80072c0:	a365      	add	r3, pc, #404	; (adr r3, 8007458 <CTRL_pol+0xa30>)
 80072c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c6:	f7f9 fae9 	bl	800089c <__aeabi_ddiv>
 80072ca:	4602      	mov	r2, r0
 80072cc:	460b      	mov	r3, r1
 80072ce:	4640      	mov	r0, r8
 80072d0:	4649      	mov	r1, r9
 80072d2:	f7f9 f803 	bl	80002dc <__adddf3>
 80072d6:	4602      	mov	r2, r0
 80072d8:	460b      	mov	r3, r1
 80072da:	4610      	mov	r0, r2
 80072dc:	4619      	mov	r1, r3
 80072de:	a360      	add	r3, pc, #384	; (adr r3, 8007460 <CTRL_pol+0xa38>)
 80072e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e4:	f7f9 f9b0 	bl	8000648 <__aeabi_dmul>
 80072e8:	4602      	mov	r2, r0
 80072ea:	460b      	mov	r3, r1
 80072ec:	4620      	mov	r0, r4
 80072ee:	4629      	mov	r1, r5
 80072f0:	f7f8 fff4 	bl	80002dc <__adddf3>
 80072f4:	4602      	mov	r2, r0
 80072f6:	460b      	mov	r3, r1
 80072f8:	4610      	mov	r0, r2
 80072fa:	4619      	mov	r1, r3
 80072fc:	a35a      	add	r3, pc, #360	; (adr r3, 8007468 <CTRL_pol+0xa40>)
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	f7f9 facb 	bl	800089c <__aeabi_ddiv>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4610      	mov	r0, r2
 800730c:	4619      	mov	r1, r3
 800730e:	f7f9 fc93 	bl	8000c38 <__aeabi_d2f>
 8007312:	4603      	mov	r3, r0
 8007314:	627b      	str	r3, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl)+0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*-(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8007316:	ed97 7a05 	vldr	s14, [r7, #20]
 800731a:	edd7 7a03 	vldr	s15, [r7, #12]
 800731e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007322:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8007490 <CTRL_pol+0xa68>
 8007326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800732a:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8007494 <CTRL_pol+0xa6c>
 800732e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007332:	ee17 0a90 	vmov	r0, s15
 8007336:	f7f9 f92f 	bl	8000598 <__aeabi_f2d>
 800733a:	4604      	mov	r4, r0
 800733c:	460d      	mov	r5, r1
 800733e:	ed97 7a04 	vldr	s14, [r7, #16]
 8007342:	edd7 7a02 	vldr	s15, [r7, #8]
 8007346:	ee77 7a27 	vadd.f32	s15, s14, s15
 800734a:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8007498 <CTRL_pol+0xa70>
 800734e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007352:	ee17 0a90 	vmov	r0, s15
 8007356:	f7f9 f91f 	bl	8000598 <__aeabi_f2d>
 800735a:	a33d      	add	r3, pc, #244	; (adr r3, 8007450 <CTRL_pol+0xa28>)
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	f7f8 ffbc 	bl	80002dc <__adddf3>
 8007364:	4602      	mov	r2, r0
 8007366:	460b      	mov	r3, r1
 8007368:	4690      	mov	r8, r2
 800736a:	4699      	mov	r9, r3
 800736c:	4b45      	ldr	r3, [pc, #276]	; (8007484 <CTRL_pol+0xa5c>)
 800736e:	edd3 7a00 	vldr	s15, [r3]
 8007372:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8007488 <CTRL_pol+0xa60>
 8007376:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800737a:	ee16 0a90 	vmov	r0, s13
 800737e:	f7f9 f90b 	bl	8000598 <__aeabi_f2d>
 8007382:	f04f 0200 	mov.w	r2, #0
 8007386:	4b41      	ldr	r3, [pc, #260]	; (800748c <CTRL_pol+0xa64>)
 8007388:	f7f9 fa88 	bl	800089c <__aeabi_ddiv>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	4610      	mov	r0, r2
 8007392:	4619      	mov	r1, r3
 8007394:	a330      	add	r3, pc, #192	; (adr r3, 8007458 <CTRL_pol+0xa30>)
 8007396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739a:	f7f9 fa7f 	bl	800089c <__aeabi_ddiv>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4640      	mov	r0, r8
 80073a4:	4649      	mov	r1, r9
 80073a6:	f7f8 ff99 	bl	80002dc <__adddf3>
 80073aa:	4602      	mov	r2, r0
 80073ac:	460b      	mov	r3, r1
 80073ae:	4610      	mov	r0, r2
 80073b0:	4619      	mov	r1, r3
 80073b2:	a32b      	add	r3, pc, #172	; (adr r3, 8007460 <CTRL_pol+0xa38>)
 80073b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b8:	f7f9 f946 	bl	8000648 <__aeabi_dmul>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4620      	mov	r0, r4
 80073c2:	4629      	mov	r1, r5
 80073c4:	f7f8 ff88 	bl	80002d8 <__aeabi_dsub>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	4610      	mov	r0, r2
 80073ce:	4619      	mov	r1, r3
 80073d0:	a325      	add	r3, pc, #148	; (adr r3, 8007468 <CTRL_pol+0xa40>)
 80073d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d6:	f7f9 fa61 	bl	800089c <__aeabi_ddiv>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4610      	mov	r0, r2
 80073e0:	4619      	mov	r1, r3
 80073e2:	f7f9 fc29 	bl	8000c38 <__aeabi_d2f>
 80073e6:	4603      	mov	r3, r0
 80073e8:	623b      	str	r3, [r7, #32]
			Ir = (TR+0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
 80073ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073ec:	f7f9 f8d4 	bl	8000598 <__aeabi_f2d>
 80073f0:	a31f      	add	r3, pc, #124	; (adr r3, 8007470 <CTRL_pol+0xa48>)
 80073f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f6:	f7f8 ff71 	bl	80002dc <__adddf3>
 80073fa:	4602      	mov	r2, r0
 80073fc:	460b      	mov	r3, r1
 80073fe:	4610      	mov	r0, r2
 8007400:	4619      	mov	r1, r3
 8007402:	a31d      	add	r3, pc, #116	; (adr r3, 8007478 <CTRL_pol+0xa50>)
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	f7f9 fa48 	bl	800089c <__aeabi_ddiv>
 800740c:	4602      	mov	r2, r0
 800740e:	460b      	mov	r3, r1
 8007410:	4610      	mov	r0, r2
 8007412:	4619      	mov	r1, r3
 8007414:	f7f9 fc10 	bl	8000c38 <__aeabi_d2f>
 8007418:	4603      	mov	r3, r0
 800741a:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL-0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;
 800741c:	6a38      	ldr	r0, [r7, #32]
 800741e:	f7f9 f8bb 	bl	8000598 <__aeabi_f2d>
 8007422:	a313      	add	r3, pc, #76	; (adr r3, 8007470 <CTRL_pol+0xa48>)
 8007424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007428:	f7f8 ff56 	bl	80002d8 <__aeabi_dsub>
 800742c:	4602      	mov	r2, r0
 800742e:	460b      	mov	r3, r1
 8007430:	4610      	mov	r0, r2
 8007432:	4619      	mov	r1, r3
 8007434:	a310      	add	r3, pc, #64	; (adr r3, 8007478 <CTRL_pol+0xa50>)
 8007436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743a:	f7f9 fa2f 	bl	800089c <__aeabi_ddiv>
 800743e:	4602      	mov	r2, r0
 8007440:	460b      	mov	r3, r1
 8007442:	4610      	mov	r0, r2
 8007444:	4619      	mov	r1, r3
 8007446:	f7f9 fbf7 	bl	8000c38 <__aeabi_d2f>
 800744a:	4603      	mov	r3, r0
 800744c:	62bb      	str	r3, [r7, #40]	; 0x28
 800744e:	e12b      	b.n	80076a8 <CTRL_pol+0xc80>
 8007450:	8db8bac7 	.word	0x8db8bac7
 8007454:	3f36f006 	.word	0x3f36f006
 8007458:	66666666 	.word	0x66666666
 800745c:	40066666 	.word	0x40066666
 8007460:	20000000 	.word	0x20000000
 8007464:	3fc81257 	.word	0x3fc81257
 8007468:	c0000000 	.word	0xc0000000
 800746c:	400ccccc 	.word	0x400ccccc
 8007470:	a821f299 	.word	0xa821f299
 8007474:	3efabd1a 	.word	0x3efabd1a
 8007478:	40000000 	.word	0x40000000
 800747c:	3f4376d5 	.word	0x3f4376d5
 8007480:	20000280 	.word	0x20000280
 8007484:	20000270 	.word	0x20000270
 8007488:	40490fd0 	.word	0x40490fd0
 800748c:	408f4000 	.word	0x408f4000
 8007490:	3c9374bc 	.word	0x3c9374bc
 8007494:	3b4e703b 	.word	0x3b4e703b
 8007498:	36a7c5ac 	.word	0x36a7c5ac
		}
		/* ?E???? */
		else{			
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)-0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*+(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 800749c:	ed97 7a05 	vldr	s14, [r7, #20]
 80074a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80074a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074a8:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8007490 <CTRL_pol+0xa68>
 80074ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074b0:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8007494 <CTRL_pol+0xa6c>
 80074b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074b8:	ee17 0a90 	vmov	r0, s15
 80074bc:	f7f9 f86c 	bl	8000598 <__aeabi_f2d>
 80074c0:	4604      	mov	r4, r0
 80074c2:	460d      	mov	r5, r1
 80074c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80074c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80074cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80074d0:	ed1f 7a0f 	vldr	s14, [pc, #-60]	; 8007498 <CTRL_pol+0xa70>
 80074d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074d8:	ee17 0a90 	vmov	r0, s15
 80074dc:	f7f9 f85c 	bl	8000598 <__aeabi_f2d>
 80074e0:	a3d9      	add	r3, pc, #868	; (adr r3, 8007848 <CTRL_pol+0xe20>)
 80074e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e6:	f7f8 fef7 	bl	80002d8 <__aeabi_dsub>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	4690      	mov	r8, r2
 80074f0:	4699      	mov	r9, r3
 80074f2:	4be3      	ldr	r3, [pc, #908]	; (8007880 <CTRL_pol+0xe58>)
 80074f4:	edd3 7a00 	vldr	s15, [r3]
 80074f8:	ed9f 7ae2 	vldr	s14, [pc, #904]	; 8007884 <CTRL_pol+0xe5c>
 80074fc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007500:	ee16 0a90 	vmov	r0, s13
 8007504:	f7f9 f848 	bl	8000598 <__aeabi_f2d>
 8007508:	f04f 0200 	mov.w	r2, #0
 800750c:	4bde      	ldr	r3, [pc, #888]	; (8007888 <CTRL_pol+0xe60>)
 800750e:	f7f9 f9c5 	bl	800089c <__aeabi_ddiv>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	4610      	mov	r0, r2
 8007518:	4619      	mov	r1, r3
 800751a:	a3c5      	add	r3, pc, #788	; (adr r3, 8007830 <CTRL_pol+0xe08>)
 800751c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007520:	f7f9 f9bc 	bl	800089c <__aeabi_ddiv>
 8007524:	4602      	mov	r2, r0
 8007526:	460b      	mov	r3, r1
 8007528:	4640      	mov	r0, r8
 800752a:	4649      	mov	r1, r9
 800752c:	f7f8 fed6 	bl	80002dc <__adddf3>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4610      	mov	r0, r2
 8007536:	4619      	mov	r1, r3
 8007538:	a3bf      	add	r3, pc, #764	; (adr r3, 8007838 <CTRL_pol+0xe10>)
 800753a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753e:	f7f9 f883 	bl	8000648 <__aeabi_dmul>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4620      	mov	r0, r4
 8007548:	4629      	mov	r1, r5
 800754a:	f7f8 fec7 	bl	80002dc <__adddf3>
 800754e:	4602      	mov	r2, r0
 8007550:	460b      	mov	r3, r1
 8007552:	4610      	mov	r0, r2
 8007554:	4619      	mov	r1, r3
 8007556:	a3ba      	add	r3, pc, #744	; (adr r3, 8007840 <CTRL_pol+0xe18>)
 8007558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755c:	f7f9 f99e 	bl	800089c <__aeabi_ddiv>
 8007560:	4602      	mov	r2, r0
 8007562:	460b      	mov	r3, r1
 8007564:	4610      	mov	r0, r2
 8007566:	4619      	mov	r1, r3
 8007568:	f7f9 fb66 	bl	8000c38 <__aeabi_d2f>
 800756c:	4603      	mov	r3, r0
 800756e:	627b      	str	r3, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)-0.35/1000.0+f_TrgtAngleS/PI/1000.0/2.8*1.0))/GEAR_RATIO;/*+Fr*/ /*-(TIRE_D/2/TREAD)*Inertia*(f_feedFoard_angle+f_angleSpeedCtrl + Tr)*/
 8007570:	ed97 7a05 	vldr	s14, [r7, #20]
 8007574:	edd7 7a03 	vldr	s15, [r7, #12]
 8007578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800757c:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 800788c <CTRL_pol+0xe64>
 8007580:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007584:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8007890 <CTRL_pol+0xe68>
 8007588:	ee67 7a87 	vmul.f32	s15, s15, s14
 800758c:	ee17 0a90 	vmov	r0, s15
 8007590:	f7f9 f802 	bl	8000598 <__aeabi_f2d>
 8007594:	4604      	mov	r4, r0
 8007596:	460d      	mov	r5, r1
 8007598:	ed97 7a02 	vldr	s14, [r7, #8]
 800759c:	edd7 7a04 	vldr	s15, [r7, #16]
 80075a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80075a4:	ed9f 7abb 	vldr	s14, [pc, #748]	; 8007894 <CTRL_pol+0xe6c>
 80075a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80075ac:	ee17 0a90 	vmov	r0, s15
 80075b0:	f7f8 fff2 	bl	8000598 <__aeabi_f2d>
 80075b4:	a3a4      	add	r3, pc, #656	; (adr r3, 8007848 <CTRL_pol+0xe20>)
 80075b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ba:	f7f8 fe8d 	bl	80002d8 <__aeabi_dsub>
 80075be:	4602      	mov	r2, r0
 80075c0:	460b      	mov	r3, r1
 80075c2:	4690      	mov	r8, r2
 80075c4:	4699      	mov	r9, r3
 80075c6:	4bae      	ldr	r3, [pc, #696]	; (8007880 <CTRL_pol+0xe58>)
 80075c8:	edd3 7a00 	vldr	s15, [r3]
 80075cc:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8007884 <CTRL_pol+0xe5c>
 80075d0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80075d4:	ee16 0a90 	vmov	r0, s13
 80075d8:	f7f8 ffde 	bl	8000598 <__aeabi_f2d>
 80075dc:	f04f 0200 	mov.w	r2, #0
 80075e0:	4ba9      	ldr	r3, [pc, #676]	; (8007888 <CTRL_pol+0xe60>)
 80075e2:	f7f9 f95b 	bl	800089c <__aeabi_ddiv>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	4610      	mov	r0, r2
 80075ec:	4619      	mov	r1, r3
 80075ee:	a390      	add	r3, pc, #576	; (adr r3, 8007830 <CTRL_pol+0xe08>)
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	f7f9 f952 	bl	800089c <__aeabi_ddiv>
 80075f8:	4602      	mov	r2, r0
 80075fa:	460b      	mov	r3, r1
 80075fc:	4640      	mov	r0, r8
 80075fe:	4649      	mov	r1, r9
 8007600:	f7f8 fe6c 	bl	80002dc <__adddf3>
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	4610      	mov	r0, r2
 800760a:	4619      	mov	r1, r3
 800760c:	a38a      	add	r3, pc, #552	; (adr r3, 8007838 <CTRL_pol+0xe10>)
 800760e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007612:	f7f9 f819 	bl	8000648 <__aeabi_dmul>
 8007616:	4602      	mov	r2, r0
 8007618:	460b      	mov	r3, r1
 800761a:	4620      	mov	r0, r4
 800761c:	4629      	mov	r1, r5
 800761e:	f7f8 fe5b 	bl	80002d8 <__aeabi_dsub>
 8007622:	4602      	mov	r2, r0
 8007624:	460b      	mov	r3, r1
 8007626:	4610      	mov	r0, r2
 8007628:	4619      	mov	r1, r3
 800762a:	a385      	add	r3, pc, #532	; (adr r3, 8007840 <CTRL_pol+0xe18>)
 800762c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007630:	f7f9 f934 	bl	800089c <__aeabi_ddiv>
 8007634:	4602      	mov	r2, r0
 8007636:	460b      	mov	r3, r1
 8007638:	4610      	mov	r0, r2
 800763a:	4619      	mov	r1, r3
 800763c:	f7f9 fafc 	bl	8000c38 <__aeabi_d2f>
 8007640:	4603      	mov	r3, r0
 8007642:	623b      	str	r3, [r7, #32]
			Ir = (TR-0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
 8007644:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007646:	f7f8 ffa7 	bl	8000598 <__aeabi_f2d>
 800764a:	a381      	add	r3, pc, #516	; (adr r3, 8007850 <CTRL_pol+0xe28>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f7f8 fe42 	bl	80002d8 <__aeabi_dsub>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4610      	mov	r0, r2
 800765a:	4619      	mov	r1, r3
 800765c:	a37e      	add	r3, pc, #504	; (adr r3, 8007858 <CTRL_pol+0xe30>)
 800765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007662:	f7f9 f91b 	bl	800089c <__aeabi_ddiv>
 8007666:	4602      	mov	r2, r0
 8007668:	460b      	mov	r3, r1
 800766a:	4610      	mov	r0, r2
 800766c:	4619      	mov	r1, r3
 800766e:	f7f9 fae3 	bl	8000c38 <__aeabi_d2f>
 8007672:	4603      	mov	r3, r0
 8007674:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL+0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;
 8007676:	6a38      	ldr	r0, [r7, #32]
 8007678:	f7f8 ff8e 	bl	8000598 <__aeabi_f2d>
 800767c:	a374      	add	r3, pc, #464	; (adr r3, 8007850 <CTRL_pol+0xe28>)
 800767e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007682:	f7f8 fe2b 	bl	80002dc <__adddf3>
 8007686:	4602      	mov	r2, r0
 8007688:	460b      	mov	r3, r1
 800768a:	4610      	mov	r0, r2
 800768c:	4619      	mov	r1, r3
 800768e:	a372      	add	r3, pc, #456	; (adr r3, 8007858 <CTRL_pol+0xe30>)
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	f7f9 f902 	bl	800089c <__aeabi_ddiv>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4610      	mov	r0, r2
 800769e:	4619      	mov	r1, r3
 80076a0:	f7f9 faca 	bl	8000c38 <__aeabi_d2f>
 80076a4:	4603      	mov	r3, r0
 80076a6:	62bb      	str	r3, [r7, #40]	; 0x28
		}
	}
//	Ir = (TR+0.0255/1000.0)/Torque_constant;//(Jr*domega * Br*f_MotorR_AngleS +TR+TrR)/Torque_constant;
//	Il = (TL+0.0255/1000.0)/Torque_constant;//(Jl*domega * Bl*f_MotorL_AngleS +TL+TrL)/Torque_constant;

	f_duty10_R = FF_BALANCE_R*(Motor_Register*Ir+f_MotorR_AngleS*0.001033/1000.0/2.0/PI)/get_battLv();	//(Motor_Register*Ir + KeR * f_MotorR_AngleS) /get_battLv() + f_distSenCtrl;
 80076a8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80076ac:	eeb1 7a02 	vmov.f32	s14, #18	; 0x40900000  4.5
 80076b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80076b4:	ee17 0a90 	vmov	r0, s15
 80076b8:	f7f8 ff6e 	bl	8000598 <__aeabi_f2d>
 80076bc:	4604      	mov	r4, r0
 80076be:	460d      	mov	r5, r1
 80076c0:	4b75      	ldr	r3, [pc, #468]	; (8007898 <CTRL_pol+0xe70>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7f8 ff67 	bl	8000598 <__aeabi_f2d>
 80076ca:	a365      	add	r3, pc, #404	; (adr r3, 8007860 <CTRL_pol+0xe38>)
 80076cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d0:	f7f8 ffba 	bl	8000648 <__aeabi_dmul>
 80076d4:	4602      	mov	r2, r0
 80076d6:	460b      	mov	r3, r1
 80076d8:	4610      	mov	r0, r2
 80076da:	4619      	mov	r1, r3
 80076dc:	f04f 0200 	mov.w	r2, #0
 80076e0:	4b69      	ldr	r3, [pc, #420]	; (8007888 <CTRL_pol+0xe60>)
 80076e2:	f7f9 f8db 	bl	800089c <__aeabi_ddiv>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4610      	mov	r0, r2
 80076ec:	4619      	mov	r1, r3
 80076ee:	f04f 0200 	mov.w	r2, #0
 80076f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80076f6:	f7f9 f8d1 	bl	800089c <__aeabi_ddiv>
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	4610      	mov	r0, r2
 8007700:	4619      	mov	r1, r3
 8007702:	a359      	add	r3, pc, #356	; (adr r3, 8007868 <CTRL_pol+0xe40>)
 8007704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007708:	f7f9 f8c8 	bl	800089c <__aeabi_ddiv>
 800770c:	4602      	mov	r2, r0
 800770e:	460b      	mov	r3, r1
 8007710:	4620      	mov	r0, r4
 8007712:	4629      	mov	r1, r5
 8007714:	f7f8 fde2 	bl	80002dc <__adddf3>
 8007718:	4602      	mov	r2, r0
 800771a:	460b      	mov	r3, r1
 800771c:	4614      	mov	r4, r2
 800771e:	461d      	mov	r5, r3
 8007720:	f003 fabe 	bl	800aca0 <get_battLv>
 8007724:	ee10 3a10 	vmov	r3, s0
 8007728:	4618      	mov	r0, r3
 800772a:	f7f8 ff35 	bl	8000598 <__aeabi_f2d>
 800772e:	4602      	mov	r2, r0
 8007730:	460b      	mov	r3, r1
 8007732:	4620      	mov	r0, r4
 8007734:	4629      	mov	r1, r5
 8007736:	f7f9 f8b1 	bl	800089c <__aeabi_ddiv>
 800773a:	4602      	mov	r2, r0
 800773c:	460b      	mov	r3, r1
 800773e:	4610      	mov	r0, r2
 8007740:	4619      	mov	r1, r3
 8007742:	f7f9 fa79 	bl	8000c38 <__aeabi_d2f>
 8007746:	4603      	mov	r3, r0
 8007748:	61fb      	str	r3, [r7, #28]
	f_duty10_L = FF_BALANCE_L*(Motor_Register*Il+f_MotorL_AngleS*0.001033/1000.0/2.0/PI)/get_battLv();	//(Motor_Register*Il + KeL * f_MotorL_AngleS) /get_battLv() - f_distSenCtrl;
 800774a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800774e:	eeb1 7a02 	vmov.f32	s14, #18	; 0x40900000  4.5
 8007752:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007756:	ee17 0a90 	vmov	r0, s15
 800775a:	f7f8 ff1d 	bl	8000598 <__aeabi_f2d>
 800775e:	4604      	mov	r4, r0
 8007760:	460d      	mov	r5, r1
 8007762:	4b4e      	ldr	r3, [pc, #312]	; (800789c <CTRL_pol+0xe74>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4618      	mov	r0, r3
 8007768:	f7f8 ff16 	bl	8000598 <__aeabi_f2d>
 800776c:	a33c      	add	r3, pc, #240	; (adr r3, 8007860 <CTRL_pol+0xe38>)
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f7f8 ff69 	bl	8000648 <__aeabi_dmul>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	4610      	mov	r0, r2
 800777c:	4619      	mov	r1, r3
 800777e:	f04f 0200 	mov.w	r2, #0
 8007782:	4b41      	ldr	r3, [pc, #260]	; (8007888 <CTRL_pol+0xe60>)
 8007784:	f7f9 f88a 	bl	800089c <__aeabi_ddiv>
 8007788:	4602      	mov	r2, r0
 800778a:	460b      	mov	r3, r1
 800778c:	4610      	mov	r0, r2
 800778e:	4619      	mov	r1, r3
 8007790:	f04f 0200 	mov.w	r2, #0
 8007794:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007798:	f7f9 f880 	bl	800089c <__aeabi_ddiv>
 800779c:	4602      	mov	r2, r0
 800779e:	460b      	mov	r3, r1
 80077a0:	4610      	mov	r0, r2
 80077a2:	4619      	mov	r1, r3
 80077a4:	a330      	add	r3, pc, #192	; (adr r3, 8007868 <CTRL_pol+0xe40>)
 80077a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077aa:	f7f9 f877 	bl	800089c <__aeabi_ddiv>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4620      	mov	r0, r4
 80077b4:	4629      	mov	r1, r5
 80077b6:	f7f8 fd91 	bl	80002dc <__adddf3>
 80077ba:	4602      	mov	r2, r0
 80077bc:	460b      	mov	r3, r1
 80077be:	4610      	mov	r0, r2
 80077c0:	4619      	mov	r1, r3
 80077c2:	a32b      	add	r3, pc, #172	; (adr r3, 8007870 <CTRL_pol+0xe48>)
 80077c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c8:	f7f8 ff3e 	bl	8000648 <__aeabi_dmul>
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	4614      	mov	r4, r2
 80077d2:	461d      	mov	r5, r3
 80077d4:	f003 fa64 	bl	800aca0 <get_battLv>
 80077d8:	ee10 3a10 	vmov	r3, s0
 80077dc:	4618      	mov	r0, r3
 80077de:	f7f8 fedb 	bl	8000598 <__aeabi_f2d>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	4620      	mov	r0, r4
 80077e8:	4629      	mov	r1, r5
 80077ea:	f7f9 f857 	bl	800089c <__aeabi_ddiv>
 80077ee:	4602      	mov	r2, r0
 80077f0:	460b      	mov	r3, r1
 80077f2:	4610      	mov	r0, r2
 80077f4:	4619      	mov	r1, r3
 80077f6:	f7f9 fa1f 	bl	8000c38 <__aeabi_d2f>
 80077fa:	4603      	mov	r3, r0
 80077fc:	61bb      	str	r3, [r7, #24]
	

	templog1 = f_angleSpeedCtrl;
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	4a27      	ldr	r2, [pc, #156]	; (80078a0 <CTRL_pol+0xe78>)
 8007802:	6013      	str	r3, [r2, #0]
	templog2 = f_duty10_R;
 8007804:	4a27      	ldr	r2, [pc, #156]	; (80078a4 <CTRL_pol+0xe7c>)
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	6013      	str	r3, [r2, #0]

	escape_wait = escape_wait+0.001;
 800780a:	4b27      	ldr	r3, [pc, #156]	; (80078a8 <CTRL_pol+0xe80>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4618      	mov	r0, r3
 8007810:	f7f8 fec2 	bl	8000598 <__aeabi_f2d>
 8007814:	a318      	add	r3, pc, #96	; (adr r3, 8007878 <CTRL_pol+0xe50>)
 8007816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781a:	f7f8 fd5f 	bl	80002dc <__adddf3>
 800781e:	4602      	mov	r2, r0
 8007820:	460b      	mov	r3, r1
 8007822:	4610      	mov	r0, r2
 8007824:	4619      	mov	r1, r3
 8007826:	f7f9 fa07 	bl	8000c38 <__aeabi_d2f>
 800782a:	e03f      	b.n	80078ac <CTRL_pol+0xe84>
 800782c:	f3af 8000 	nop.w
 8007830:	66666666 	.word	0x66666666
 8007834:	40066666 	.word	0x40066666
 8007838:	20000000 	.word	0x20000000
 800783c:	3fc81257 	.word	0x3fc81257
 8007840:	c0000000 	.word	0xc0000000
 8007844:	400ccccc 	.word	0x400ccccc
 8007848:	8db8bac7 	.word	0x8db8bac7
 800784c:	3f36f006 	.word	0x3f36f006
 8007850:	a821f299 	.word	0xa821f299
 8007854:	3efabd1a 	.word	0x3efabd1a
 8007858:	40000000 	.word	0x40000000
 800785c:	3f4376d5 	.word	0x3f4376d5
 8007860:	4ddf86e4 	.word	0x4ddf86e4
 8007864:	3f50ecb7 	.word	0x3f50ecb7
 8007868:	00000000 	.word	0x00000000
 800786c:	400921fa 	.word	0x400921fa
 8007870:	60000000 	.word	0x60000000
 8007874:	3ff66666 	.word	0x3ff66666
 8007878:	d2f1a9fc 	.word	0xd2f1a9fc
 800787c:	3f50624d 	.word	0x3f50624d
 8007880:	20000270 	.word	0x20000270
 8007884:	40490fd0 	.word	0x40490fd0
 8007888:	408f4000 	.word	0x408f4000
 800788c:	3c9374bc 	.word	0x3c9374bc
 8007890:	3b4e703b 	.word	0x3b4e703b
 8007894:	36a7c5ac 	.word	0x36a7c5ac
 8007898:	20000240 	.word	0x20000240
 800789c:	20000244 	.word	0x20000244
 80078a0:	20000700 	.word	0x20000700
 80078a4:	200002c8 	.word	0x200002c8
 80078a8:	200006e8 	.word	0x200006e8
 80078ac:	4603      	mov	r3, r0
 80078ae:	4a24      	ldr	r2, [pc, #144]	; (8007940 <CTRL_pol+0xf18>)
 80078b0:	6013      	str	r3, [r2, #0]
	CTRL_outMot( f_duty10_R, f_duty10_L );				// ??
 80078b2:	edd7 0a06 	vldr	s1, [r7, #24]
 80078b6:	ed97 0a07 	vldr	s0, [r7, #28]
 80078ba:	f7ff f823 	bl	8006904 <CTRL_outMot>

	f_Time += 0.001;
 80078be:	4b21      	ldr	r3, [pc, #132]	; (8007944 <CTRL_pol+0xf1c>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7f8 fe68 	bl	8000598 <__aeabi_f2d>
 80078c8:	a31b      	add	r3, pc, #108	; (adr r3, 8007938 <CTRL_pol+0xf10>)
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	f7f8 fd05 	bl	80002dc <__adddf3>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4610      	mov	r0, r2
 80078d8:	4619      	mov	r1, r3
 80078da:	f7f9 f9ad 	bl	8000c38 <__aeabi_d2f>
 80078de:	4603      	mov	r3, r0
 80078e0:	4a18      	ldr	r2, [pc, #96]	; (8007944 <CTRL_pol+0xf1c>)
 80078e2:	6013      	str	r3, [r2, #0]

	/* ?????? */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 80078e4:	f003 f8fc 	bl	800aae0 <MOT_getWallEdgeType>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d10b      	bne.n	8007906 <CTRL_pol+0xede>

		/* ?? */
		if( DIST_isWall_R_SIDE() == FALSE ){
 80078ee:	f003 fc81 	bl	800b1f4 <DIST_isWall_R_SIDE>
 80078f2:	4603      	mov	r3, r0
 80078f4:	f083 0301 	eor.w	r3, r3, #1
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d015      	beq.n	800792a <CTRL_pol+0xf02>

			MOT_setWallEdge( TRUE );		// ??????
 80078fe:	2001      	movs	r0, #1
 8007900:	f003 f8fa 	bl	800aaf8 <MOT_setWallEdge>
 8007904:	e011      	b.n	800792a <CTRL_pol+0xf02>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 8007906:	f003 f8eb 	bl	800aae0 <MOT_getWallEdgeType>
 800790a:	4603      	mov	r3, r0
 800790c:	2b02      	cmp	r3, #2
 800790e:	d10c      	bne.n	800792a <CTRL_pol+0xf02>

		/* ?? */
		if( DIST_isWall_L_SIDE() == FALSE ){
 8007910:	f003 fc86 	bl	800b220 <DIST_isWall_L_SIDE>
 8007914:	4603      	mov	r3, r0
 8007916:	f083 0301 	eor.w	r3, r3, #1
 800791a:	b2db      	uxtb	r3, r3
 800791c:	2b00      	cmp	r3, #0
 800791e:	d004      	beq.n	800792a <CTRL_pol+0xf02>

			MOT_setWallEdge( TRUE );		// ??????
 8007920:	2001      	movs	r0, #1
 8007922:	f003 f8e9 	bl	800aaf8 <MOT_setWallEdge>
 8007926:	e000      	b.n	800792a <CTRL_pol+0xf02>
		 return;		// ??
 8007928:	bf00      	nop
		}
	}
}
 800792a:	3730      	adds	r7, #48	; 0x30
 800792c:	46bd      	mov	sp, r7
 800792e:	ecbd 8b02 	vpop	{d8}
 8007932:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007936:	bf00      	nop
 8007938:	d2f1a9fc 	.word	0xd2f1a9fc
 800793c:	3f50624d 	.word	0x3f50624d
 8007940:	200006e8 	.word	0x200006e8
 8007944:	20000220 	.word	0x20000220

08007948 <Failsafe_flag>:

void Failsafe_flag(void)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	af00      	add	r7, sp, #0
	bl_failsafe = TRUE;
 800794c:	4b03      	ldr	r3, [pc, #12]	; (800795c <Failsafe_flag+0x14>)
 800794e:	2201      	movs	r2, #1
 8007950:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 8007952:	201f      	movs	r0, #31
 8007954:	f7fa fb28 	bl	8001fa8 <SetLED>
}
 8007958:	bf00      	nop
 800795a:	bd80      	pop	{r7, pc}
 800795c:	20000298 	.word	0x20000298

08007960 <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 8007960:	b480      	push	{r7}
 8007962:	af00      	add	r7, sp, #0
	bl_failsafe = FALSE;
 8007964:	4b03      	ldr	r3, [pc, #12]	; (8007974 <Failsafe_flag_off+0x14>)
 8007966:	2200      	movs	r2, #0
 8007968:	701a      	strb	r2, [r3, #0]
}
 800796a:	bf00      	nop
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	20000298 	.word	0x20000298

08007978 <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0
	if( bl_failsafe == TRUE ){
 800797c:	4b05      	ldr	r3, [pc, #20]	; (8007994 <SYS_isOutOfCtrl+0x1c>)
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <SYS_isOutOfCtrl+0x10>
		return TRUE;
 8007984:	2301      	movs	r3, #1
 8007986:	e000      	b.n	800798a <SYS_isOutOfCtrl+0x12>
	}
	else{
		return FALSE;
 8007988:	2300      	movs	r3, #0
	}
}
 800798a:	4618      	mov	r0, r3
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr
 8007994:	20000298 	.word	0x20000298

08007998 <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	4603      	mov	r3, r0
 80079a0:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80079a2:	79fb      	ldrb	r3, [r7, #7]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d103      	bne.n	80079b0 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 80079a8:	2001      	movs	r0, #1
 80079aa:	f7fa fbe9 	bl	8002180 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 80079ae:	e002      	b.n	80079b6 <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 80079b0:	2000      	movs	r0, #0
 80079b2:	f7fa fbff 	bl	80021b4 <Set_MOT1>
}
 80079b6:	bf00      	nop
 80079b8:	3708      	adds	r7, #8
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b082      	sub	sp, #8
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	4603      	mov	r3, r0
 80079c6:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80079c8:	79fb      	ldrb	r3, [r7, #7]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d103      	bne.n	80079d6 <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 80079ce:	2000      	movs	r0, #0
 80079d0:	f7fa fbd6 	bl	8002180 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 80079d4:	e002      	b.n	80079dc <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 80079d6:	2001      	movs	r0, #1
 80079d8:	f7fa fbec 	bl	80021b4 <Set_MOT1>
}
 80079dc:	bf00      	nop
 80079de:	3708      	adds	r7, #8
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	4603      	mov	r3, r0
 80079ec:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d103      	bne.n	80079fc <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 80079f4:	2000      	movs	r0, #0
 80079f6:	f7fd f9b3 	bl	8004d60 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 80079fa:	e002      	b.n	8007a02 <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 80079fc:	2000      	movs	r0, #0
 80079fe:	f7fd f9ef 	bl	8004de0 <Set_DutyTIM3>
}
 8007a02:	bf00      	nop
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b082      	sub	sp, #8
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	4603      	mov	r3, r0
 8007a12:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007a14:	79fb      	ldrb	r3, [r7, #7]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d102      	bne.n	8007a20 <DCM_staMot+0x16>
		Enable_TIM2();
 8007a1a:	f7fd f98f 	bl	8004d3c <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 8007a1e:	e001      	b.n	8007a24 <DCM_staMot+0x1a>
	   Enable_TIM3();
 8007a20:	f7fd f994 	bl	8004d4c <Enable_TIM3>
}
 8007a24:	bf00      	nop
 8007a26:	3708      	adds	r7, #8
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 8007a30:	2000      	movs	r0, #0
 8007a32:	f7ff ffea 	bl	8007a0a <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 8007a36:	2001      	movs	r0, #1
 8007a38:	f7ff ffe7 	bl	8007a0a <DCM_staMot>
}
 8007a3c:	bf00      	nop
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4603      	mov	r3, r0
 8007a48:	460a      	mov	r2, r1
 8007a4a:	71fb      	strb	r3, [r7, #7]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 8007a50:	79fb      	ldrb	r3, [r7, #7]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d115      	bne.n	8007a82 <DCM_setPwmDuty+0x42>

		if( 0 == us_duty10 ){			// Duty0%
 8007a56:	88bb      	ldrh	r3, [r7, #4]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d104      	bne.n	8007a66 <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 8007a5c:	79fb      	ldrb	r3, [r7, #7]
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f7ff ffc0 	bl	80079e4 <DCM_brakeMot>
			}
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 8007a64:	e022      	b.n	8007aac <DCM_setPwmDuty+0x6c>
			if(us_duty10<50){
 8007a66:	88bb      	ldrh	r3, [r7, #4]
 8007a68:	2b31      	cmp	r3, #49	; 0x31
 8007a6a:	d801      	bhi.n	8007a70 <DCM_setPwmDuty+0x30>
				us_duty10 = 50;
 8007a6c:	2332      	movs	r3, #50	; 0x32
 8007a6e:	80bb      	strh	r3, [r7, #4]
			Set_DutyTIM2(us_duty10);
 8007a70:	88bb      	ldrh	r3, [r7, #4]
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7fd f974 	bl	8004d60 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7ff ffc5 	bl	8007a0a <DCM_staMot>
}
 8007a80:	e014      	b.n	8007aac <DCM_setPwmDuty+0x6c>
		if( 0 == us_duty10 ){			// Duty0%
 8007a82:	88bb      	ldrh	r3, [r7, #4]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d104      	bne.n	8007a92 <DCM_setPwmDuty+0x52>
			DCM_brakeMot( en_id );
 8007a88:	79fb      	ldrb	r3, [r7, #7]
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7ff ffaa 	bl	80079e4 <DCM_brakeMot>
}
 8007a90:	e00c      	b.n	8007aac <DCM_setPwmDuty+0x6c>
			if(us_duty10<50){
 8007a92:	88bb      	ldrh	r3, [r7, #4]
 8007a94:	2b31      	cmp	r3, #49	; 0x31
 8007a96:	d801      	bhi.n	8007a9c <DCM_setPwmDuty+0x5c>
				us_duty10 = 50;
 8007a98:	2332      	movs	r3, #50	; 0x32
 8007a9a:	80bb      	strh	r3, [r7, #4]
			Set_DutyTIM3(us_duty10);
 8007a9c:	88bb      	ldrh	r3, [r7, #4]
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f7fd f99e 	bl	8004de0 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 8007aa4:	79fb      	ldrb	r3, [r7, #7]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7ff ffaf 	bl	8007a0a <DCM_staMot>
}
 8007aac:	bf00      	nop
 8007aae:	3708      	adds	r7, #8
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <Get_encoder_value>:
uint16_t ENC_R_CNT;
uint16_t ENC_L_CNT_old;
uint16_t ENC_R_CNT_old;

uint16_t Get_encoder_value(en_endir dir)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	4603      	mov	r3, r0
 8007abc:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) return ENC_L_CNT;
 8007abe:	79fb      	ldrb	r3, [r7, #7]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d102      	bne.n	8007aca <Get_encoder_value+0x16>
 8007ac4:	4b05      	ldr	r3, [pc, #20]	; (8007adc <Get_encoder_value+0x28>)
 8007ac6:	881b      	ldrh	r3, [r3, #0]
 8007ac8:	e001      	b.n	8007ace <Get_encoder_value+0x1a>
	else return ENC_R_CNT;
 8007aca:	4b05      	ldr	r3, [pc, #20]	; (8007ae0 <Get_encoder_value+0x2c>)
 8007acc:	881b      	ldrh	r3, [r3, #0]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	20000fb8 	.word	0x20000fb8
 8007ae0:	20000fbc 	.word	0x20000fbc

08007ae4 <MA702_ReadByte>:

void MA702_ReadByte(en_endir dir)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	4603      	mov	r3, r0
 8007aec:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 8007aee:	4a0a      	ldr	r2, [pc, #40]	; (8007b18 <MA702_ReadByte+0x34>)
 8007af0:	79fb      	ldrb	r3, [r7, #7]
 8007af2:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 8007af4:	2100      	movs	r1, #0
 8007af6:	2000      	movs	r0, #0
 8007af8:	f7fc f940 	bl	8003d7c <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 8007afc:	2100      	movs	r1, #0
 8007afe:	2001      	movs	r0, #1
 8007b00:	f7fc f93c 	bl	8003d7c <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 8007b04:	4b04      	ldr	r3, [pc, #16]	; (8007b18 <MA702_ReadByte+0x34>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	2002      	movs	r0, #2
 8007b0c:	f7fc f89e 	bl	8003c4c <SPI2_DMA_Communication>
}
 8007b10:	bf00      	nop
 8007b12:	3708      	adds	r7, #8
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	200006fa 	.word	0x200006fa

08007b1c <recv_spi_encoder>:

void recv_spi_encoder(en_endir dir)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	4603      	mov	r3, r0
 8007b24:	71fb      	strb	r3, [r7, #7]
	MA702_ReadByte(dir);
 8007b26:	79fb      	ldrb	r3, [r7, #7]
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7ff ffdb 	bl	8007ae4 <MA702_ReadByte>
}
 8007b2e:	bf00      	nop
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
	...

08007b38 <Set_encoder_data>:

void Set_encoder_data(en_endir dir)
{
 8007b38:	b590      	push	{r4, r7, lr}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	4603      	mov	r3, r0
 8007b40:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 8007b42:	79fb      	ldrb	r3, [r7, #7]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d110      	bne.n	8007b6a <Set_encoder_data+0x32>
 8007b48:	2000      	movs	r0, #0
 8007b4a:	f7fc f907 	bl	8003d5c <Get_SPI2ReciveData>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	021b      	lsls	r3, r3, #8
 8007b52:	b21c      	sxth	r4, r3
 8007b54:	2001      	movs	r0, #1
 8007b56:	f7fc f901 	bl	8003d5c <Get_SPI2ReciveData>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	b21b      	sxth	r3, r3
 8007b5e:	4323      	orrs	r3, r4
 8007b60:	b21b      	sxth	r3, r3
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	4b0b      	ldr	r3, [pc, #44]	; (8007b94 <Set_encoder_data+0x5c>)
 8007b66:	801a      	strh	r2, [r3, #0]
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
}
 8007b68:	e00f      	b.n	8007b8a <Set_encoder_data+0x52>
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 8007b6a:	2000      	movs	r0, #0
 8007b6c:	f7fc f8f6 	bl	8003d5c <Get_SPI2ReciveData>
 8007b70:	4603      	mov	r3, r0
 8007b72:	021b      	lsls	r3, r3, #8
 8007b74:	b21c      	sxth	r4, r3
 8007b76:	2001      	movs	r0, #1
 8007b78:	f7fc f8f0 	bl	8003d5c <Get_SPI2ReciveData>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	b21b      	sxth	r3, r3
 8007b80:	4323      	orrs	r3, r4
 8007b82:	b21b      	sxth	r3, r3
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	4b04      	ldr	r3, [pc, #16]	; (8007b98 <Set_encoder_data+0x60>)
 8007b88:	801a      	strh	r2, [r3, #0]
}
 8007b8a:	bf00      	nop
 8007b8c:	370c      	adds	r7, #12
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd90      	pop	{r4, r7, pc}
 8007b92:	bf00      	nop
 8007b94:	20000fb8 	.word	0x20000fb8
 8007b98:	20000fbc 	.word	0x20000fbc

08007b9c <Runmode_check>:


uint8_t Runmode_check( enDCM_ID en_id )
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	71fb      	strb	r3, [r7, #7]
	if(en_id == DCM_R){
 8007ba6:	79fb      	ldrb	r3, [r7, #7]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d117      	bne.n	8007bdc <Runmode_check+0x40>
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Right)) ){
 8007bac:	4b1a      	ldr	r3, [pc, #104]	; (8007c18 <Runmode_check+0x7c>)
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	2b06      	cmp	r3, #6
 8007bb2:	d00f      	beq.n	8007bd4 <Runmode_check+0x38>
 8007bb4:	4b18      	ldr	r3, [pc, #96]	; (8007c18 <Runmode_check+0x7c>)
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	2b07      	cmp	r3, #7
 8007bba:	d007      	beq.n	8007bcc <Runmode_check+0x30>
 8007bbc:	4b16      	ldr	r3, [pc, #88]	; (8007c18 <Runmode_check+0x7c>)
 8007bbe:	781b      	ldrb	r3, [r3, #0]
 8007bc0:	2b08      	cmp	r3, #8
 8007bc2:	d003      	beq.n	8007bcc <Runmode_check+0x30>
 8007bc4:	4b14      	ldr	r3, [pc, #80]	; (8007c18 <Runmode_check+0x7c>)
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	2b09      	cmp	r3, #9
 8007bca:	d105      	bne.n	8007bd8 <Runmode_check+0x3c>
 8007bcc:	4b13      	ldr	r3, [pc, #76]	; (8007c1c <Runmode_check+0x80>)
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <Runmode_check+0x3c>
			return(0);
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	e018      	b.n	8007c0a <Runmode_check+0x6e>
		}
		else{
			return(1);
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e016      	b.n	8007c0a <Runmode_check+0x6e>
		}
	}
	else{
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Left)) ){
 8007bdc:	4b0e      	ldr	r3, [pc, #56]	; (8007c18 <Runmode_check+0x7c>)
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	2b06      	cmp	r3, #6
 8007be2:	d00f      	beq.n	8007c04 <Runmode_check+0x68>
 8007be4:	4b0c      	ldr	r3, [pc, #48]	; (8007c18 <Runmode_check+0x7c>)
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	2b07      	cmp	r3, #7
 8007bea:	d007      	beq.n	8007bfc <Runmode_check+0x60>
 8007bec:	4b0a      	ldr	r3, [pc, #40]	; (8007c18 <Runmode_check+0x7c>)
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	2b08      	cmp	r3, #8
 8007bf2:	d003      	beq.n	8007bfc <Runmode_check+0x60>
 8007bf4:	4b08      	ldr	r3, [pc, #32]	; (8007c18 <Runmode_check+0x7c>)
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	2b09      	cmp	r3, #9
 8007bfa:	d105      	bne.n	8007c08 <Runmode_check+0x6c>
 8007bfc:	4b07      	ldr	r3, [pc, #28]	; (8007c1c <Runmode_check+0x80>)
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d101      	bne.n	8007c08 <Runmode_check+0x6c>
			return(0);
 8007c04:	2300      	movs	r3, #0
 8007c06:	e000      	b.n	8007c0a <Runmode_check+0x6e>
		}
		else{
			return(1);
 8007c08:	2301      	movs	r3, #1
		}
	}
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop
 8007c18:	200002ce 	.word	0x200002ce
 8007c1c:	200002e0 	.word	0x200002e0

08007c20 <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
	int32_t cntR;
	int32_t cntL;
	int32_t cntR_dif;
	int32_t cntL_dif;
//	recv_spi_encoder();
	cntR_dif = ENC_R_CNT - ENC_R_CNT_old;
 8007c2a:	4b3f      	ldr	r3, [pc, #252]	; (8007d28 <ENC_GetDiv+0x108>)
 8007c2c:	881b      	ldrh	r3, [r3, #0]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	4b3e      	ldr	r3, [pc, #248]	; (8007d2c <ENC_GetDiv+0x10c>)
 8007c32:	881b      	ldrh	r3, [r3, #0]
 8007c34:	1ad3      	subs	r3, r2, r3
 8007c36:	60fb      	str	r3, [r7, #12]
	cntL_dif = ENC_L_CNT_old - ENC_L_CNT;
 8007c38:	4b3d      	ldr	r3, [pc, #244]	; (8007d30 <ENC_GetDiv+0x110>)
 8007c3a:	881b      	ldrh	r3, [r3, #0]
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	4b3d      	ldr	r3, [pc, #244]	; (8007d34 <ENC_GetDiv+0x114>)
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	60bb      	str	r3, [r7, #8]

	//???
	if(Runmode_check(DCM_R) == 1){	//?
 8007c46:	2000      	movs	r0, #0
 8007c48:	f7ff ffa8 	bl	8007b9c <Runmode_check>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d114      	bne.n	8007c7c <ENC_GetDiv+0x5c>
		//
		if(cntR_dif<-32768){
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007c58:	da04      	bge.n	8007c64 <ENC_GetDiv+0x44>
			cntR = cntR_dif + 65536;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	e01f      	b.n	8007ca4 <ENC_GetDiv+0x84>
		}
		else if (cntR_dif>32768){
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c6a:	dd04      	ble.n	8007c76 <ENC_GetDiv+0x56>
			cntR = cntR_dif - 65536;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007c72:	617b      	str	r3, [r7, #20]
 8007c74:	e016      	b.n	8007ca4 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	617b      	str	r3, [r7, #20]
 8007c7a:	e013      	b.n	8007ca4 <ENC_GetDiv+0x84>
		}
	}
	else{
		if(cntR_dif>32768){
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c82:	dd04      	ble.n	8007c8e <ENC_GetDiv+0x6e>
			cntR = cntR_dif - 65536;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007c8a:	617b      	str	r3, [r7, #20]
 8007c8c:	e00a      	b.n	8007ca4 <ENC_GetDiv+0x84>
		}
		else if(cntR_dif<-32768){
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007c94:	da04      	bge.n	8007ca0 <ENC_GetDiv+0x80>
			cntR = cntR_dif + 65536;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007c9c:	617b      	str	r3, [r7, #20]
 8007c9e:	e001      	b.n	8007ca4 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	617b      	str	r3, [r7, #20]
		}
	}

	if(Runmode_check(DCM_L) == 1){
 8007ca4:	2001      	movs	r0, #1
 8007ca6:	f7ff ff79 	bl	8007b9c <Runmode_check>
 8007caa:	4603      	mov	r3, r0
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d114      	bne.n	8007cda <ENC_GetDiv+0xba>
		//
		if(cntL_dif<-32768){
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007cb6:	da04      	bge.n	8007cc2 <ENC_GetDiv+0xa2>
			cntL = cntL_dif + 65536;
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007cbe:	613b      	str	r3, [r7, #16]
 8007cc0:	e01f      	b.n	8007d02 <ENC_GetDiv+0xe2>
		}
		else if (cntL_dif >32768){
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cc8:	dd04      	ble.n	8007cd4 <ENC_GetDiv+0xb4>
			cntL = cntL_dif -65536;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007cd0:	613b      	str	r3, [r7, #16]
 8007cd2:	e016      	b.n	8007d02 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	613b      	str	r3, [r7, #16]
 8007cd8:	e013      	b.n	8007d02 <ENC_GetDiv+0xe2>
		}
	}
	else{
		if(cntL_dif>32768){
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ce0:	dd04      	ble.n	8007cec <ENC_GetDiv+0xcc>
			cntL = cntL_dif - 65536;
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007ce8:	613b      	str	r3, [r7, #16]
 8007cea:	e00a      	b.n	8007d02 <ENC_GetDiv+0xe2>
		}
		else if(cntL_dif<-32768){
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007cf2:	da04      	bge.n	8007cfe <ENC_GetDiv+0xde>
			cntL = cntL_dif + 65536;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007cfa:	613b      	str	r3, [r7, #16]
 8007cfc:	e001      	b.n	8007d02 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	613b      	str	r3, [r7, #16]
		}
	}

	*p_r = cntR;		//2^16(65536) LSB/1
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	601a      	str	r2, [r3, #0]
	*p_l = cntL;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	601a      	str	r2, [r3, #0]

	ENC_R_CNT_old = ENC_R_CNT;
 8007d0e:	4b06      	ldr	r3, [pc, #24]	; (8007d28 <ENC_GetDiv+0x108>)
 8007d10:	881a      	ldrh	r2, [r3, #0]
 8007d12:	4b06      	ldr	r3, [pc, #24]	; (8007d2c <ENC_GetDiv+0x10c>)
 8007d14:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007d16:	4b07      	ldr	r3, [pc, #28]	; (8007d34 <ENC_GetDiv+0x114>)
 8007d18:	881a      	ldrh	r2, [r3, #0]
 8007d1a:	4b05      	ldr	r3, [pc, #20]	; (8007d30 <ENC_GetDiv+0x110>)
 8007d1c:	801a      	strh	r2, [r3, #0]
}
 8007d1e:	bf00      	nop
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	20000fbc 	.word	0x20000fbc
 8007d2c:	20000fbe 	.word	0x20000fbe
 8007d30:	20000fba 	.word	0x20000fba
 8007d34:	20000fb8 	.word	0x20000fb8

08007d38 <ENC_setref>:

void ENC_setref(void)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	af00      	add	r7, sp, #0
	ENC_R_CNT_old = ENC_R_CNT;
 8007d3c:	4b06      	ldr	r3, [pc, #24]	; (8007d58 <ENC_setref+0x20>)
 8007d3e:	881a      	ldrh	r2, [r3, #0]
 8007d40:	4b06      	ldr	r3, [pc, #24]	; (8007d5c <ENC_setref+0x24>)
 8007d42:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007d44:	4b06      	ldr	r3, [pc, #24]	; (8007d60 <ENC_setref+0x28>)
 8007d46:	881a      	ldrh	r2, [r3, #0]
 8007d48:	4b06      	ldr	r3, [pc, #24]	; (8007d64 <ENC_setref+0x2c>)
 8007d4a:	801a      	strh	r2, [r3, #0]
}
 8007d4c:	bf00      	nop
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop
 8007d58:	20000fbc 	.word	0x20000fbc
 8007d5c:	20000fbe 	.word	0x20000fbe
 8007d60:	20000fb8 	.word	0x20000fb8
 8007d64:	20000fba 	.word	0x20000fba

08007d68 <ICM_42688_whoami>:
uint16_t Get_s_gyro(void)
{
	return s_GyroVal;
}
void ICM_42688_whoami(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
	SetSPI1TransmitData(0,(0x75 | 0x80));
 8007d6c:	21f5      	movs	r1, #245	; 0xf5
 8007d6e:	2000      	movs	r0, #0
 8007d70:	f7fb ff40 	bl	8003bf4 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, 0x00);
 8007d74:	2100      	movs	r1, #0
 8007d76:	2001      	movs	r0, #1
 8007d78:	f7fb ff3c 	bl	8003bf4 <SetSPI1TransmitData>
	SPI1_DMA_Communication(2);
 8007d7c:	2002      	movs	r0, #2
 8007d7e:	f7fb feb9 	bl	8003af4 <SPI1_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI1ReciveData(1));
 8007d82:	2001      	movs	r0, #1
 8007d84:	f7fb ff26 	bl	8003bd4 <Get_SPI1ReciveData>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	4802      	ldr	r0, [pc, #8]	; (8007d98 <ICM_42688_whoami+0x30>)
 8007d8e:	f007 fb19 	bl	800f3c4 <iprintf>

}
 8007d92:	bf00      	nop
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	080146b8 	.word	0x080146b8

08007d9c <ICM_42688_WriteByte>:

void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	4603      	mov	r3, r0
 8007da4:	460a      	mov	r2, r1
 8007da6:	71fb      	strb	r3, [r7, #7]
 8007da8:	4613      	mov	r3, r2
 8007daa:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 8007dac:	79fb      	ldrb	r3, [r7, #7]
 8007dae:	4619      	mov	r1, r3
 8007db0:	2000      	movs	r0, #0
 8007db2:	f7fb ff1f 	bl	8003bf4 <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 8007db6:	79bb      	ldrb	r3, [r7, #6]
 8007db8:	4619      	mov	r1, r3
 8007dba:	2001      	movs	r0, #1
 8007dbc:	f7fb ff1a 	bl	8003bf4 <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 8007dc0:	2002      	movs	r0, #2
 8007dc2:	f7fb fe97 	bl	8003af4 <SPI1_DMA_Communication>
}
 8007dc6:	bf00      	nop
 8007dc8:	3708      	adds	r7, #8
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b082      	sub	sp, #8
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	460a      	mov	r2, r1
 8007dd8:	71fb      	strb	r3, [r7, #7]
 8007dda:	4613      	mov	r3, r2
 8007ddc:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 8007dde:	79fb      	ldrb	r3, [r7, #7]
 8007de0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	4619      	mov	r1, r3
 8007de8:	2000      	movs	r0, #0
 8007dea:	f7fb ff03 	bl	8003bf4 <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 8007dee:	2100      	movs	r1, #0
 8007df0:	2001      	movs	r0, #1
 8007df2:	f7fb feff 	bl	8003bf4 <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 8007df6:	2100      	movs	r1, #0
 8007df8:	2002      	movs	r0, #2
 8007dfa:	f7fb fefb 	bl	8003bf4 <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 8007dfe:	2003      	movs	r0, #3
 8007e00:	f7fb fe78 	bl	8003af4 <SPI1_DMA_Communication>
}
 8007e04:	bf00      	nop
 8007e06:	3708      	adds	r7, #8
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <ICM_42688_init>:


void ICM_42688_init(void)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
	uint8_t reg78 = 0x4E;	//pwr_mgmt0
 8007e12:	234e      	movs	r3, #78	; 0x4e
 8007e14:	71fb      	strb	r3, [r7, #7]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 8007e16:	79fb      	ldrb	r3, [r7, #7]
 8007e18:	210f      	movs	r1, #15
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff ffbe 	bl	8007d9c <ICM_42688_WriteByte>
	LL_mDelay(1);
 8007e20:	2001      	movs	r0, #1
 8007e22:	f006 fbdd 	bl	800e5e0 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 8007e26:	bf00      	nop
 8007e28:	3708      	adds	r7, #8
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b082      	sub	sp, #8
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	4603      	mov	r3, r0
 8007e36:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 8007e38:	79fb      	ldrb	r3, [r7, #7]
 8007e3a:	2103      	movs	r1, #3
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7ff ffc6 	bl	8007dce <ICM_42688_ReadByte>
}
 8007e42:	bf00      	nop
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
	...

08007e4c <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8007e4c:	b598      	push	{r3, r4, r7, lr}
 8007e4e:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 8007e50:	2001      	movs	r0, #1
 8007e52:	f7fb febf 	bl	8003bd4 <Get_SPI1ReciveData>
 8007e56:	4603      	mov	r3, r0
 8007e58:	021b      	lsls	r3, r3, #8
 8007e5a:	b21c      	sxth	r4, r3
 8007e5c:	2002      	movs	r0, #2
 8007e5e:	f7fb feb9 	bl	8003bd4 <Get_SPI1ReciveData>
 8007e62:	4603      	mov	r3, r0
 8007e64:	b21b      	sxth	r3, r3
 8007e66:	4323      	orrs	r3, r4
 8007e68:	b21a      	sxth	r2, r3
 8007e6a:	4b02      	ldr	r3, [pc, #8]	; (8007e74 <ICM_42688_GyroData+0x28>)
 8007e6c:	801a      	strh	r2, [r3, #0]
}
 8007e6e:	bf00      	nop
 8007e70:	bd98      	pop	{r3, r4, r7, pc}
 8007e72:	bf00      	nop
 8007e74:	200002e2 	.word	0x200002e2

08007e78 <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ul_ref = 0;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	603b      	str	r3, [r7, #0]

	/* ? */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100???
 8007e82:	2300      	movs	r3, #0
 8007e84:	80fb      	strh	r3, [r7, #6]
 8007e86:	e00c      	b.n	8007ea2 <GYRO_SetRef+0x2a>
		ul_ref += (uint32_t)s_GyroVal;
 8007e88:	4b0f      	ldr	r3, [pc, #60]	; (8007ec8 <GYRO_SetRef+0x50>)
 8007e8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	4413      	add	r3, r2
 8007e94:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 8007e96:	2001      	movs	r0, #1
 8007e98:	f006 fba2 	bl	800e5e0 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100???
 8007e9c:	88fb      	ldrh	r3, [r7, #6]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	80fb      	strh	r3, [r7, #6]
 8007ea2:	88fb      	ldrh	r3, [r7, #6]
 8007ea4:	2bc7      	cmp	r3, #199	; 0xc7
 8007ea6:	d9ef      	bls.n	8007e88 <GYRO_SetRef+0x10>
	}

	/* ????? */
	l_GyroRef = (ul_ref * 100) / GYRO_REF_NUM ;		// ?100
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	2264      	movs	r2, #100	; 0x64
 8007eac:	fb02 f303 	mul.w	r3, r2, r3
 8007eb0:	4a06      	ldr	r2, [pc, #24]	; (8007ecc <GYRO_SetRef+0x54>)
 8007eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb6:	099b      	lsrs	r3, r3, #6
 8007eb8:	461a      	mov	r2, r3
 8007eba:	4b05      	ldr	r3, [pc, #20]	; (8007ed0 <GYRO_SetRef+0x58>)
 8007ebc:	601a      	str	r2, [r3, #0]
}
 8007ebe:	bf00      	nop
 8007ec0:	3708      	adds	r7, #8
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	200002e2 	.word	0x200002e2
 8007ecc:	51eb851f 	.word	0x51eb851f
 8007ed0:	200006fc 	.word	0x200006fc
 8007ed4:	00000000 	.word	0x00000000

08007ed8 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal * 100 ;				// 100?
 8007ede:	4b22      	ldr	r3, [pc, #136]	; (8007f68 <GYRO_getSpeedErr+0x90>)
 8007ee0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	2364      	movs	r3, #100	; 0x64
 8007ee8:	fb03 f302 	mul.w	r3, r3, r2
 8007eec:	60fb      	str	r3, [r7, #12]
	int32_t  l_err = l_val - l_GyroRef ;
 8007eee:	4b1f      	ldr	r3, [pc, #124]	; (8007f6c <GYRO_getSpeedErr+0x94>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	60bb      	str	r3, [r7, #8]
	float f_res;

	/* ? */
//	if( ( l_err < -0.01 * 100 ) || ( 0.01 * 100 < l_err ) ){
		f_res = (float)l_err /16.4 / 100 * DEG_TO_RAD;		
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	ee07 3a90 	vmov	s15, r3
 8007efe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f02:	ee17 0a90 	vmov	r0, s15
 8007f06:	f7f8 fb47 	bl	8000598 <__aeabi_f2d>
 8007f0a:	a313      	add	r3, pc, #76	; (adr r3, 8007f58 <GYRO_getSpeedErr+0x80>)
 8007f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f10:	f7f8 fcc4 	bl	800089c <__aeabi_ddiv>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4610      	mov	r0, r2
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f04f 0200 	mov.w	r2, #0
 8007f20:	4b13      	ldr	r3, [pc, #76]	; (8007f70 <GYRO_getSpeedErr+0x98>)
 8007f22:	f7f8 fcbb 	bl	800089c <__aeabi_ddiv>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	a30c      	add	r3, pc, #48	; (adr r3, 8007f60 <GYRO_getSpeedErr+0x88>)
 8007f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f34:	f7f8 fb88 	bl	8000648 <__aeabi_dmul>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	4610      	mov	r0, r2
 8007f3e:	4619      	mov	r1, r3
 8007f40:	f7f8 fe7a 	bl	8000c38 <__aeabi_d2f>
 8007f44:	4603      	mov	r3, r0
 8007f46:	607b      	str	r3, [r7, #4]
//	}
/*	else{
		f_res = 0;									// [deg/s]
	}
*/
	return f_res;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	ee07 3a90 	vmov	s15, r3
}
 8007f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	66666666 	.word	0x66666666
 8007f5c:	40306666 	.word	0x40306666
 8007f60:	60000000 	.word	0x60000000
 8007f64:	3f91df49 	.word	0x3f91df49
 8007f68:	200002e2 	.word	0x200002e2
 8007f6c:	200006fc 	.word	0x200006fc
 8007f70:	40590000 	.word	0x40590000

08007f74 <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 8007f74:	b480      	push	{r7}
 8007f76:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 8007f78:	4b04      	ldr	r3, [pc, #16]	; (8007f8c <GYRO_getNowAngle+0x18>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	ee07 3a90 	vmov	s15, r3
}
 8007f80:	eeb0 0a67 	vmov.f32	s0, s15
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr
 8007f8c:	200002c0 	.word	0x200002c0

08007f90 <GYRO_getRef>:

float GYRO_getRef( void )
{
 8007f90:	b480      	push	{r7}
 8007f92:	af00      	add	r7, sp, #0
	return l_GyroRef;
 8007f94:	4b05      	ldr	r3, [pc, #20]	; (8007fac <GYRO_getRef+0x1c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	ee07 3a90 	vmov	s15, r3
 8007f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8007fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	200006fc 	.word	0x200006fc

08007fb0 <GYRO_Pol>:

void GYRO_Pol( void )
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			// ? (0.001sec?)
 8007fb6:	f7ff ff8f 	bl	8007ed8 <GYRO_getSpeedErr>
 8007fba:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000;		// ?   (0.001sec??)
 8007fbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8007fc2:	eddf 6a25 	vldr	s13, [pc, #148]	; 8008058 <GYRO_Pol+0xa8>
 8007fc6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007fca:	4b24      	ldr	r3, [pc, #144]	; (800805c <GYRO_Pol+0xac>)
 8007fcc:	edd3 7a00 	vldr	s15, [r3]
 8007fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007fd4:	4b21      	ldr	r3, [pc, #132]	; (800805c <GYRO_Pol+0xac>)
 8007fd6:	edc3 7a00 	vstr	s15, [r3]

	/* ? */
	if( bl_ErrChk == TRUE ){
 8007fda:	4b21      	ldr	r3, [pc, #132]	; (8008060 <GYRO_Pol+0xb0>)
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d036      	beq.n	8008050 <GYRO_Pol+0xa0>

		f_ErrChkAngle += f_speed/1000;		// ?   (0.001sec??)
 8007fe2:	edd7 7a01 	vldr	s15, [r7, #4]
 8007fe6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8008058 <GYRO_Pol+0xa8>
 8007fea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007fee:	4b1d      	ldr	r3, [pc, #116]	; (8008064 <GYRO_Pol+0xb4>)
 8007ff0:	edd3 7a00 	vldr	s15, [r3]
 8007ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ff8:	4b1a      	ldr	r3, [pc, #104]	; (8008064 <GYRO_Pol+0xb4>)
 8007ffa:	edc3 7a00 	vstr	s15, [r3]

		if( ( f_ErrChkAngle < -500 ) || ( 500 < f_ErrChkAngle )||(f_speed <-1500)||(1500<f_speed) ){
 8007ffe:	4b19      	ldr	r3, [pc, #100]	; (8008064 <GYRO_Pol+0xb4>)
 8008000:	edd3 7a00 	vldr	s15, [r3]
 8008004:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008068 <GYRO_Pol+0xb8>
 8008008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800800c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008010:	d41c      	bmi.n	800804c <GYRO_Pol+0x9c>
 8008012:	4b14      	ldr	r3, [pc, #80]	; (8008064 <GYRO_Pol+0xb4>)
 8008014:	edd3 7a00 	vldr	s15, [r3]
 8008018:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800806c <GYRO_Pol+0xbc>
 800801c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008024:	dc12      	bgt.n	800804c <GYRO_Pol+0x9c>
 8008026:	edd7 7a01 	vldr	s15, [r7, #4]
 800802a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8008070 <GYRO_Pol+0xc0>
 800802e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008036:	d409      	bmi.n	800804c <GYRO_Pol+0x9c>
 8008038:	edd7 7a01 	vldr	s15, [r7, #4]
 800803c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8008074 <GYRO_Pol+0xc4>
 8008040:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008048:	dc00      	bgt.n	800804c <GYRO_Pol+0x9c>

			Failsafe_flag();
		}

	}
}
 800804a:	e001      	b.n	8008050 <GYRO_Pol+0xa0>
			Failsafe_flag();
 800804c:	f7ff fc7c 	bl	8007948 <Failsafe_flag>
}
 8008050:	bf00      	nop
 8008052:	3708      	adds	r7, #8
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	447a0000 	.word	0x447a0000
 800805c:	200002c0 	.word	0x200002c0
 8008060:	200002cf 	.word	0x200002cf
 8008064:	200006ec 	.word	0x200006ec
 8008068:	c3fa0000 	.word	0xc3fa0000
 800806c:	43fa0000 	.word	0x43fa0000
 8008070:	c4bb8000 	.word	0xc4bb8000
 8008074:	44bb8000 	.word	0x44bb8000

08008078 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			// ? (0.001sec??)

}

void GYRO_staErrChkAngle( void )
{
 8008078:	b480      	push	{r7}
 800807a:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 800807c:	4b05      	ldr	r3, [pc, #20]	; (8008094 <GYRO_staErrChkAngle+0x1c>)
 800807e:	f04f 0200 	mov.w	r2, #0
 8008082:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 8008084:	4b04      	ldr	r3, [pc, #16]	; (8008098 <GYRO_staErrChkAngle+0x20>)
 8008086:	2201      	movs	r2, #1
 8008088:	701a      	strb	r2, [r3, #0]

}
 800808a:	bf00      	nop
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	200006ec 	.word	0x200006ec
 8008098:	200002cf 	.word	0x200002cf

0800809c <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 800809c:	b480      	push	{r7}
 800809e:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 80080a0:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <GYRO_endErrChkAngle+0x1c>)
 80080a2:	f04f 0200 	mov.w	r2, #0
 80080a6:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80080a8:	4b04      	ldr	r3, [pc, #16]	; (80080bc <GYRO_endErrChkAngle+0x20>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	701a      	strb	r2, [r3, #0]

}
 80080ae:	bf00      	nop
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr
 80080b8:	200006ec 	.word	0x200006ec
 80080bc:	200002cf 	.word	0x200002cf

080080c0 <HAL_init>:
#include "hal/init.h"



void HAL_init( void )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
	TIME_init();
 80080c4:	f000 f834 	bl	8008130 <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0?testrun??)
 80080c8:	4b15      	ldr	r3, [pc, #84]	; (8008120 <HAL_init+0x60>)
 80080ca:	f04f 0200 	mov.w	r2, #0
 80080ce:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 80080d0:	4b14      	ldr	r3, [pc, #80]	; (8008124 <HAL_init+0x64>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 80080d6:	4b14      	ldr	r3, [pc, #80]	; (8008128 <HAL_init+0x68>)
 80080d8:	f04f 0200 	mov.w	r2, #0
 80080dc:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80080de:	4b13      	ldr	r3, [pc, #76]	; (800812c <HAL_init+0x6c>)
 80080e0:	2200      	movs	r2, #0
 80080e2:	701a      	strb	r2, [r3, #0]
	DIST_init();
 80080e4:	f002 fe26 	bl	800ad34 <DIST_init>
	MAP_Goal_init();
 80080e8:	f003 fb2e 	bl	800b748 <MAP_Goal_init>
	ADC4_Start();
 80080ec:	f7f9 fb0e 	bl	800170c <ADC4_Start>
  	ADC3_Start();
 80080f0:	f7f9 fb18 	bl	8001724 <ADC3_Start>
  	ADC2_Start();
 80080f4:	f7f9 fb22 	bl	800173c <ADC2_Start>
  	ADC1_Start();
 80080f8:	f7f9 fb2c 	bl	8001754 <ADC1_Start>

  	SPI1_Start();
 80080fc:	f7fb fce2 	bl	8003ac4 <SPI1_Start>
  	SPI2_Start();
 8008100:	f7fb fd8c 	bl	8003c1c <SPI2_Start>
  	ICM_42688_init();
 8008104:	f7ff fe82 	bl	8007e0c <ICM_42688_init>
  	ICM_42688_whoami();
 8008108:	f7ff fe2e 	bl	8007d68 <ICM_42688_whoami>
	TIMER_init();
 800810c:	f7fc fdd2 	bl	8004cb4 <TIMER_init>
	SYS_start();
 8008110:	f000 f9ce 	bl	80084b0 <SYS_start>
	MAP_init();
 8008114:	f003 faf8 	bl	800b708 <MAP_init>
	GYRO_SetRef();
 8008118:	f7ff feae 	bl	8007e78 <GYRO_SetRef>
}
 800811c:	bf00      	nop
 800811e:	bd80      	pop	{r7, pc}
 8008120:	200002c0 	.word	0x200002c0
 8008124:	200006fc 	.word	0x200006fc
 8008128:	200006ec 	.word	0x200006ec
 800812c:	200002cf 	.word	0x200002cf

08008130 <TIME_init>:

void TIME_init( void )
{
 8008130:	b480      	push	{r7}
 8008132:	af00      	add	r7, sp, #0
	/* ? */
	Msec_in = 0;		// ??[msec]
 8008134:	4b06      	ldr	r3, [pc, #24]	; (8008150 <TIME_init+0x20>)
 8008136:	2200      	movs	r2, #0
 8008138:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// ??[sec]
 800813a:	4b06      	ldr	r3, [pc, #24]	; (8008154 <TIME_init+0x24>)
 800813c:	2200      	movs	r2, #0
 800813e:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// ??[min]
 8008140:	4b05      	ldr	r3, [pc, #20]	; (8008158 <TIME_init+0x28>)
 8008142:	2200      	movs	r2, #0
 8008144:	701a      	strb	r2, [r3, #0]
}
 8008146:	bf00      	nop
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr
 8008150:	200006f8 	.word	0x200006f8
 8008154:	200002cc 	.word	0x200002cc
 8008158:	200002c4 	.word	0x200002c4

0800815c <log_in2>:
			float log5,float log6,
			float log7,float log8,
			float log9,float log10)/*,
			float log11,float log12)
*/
{
 800815c:	b480      	push	{r7}
 800815e:	b08b      	sub	sp, #44	; 0x2c
 8008160:	af00      	add	r7, sp, #0
 8008162:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8008166:	edc7 0a08 	vstr	s1, [r7, #32]
 800816a:	ed87 1a07 	vstr	s2, [r7, #28]
 800816e:	edc7 1a06 	vstr	s3, [r7, #24]
 8008172:	ed87 2a05 	vstr	s4, [r7, #20]
 8008176:	edc7 2a04 	vstr	s5, [r7, #16]
 800817a:	ed87 3a03 	vstr	s6, [r7, #12]
 800817e:	edc7 3a02 	vstr	s7, [r7, #8]
 8008182:	ed87 4a01 	vstr	s8, [r7, #4]
 8008186:	edc7 4a00 	vstr	s9, [r7]
	if((b_logflag == TRUE)&&(log_count < log_num)){
 800818a:	4b2d      	ldr	r3, [pc, #180]	; (8008240 <log_in2+0xe4>)
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d050      	beq.n	8008234 <log_in2+0xd8>
 8008192:	4b2c      	ldr	r3, [pc, #176]	; (8008244 <log_in2+0xe8>)
 8008194:	881b      	ldrh	r3, [r3, #0]
 8008196:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800819a:	d24b      	bcs.n	8008234 <log_in2+0xd8>
		Log_1[log_count] = log1;
 800819c:	4b29      	ldr	r3, [pc, #164]	; (8008244 <log_in2+0xe8>)
 800819e:	881b      	ldrh	r3, [r3, #0]
 80081a0:	4a29      	ldr	r2, [pc, #164]	; (8008248 <log_in2+0xec>)
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081a8:	601a      	str	r2, [r3, #0]
		Log_2[log_count] = log2;
 80081aa:	4b26      	ldr	r3, [pc, #152]	; (8008244 <log_in2+0xe8>)
 80081ac:	881b      	ldrh	r3, [r3, #0]
 80081ae:	4a27      	ldr	r2, [pc, #156]	; (800824c <log_in2+0xf0>)
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	4413      	add	r3, r2
 80081b4:	6a3a      	ldr	r2, [r7, #32]
 80081b6:	601a      	str	r2, [r3, #0]
		Log_3[log_count] = log3;
 80081b8:	4b22      	ldr	r3, [pc, #136]	; (8008244 <log_in2+0xe8>)
 80081ba:	881b      	ldrh	r3, [r3, #0]
 80081bc:	4a24      	ldr	r2, [pc, #144]	; (8008250 <log_in2+0xf4>)
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	4413      	add	r3, r2
 80081c2:	69fa      	ldr	r2, [r7, #28]
 80081c4:	601a      	str	r2, [r3, #0]
		Log_4[log_count] = log4;
 80081c6:	4b1f      	ldr	r3, [pc, #124]	; (8008244 <log_in2+0xe8>)
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	4a22      	ldr	r2, [pc, #136]	; (8008254 <log_in2+0xf8>)
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4413      	add	r3, r2
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	601a      	str	r2, [r3, #0]
		Log_5[log_count] = log5;
 80081d4:	4b1b      	ldr	r3, [pc, #108]	; (8008244 <log_in2+0xe8>)
 80081d6:	881b      	ldrh	r3, [r3, #0]
 80081d8:	4a1f      	ldr	r2, [pc, #124]	; (8008258 <log_in2+0xfc>)
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4413      	add	r3, r2
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	601a      	str	r2, [r3, #0]
		Log_6[log_count] = log6;
 80081e2:	4b18      	ldr	r3, [pc, #96]	; (8008244 <log_in2+0xe8>)
 80081e4:	881b      	ldrh	r3, [r3, #0]
 80081e6:	4a1d      	ldr	r2, [pc, #116]	; (800825c <log_in2+0x100>)
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	693a      	ldr	r2, [r7, #16]
 80081ee:	601a      	str	r2, [r3, #0]
		Log_7[log_count] = log7;
 80081f0:	4b14      	ldr	r3, [pc, #80]	; (8008244 <log_in2+0xe8>)
 80081f2:	881b      	ldrh	r3, [r3, #0]
 80081f4:	4a1a      	ldr	r2, [pc, #104]	; (8008260 <log_in2+0x104>)
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	601a      	str	r2, [r3, #0]
		Log_8[log_count] = log8;
 80081fe:	4b11      	ldr	r3, [pc, #68]	; (8008244 <log_in2+0xe8>)
 8008200:	881b      	ldrh	r3, [r3, #0]
 8008202:	4a18      	ldr	r2, [pc, #96]	; (8008264 <log_in2+0x108>)
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	4413      	add	r3, r2
 8008208:	68ba      	ldr	r2, [r7, #8]
 800820a:	601a      	str	r2, [r3, #0]
		Log_9[log_count] = log9;
 800820c:	4b0d      	ldr	r3, [pc, #52]	; (8008244 <log_in2+0xe8>)
 800820e:	881b      	ldrh	r3, [r3, #0]
 8008210:	4a15      	ldr	r2, [pc, #84]	; (8008268 <log_in2+0x10c>)
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4413      	add	r3, r2
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	601a      	str	r2, [r3, #0]
		Log_10[log_count] = log10;
 800821a:	4b0a      	ldr	r3, [pc, #40]	; (8008244 <log_in2+0xe8>)
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	4a13      	ldr	r2, [pc, #76]	; (800826c <log_in2+0x110>)
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	683a      	ldr	r2, [r7, #0]
 8008226:	601a      	str	r2, [r3, #0]
/*		Log_11[log_count] = log11;
		Log_12[log_count] = log12;
*/
		log_count++;
 8008228:	4b06      	ldr	r3, [pc, #24]	; (8008244 <log_in2+0xe8>)
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	3301      	adds	r3, #1
 800822e:	b29a      	uxth	r2, r3
 8008230:	4b04      	ldr	r3, [pc, #16]	; (8008244 <log_in2+0xe8>)
 8008232:	801a      	strh	r2, [r3, #0]
	}
}
 8008234:	bf00      	nop
 8008236:	372c      	adds	r7, #44	; 0x2c
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr
 8008240:	2000029c 	.word	0x2000029c
 8008244:	2000029a 	.word	0x2000029a
 8008248:	20004e40 	.word	0x20004e40
 800824c:	200036d0 	.word	0x200036d0
 8008250:	20002f00 	.word	0x20002f00
 8008254:	20001790 	.word	0x20001790
 8008258:	20003ea0 	.word	0x20003ea0
 800825c:	20004670 	.word	0x20004670
 8008260:	20002730 	.word	0x20002730
 8008264:	20005610 	.word	0x20005610
 8008268:	20000fc0 	.word	0x20000fc0
 800826c:	20001f60 	.word	0x20001f60

08008270 <log_interrupt>:

void log_interrupt ( void )
{
 8008270:	b580      	push	{r7, lr}
 8008272:	ed2d 8b08 	vpush	{d8-d11}
 8008276:	af00      	add	r7, sp, #0
//			Get_NowDist(), Get_TrgtDist(),templog2);
/*
	log_in2(DIST_getNowVal( DIST_SEN_R_FRONT ), DIST_getNowVal( DIST_SEN_L_FRONT ),
		DIST_getNowVal( DIST_SEN_R_SIDE ), DIST_getNowVal( DIST_SEN_L_SIDE ));
*/
	log_in2(GYRO_getSpeedErr(), Get_TrgtAngleS(),
 8008278:	f7ff fe2e 	bl	8007ed8 <GYRO_getSpeedErr>
 800827c:	eeb0 8a40 	vmov.f32	s16, s0
 8008280:	f7fd f994 	bl	80055ac <Get_TrgtAngleS>
 8008284:	eef0 8a40 	vmov.f32	s17, s0
 8008288:	f7fd f974 	bl	8005574 <Get_NowAngle>
 800828c:	eeb0 9a40 	vmov.f32	s18, s0
 8008290:	f7fd f97e 	bl	8005590 <Get_TrgtAngle>
 8008294:	eef0 9a40 	vmov.f32	s19, s0
 8008298:	f7fd f924 	bl	80054e4 <Get_NowSpeed>
 800829c:	eeb0 aa40 	vmov.f32	s20, s0
 80082a0:	f7fd f94a 	bl	8005538 <Get_TrgtSpeed>
 80082a4:	eef0 aa40 	vmov.f32	s21, s0
 80082a8:	f7fd f92a 	bl	8005500 <Get_NowDist>
 80082ac:	eeb0 ba40 	vmov.f32	s22, s0
 80082b0:	f7fd f934 	bl	800551c <Get_TrgtDist>
 80082b4:	eef0 6a40 	vmov.f32	s13, s0
 80082b8:	4b10      	ldr	r3, [pc, #64]	; (80082fc <log_interrupt+0x8c>)
 80082ba:	edd3 7a00 	vldr	s15, [r3]
 80082be:	4b10      	ldr	r3, [pc, #64]	; (8008300 <log_interrupt+0x90>)
 80082c0:	ed93 7a00 	vldr	s14, [r3]
 80082c4:	eef0 4a47 	vmov.f32	s9, s14
 80082c8:	eeb0 4a67 	vmov.f32	s8, s15
 80082cc:	eef0 3a66 	vmov.f32	s7, s13
 80082d0:	eeb0 3a4b 	vmov.f32	s6, s22
 80082d4:	eef0 2a6a 	vmov.f32	s5, s21
 80082d8:	eeb0 2a4a 	vmov.f32	s4, s20
 80082dc:	eef0 1a69 	vmov.f32	s3, s19
 80082e0:	eeb0 1a49 	vmov.f32	s2, s18
 80082e4:	eef0 0a68 	vmov.f32	s1, s17
 80082e8:	eeb0 0a48 	vmov.f32	s0, s16
 80082ec:	f7ff ff36 	bl	800815c <log_in2>
			Get_NowAngle(),Get_TrgtAngle(),
			Get_NowSpeed(), Get_TrgtSpeed(),
			Get_NowDist(), Get_TrgtDist(),templog1,templog2);
}
 80082f0:	bf00      	nop
 80082f2:	46bd      	mov	sp, r7
 80082f4:	ecbd 8b08 	vpop	{d8-d11}
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	20000700 	.word	0x20000700
 8008300:	200002c8 	.word	0x200002c8

08008304 <log_flag_on>:

void log_flag_on(void)
{
 8008304:	b480      	push	{r7}
 8008306:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 8008308:	4b03      	ldr	r3, [pc, #12]	; (8008318 <log_flag_on+0x14>)
 800830a:	2201      	movs	r2, #1
 800830c:	701a      	strb	r2, [r3, #0]
}
 800830e:	bf00      	nop
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr
 8008318:	2000029c 	.word	0x2000029c

0800831c <log_flag_off>:

void log_flag_off(void)
{
 800831c:	b480      	push	{r7}
 800831e:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 8008320:	4b03      	ldr	r3, [pc, #12]	; (8008330 <log_flag_off+0x14>)
 8008322:	2200      	movs	r2, #0
 8008324:	701a      	strb	r2, [r3, #0]
}
 8008326:	bf00      	nop
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr
 8008330:	2000029c 	.word	0x2000029c

08008334 <log_read2>:

void log_read2(void)
{
 8008334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008338:	b0a0      	sub	sp, #128	; 0x80
 800833a:	af12      	add	r7, sp, #72	; 0x48
	int16_t i=0;
 800833c:	2300      	movs	r3, #0
 800833e:	86fb      	strh	r3, [r7, #54]	; 0x36
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
		i++;
	}
*/
	while(i<log_num){
 8008340:	e094      	b.n	800846c <log_read2+0x138>
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008342:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008346:	4a4f      	ldr	r2, [pc, #316]	; (8008484 <log_read2+0x150>)
 8008348:	009b      	lsls	r3, r3, #2
 800834a:	4413      	add	r3, r2
 800834c:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800834e:	4618      	mov	r0, r3
 8008350:	f7f8 f922 	bl	8000598 <__aeabi_f2d>
 8008354:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008358:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800835c:	4a4a      	ldr	r2, [pc, #296]	; (8008488 <log_read2+0x154>)
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008364:	4618      	mov	r0, r3
 8008366:	f7f8 f917 	bl	8000598 <__aeabi_f2d>
 800836a:	e9c7 0108 	strd	r0, r1, [r7, #32]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 800836e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008372:	4a46      	ldr	r2, [pc, #280]	; (800848c <log_read2+0x158>)
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	4413      	add	r3, r2
 8008378:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800837a:	4618      	mov	r0, r3
 800837c:	f7f8 f90c 	bl	8000598 <__aeabi_f2d>
 8008380:	e9c7 0106 	strd	r0, r1, [r7, #24]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008384:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008388:	4a41      	ldr	r2, [pc, #260]	; (8008490 <log_read2+0x15c>)
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	4413      	add	r3, r2
 800838e:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008390:	4618      	mov	r0, r3
 8008392:	f7f8 f901 	bl	8000598 <__aeabi_f2d>
 8008396:	e9c7 0104 	strd	r0, r1, [r7, #16]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 800839a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800839e:	4a3d      	ldr	r2, [pc, #244]	; (8008494 <log_read2+0x160>)
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7f8 f8f6 	bl	8000598 <__aeabi_f2d>
 80083ac:	e9c7 0102 	strd	r0, r1, [r7, #8]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80083b0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80083b4:	4a38      	ldr	r2, [pc, #224]	; (8008498 <log_read2+0x164>)
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	4413      	add	r3, r2
 80083ba:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80083bc:	4618      	mov	r0, r3
 80083be:	f7f8 f8eb 	bl	8000598 <__aeabi_f2d>
 80083c2:	e9c7 0100 	strd	r0, r1, [r7]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80083c6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80083ca:	4a34      	ldr	r2, [pc, #208]	; (800849c <log_read2+0x168>)
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4413      	add	r3, r2
 80083d0:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7f8 f8e0 	bl	8000598 <__aeabi_f2d>
 80083d8:	4682      	mov	sl, r0
 80083da:	468b      	mov	fp, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80083dc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80083e0:	4a2f      	ldr	r2, [pc, #188]	; (80084a0 <log_read2+0x16c>)
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	4413      	add	r3, r2
 80083e6:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80083e8:	4618      	mov	r0, r3
 80083ea:	f7f8 f8d5 	bl	8000598 <__aeabi_f2d>
 80083ee:	4680      	mov	r8, r0
 80083f0:	4689      	mov	r9, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80083f2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80083f6:	4a2b      	ldr	r2, [pc, #172]	; (80084a4 <log_read2+0x170>)
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	4413      	add	r3, r2
 80083fc:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80083fe:	4618      	mov	r0, r3
 8008400:	f7f8 f8ca 	bl	8000598 <__aeabi_f2d>
 8008404:	4604      	mov	r4, r0
 8008406:	460d      	mov	r5, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008408:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800840c:	4a26      	ldr	r2, [pc, #152]	; (80084a8 <log_read2+0x174>)
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008414:	4618      	mov	r0, r3
 8008416:	f7f8 f8bf 	bl	8000598 <__aeabi_f2d>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008422:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8008426:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800842a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800842e:	ed97 7b00 	vldr	d7, [r7]
 8008432:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008436:	ed97 7b02 	vldr	d7, [r7, #8]
 800843a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800843e:	ed97 7b04 	vldr	d7, [r7, #16]
 8008442:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008446:	ed97 7b06 	vldr	d7, [r7, #24]
 800844a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800844e:	ed97 7b08 	vldr	d7, [r7, #32]
 8008452:	ed8d 7b00 	vstr	d7, [sp]
 8008456:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800845a:	4814      	ldr	r0, [pc, #80]	; (80084ac <log_read2+0x178>)
 800845c:	f006 ffb2 	bl	800f3c4 <iprintf>
		i++;
 8008460:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008464:	b29b      	uxth	r3, r3
 8008466:	3301      	adds	r3, #1
 8008468:	b29b      	uxth	r3, r3
 800846a:	86fb      	strh	r3, [r7, #54]	; 0x36
	while(i<log_num){
 800846c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008470:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008474:	f6ff af65 	blt.w	8008342 <log_read2+0xe>
	}

}
 8008478:	bf00      	nop
 800847a:	bf00      	nop
 800847c:	3738      	adds	r7, #56	; 0x38
 800847e:	46bd      	mov	sp, r7
 8008480:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008484:	20004e40 	.word	0x20004e40
 8008488:	200036d0 	.word	0x200036d0
 800848c:	20002f00 	.word	0x20002f00
 8008490:	20001790 	.word	0x20001790
 8008494:	20003ea0 	.word	0x20003ea0
 8008498:	20004670 	.word	0x20004670
 800849c:	20002730 	.word	0x20002730
 80084a0:	20005610 	.word	0x20005610
 80084a4:	20000fc0 	.word	0x20000fc0
 80084a8:	20001f60 	.word	0x20001f60
 80084ac:	080146c8 	.word	0x080146c8

080084b0 <SYS_start>:
uint8_t now_mode = mode_1;

enMODE		en_Mode;		//?

void SYS_start( void )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 80084b4:	480e      	ldr	r0, [pc, #56]	; (80084f0 <SYS_start+0x40>)
 80084b6:	f007 f821 	bl	800f4fc <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 80084ba:	480e      	ldr	r0, [pc, #56]	; (80084f4 <SYS_start+0x44>)
 80084bc:	f007 f81e 	bl	800f4fc <puts>
	printf(" | Developer  : sho sato      |\r\n");
 80084c0:	480d      	ldr	r0, [pc, #52]	; (80084f8 <SYS_start+0x48>)
 80084c2:	f007 f81b 	bl	800f4fc <puts>
	printf(" | Version    : ver1          |\r\n");
 80084c6:	480d      	ldr	r0, [pc, #52]	; (80084fc <SYS_start+0x4c>)
 80084c8:	f007 f818 	bl	800f4fc <puts>
	printf(" | Project By : RT Corporation|\r\n");
 80084cc:	480c      	ldr	r0, [pc, #48]	; (8008500 <SYS_start+0x50>)
 80084ce:	f007 f815 	bl	800f4fc <puts>
	printf(" ------------------------------\r\n");
 80084d2:	4807      	ldr	r0, [pc, #28]	; (80084f0 <SYS_start+0x40>)
 80084d4:	f007 f812 	bl	800f4fc <puts>

//	PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f, SLA_45 );		// [m/s][rad/s^2]G[m/s^2]??
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );		// [m/s][rad/s^2]G[m/s^2]??
 80084d8:	2000      	movs	r0, #0
 80084da:	eeb0 1a08 	vmov.f32	s2, #8	; 0x40400000  3.0
 80084de:	eddf 0a09 	vldr	s1, [pc, #36]	; 8008504 <SYS_start+0x54>
 80084e2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8008508 <SYS_start+0x58>
 80084e6:	f7fa f9c1 	bl	800286c <PARAM_makeSra>
//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 6.00f, SLA_135 );		// [m/s][rad/s^2]G[m/s^2]??
//	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 7.00f, SLA_N90 );		// [m/s][rad/s^2]G[m/s^2]??


}
 80084ea:	bf00      	nop
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	08014708 	.word	0x08014708
 80084f4:	0801472c 	.word	0x0801472c
 80084f8:	08014750 	.word	0x08014750
 80084fc:	08014774 	.word	0x08014774
 8008500:	08014798 	.word	0x08014798
 8008504:	43160000 	.word	0x43160000
 8008508:	3e99999a 	.word	0x3e99999a

0800850c <MODE_inc>:

void MODE_inc( void )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	af00      	add	r7, sp, #0
	en_Mode++;		// ??
 8008510:	4b35      	ldr	r3, [pc, #212]	; (80085e8 <MODE_inc+0xdc>)
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	3301      	adds	r3, #1
 8008516:	b2da      	uxtb	r2, r3
 8008518:	4b33      	ldr	r3, [pc, #204]	; (80085e8 <MODE_inc+0xdc>)
 800851a:	701a      	strb	r2, [r3, #0]

	/* ? */
	if( MODE_MAX == en_Mode ){
 800851c:	4b32      	ldr	r3, [pc, #200]	; (80085e8 <MODE_inc+0xdc>)
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	2b08      	cmp	r3, #8
 8008522:	d102      	bne.n	800852a <MODE_inc+0x1e>
		en_Mode = MODE_0;
 8008524:	4b30      	ldr	r3, [pc, #192]	; (80085e8 <MODE_inc+0xdc>)
 8008526:	2200      	movs	r2, #0
 8008528:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 800852a:	4b2f      	ldr	r3, [pc, #188]	; (80085e8 <MODE_inc+0xdc>)
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	2b07      	cmp	r3, #7
 8008530:	d857      	bhi.n	80085e2 <MODE_inc+0xd6>
 8008532:	a201      	add	r2, pc, #4	; (adr r2, 8008538 <MODE_inc+0x2c>)
 8008534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008538:	08008559 	.word	0x08008559
 800853c:	08008565 	.word	0x08008565
 8008540:	08008577 	.word	0x08008577
 8008544:	08008589 	.word	0x08008589
 8008548:	0800859b 	.word	0x0800859b
 800854c:	080085ad 	.word	0x080085ad
 8008550:	080085bf 	.word	0x080085bf
 8008554:	080085d1 	.word	0x080085d1

		case MODE_0:
			SetLED(0x00 | now_mode);
 8008558:	4b24      	ldr	r3, [pc, #144]	; (80085ec <MODE_inc+0xe0>)
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	4618      	mov	r0, r3
 800855e:	f7f9 fd23 	bl	8001fa8 <SetLED>
			break;
 8008562:	e03f      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | now_mode);
 8008564:	4b21      	ldr	r3, [pc, #132]	; (80085ec <MODE_inc+0xe0>)
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	f043 0302 	orr.w	r3, r3, #2
 800856c:	b2db      	uxtb	r3, r3
 800856e:	4618      	mov	r0, r3
 8008570:	f7f9 fd1a 	bl	8001fa8 <SetLED>
			break;
 8008574:	e036      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | now_mode);
 8008576:	4b1d      	ldr	r3, [pc, #116]	; (80085ec <MODE_inc+0xe0>)
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	f043 0304 	orr.w	r3, r3, #4
 800857e:	b2db      	uxtb	r3, r3
 8008580:	4618      	mov	r0, r3
 8008582:	f7f9 fd11 	bl	8001fa8 <SetLED>
			break;
 8008586:	e02d      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | now_mode);
 8008588:	4b18      	ldr	r3, [pc, #96]	; (80085ec <MODE_inc+0xe0>)
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	f043 0306 	orr.w	r3, r3, #6
 8008590:	b2db      	uxtb	r3, r3
 8008592:	4618      	mov	r0, r3
 8008594:	f7f9 fd08 	bl	8001fa8 <SetLED>
			break;
 8008598:	e024      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | now_mode);
 800859a:	4b14      	ldr	r3, [pc, #80]	; (80085ec <MODE_inc+0xe0>)
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	f043 0308 	orr.w	r3, r3, #8
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7f9 fcff 	bl	8001fa8 <SetLED>
			break;
 80085aa:	e01b      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | now_mode);
 80085ac:	4b0f      	ldr	r3, [pc, #60]	; (80085ec <MODE_inc+0xe0>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	f043 030a 	orr.w	r3, r3, #10
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7f9 fcf6 	bl	8001fa8 <SetLED>
			break;
 80085bc:	e012      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | now_mode);
 80085be:	4b0b      	ldr	r3, [pc, #44]	; (80085ec <MODE_inc+0xe0>)
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	f043 030c 	orr.w	r3, r3, #12
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7f9 fced 	bl	8001fa8 <SetLED>
			break;
 80085ce:	e009      	b.n	80085e4 <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) | now_mode);
 80085d0:	4b06      	ldr	r3, [pc, #24]	; (80085ec <MODE_inc+0xe0>)
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	f043 030e 	orr.w	r3, r3, #14
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	4618      	mov	r0, r3
 80085dc:	f7f9 fce4 	bl	8001fa8 <SetLED>
			break;
 80085e0:	e000      	b.n	80085e4 <MODE_inc+0xd8>

		default:
			break;
 80085e2:	bf00      	nop
	}
}
 80085e4:	bf00      	nop
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	20005de0 	.word	0x20005de0
 80085ec:	2000000c 	.word	0x2000000c

080085f0 <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 80085f0:	b598      	push	{r3, r4, r7, lr}
 80085f2:	af00      	add	r7, sp, #0
	enMAP_HEAD_DIR		en_endDir2;
	now_mode = mode_2;
 80085f4:	4b77      	ldr	r3, [pc, #476]	; (80087d4 <MODE_exe_m0+0x1e4>)
 80085f6:	2210      	movs	r2, #16
 80085f8:	701a      	strb	r2, [r3, #0]
	GYRO_SetRef();
 80085fa:	f7ff fc3d 	bl	8007e78 <GYRO_SetRef>
	/*  */
	switch( en_Mode ){
 80085fe:	4b76      	ldr	r3, [pc, #472]	; (80087d8 <MODE_exe_m0+0x1e8>)
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	2b07      	cmp	r3, #7
 8008604:	f200 80e3 	bhi.w	80087ce <MODE_exe_m0+0x1de>
 8008608:	a201      	add	r2, pc, #4	; (adr r2, 8008610 <MODE_exe_m0+0x20>)
 800860a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860e:	bf00      	nop
 8008610:	08008631 	.word	0x08008631
 8008614:	08008639 	.word	0x08008639
 8008618:	08008679 	.word	0x08008679
 800861c:	08008685 	.word	0x08008685
 8008620:	08008695 	.word	0x08008695
 8008624:	080086ef 	.word	0x080086ef
 8008628:	08008751 	.word	0x08008751
 800862c:	080087c7 	.word	0x080087c7

		case MODE_0:
			SetLED(0x0e);
 8008630:	200e      	movs	r0, #14
 8008632:	f7f9 fcb9 	bl	8001fa8 <SetLED>
			break;
 8008636:	e0cb      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		case MODE_1:
			SetLED(0x0e);
 8008638:	200e      	movs	r0, #14
 800863a:	f7f9 fcb5 	bl	8001fa8 <SetLED>
			printf("\n");
 800863e:	200a      	movs	r0, #10
 8008640:	f006 fed8 	bl	800f3f4 <putchar>
			LL_mDelay(1000);
 8008644:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008648:	f005 ffca 	bl	800e5e0 <LL_mDelay>
			SetLED(0x00);
 800864c:	2000      	movs	r0, #0
 800864e:	f7f9 fcab 	bl	8001fa8 <SetLED>
			while(1){
				printf("  ENC_R%5d ENC_L%5d \r", 
					Get_encoder_value(enR),Get_encoder_value(enL)
 8008652:	2001      	movs	r0, #1
 8008654:	f7ff fa2e 	bl	8007ab4 <Get_encoder_value>
 8008658:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 800865a:	461c      	mov	r4, r3
					Get_encoder_value(enR),Get_encoder_value(enL)
 800865c:	2000      	movs	r0, #0
 800865e:	f7ff fa29 	bl	8007ab4 <Get_encoder_value>
 8008662:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 8008664:	461a      	mov	r2, r3
 8008666:	4621      	mov	r1, r4
 8008668:	485c      	ldr	r0, [pc, #368]	; (80087dc <MODE_exe_m0+0x1ec>)
 800866a:	f006 feab 	bl	800f3c4 <iprintf>
				);
				LL_mDelay( 500 );
 800866e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008672:	f005 ffb5 	bl	800e5e0 <LL_mDelay>
				printf("  ENC_R%5d ENC_L%5d \r", 
 8008676:	e7ec      	b.n	8008652 <MODE_exe_m0+0x62>
			}
			break;

		case MODE_2:
			SetLED(0x0e);
 8008678:	200e      	movs	r0, #14
 800867a:	f7f9 fc95 	bl	8001fa8 <SetLED>
			log_read2();
 800867e:	f7ff fe59 	bl	8008334 <log_read2>
			break;
 8008682:	e0a5      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		case MODE_3:
			SetLED(0x0e);
 8008684:	200e      	movs	r0, #14
 8008686:	f7f9 fc8f 	bl	8001fa8 <SetLED>
			Set_DutyTIM8(600);
 800868a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800868e:	f7fc fbe7 	bl	8004e60 <Set_DutyTIM8>
			break;
 8008692:	e09d      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		case MODE_4:
			SetLED(0x0e);
 8008694:	200e      	movs	r0, #14
 8008696:	f7f9 fc87 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 800869a:	ed9f 0a51 	vldr	s0, [pc, #324]	; 80087e0 <MODE_exe_m0+0x1f0>
 800869e:	f001 fd83 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 80086a2:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 80087e0 <MODE_exe_m0+0x1f0>
 80086a6:	f001 fd6f 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ?
 80086aa:	2100      	movs	r1, #0
 80086ac:	2015      	movs	r0, #21
 80086ae:	f7fa f843 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
 80086b2:	2100      	movs	r1, #0
 80086b4:	2016      	movs	r0, #22
 80086b6:	f7fa f83f 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ?
 80086ba:	2100      	movs	r1, #0
 80086bc:	2017      	movs	r0, #23
 80086be:	f7fa f83b 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 80086c2:	2000      	movs	r0, #0
 80086c4:	f7f9 fc70 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 80086c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80086cc:	f005 ff88 	bl	800e5e0 <LL_mDelay>
			CTRL_clrNowData();
 80086d0:	f7fd f812 	bl	80056f8 <CTRL_clrNowData>
			CTRL_clrData();
 80086d4:	f7fc ffc6 	bl	8005664 <CTRL_clrData>
			log_flag_on();
 80086d8:	f7ff fe14 	bl	8008304 <log_flag_on>
			MOT_goBlock_FinSpeed(3.0, 0.0);
 80086dc:	eddf 0a41 	vldr	s1, [pc, #260]	; 80087e4 <MODE_exe_m0+0x1f4>
 80086e0:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 80086e4:	f001 f9f4 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			log_flag_off();
 80086e8:	f7ff fe18 	bl	800831c <log_flag_off>
			break;
 80086ec:	e070      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		case MODE_5:
			SetLED(0x0e);
 80086ee:	200e      	movs	r0, #14
 80086f0:	f7f9 fc5a 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80086f4:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80087e0 <MODE_exe_m0+0x1f0>
 80086f8:	f001 fd56 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 80086fc:	ed9f 0a38 	vldr	s0, [pc, #224]	; 80087e0 <MODE_exe_m0+0x1f0>
 8008700:	f001 fd42 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ?
 8008704:	2100      	movs	r1, #0
 8008706:	2015      	movs	r0, #21
 8008708:	f7fa f816 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
 800870c:	2100      	movs	r1, #0
 800870e:	2016      	movs	r0, #22
 8008710:	f7fa f812 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ?
 8008714:	2100      	movs	r1, #0
 8008716:	2017      	movs	r0, #23
 8008718:	f7fa f80e 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 800871c:	2000      	movs	r0, #0
 800871e:	f7f9 fc43 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 8008722:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008726:	f005 ff5b 	bl	800e5e0 <LL_mDelay>
			log_flag_on();
 800872a:	f7ff fdeb 	bl	8008304 <log_flag_on>
			CTRL_clrNowData();
 800872e:	f7fc ffe3 	bl	80056f8 <CTRL_clrNowData>
			CTRL_clrData();
 8008732:	f7fc ff97 	bl	8005664 <CTRL_clrData>
//			log_flag_on();
			MOT_turn(MOT_L90);
 8008736:	2001      	movs	r0, #1
 8008738:	f001 fa5a 	bl	8009bf0 <MOT_turn>
			LL_mDelay(500);
 800873c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008740:	f005 ff4e 	bl	800e5e0 <LL_mDelay>
			MOT_turn(MOT_R90);
 8008744:	2000      	movs	r0, #0
 8008746:	f001 fa53 	bl	8009bf0 <MOT_turn>
			log_flag_off();
 800874a:	f7ff fde7 	bl	800831c <log_flag_off>
			break;
 800874e:	e03f      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		case MODE_6:
			SetLED(0x0e);
 8008750:	200e      	movs	r0, #14
 8008752:	f7f9 fc29 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008756:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80087e0 <MODE_exe_m0+0x1f0>
 800875a:	f001 fd25 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 800875e:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80087e0 <MODE_exe_m0+0x1f0>
 8008762:	f001 fd11 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ?
 8008766:	2100      	movs	r1, #0
 8008768:	2015      	movs	r0, #21
 800876a:	f7f9 ffe5 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
 800876e:	2100      	movs	r1, #0
 8008770:	2016      	movs	r0, #22
 8008772:	f7f9 ffe1 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ?
 8008776:	2100      	movs	r1, #0
 8008778:	2017      	movs	r0, #23
 800877a:	f7f9 ffdd 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 800877e:	2000      	movs	r0, #0
 8008780:	f7f9 fc12 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 8008784:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008788:	f005 ff2a 	bl	800e5e0 <LL_mDelay>
			CTRL_clrNowData();
 800878c:	f7fc ffb4 	bl	80056f8 <CTRL_clrNowData>
			CTRL_clrData();
 8008790:	f7fc ff68 	bl	8005664 <CTRL_clrData>
			log_flag_on();
 8008794:	f7ff fdb6 	bl	8008304 <log_flag_on>
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
 8008798:	eddf 0a11 	vldr	s1, [pc, #68]	; 80087e0 <MODE_exe_m0+0x1f0>
 800879c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80087a0:	f001 f996 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R90S, PARAM_getSra( SLA_90 ));
 80087a4:	2000      	movs	r0, #0
 80087a6:	f7fa fb9b 	bl	8002ee0 <PARAM_getSra>
 80087aa:	4603      	mov	r3, r0
 80087ac:	4619      	mov	r1, r3
 80087ae:	2000      	movs	r0, #0
 80087b0:	f001 fd72 	bl	800a298 <MOT_goSla>
			MOT_goBlock_FinSpeed(0.5, 0);
 80087b4:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80087e4 <MODE_exe_m0+0x1f4>
 80087b8:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80087bc:	f001 f988 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			log_flag_off();
 80087c0:	f7ff fdac 	bl	800831c <log_flag_off>
			break;
 80087c4:	e004      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		case MODE_7:
			SetLED(0x0e);
 80087c6:	200e      	movs	r0, #14
 80087c8:	f7f9 fbee 	bl	8001fa8 <SetLED>
			break;
 80087cc:	e000      	b.n	80087d0 <MODE_exe_m0+0x1e0>

		default:
			break;
 80087ce:	bf00      	nop
	}
}
 80087d0:	bf00      	nop
 80087d2:	bd98      	pop	{r3, r4, r7, pc}
 80087d4:	2000000c 	.word	0x2000000c
 80087d8:	20005de0 	.word	0x20005de0
 80087dc:	080147bc 	.word	0x080147bc
 80087e0:	3e99999a 	.word	0x3e99999a
 80087e4:	00000000 	.word	0x00000000

080087e8 <MODE_exe>:

void MODE_exe( void )
{
 80087e8:	b5b0      	push	{r4, r5, r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af02      	add	r7, sp, #8
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	now_mode = mode_1;
 80087ee:	4bc4      	ldr	r3, [pc, #784]	; (8008b00 <MODE_exe+0x318>)
 80087f0:	2201      	movs	r2, #1
 80087f2:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 80087f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80087f8:	f005 fef2 	bl	800e5e0 <LL_mDelay>
	GYRO_SetRef();
 80087fc:	f7ff fb3c 	bl	8007e78 <GYRO_SetRef>
	ENC_setref();
 8008800:	f7ff fa9a 	bl	8007d38 <ENC_setref>
	Failsafe_flag_off();
 8008804:	f7ff f8ac 	bl	8007960 <Failsafe_flag_off>
//	log_flag_on();	//
	/*  */
	switch( en_Mode ){
 8008808:	4bbe      	ldr	r3, [pc, #760]	; (8008b04 <MODE_exe+0x31c>)
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	2b07      	cmp	r3, #7
 800880e:	f200 8173 	bhi.w	8008af8 <MODE_exe+0x310>
 8008812:	a201      	add	r2, pc, #4	; (adr r2, 8008818 <MODE_exe+0x30>)
 8008814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008818:	08008839 	.word	0x08008839
 800881c:	0800889f 	.word	0x0800889f
 8008820:	080088e3 	.word	0x080088e3
 8008824:	0800890f 	.word	0x0800890f
 8008828:	08008999 	.word	0x08008999
 800882c:	080089f5 	.word	0x080089f5
 8008830:	08008a39 	.word	0x08008a39
 8008834:	08008aa7 	.word	0x08008aa7

		case MODE_0:	//?
			SetLED(0x0e);
 8008838:	200e      	movs	r0, #14
 800883a:	f7f9 fbb5 	bl	8001fa8 <SetLED>
			en_Mode = MODE_0;	//MODE_incen_Mode?en_Mode??
 800883e:	4bb1      	ldr	r3, [pc, #708]	; (8008b04 <MODE_exe+0x31c>)
 8008840:	2200      	movs	r2, #0
 8008842:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 8008844:	2064      	movs	r0, #100	; 0x64
 8008846:	f005 fecb 	bl	800e5e0 <LL_mDelay>
			SetLED(0x00);
 800884a:	2000      	movs	r0, #0
 800884c:	f7f9 fbac 	bl	8001fa8 <SetLED>
			while(1){
				if ( SW_IsOn_1() == SW_ON ){
 8008850:	f7f9 fc28 	bl	80020a4 <SW_IsOn_1>
 8008854:	4603      	mov	r3, r0
 8008856:	2b01      	cmp	r3, #1
 8008858:	d108      	bne.n	800886c <MODE_exe+0x84>
					MODE_inc();								// 1
 800885a:	f7ff fe57 	bl	800850c <MODE_inc>
					LL_mDelay(200);			// SW?
 800885e:	20c8      	movs	r0, #200	; 0xc8
 8008860:	f005 febe 	bl	800e5e0 <LL_mDelay>
					printf("mode selecting_0\r\n");
 8008864:	48a8      	ldr	r0, [pc, #672]	; (8008b08 <MODE_exe+0x320>)
 8008866:	f006 fe49 	bl	800f4fc <puts>
 800886a:	e7f1      	b.n	8008850 <MODE_exe+0x68>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800886c:	f7f9 fc0e 	bl	800208c <SW_IsOn_0>
 8008870:	4603      	mov	r3, r0
 8008872:	2b01      	cmp	r3, #1
 8008874:	d004      	beq.n	8008880 <MODE_exe+0x98>
 8008876:	f000 f9ae 	bl	8008bd6 <MODE_CheckExe>
 800887a:	4603      	mov	r3, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d0e7      	beq.n	8008850 <MODE_exe+0x68>
					MODE_exe_m0();								// ?
 8008880:	f7ff feb6 	bl	80085f0 <MODE_exe_m0>
					LL_mDelay(200);				// SW?
 8008884:	20c8      	movs	r0, #200	; 0xc8
 8008886:	f005 feab 	bl	800e5e0 <LL_mDelay>
					if (en_Mode == MODE_7)break;
 800888a:	4b9e      	ldr	r3, [pc, #632]	; (8008b04 <MODE_exe+0x31c>)
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	2b07      	cmp	r3, #7
 8008890:	d000      	beq.n	8008894 <MODE_exe+0xac>
				if ( SW_IsOn_1() == SW_ON ){
 8008892:	e7dd      	b.n	8008850 <MODE_exe+0x68>
					if (en_Mode == MODE_7)break;
 8008894:	bf00      	nop
				}

			}
			en_Mode = MODE_0;
 8008896:	4b9b      	ldr	r3, [pc, #620]	; (8008b04 <MODE_exe+0x31c>)
 8008898:	2200      	movs	r2, #0
 800889a:	701a      	strb	r2, [r3, #0]
			break;
 800889c:	e12d      	b.n	8008afa <MODE_exe+0x312>

		case MODE_1:
			SetLED(0x0e);
 800889e:	200e      	movs	r0, #14
 80088a0:	f7f9 fb82 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 80088a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80088a8:	f005 fe9a 	bl	800e5e0 <LL_mDelay>
			MOT_setTrgtSpeed(300.0);
 80088ac:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8008b0c <MODE_exe+0x324>
 80088b0:	f001 fc7a 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 300.0 );							// ??
 80088b4:	ed9f 0a95 	vldr	s0, [pc, #596]	; 8008b0c <MODE_exe+0x324>
 80088b8:	f001 fc66 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] ?
 80088bc:	2101      	movs	r1, #1
 80088be:	2015      	movs	r0, #21
 80088c0:	f7f9 ff3a 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] ?
 80088c4:	2101      	movs	r1, #1
 80088c6:	2016      	movs	r0, #22
 80088c8:	f7f9 ff36 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
 80088cc:	2101      	movs	r1, #1
 80088ce:	2017      	movs	r0, #23
 80088d0:	f7f9 ff32 	bl	8002738 <PARAM_setSpeedType>
			MOT_goBlock_FinSpeed( 3.0, 0.0);
 80088d4:	eddf 0a8e 	vldr	s1, [pc, #568]	; 8008b10 <MODE_exe+0x328>
 80088d8:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 80088dc:	f001 f8f8 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			
			break;
 80088e0:	e10b      	b.n	8008afa <MODE_exe+0x312>

		case MODE_2:
			SetLED(0x0e);
 80088e2:	200e      	movs	r0, #14
 80088e4:	f7f9 fb60 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 80088e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80088ec:	f005 fe78 	bl	800e5e0 <LL_mDelay>
//			MOT_setTrgtSpeed(300.0);
//			MOT_setSuraStaSpeed( 300.0 );							// ??
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] ?
 80088f0:	2101      	movs	r1, #1
 80088f2:	2015      	movs	r0, #21
 80088f4:	f7f9 ff20 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] ?
 80088f8:	2101      	movs	r1, #1
 80088fa:	2016      	movs	r0, #22
 80088fc:	f7f9 ff1c 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
 8008900:	2101      	movs	r1, #1
 8008902:	2017      	movs	r0, #23
 8008904:	f7f9 ff18 	bl	8002738 <PARAM_setSpeedType>
			turntable();
 8008908:	f002 f8a8 	bl	800aa5c <turntable>
			break;
 800890c:	e0f5      	b.n	8008afa <MODE_exe+0x312>

		case MODE_3:
			SetLED(0x0e);
 800890e:	200e      	movs	r0, #14
 8008910:	f7f9 fb4a 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008914:	ed9f 0a7f 	vldr	s0, [pc, #508]	; 8008b14 <MODE_exe+0x32c>
 8008918:	f001 fc46 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 800891c:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8008b14 <MODE_exe+0x32c>
 8008920:	f001 fc32 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] ?
 8008924:	2101      	movs	r1, #1
 8008926:	2015      	movs	r0, #21
 8008928:	f7f9 ff06 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] ?
 800892c:	2101      	movs	r1, #1
 800892e:	2016      	movs	r0, #22
 8008930:	f7f9 ff02 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
 8008934:	2101      	movs	r1, #1
 8008936:	2017      	movs	r0, #23
 8008938:	f7f9 fefe 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 800893c:	2000      	movs	r0, #0
 800893e:	f7f9 fb33 	bl	8001fa8 <SetLED>
			LL_mDelay(100);
 8008942:	2064      	movs	r0, #100	; 0x64
 8008944:	f005 fe4c 	bl	800e5e0 <LL_mDelay>
			PARAM_makeSra( SEARCH_SPEED, 200.0f, 2500.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]??
 8008948:	2000      	movs	r0, #0
 800894a:	ed9f 1a73 	vldr	s2, [pc, #460]	; 8008b18 <MODE_exe+0x330>
 800894e:	eddf 0a73 	vldr	s1, [pc, #460]	; 8008b1c <MODE_exe+0x334>
 8008952:	ed9f 0a70 	vldr	s0, [pc, #448]	; 8008b14 <MODE_exe+0x32c>
 8008956:	f7f9 ff89 	bl	800286c <PARAM_makeSra>
			MAP_Goalsize(1);
 800895a:	2001      	movs	r0, #1
 800895c:	f003 ff4c 	bl	800c7f8 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							// 
 8008960:	2200      	movs	r2, #0
 8008962:	2100      	movs	r1, #0
 8008964:	2000      	movs	r0, #0
 8008966:	f002 ff01 	bl	800b76c <MAP_setPos>

			MAP_searchGoal(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			// ?
 800896a:	2301      	movs	r3, #1
 800896c:	2200      	movs	r2, #0
 800896e:	2108      	movs	r1, #8
 8008970:	2008      	movs	r0, #8
 8008972:	f004 f871 	bl	800ca58 <MAP_searchGoal>


			/* ?? */
			SetLED(0x0e);
 8008976:	200e      	movs	r0, #14
 8008978:	f7f9 fb16 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(250);
 800897c:	ed9f 0a68 	vldr	s0, [pc, #416]	; 8008b20 <MODE_exe+0x338>
 8008980:	f001 fc12 	bl	800a1a8 <MOT_setTrgtSpeed>
			MAP_Goalsize(1);
 8008984:	2001      	movs	r0, #1
 8008986:	f003 ff37 	bl	800c7f8 <MAP_Goalsize>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 800898a:	2301      	movs	r3, #1
 800898c:	2200      	movs	r2, #0
 800898e:	2100      	movs	r1, #0
 8008990:	2000      	movs	r0, #0
 8008992:	f004 f861 	bl	800ca58 <MAP_searchGoal>
			break;
 8008996:	e0b0      	b.n	8008afa <MODE_exe+0x312>

		case MODE_4:
			SetLED(0x0e);
 8008998:	200e      	movs	r0, #14
 800899a:	f7f9 fb05 	bl	8001fa8 <SetLED>
			CTRL_clrNowData();
 800899e:	f7fc feab 	bl	80056f8 <CTRL_clrNowData>
			CTRL_clrData();
 80089a2:	f7fc fe5f 	bl	8005664 <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			printf("\n");
 80089a6:	200a      	movs	r0, #10
 80089a8:	f006 fd24 	bl	800f3f4 <putchar>
			LL_mDelay(1000);
 80089ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80089b0:	f005 fe16 	bl	800e5e0 <LL_mDelay>
			GYRO_SetRef();
 80089b4:	f7ff fa60 	bl	8007e78 <GYRO_SetRef>
			while(1){
				printf("  gyro%5.2f ref%5.2f \r", 
					GYRO_getNowAngle(),GYRO_getRef()
 80089b8:	f7ff fadc 	bl	8007f74 <GYRO_getNowAngle>
 80089bc:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 80089c0:	4618      	mov	r0, r3
 80089c2:	f7f7 fde9 	bl	8000598 <__aeabi_f2d>
 80089c6:	4604      	mov	r4, r0
 80089c8:	460d      	mov	r5, r1
					GYRO_getNowAngle(),GYRO_getRef()
 80089ca:	f7ff fae1 	bl	8007f90 <GYRO_getRef>
 80089ce:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7f7 fde0 	bl	8000598 <__aeabi_f2d>
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	e9cd 2300 	strd	r2, r3, [sp]
 80089e0:	4622      	mov	r2, r4
 80089e2:	462b      	mov	r3, r5
 80089e4:	484f      	ldr	r0, [pc, #316]	; (8008b24 <MODE_exe+0x33c>)
 80089e6:	f006 fced 	bl	800f3c4 <iprintf>
				);
				LL_mDelay( 500 );
 80089ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80089ee:	f005 fdf7 	bl	800e5e0 <LL_mDelay>
				printf("  gyro%5.2f ref%5.2f \r", 
 80089f2:	e7e1      	b.n	80089b8 <MODE_exe+0x1d0>
			}
			break;

		case MODE_5:
			SetLED(0x0e);
 80089f4:	200e      	movs	r0, #14
 80089f6:	f7f9 fad7 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80089fa:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8008b14 <MODE_exe+0x32c>
 80089fe:	f001 fbd3 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 8008a02:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8008b14 <MODE_exe+0x32c>
 8008a06:	f001 fbbf 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] ?
 8008a0a:	2101      	movs	r1, #1
 8008a0c:	2015      	movs	r0, #21
 8008a0e:	f7f9 fe93 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] ?
 8008a12:	2101      	movs	r1, #1
 8008a14:	2016      	movs	r0, #22
 8008a16:	f7f9 fe8f 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	2017      	movs	r0, #23
 8008a1e:	f7f9 fe8b 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 8008a22:	2000      	movs	r0, #0
 8008a24:	f7f9 fac0 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 8008a28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008a2c:	f005 fdd8 	bl	800e5e0 <LL_mDelay>
			MOT_turn(MOT_R90);
 8008a30:	2000      	movs	r0, #0
 8008a32:	f001 f8dd 	bl	8009bf0 <MOT_turn>
			LL_mDelay(500);
			MOT_turn(MOT_R180);
			LL_mDelay(500);
			MOT_turn(MOT_L180);
*/
			break;
 8008a36:	e060      	b.n	8008afa <MODE_exe+0x312>

		case MODE_6:
			SetLED(0x0e);
 8008a38:	200e      	movs	r0, #14
 8008a3a:	f7f9 fab5 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008a3e:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8008b14 <MODE_exe+0x32c>
 8008a42:	f001 fbb1 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 8008a46:	ed9f 0a33 	vldr	s0, [pc, #204]	; 8008b14 <MODE_exe+0x32c>
 8008a4a:	f001 fb9d 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] ?
 8008a4e:	2101      	movs	r1, #1
 8008a50:	2015      	movs	r0, #21
 8008a52:	f7f9 fe71 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] ?
 8008a56:	2101      	movs	r1, #1
 8008a58:	2016      	movs	r0, #22
 8008a5a:	f7f9 fe6d 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
 8008a5e:	2101      	movs	r1, #1
 8008a60:	2017      	movs	r0, #23
 8008a62:	f7f9 fe69 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 8008a66:	2000      	movs	r0, #0
 8008a68:	f7f9 fa9e 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 8008a6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008a70:	f005 fdb6 	bl	800e5e0 <LL_mDelay>
			log_flag_on();
 8008a74:	f7ff fc46 	bl	8008304 <log_flag_on>
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
 8008a78:	eddf 0a26 	vldr	s1, [pc, #152]	; 8008b14 <MODE_exe+0x32c>
 8008a7c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8008a80:	f001 f826 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R90S, PARAM_getSra( SLA_90 ));
 8008a84:	2000      	movs	r0, #0
 8008a86:	f7fa fa2b 	bl	8002ee0 <PARAM_getSra>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	2000      	movs	r0, #0
 8008a90:	f001 fc02 	bl	800a298 <MOT_goSla>
			MOT_goBlock_FinSpeed(0.5, 0);
 8008a94:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8008b10 <MODE_exe+0x328>
 8008a98:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8008a9c:	f001 f818 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8008aa0:	f7ff fc3c 	bl	800831c <log_flag_off>
			break;
 8008aa4:	e029      	b.n	8008afa <MODE_exe+0x312>

		case MODE_7:
			SetLED(0x0e);
 8008aa6:	200e      	movs	r0, #14
 8008aa8:	f7f9 fa7e 	bl	8001fa8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008aac:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8008b14 <MODE_exe+0x32c>
 8008ab0:	f001 fb7a 	bl	800a1a8 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ??
 8008ab4:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8008b14 <MODE_exe+0x32c>
 8008ab8:	f001 fb66 	bl	800a188 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] ?
 8008abc:	2101      	movs	r1, #1
 8008abe:	2015      	movs	r0, #21
 8008ac0:	f7f9 fe3a 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] ?
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	2016      	movs	r0, #22
 8008ac8:	f7f9 fe36 	bl	8002738 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
 8008acc:	2101      	movs	r1, #1
 8008ace:	2017      	movs	r0, #23
 8008ad0:	f7f9 fe32 	bl	8002738 <PARAM_setSpeedType>
			SetLED(0x00);
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	f7f9 fa67 	bl	8001fa8 <SetLED>
			LL_mDelay(500);
 8008ada:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008ade:	f005 fd7f 	bl	800e5e0 <LL_mDelay>
			log_flag_on();
 8008ae2:	f7ff fc0f 	bl	8008304 <log_flag_on>
			MOT_goBlock_FinSpeed(5.0, 0);
 8008ae6:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8008b10 <MODE_exe+0x328>
 8008aea:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8008aee:	f000 ffef 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8008af2:	f7ff fc13 	bl	800831c <log_flag_off>
			break;
 8008af6:	e000      	b.n	8008afa <MODE_exe+0x312>

		default:
			break;
 8008af8:	bf00      	nop
	}
}
 8008afa:	bf00      	nop
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bdb0      	pop	{r4, r5, r7, pc}
 8008b00:	2000000c 	.word	0x2000000c
 8008b04:	20005de0 	.word	0x20005de0
 8008b08:	080147d4 	.word	0x080147d4
 8008b0c:	43960000 	.word	0x43960000
 8008b10:	00000000 	.word	0x00000000
 8008b14:	3e99999a 	.word	0x3e99999a
 8008b18:	451c4000 	.word	0x451c4000
 8008b1c:	43480000 	.word	0x43480000
 8008b20:	437a0000 	.word	0x437a0000
 8008b24:	080147e8 	.word	0x080147e8

08008b28 <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 8008b2e:	2000      	movs	r0, #0
 8008b30:	f002 f94c 	bl	800adcc <DIST_getNowVal>
 8008b34:	4603      	mov	r3, r0
 8008b36:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 300 ){
 8008b38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008b3c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8008b40:	db02      	blt.n	8008b48 <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 8008b42:	2301      	movs	r3, #1
 8008b44:	71fb      	strb	r3, [r7, #7]
 8008b46:	e001      	b.n	8008b4c <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8008b4c:	79fb      	ldrb	r3, [r7, #7]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3708      	adds	r7, #8
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b082      	sub	sp, #8
 8008b5a:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 8008b5c:	2001      	movs	r0, #1
 8008b5e:	f002 f935 	bl	800adcc <DIST_getNowVal>
 8008b62:	4603      	mov	r3, r0
 8008b64:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 200 ){
 8008b66:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008b6a:	2bc7      	cmp	r3, #199	; 0xc7
 8008b6c:	dd02      	ble.n	8008b74 <MODE_DistLeftCheck+0x1e>
		bl_check = TRUE;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	71fb      	strb	r3, [r7, #7]
 8008b72:	e001      	b.n	8008b78 <MODE_DistLeftCheck+0x22>

	}else{
		bl_check = FALSE;
 8008b74:	2300      	movs	r3, #0
 8008b76:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 8008b78:	79fb      	ldrb	r3, [r7, #7]
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3708      	adds	r7, #8
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b082      	sub	sp, #8
 8008b86:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// ?
 8008b88:	f7ff ffce 	bl	8008b28 <MODE_DistRightCheck>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d002      	beq.n	8008b98 <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 8008b92:	2008      	movs	r0, #8
 8008b94:	f7f9 fa08 	bl	8001fa8 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// ?
 8008b98:	f7ff ffdd 	bl	8008b56 <MODE_DistLeftCheck>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d002      	beq.n	8008ba8 <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 8008ba2:	2002      	movs	r0, #2
 8008ba4:	f7f9 fa00 	bl	8001fa8 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 8008ba8:	f7ff ffbe 	bl	8008b28 <MODE_DistRightCheck>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00a      	beq.n	8008bc8 <MODE_setWaitCheck+0x46>
 8008bb2:	f7ff ffd0 	bl	8008b56 <MODE_DistLeftCheck>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d005      	beq.n	8008bc8 <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 8008bbc:	200e      	movs	r0, #14
 8008bbe:	f7f9 f9f3 	bl	8001fa8 <SetLED>
		bl_check = TRUE;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	71fb      	strb	r3, [r7, #7]
 8008bc6:	e001      	b.n	8008bcc <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 8008bcc:	79fb      	ldrb	r3, [r7, #7]
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3708      	adds	r7, #8
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <MODE_CheckExe>:

bool MODE_CheckExe(void){
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b082      	sub	sp, #8
 8008bda:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 8008bdc:	f7ff ffd1 	bl	8008b82 <MODE_setWaitCheck>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d018      	beq.n	8008c18 <MODE_CheckExe+0x42>
		LL_mDelay(500);
 8008be6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008bea:	f005 fcf9 	bl	800e5e0 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 8008bee:	f7ff ffc8 	bl	8008b82 <MODE_setWaitCheck>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	f083 0301 	eor.w	r3, r3, #1
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d009      	beq.n	8008c12 <MODE_CheckExe+0x3c>
			SetLED(0x00);
 8008bfe:	2000      	movs	r0, #0
 8008c00:	f7f9 f9d2 	bl	8001fa8 <SetLED>
			LL_mDelay(1000);
 8008c04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008c08:	f005 fcea 	bl	800e5e0 <LL_mDelay>
			bl_check = TRUE;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	71fb      	strb	r3, [r7, #7]
 8008c10:	e004      	b.n	8008c1c <MODE_CheckExe+0x46>

		}else{
			bl_check = FALSE;
 8008c12:	2300      	movs	r3, #0
 8008c14:	71fb      	strb	r3, [r7, #7]
 8008c16:	e001      	b.n	8008c1c <MODE_CheckExe+0x46>

		}

	}else{

		bl_check = FALSE;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3708      	adds	r7, #8
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <MOT_getAcc1>:
float			f_WallEdgeAddDist = 0;				// ??



float MOT_getAcc1( void )
{
 8008c26:	b580      	push	{r7, lr}
 8008c28:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_acc;
 8008c2a:	2015      	movs	r0, #21
 8008c2c:	f7f9 fdb2 	bl	8002794 <PARAM_getSpeed>
 8008c30:	4603      	mov	r3, r0
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	ee07 3a90 	vmov	s15, r3
}
 8008c38:	eeb0 0a67 	vmov.f32	s0, s15
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_dec;
 8008c42:	2015      	movs	r0, #21
 8008c44:	f7f9 fda6 	bl	8002794 <PARAM_getSpeed>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	ee07 3a90 	vmov	s15, r3
}
 8008c50:	eeb0 0a67 	vmov.f32	s0, s15
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b08e      	sub	sp, #56	; 0x38
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8008c62:	4603      	mov	r3, r0
 8008c64:	460a      	mov	r2, r1
 8008c66:	70fb      	strb	r3, [r7, #3]
 8008c68:	4613      	mov	r3, r2
 8008c6a:	70bb      	strb	r3, [r7, #2]

	stCTRL_DATA		st_data;					// CTRLdata
	GYRO_staErrChkAngle();
 8008c6c:	f7ff fa04 	bl	8008078 <GYRO_staErrChkAngle>
	/*      motion      */
	/* ================ */
	/* ------ */
	/*  acc   */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	2b05      	cmp	r3, #5
 8008c74:	d051      	beq.n	8008d1a <MOT_goBlock_AccConstDec+0xc2>
 8008c76:	78fb      	ldrb	r3, [r7, #3]
 8008c78:	2b06      	cmp	r3, #6
 8008c7a:	d04e      	beq.n	8008d1a <MOT_goBlock_AccConstDec+0xc2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008c7c:	78bb      	ldrb	r3, [r7, #2]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d102      	bne.n	8008c88 <MOT_goBlock_AccConstDec+0x30>
			st_data.en_type		= CTRL_ACC;
 8008c82:	2300      	movs	r3, #0
 8008c84:	723b      	strb	r3, [r7, #8]
 8008c86:	e001      	b.n	8008c8c <MOT_goBlock_AccConstDec+0x34>
		}
		else{
			st_data.en_type		= CTRL_SKEW_ACC;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc1;		// ???
 8008c8c:	4bad      	ldr	r3, [pc, #692]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_now;		// 
 8008c92:	4bac      	ldr	r3, [pc, #688]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_trgt;		// 
 8008c98:	4baa      	ldr	r3, [pc, #680]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008c9a:	691b      	ldr	r3, [r3, #16]
 8008c9c:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;				// ??
 8008c9e:	f04f 0300 	mov.w	r3, #0
 8008ca2:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_l1;			// ?
 8008ca4:	4ba7      	ldr	r3, [pc, #668]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008ca6:	69db      	ldr	r3, [r3, #28]
 8008ca8:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;				// 
 8008caa:	f04f 0300 	mov.w	r3, #0
 8008cae:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;				// 
 8008cb0:	f04f 0300 	mov.w	r3, #0
 8008cb4:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;				// 
 8008cb6:	f04f 0300 	mov.w	r3, #0
 8008cba:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;				// 
 8008cbc:	f04f 0300 	mov.w	r3, #0
 8008cc0:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;				// 
 8008cc2:	f04f 0300 	mov.w	r3, #0
 8008cc6:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;				// ? [sec] ? ??
 8008cc8:	f04f 0300 	mov.w	r3, #0
 8008ccc:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 8008cce:	f7fc fcc9 	bl	8005664 <CTRL_clrData>
		CTRL_setData( &st_data );						// ???
 8008cd2:	f107 0308 	add.w	r3, r7, #8
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fc fd48 	bl	800576c <CTRL_setData>
		DCM_staMotAll();							// ON
 8008cdc:	f7fe fea6 	bl	8007a2c <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_l1 ){					// ??
 8008ce0:	e00f      	b.n	8008d02 <MOT_goBlock_AccConstDec+0xaa>
			if( SYS_isOutOfCtrl() == TRUE ){
 8008ce2:	f7fe fe49 	bl	8007978 <SYS_isOutOfCtrl>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d008      	beq.n	8008cfe <MOT_goBlock_AccConstDec+0xa6>
				CTRL_stop();
 8008cec:	f7fc fcaa 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	f7fe fe77 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	f7fe fe74 	bl	80079e4 <DCM_brakeMot>
				break;
 8008cfc:	e00d      	b.n	8008d1a <MOT_goBlock_AccConstDec+0xc2>
			}				
			MOT_setWallEdgeDist();
 8008cfe:	f001 ff0b 	bl	800ab18 <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_l1 ){					// ??
 8008d02:	f7fc fbfd 	bl	8005500 <Get_NowDist>
 8008d06:	eeb0 7a40 	vmov.f32	s14, s0
 8008d0a:	4b8e      	ldr	r3, [pc, #568]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008d0c:	edd3 7a07 	vldr	s15, [r3, #28]
 8008d10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d18:	d4e3      	bmi.n	8008ce2 <MOT_goBlock_AccConstDec+0x8a>
	}

	/* ------ */
	/*  const */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 8008d1a:	78bb      	ldrb	r3, [r7, #2]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d102      	bne.n	8008d26 <MOT_goBlock_AccConstDec+0xce>
		st_data.en_type		= CTRL_CONST;
 8008d20:	2301      	movs	r3, #1
 8008d22:	723b      	strb	r3, [r7, #8]
 8008d24:	e001      	b.n	8008d2a <MOT_goBlock_AccConstDec+0xd2>
	}
	else{
		st_data.en_type		= CTRL_SKEW_CONST;
 8008d26:	2304      	movs	r3, #4
 8008d28:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_acc			= 0;					// ???
 8008d2a:	f04f 0300 	mov.w	r3, #0
 8008d2e:	613b      	str	r3, [r7, #16]
	st_data.f_now			= st_Info.f_trgt;			// 
 8008d30:	4b84      	ldr	r3, [pc, #528]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008d32:	691b      	ldr	r3, [r3, #16]
 8008d34:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= st_Info.f_trgt;			// 
 8008d36:	4b83      	ldr	r3, [pc, #524]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= st_Info.f_l1;				// 
 8008d3c:	4b81      	ldr	r3, [pc, #516]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008d3e:	69db      	ldr	r3, [r3, #28]
 8008d40:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= st_Info.f_l1_2;			// ?
 8008d42:	4b80      	ldr	r3, [pc, #512]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008d44:	6a1b      	ldr	r3, [r3, #32]
 8008d46:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;					// 
 8008d48:	f04f 0300 	mov.w	r3, #0
 8008d4c:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;					// 
 8008d4e:	f04f 0300 	mov.w	r3, #0
 8008d52:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;					// 
 8008d54:	f04f 0300 	mov.w	r3, #0
 8008d58:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;					// 
 8008d5a:	f04f 0300 	mov.w	r3, #0
 8008d5e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= 0;					// 
 8008d60:	f04f 0300 	mov.w	r3, #0
 8008d64:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;					// ? [sec] ? ??
 8008d66:	f04f 0300 	mov.w	r3, #0
 8008d6a:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 8008d6c:	78fb      	ldrb	r3, [r7, #3]
 8008d6e:	2b05      	cmp	r3, #5
 8008d70:	d002      	beq.n	8008d78 <MOT_goBlock_AccConstDec+0x120>
 8008d72:	78fb      	ldrb	r3, [r7, #3]
 8008d74:	2b06      	cmp	r3, #6
 8008d76:	d101      	bne.n	8008d7c <MOT_goBlock_AccConstDec+0x124>
		CTRL_clrData();										// 
 8008d78:	f7fc fc74 	bl	8005664 <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// ???
 8008d7c:	f107 0308 	add.w	r3, r7, #8
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7fc fcf3 	bl	800576c <CTRL_setData>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// ??
 8008d86:	e00f      	b.n	8008da8 <MOT_goBlock_AccConstDec+0x150>
		if( SYS_isOutOfCtrl() == TRUE ){
 8008d88:	f7fe fdf6 	bl	8007978 <SYS_isOutOfCtrl>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d008      	beq.n	8008da4 <MOT_goBlock_AccConstDec+0x14c>
			CTRL_stop();
 8008d92:	f7fc fc57 	bl	8005644 <CTRL_stop>
			DCM_brakeMot( DCM_R );		
 8008d96:	2000      	movs	r0, #0
 8008d98:	f7fe fe24 	bl	80079e4 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		
 8008d9c:	2001      	movs	r0, #1
 8008d9e:	f7fe fe21 	bl	80079e4 <DCM_brakeMot>
			break;
 8008da2:	e00d      	b.n	8008dc0 <MOT_goBlock_AccConstDec+0x168>
		}				
		MOT_setWallEdgeDist();
 8008da4:	f001 feb8 	bl	800ab18 <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// ??
 8008da8:	f7fc fbaa 	bl	8005500 <Get_NowDist>
 8008dac:	eeb0 7a40 	vmov.f32	s14, s0
 8008db0:	4b64      	ldr	r3, [pc, #400]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008db2:	edd3 7a08 	vldr	s15, [r3, #32]
 8008db6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dbe:	d4e3      	bmi.n	8008d88 <MOT_goBlock_AccConstDec+0x130>
	}

	/* ------ */
	/*  dec   */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 8008dc0:	78fb      	ldrb	r3, [r7, #3]
 8008dc2:	2b03      	cmp	r3, #3
 8008dc4:	d05e      	beq.n	8008e84 <MOT_goBlock_AccConstDec+0x22c>
 8008dc6:	78fb      	ldrb	r3, [r7, #3]
 8008dc8:	2b04      	cmp	r3, #4
 8008dca:	d05b      	beq.n	8008e84 <MOT_goBlock_AccConstDec+0x22c>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008dcc:	78bb      	ldrb	r3, [r7, #2]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d102      	bne.n	8008dd8 <MOT_goBlock_AccConstDec+0x180>
			st_data.en_type		= CTRL_DEC;
 8008dd2:	2302      	movs	r3, #2
 8008dd4:	723b      	strb	r3, [r7, #8]
 8008dd6:	e001      	b.n	8008ddc <MOT_goBlock_AccConstDec+0x184>
		}
		else{
			st_data.en_type		= CTRL_SKEW_DEC;
 8008dd8:	2305      	movs	r3, #5
 8008dda:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc3;			// ?
 8008ddc:	4b59      	ldr	r3, [pc, #356]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_trgt;			// 
 8008de2:	4b58      	ldr	r3, [pc, #352]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008de4:	691b      	ldr	r3, [r3, #16]
 8008de6:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008de8:	4b56      	ldr	r3, [pc, #344]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008dea:	695b      	ldr	r3, [r3, #20]
 8008dec:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= st_Info.f_l1_2;			// ?
 8008dee:	4b55      	ldr	r3, [pc, #340]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_dist;			// ?
 8008df4:	4b53      	ldr	r3, [pc, #332]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008df6:	699b      	ldr	r3, [r3, #24]
 8008df8:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008dfa:	f04f 0300 	mov.w	r3, #0
 8008dfe:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 8008e00:	f04f 0300 	mov.w	r3, #0
 8008e04:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;						// 
 8008e06:	f04f 0300 	mov.w	r3, #0
 8008e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 8008e0c:	f04f 0300 	mov.w	r3, #0
 8008e10:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8008e12:	f04f 0300 	mov.w	r3, #0
 8008e16:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						// ? [sec] ? ??
 8008e18:	f04f 0300 	mov.w	r3, #0
 8008e1c:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// ???
 8008e1e:	f107 0308 	add.w	r3, r7, #8
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7fc fca2 	bl	800576c <CTRL_setData>
		while( Get_NowDist() < ( st_Info.f_dist ) ){		// ??
 8008e28:	e01e      	b.n	8008e68 <MOT_goBlock_AccConstDec+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 8008e2a:	f7fe fda5 	bl	8007978 <SYS_isOutOfCtrl>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d008      	beq.n	8008e46 <MOT_goBlock_AccConstDec+0x1ee>
				CTRL_stop();
 8008e34:	f7fc fc06 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 8008e38:	2000      	movs	r0, #0
 8008e3a:	f7fe fdd3 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 8008e3e:	2001      	movs	r0, #1
 8008e40:	f7fe fdd0 	bl	80079e4 <DCM_brakeMot>
				break;
 8008e44:	e01e      	b.n	8008e84 <MOT_goBlock_AccConstDec+0x22c>
			}				
			MOT_setWallEdgeDist();
 8008e46:	f001 fe67 	bl	800ab18 <MOT_setWallEdgeDist>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 8008e4a:	4b3f      	ldr	r3, [pc, #252]	; (8008f48 <MOT_goBlock_AccConstDec+0x2f0>)
 8008e4c:	edd3 7a00 	vldr	s15, [r3]
 8008e50:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008e54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e5c:	dc00      	bgt.n	8008e60 <MOT_goBlock_AccConstDec+0x208>
 8008e5e:	e003      	b.n	8008e68 <MOT_goBlock_AccConstDec+0x210>
 8008e60:	4b3a      	ldr	r3, [pc, #232]	; (8008f4c <MOT_goBlock_AccConstDec+0x2f4>)
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10c      	bne.n	8008e82 <MOT_goBlock_AccConstDec+0x22a>
		while( Get_NowDist() < ( st_Info.f_dist ) ){		// ??
 8008e68:	f7fc fb4a 	bl	8005500 <Get_NowDist>
 8008e6c:	eeb0 7a40 	vmov.f32	s14, s0
 8008e70:	4b34      	ldr	r3, [pc, #208]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008e72:	edd3 7a06 	vldr	s15, [r3, #24]
 8008e76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e7e:	d4d4      	bmi.n	8008e2a <MOT_goBlock_AccConstDec+0x1d2>
 8008e80:	e000      	b.n	8008e84 <MOT_goBlock_AccConstDec+0x22c>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 8008e82:	bf00      	nop

	/* -------------------- */
	/*  const walledge      */
	/* -------------------- */
	/* not found edge */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 8008e84:	4b32      	ldr	r3, [pc, #200]	; (8008f50 <MOT_goBlock_AccConstDec+0x2f8>)
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d068      	beq.n	8008f5e <MOT_goBlock_AccConstDec+0x306>
 8008e8c:	4b31      	ldr	r3, [pc, #196]	; (8008f54 <MOT_goBlock_AccConstDec+0x2fc>)
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	f083 0301 	eor.w	r3, r3, #1
 8008e94:	b2db      	uxtb	r3, r3
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d061      	beq.n	8008f5e <MOT_goBlock_AccConstDec+0x306>

		st_data.en_type			= CTRL_CONST;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// ???
 8008e9e:	f04f 0300 	mov.w	r3, #0
 8008ea2:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8008ea4:	4b27      	ldr	r3, [pc, #156]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008ea6:	695b      	ldr	r3, [r3, #20]
 8008ea8:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008eaa:	4b26      	ldr	r3, [pc, #152]	; (8008f44 <MOT_goBlock_AccConstDec+0x2ec>)
 8008eac:	695b      	ldr	r3, [r3, #20]
 8008eae:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= Get_NowDist();				// 
 8008eb0:	f7fc fb26 	bl	8005500 <Get_NowDist>
 8008eb4:	eef0 7a40 	vmov.f32	s15, s0
 8008eb8:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_dist			= Get_NowDist() + 45.0f;		// ???45.0f?????f_NowDist???
 8008ebc:	f7fc fb20 	bl	8005500 <Get_NowDist>
 8008ec0:	eef0 7a40 	vmov.f32	s15, s0
 8008ec4:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8008f58 <MOT_goBlock_AccConstDec+0x300>
 8008ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ecc:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008ed0:	f04f 0300 	mov.w	r3, #0
 8008ed4:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 8008ed6:	f04f 0300 	mov.w	r3, #0
 8008eda:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8008edc:	f04f 0300 	mov.w	r3, #0
 8008ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 8008ee2:	f04f 0300 	mov.w	r3, #0
 8008ee6:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8008ee8:	f04f 0300 	mov.w	r3, #0
 8008eec:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						// ? [sec] ? ??
 8008eee:	f04f 0300 	mov.w	r3, #0
 8008ef2:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 8008ef4:	f7fc fbb6 	bl	8005664 <CTRL_clrData>
		CTRL_setData( &st_data );							// ???
 8008ef8:	f107 0308 	add.w	r3, r7, #8
 8008efc:	4618      	mov	r0, r3
 8008efe:	f7fc fc35 	bl	800576c <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 8008f02:	e012      	b.n	8008f2a <MOT_goBlock_AccConstDec+0x2d2>
			if( SYS_isOutOfCtrl() == TRUE ){
 8008f04:	f7fe fd38 	bl	8007978 <SYS_isOutOfCtrl>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d008      	beq.n	8008f20 <MOT_goBlock_AccConstDec+0x2c8>
				CTRL_stop();
 8008f0e:	f7fc fb99 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 8008f12:	2000      	movs	r0, #0
 8008f14:	f7fe fd66 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 8008f18:	2001      	movs	r0, #1
 8008f1a:	f7fe fd63 	bl	80079e4 <DCM_brakeMot>
				break;
 8008f1e:	e01e      	b.n	8008f5e <MOT_goBlock_AccConstDec+0x306>
			}				
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// ???
 8008f20:	f001 fe3c 	bl	800ab9c <MOT_setWallEdgeDist_LoopWait>
 8008f24:	4603      	mov	r3, r0
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d118      	bne.n	8008f5c <MOT_goBlock_AccConstDec+0x304>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 8008f2a:	f7fc fae9 	bl	8005500 <Get_NowDist>
 8008f2e:	eeb0 7a40 	vmov.f32	s14, s0
 8008f32:	edd7 7a08 	vldr	s15, [r7, #32]
 8008f36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f3e:	d4e1      	bmi.n	8008f04 <MOT_goBlock_AccConstDec+0x2ac>
 8008f40:	e00d      	b.n	8008f5e <MOT_goBlock_AccConstDec+0x306>
 8008f42:	bf00      	nop
 8008f44:	20005de4 	.word	0x20005de4
 8008f48:	200006e8 	.word	0x200006e8
 8008f4c:	200002e4 	.word	0x200002e4
 8008f50:	200002ac 	.word	0x200002ac
 8008f54:	200002ad 	.word	0x200002ad
 8008f58:	42340000 	.word	0x42340000
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// ???
 8008f5c:	bf00      	nop
		}
	}
	/* straight for edge */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// ???
 8008f5e:	78bb      	ldrb	r3, [r7, #2]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d152      	bne.n	800900a <MOT_goBlock_AccConstDec+0x3b2>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008f64:	4b37      	ldr	r3, [pc, #220]	; (8009044 <MOT_goBlock_AccConstDec+0x3ec>)
 8008f66:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// ???
 8008f6a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f72:	d04a      	beq.n	800900a <MOT_goBlock_AccConstDec+0x3b2>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008f74:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f78:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f80:	d043      	beq.n	800900a <MOT_goBlock_AccConstDec+0x3b2>
		( f_fin != 0.0f )
	){
		st_data.en_type			= CTRL_CONST;
 8008f82:	2301      	movs	r3, #1
 8008f84:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// ???
 8008f86:	f04f 0300 	mov.w	r3, #0
 8008f8a:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8008f8c:	4b2e      	ldr	r3, [pc, #184]	; (8009048 <MOT_goBlock_AccConstDec+0x3f0>)
 8008f8e:	695b      	ldr	r3, [r3, #20]
 8008f90:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008f92:	4b2d      	ldr	r3, [pc, #180]	; (8009048 <MOT_goBlock_AccConstDec+0x3f0>)
 8008f94:	695b      	ldr	r3, [r3, #20]
 8008f96:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;						// 
 8008f98:	f04f 0300 	mov.w	r3, #0
 8008f9c:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= f_WallEdgeAddDist;		// ?
 8008f9e:	4b29      	ldr	r3, [pc, #164]	; (8009044 <MOT_goBlock_AccConstDec+0x3ec>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008fa4:	f04f 0300 	mov.w	r3, #0
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 8008faa:	f04f 0300 	mov.w	r3, #0
 8008fae:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8008fb0:	f04f 0300 	mov.w	r3, #0
 8008fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 8008fb6:	f04f 0300 	mov.w	r3, #0
 8008fba:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8008fbc:	f04f 0300 	mov.w	r3, #0
 8008fc0:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						// ? [sec] ? ??
 8008fc2:	f04f 0300 	mov.w	r3, #0
 8008fc6:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 8008fc8:	f7fc fb4c 	bl	8005664 <CTRL_clrData>
		CTRL_setData( &st_data );							// ???
 8008fcc:	f107 0308 	add.w	r3, r7, #8
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7fc fbcb 	bl	800576c <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 8008fd6:	e00d      	b.n	8008ff4 <MOT_goBlock_AccConstDec+0x39c>
			if( SYS_isOutOfCtrl() == TRUE ){
 8008fd8:	f7fe fcce 	bl	8007978 <SYS_isOutOfCtrl>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d008      	beq.n	8008ff4 <MOT_goBlock_AccConstDec+0x39c>
				CTRL_stop();
 8008fe2:	f7fc fb2f 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	f7fe fcfc 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 8008fec:	2001      	movs	r0, #1
 8008fee:	f7fe fcf9 	bl	80079e4 <DCM_brakeMot>
				break;
 8008ff2:	e00a      	b.n	800900a <MOT_goBlock_AccConstDec+0x3b2>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 8008ff4:	f7fc fa84 	bl	8005500 <Get_NowDist>
 8008ff8:	eeb0 7a40 	vmov.f32	s14, s0
 8008ffc:	edd7 7a08 	vldr	s15, [r7, #32]
 8009000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009008:	d4e6      	bmi.n	8008fd8 <MOT_goBlock_AccConstDec+0x380>
			}				
		}
	}

	/* stop */
	if( 0.0f == f_fin ){
 800900a:	edd7 7a01 	vldr	s15, [r7, #4]
 800900e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009016:	d10a      	bne.n	800902e <MOT_goBlock_AccConstDec+0x3d6>
		LL_mDelay(100);			
 8009018:	2064      	movs	r0, #100	; 0x64
 800901a:	f005 fae1 	bl	800e5e0 <LL_mDelay>
	 	CTRL_stop();				
 800901e:	f7fc fb11 	bl	8005644 <CTRL_stop>
		DCM_brakeMot( DCM_R );	
 8009022:	2000      	movs	r0, #0
 8009024:	f7fe fcde 	bl	80079e4 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );	
 8009028:	2001      	movs	r0, #1
 800902a:	f7fe fcdb 	bl	80079e4 <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;		
 800902e:	4a07      	ldr	r2, [pc, #28]	; (800904c <MOT_goBlock_AccConstDec+0x3f4>)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 8009034:	f7ff f832 	bl	800809c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 8009038:	f7fc fb5e 	bl	80056f8 <CTRL_clrNowData>
}
 800903c:	bf00      	nop
 800903e:	3738      	adds	r7, #56	; 0x38
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	200002b0 	.word	0x200002b0
 8009048:	20005de4 	.word	0x20005de4
 800904c:	200002a0 	.word	0x200002a0

08009050 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b086      	sub	sp, #24
 8009054:	af00      	add	r7, sp, #0
 8009056:	ed87 0a03 	vstr	s0, [r7, #12]
 800905a:	edc7 0a02 	vstr	s1, [r7, #8]
 800905e:	4603      	mov	r3, r0
 8009060:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[m]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009062:	79fb      	ldrb	r3, [r7, #7]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d102      	bne.n	800906e <MOT_setData_ACC_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 8009068:	4b34      	ldr	r3, [pc, #208]	; (800913c <MOT_setData_ACC_CONST_DEC+0xec>)
 800906a:	617b      	str	r3, [r7, #20]
 800906c:	e001      	b.n	8009072 <MOT_setData_ACC_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800906e:	4b34      	ldr	r3, [pc, #208]	; (8009140 <MOT_setData_ACC_CONST_DEC+0xf0>)
 8009070:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= MOT_getAcc1();								// ?1[m/s^2]
 8009072:	f7ff fdd8 	bl	8008c26 <MOT_getAcc1>
 8009076:	eef0 7a40 	vmov.f32	s15, s0
 800907a:	4b32      	ldr	r3, [pc, #200]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 800907c:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// ?3[m/s^2]
 8009080:	f7ff fddd 	bl	8008c3e <MOT_getAcc3>
 8009084:	eef0 7a40 	vmov.f32	s15, s0
 8009088:	4b2e      	ldr	r3, [pc, #184]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 800908a:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;								// 
 800908e:	4b2e      	ldr	r3, [pc, #184]	; (8009148 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a2c      	ldr	r2, [pc, #176]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009094:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotTrgtSpeed;								// 
 8009096:	4b2d      	ldr	r3, [pc, #180]	; (800914c <MOT_setData_ACC_CONST_DEC+0xfc>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a2a      	ldr	r2, [pc, #168]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 800909c:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;									// 
 800909e:	4a29      	ldr	r2, [pc, #164]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 80090a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80090a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80090ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090b0:	4b24      	ldr	r3, [pc, #144]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80090b2:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 80090b6:	4b25      	ldr	r3, [pc, #148]	; (800914c <MOT_setData_ACC_CONST_DEC+0xfc>)
 80090b8:	ed93 7a00 	vldr	s14, [r3]
 80090bc:	4b23      	ldr	r3, [pc, #140]	; (800914c <MOT_setData_ACC_CONST_DEC+0xfc>)
 80090be:	edd3 7a00 	vldr	s15, [r3]
 80090c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80090c6:	4b20      	ldr	r3, [pc, #128]	; (8009148 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80090c8:	edd3 6a00 	vldr	s13, [r3]
 80090cc:	4b1e      	ldr	r3, [pc, #120]	; (8009148 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80090ce:	edd3 7a00 	vldr	s15, [r3]
 80090d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80090d6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80090da:	4b1a      	ldr	r3, [pc, #104]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80090dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80090e0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80090e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090e8:	4b16      	ldr	r3, [pc, #88]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80090ea:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 3[m]
 80090ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80090f2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80090f6:	4b15      	ldr	r3, [pc, #84]	; (800914c <MOT_setData_ACC_CONST_DEC+0xfc>)
 80090f8:	edd3 6a00 	vldr	s13, [r3]
 80090fc:	4b13      	ldr	r3, [pc, #76]	; (800914c <MOT_setData_ACC_CONST_DEC+0xfc>)
 80090fe:	edd3 7a00 	vldr	s15, [r3]
 8009102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009106:	ee77 6a67 	vsub.f32	s13, s14, s15
 800910a:	4b0e      	ldr	r3, [pc, #56]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 800910c:	edd3 7a02 	vldr	s15, [r3, #8]
 8009110:	eef1 7a67 	vneg.f32	s15, s15
 8009114:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800911c:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[m]
 8009120:	4b08      	ldr	r3, [pc, #32]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009122:	ed93 7a06 	vldr	s14, [r3, #24]
 8009126:	edd7 7a04 	vldr	s15, [r7, #16]
 800912a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800912e:	4b05      	ldr	r3, [pc, #20]	; (8009144 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009130:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 8009134:	bf00      	nop
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	3db851ec 	.word	0x3db851ec
 8009140:	3e0255b0 	.word	0x3e0255b0
 8009144:	20005de4 	.word	0x20005de4
 8009148:	200002a0 	.word	0x200002a0
 800914c:	200002a4 	.word	0x200002a4

08009150 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009150:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009154:	b086      	sub	sp, #24
 8009156:	af00      	add	r7, sp, #0
 8009158:	ed87 0a03 	vstr	s0, [r7, #12]
 800915c:	edc7 0a02 	vstr	s1, [r7, #8]
 8009160:	4603      	mov	r3, r0
 8009162:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[m]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009164:	79fb      	ldrb	r3, [r7, #7]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d102      	bne.n	8009170 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20>
		f_1blockDist = BLOCK;
 800916a:	4b79      	ldr	r3, [pc, #484]	; (8009350 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x200>)
 800916c:	617b      	str	r3, [r7, #20]
 800916e:	e001      	b.n	8009174 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8009170:	4b78      	ldr	r3, [pc, #480]	; (8009354 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x204>)
 8009172:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= MOT_getAcc1();								// ?1[m/s^2]
 8009174:	f7ff fd57 	bl	8008c26 <MOT_getAcc1>
 8009178:	eef0 7a40 	vmov.f32	s15, s0
 800917c:	4b76      	ldr	r3, [pc, #472]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800917e:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// ?3[m/s^2]
 8009182:	f7ff fd5c 	bl	8008c3e <MOT_getAcc3>
 8009186:	eef0 7a40 	vmov.f32	s15, s0
 800918a:	4b73      	ldr	r3, [pc, #460]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800918c:	edc3 7a02 	vstr	s15, [r3, #8]


	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 8009190:	ed97 7a03 	vldr	s14, [r7, #12]
 8009194:	edd7 7a05 	vldr	s15, [r7, #20]
 8009198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800919c:	4b6e      	ldr	r3, [pc, #440]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800919e:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;												// 
 80091a2:	4b6e      	ldr	r3, [pc, #440]	; (800935c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a6c      	ldr	r2, [pc, #432]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091a8:	60d3      	str	r3, [r2, #12]
	st_Info.f_last		= f_fin;													// 
 80091aa:	4a6b      	ldr	r2, [pc, #428]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	6153      	str	r3, [r2, #20]
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 80091b0:	4b69      	ldr	r3, [pc, #420]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80091b6:	eeb1 7a67 	vneg.f32	s14, s15
 80091ba:	4b67      	ldr	r3, [pc, #412]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80091c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80091c8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80091cc:	ee16 0a90 	vmov	r0, s13
 80091d0:	f7f7 f9e2 	bl	8000598 <__aeabi_f2d>
 80091d4:	4604      	mov	r4, r0
 80091d6:	460d      	mov	r5, r1
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 80091d8:	4b5f      	ldr	r3, [pc, #380]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091da:	edd3 7a01 	vldr	s15, [r3, #4]
 80091de:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80091e2:	4b5d      	ldr	r3, [pc, #372]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80091e8:	eef1 7a67 	vneg.f32	s15, s15
 80091ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091f0:	ee17 0a90 	vmov	r0, s15
 80091f4:	f7f7 f9d0 	bl	8000598 <__aeabi_f2d>
 80091f8:	4680      	mov	r8, r0
 80091fa:	4689      	mov	r9, r1
 80091fc:	4b56      	ldr	r3, [pc, #344]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80091fe:	699b      	ldr	r3, [r3, #24]
 8009200:	4618      	mov	r0, r3
 8009202:	f7f7 f9c9 	bl	8000598 <__aeabi_f2d>
 8009206:	a350      	add	r3, pc, #320	; (adr r3, 8009348 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1f8>)
 8009208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920c:	f7f7 f864 	bl	80002d8 <__aeabi_dsub>
 8009210:	4602      	mov	r2, r0
 8009212:	460b      	mov	r3, r1
 8009214:	4640      	mov	r0, r8
 8009216:	4649      	mov	r1, r9
 8009218:	f7f7 fa16 	bl	8000648 <__aeabi_dmul>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4690      	mov	r8, r2
 8009222:	4699      	mov	r9, r3
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 8009224:	4b4c      	ldr	r3, [pc, #304]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009226:	edd3 7a02 	vldr	s15, [r3, #8]
 800922a:	eeb1 7a67 	vneg.f32	s14, s15
 800922e:	4b4b      	ldr	r3, [pc, #300]	; (800935c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 8009230:	edd3 7a00 	vldr	s15, [r3]
 8009234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009238:	4b48      	ldr	r3, [pc, #288]	; (800935c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 800923a:	edd3 7a00 	vldr	s15, [r3]
 800923e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009242:	ee17 0a90 	vmov	r0, s15
 8009246:	f7f7 f9a7 	bl	8000598 <__aeabi_f2d>
 800924a:	4602      	mov	r2, r0
 800924c:	460b      	mov	r3, r1
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 800924e:	4640      	mov	r0, r8
 8009250:	4649      	mov	r1, r9
 8009252:	f7f7 f843 	bl	80002dc <__adddf3>
 8009256:	4602      	mov	r2, r0
 8009258:	460b      	mov	r3, r1
 800925a:	4690      	mov	r8, r2
 800925c:	4699      	mov	r9, r3
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 800925e:	4b3e      	ldr	r3, [pc, #248]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009260:	ed93 7a01 	vldr	s14, [r3, #4]
 8009264:	edd7 7a02 	vldr	s15, [r7, #8]
 8009268:	ee27 7a27 	vmul.f32	s14, s14, s15
 800926c:	edd7 7a02 	vldr	s15, [r7, #8]
 8009270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009274:	ee17 0a90 	vmov	r0, s15
 8009278:	f7f7 f98e 	bl	8000598 <__aeabi_f2d>
 800927c:	4602      	mov	r2, r0
 800927e:	460b      	mov	r3, r1
 8009280:	4640      	mov	r0, r8
 8009282:	4649      	mov	r1, r9
 8009284:	f7f7 f828 	bl	80002d8 <__aeabi_dsub>
 8009288:	4602      	mov	r2, r0
 800928a:	460b      	mov	r3, r1
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 800928c:	4620      	mov	r0, r4
 800928e:	4629      	mov	r1, r5
 8009290:	f7f7 f9da 	bl	8000648 <__aeabi_dmul>
 8009294:	4602      	mov	r2, r0
 8009296:	460b      	mov	r3, r1
 8009298:	ec43 2b17 	vmov	d7, r2, r3
 800929c:	eeb0 0a47 	vmov.f32	s0, s14
 80092a0:	eef0 0a67 	vmov.f32	s1, s15
 80092a4:	f00a f88c 	bl	80133c0 <sqrt>
 80092a8:	ec53 2b10 	vmov	r2, r3, d0
 80092ac:	4610      	mov	r0, r2
 80092ae:	4619      	mov	r1, r3
 80092b0:	f7f7 fcc2 	bl	8000c38 <__aeabi_d2f>
 80092b4:	4603      	mov	r3, r0
 80092b6:	4a28      	ldr	r2, [pc, #160]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80092b8:	6113      	str	r3, [r2, #16]

	st_Info.f_l1		= ( st_Info.f_trgt * st_Info.f_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 80092ba:	4b27      	ldr	r3, [pc, #156]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80092bc:	ed93 7a04 	vldr	s14, [r3, #16]
 80092c0:	4b25      	ldr	r3, [pc, #148]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80092c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80092c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092ca:	4b24      	ldr	r3, [pc, #144]	; (800935c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 80092cc:	edd3 6a00 	vldr	s13, [r3]
 80092d0:	4b22      	ldr	r3, [pc, #136]	; (800935c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 80092d2:	edd3 7a00 	vldr	s15, [r3]
 80092d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80092de:	4b1e      	ldr	r3, [pc, #120]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80092e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80092e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80092e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092ec:	4b1a      	ldr	r3, [pc, #104]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80092ee:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - st_Info.f_trgt * st_Info.f_trgt ) / ( ( st_Info.f_acc3  * -1 ) * 2 );			// 3[m]
 80092f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80092f6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80092fa:	4b17      	ldr	r3, [pc, #92]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80092fc:	edd3 6a04 	vldr	s13, [r3, #16]
 8009300:	4b15      	ldr	r3, [pc, #84]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009302:	edd3 7a04 	vldr	s15, [r3, #16]
 8009306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800930a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800930e:	4b12      	ldr	r3, [pc, #72]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009310:	edd3 7a02 	vldr	s15, [r3, #8]
 8009314:	eef1 7a67 	vneg.f32	s15, s15
 8009318:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800931c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009320:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[m]
 8009324:	4b0c      	ldr	r3, [pc, #48]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009326:	ed93 7a06 	vldr	s14, [r3, #24]
 800932a:	edd7 7a04 	vldr	s15, [r7, #16]
 800932e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009332:	4b09      	ldr	r3, [pc, #36]	; (8009358 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009334:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 8009338:	bf00      	nop
 800933a:	3718      	adds	r7, #24
 800933c:	46bd      	mov	sp, r7
 800933e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009342:	bf00      	nop
 8009344:	f3af 8000 	nop.w
 8009348:	47ae147b 	.word	0x47ae147b
 800934c:	3f847ae1 	.word	0x3f847ae1
 8009350:	3db851ec 	.word	0x3db851ec
 8009354:	3e0255b0 	.word	0x3e0255b0
 8009358:	20005de4 	.word	0x20005de4
 800935c:	200002a0 	.word	0x200002a0

08009360 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b086      	sub	sp, #24
 8009364:	af00      	add	r7, sp, #0
 8009366:	ed87 0a03 	vstr	s0, [r7, #12]
 800936a:	edc7 0a02 	vstr	s1, [r7, #8]
 800936e:	4603      	mov	r3, r0
 8009370:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009372:	79fb      	ldrb	r3, [r7, #7]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d102      	bne.n	800937e <MOT_setData_MOT_ACC_CONST+0x1e>
		f_1blockDist = BLOCK;
 8009378:	4b21      	ldr	r3, [pc, #132]	; (8009400 <MOT_setData_MOT_ACC_CONST+0xa0>)
 800937a:	617b      	str	r3, [r7, #20]
 800937c:	e001      	b.n	8009382 <MOT_setData_MOT_ACC_CONST+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800937e:	4b21      	ldr	r3, [pc, #132]	; (8009404 <MOT_setData_MOT_ACC_CONST+0xa4>)
 8009380:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= MOT_getAcc1();													// ?1[m/s^2]
 8009382:	f7ff fc50 	bl	8008c26 <MOT_getAcc1>
 8009386:	eef0 7a40 	vmov.f32	s15, s0
 800938a:	4b1f      	ldr	r3, [pc, #124]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 800938c:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// ?3[m/s^2]()
 8009390:	4b1d      	ldr	r3, [pc, #116]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009392:	f04f 0200 	mov.w	r2, #0
 8009396:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8009398:	4b1c      	ldr	r3, [pc, #112]	; (800940c <MOT_setData_MOT_ACC_CONST+0xac>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a1a      	ldr	r2, [pc, #104]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 800939e:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 80093a0:	4a19      	ldr	r2, [pc, #100]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 80093a6:	4b18      	ldr	r3, [pc, #96]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093a8:	f04f 0200 	mov.w	r2, #0
 80093ac:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 80093ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80093b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80093b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ba:	4b13      	ldr	r3, [pc, #76]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093bc:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 80093c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80093c4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80093c8:	4b10      	ldr	r3, [pc, #64]	; (800940c <MOT_setData_MOT_ACC_CONST+0xac>)
 80093ca:	edd3 6a00 	vldr	s13, [r3]
 80093ce:	4b0f      	ldr	r3, [pc, #60]	; (800940c <MOT_setData_MOT_ACC_CONST+0xac>)
 80093d0:	edd3 7a00 	vldr	s15, [r3]
 80093d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80093dc:	4b0a      	ldr	r3, [pc, #40]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093de:	edd3 7a01 	vldr	s15, [r3, #4]
 80093e2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80093e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093ea:	4b07      	ldr	r3, [pc, #28]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093ec:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[m]
 80093f0:	4b05      	ldr	r3, [pc, #20]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093f2:	699b      	ldr	r3, [r3, #24]
 80093f4:	4a04      	ldr	r2, [pc, #16]	; (8009408 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80093f6:	6213      	str	r3, [r2, #32]
}
 80093f8:	bf00      	nop
 80093fa:	3718      	adds	r7, #24
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}
 8009400:	3db851ec 	.word	0x3db851ec
 8009404:	3e0255b0 	.word	0x3e0255b0
 8009408:	20005de4 	.word	0x20005de4
 800940c:	200002a0 	.word	0x200002a0

08009410 <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009410:	b5b0      	push	{r4, r5, r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	ed87 0a03 	vstr	s0, [r7, #12]
 800941a:	edc7 0a02 	vstr	s1, [r7, #8]
 800941e:	4603      	mov	r3, r0
 8009420:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009422:	79fb      	ldrb	r3, [r7, #7]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d102      	bne.n	800942e <MOT_setData_MOT_ACC_CONST_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 8009428:	4b3b      	ldr	r3, [pc, #236]	; (8009518 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x108>)
 800942a:	617b      	str	r3, [r7, #20]
 800942c:	e001      	b.n	8009432 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800942e:	4b3b      	ldr	r3, [pc, #236]	; (800951c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x10c>)
 8009430:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8009432:	4b3b      	ldr	r3, [pc, #236]	; (8009520 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a3b      	ldr	r2, [pc, #236]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009438:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 800943a:	4a3a      	ldr	r2, [pc, #232]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 8009440:	4b38      	ldr	r3, [pc, #224]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009442:	f04f 0200 	mov.w	r2, #0
 8009446:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 8009448:	ed97 7a03 	vldr	s14, [r7, #12]
 800944c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009454:	4b33      	ldr	r3, [pc, #204]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009456:	edc3 7a06 	vstr	s15, [r3, #24]

	/* ? */
	st_Info.f_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f );	// ?1[m/s^2]???
 800945a:	edd7 7a02 	vldr	s15, [r7, #8]
 800945e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8009462:	4b2f      	ldr	r3, [pc, #188]	; (8009520 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 8009464:	edd3 6a00 	vldr	s13, [r3]
 8009468:	4b2d      	ldr	r3, [pc, #180]	; (8009520 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 800946a:	edd3 7a00 	vldr	s15, [r3]
 800946e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009476:	ee17 0a90 	vmov	r0, s15
 800947a:	f7f7 f88d 	bl	8000598 <__aeabi_f2d>
 800947e:	4604      	mov	r4, r0
 8009480:	460d      	mov	r5, r1
 8009482:	4b28      	ldr	r3, [pc, #160]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009484:	699b      	ldr	r3, [r3, #24]
 8009486:	4618      	mov	r0, r3
 8009488:	f7f7 f886 	bl	8000598 <__aeabi_f2d>
 800948c:	a320      	add	r3, pc, #128	; (adr r3, 8009510 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x100>)
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	f7f6 ff21 	bl	80002d8 <__aeabi_dsub>
 8009496:	4602      	mov	r2, r0
 8009498:	460b      	mov	r3, r1
 800949a:	4610      	mov	r0, r2
 800949c:	4619      	mov	r1, r3
 800949e:	4602      	mov	r2, r0
 80094a0:	460b      	mov	r3, r1
 80094a2:	f7f6 ff1b 	bl	80002dc <__adddf3>
 80094a6:	4602      	mov	r2, r0
 80094a8:	460b      	mov	r3, r1
 80094aa:	4620      	mov	r0, r4
 80094ac:	4629      	mov	r1, r5
 80094ae:	f7f7 f9f5 	bl	800089c <__aeabi_ddiv>
 80094b2:	4602      	mov	r2, r0
 80094b4:	460b      	mov	r3, r1
 80094b6:	4610      	mov	r0, r2
 80094b8:	4619      	mov	r1, r3
 80094ba:	f7f7 fbbd 	bl	8000c38 <__aeabi_d2f>
 80094be:	4603      	mov	r3, r0
 80094c0:	4a18      	ldr	r2, [pc, #96]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80094c2:	6053      	str	r3, [r2, #4]
	st_Info.f_acc3 		= 0;																// ?3[m/s^2]()
 80094c4:	4b17      	ldr	r3, [pc, #92]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80094c6:	f04f 0200 	mov.w	r2, #0
 80094ca:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 80094cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80094d0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80094d4:	4b12      	ldr	r3, [pc, #72]	; (8009520 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 80094d6:	edd3 6a00 	vldr	s13, [r3]
 80094da:	4b11      	ldr	r3, [pc, #68]	; (8009520 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 80094dc:	edd3 7a00 	vldr	s15, [r3]
 80094e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80094e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80094e8:	4b0e      	ldr	r3, [pc, #56]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80094ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80094ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80094f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094f6:	4b0b      	ldr	r3, [pc, #44]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80094f8:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[m]
 80094fc:	4b09      	ldr	r3, [pc, #36]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80094fe:	699b      	ldr	r3, [r3, #24]
 8009500:	4a08      	ldr	r2, [pc, #32]	; (8009524 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009502:	6213      	str	r3, [r2, #32]
}
 8009504:	bf00      	nop
 8009506:	3718      	adds	r7, #24
 8009508:	46bd      	mov	sp, r7
 800950a:	bdb0      	pop	{r4, r5, r7, pc}
 800950c:	f3af 8000 	nop.w
 8009510:	47ae147b 	.word	0x47ae147b
 8009514:	3f847ae1 	.word	0x3f847ae1
 8009518:	3db851ec 	.word	0x3db851ec
 800951c:	3e0255b0 	.word	0x3e0255b0
 8009520:	200002a0 	.word	0x200002a0
 8009524:	20005de4 	.word	0x20005de4

08009528 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	ed87 0a03 	vstr	s0, [r7, #12]
 8009532:	edc7 0a02 	vstr	s1, [r7, #8]
 8009536:	4603      	mov	r3, r0
 8009538:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800953a:	79fb      	ldrb	r3, [r7, #7]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d102      	bne.n	8009546 <MOT_setData_MOT_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 8009540:	4b24      	ldr	r3, [pc, #144]	; (80095d4 <MOT_setData_MOT_CONST_DEC+0xac>)
 8009542:	617b      	str	r3, [r7, #20]
 8009544:	e001      	b.n	800954a <MOT_setData_MOT_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8009546:	4b24      	ldr	r3, [pc, #144]	; (80095d8 <MOT_setData_MOT_CONST_DEC+0xb0>)
 8009548:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= 0;																// ?1[m/s^2]()
 800954a:	4b24      	ldr	r3, [pc, #144]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 800954c:	f04f 0200 	mov.w	r2, #0
 8009550:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();													// ?3[m/s^2]
 8009552:	f7ff fb74 	bl	8008c3e <MOT_getAcc3>
 8009556:	eef0 7a40 	vmov.f32	s15, s0
 800955a:	4b20      	ldr	r3, [pc, #128]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 800955c:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8009560:	4b1f      	ldr	r3, [pc, #124]	; (80095e0 <MOT_setData_MOT_CONST_DEC+0xb8>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a1d      	ldr	r2, [pc, #116]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 8009566:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;													// 
 8009568:	4b1d      	ldr	r3, [pc, #116]	; (80095e0 <MOT_setData_MOT_CONST_DEC+0xb8>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a1b      	ldr	r2, [pc, #108]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 800956e:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// ()
 8009570:	4a1a      	ldr	r2, [pc, #104]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 8009576:	ed97 7a03 	vldr	s14, [r7, #12]
 800957a:	edd7 7a05 	vldr	s15, [r7, #20]
 800957e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009582:	4b16      	ldr	r3, [pc, #88]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 8009584:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= 0;																// 1[m]
 8009588:	4b14      	ldr	r3, [pc, #80]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 800958a:	f04f 0200 	mov.w	r2, #0
 800958e:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[m]
 8009590:	4b12      	ldr	r3, [pc, #72]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 8009592:	ed93 7a06 	vldr	s14, [r3, #24]
 8009596:	edd7 7a02 	vldr	s15, [r7, #8]
 800959a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800959e:	4b10      	ldr	r3, [pc, #64]	; (80095e0 <MOT_setData_MOT_CONST_DEC+0xb8>)
 80095a0:	ed93 6a00 	vldr	s12, [r3]
 80095a4:	4b0e      	ldr	r3, [pc, #56]	; (80095e0 <MOT_setData_MOT_CONST_DEC+0xb8>)
 80095a6:	edd3 7a00 	vldr	s15, [r3]
 80095aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80095ae:	ee36 6ae7 	vsub.f32	s12, s13, s15
 80095b2:	4b0a      	ldr	r3, [pc, #40]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 80095b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80095b8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80095bc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80095c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095c4:	4b05      	ldr	r3, [pc, #20]	; (80095dc <MOT_setData_MOT_CONST_DEC+0xb4>)
 80095c6:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80095ca:	bf00      	nop
 80095cc:	3718      	adds	r7, #24
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	3db851ec 	.word	0x3db851ec
 80095d8:	3e0255b0 	.word	0x3e0255b0
 80095dc:	20005de4 	.word	0x20005de4
 80095e0:	200002a0 	.word	0x200002a0
 80095e4:	00000000 	.word	0x00000000

080095e8 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80095e8:	b5b0      	push	{r4, r5, r7, lr}
 80095ea:	b086      	sub	sp, #24
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	ed87 0a03 	vstr	s0, [r7, #12]
 80095f2:	edc7 0a02 	vstr	s1, [r7, #8]
 80095f6:	4603      	mov	r3, r0
 80095f8:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80095fa:	79fb      	ldrb	r3, [r7, #7]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d102      	bne.n	8009606 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 8009600:	4b3f      	ldr	r3, [pc, #252]	; (8009700 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x118>)
 8009602:	617b      	str	r3, [r7, #20]
 8009604:	e001      	b.n	800960a <MOT_setData_MOT_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8009606:	4b3f      	ldr	r3, [pc, #252]	; (8009704 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x11c>)
 8009608:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;									// 
 800960a:	4b3f      	ldr	r3, [pc, #252]	; (8009708 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a3f      	ldr	r2, [pc, #252]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009610:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;									// 
 8009612:	4b3d      	ldr	r3, [pc, #244]	; (8009708 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a3d      	ldr	r2, [pc, #244]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009618:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// 
 800961a:	4a3c      	ldr	r2, [pc, #240]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;									// [mm]
 8009620:	ed97 7a03 	vldr	s14, [r7, #12]
 8009624:	edd7 7a05 	vldr	s15, [r7, #20]
 8009628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800962c:	4b37      	ldr	r3, [pc, #220]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 800962e:	edc3 7a06 	vstr	s15, [r3, #24]

	/* ? */
	st_Info.f_acc1 		= 0;																// ?1[m/s^2]()
 8009632:	4b36      	ldr	r3, [pc, #216]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009634:	f04f 0200 	mov.w	r2, #0
 8009638:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f ) * -1;	// ?3[m/s^2]???
 800963a:	edd7 7a02 	vldr	s15, [r7, #8]
 800963e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8009642:	4b31      	ldr	r3, [pc, #196]	; (8009708 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 8009644:	edd3 6a00 	vldr	s13, [r3]
 8009648:	4b2f      	ldr	r3, [pc, #188]	; (8009708 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 800964a:	edd3 7a00 	vldr	s15, [r3]
 800964e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009656:	ee17 0a90 	vmov	r0, s15
 800965a:	f7f6 ff9d 	bl	8000598 <__aeabi_f2d>
 800965e:	4604      	mov	r4, r0
 8009660:	460d      	mov	r5, r1
 8009662:	4b2a      	ldr	r3, [pc, #168]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009664:	699b      	ldr	r3, [r3, #24]
 8009666:	4618      	mov	r0, r3
 8009668:	f7f6 ff96 	bl	8000598 <__aeabi_f2d>
 800966c:	a322      	add	r3, pc, #136	; (adr r3, 80096f8 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x110>)
 800966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009672:	f7f6 fe31 	bl	80002d8 <__aeabi_dsub>
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	4610      	mov	r0, r2
 800967c:	4619      	mov	r1, r3
 800967e:	4602      	mov	r2, r0
 8009680:	460b      	mov	r3, r1
 8009682:	f7f6 fe2b 	bl	80002dc <__adddf3>
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	4620      	mov	r0, r4
 800968c:	4629      	mov	r1, r5
 800968e:	f7f7 f905 	bl	800089c <__aeabi_ddiv>
 8009692:	4602      	mov	r2, r0
 8009694:	460b      	mov	r3, r1
 8009696:	4610      	mov	r0, r2
 8009698:	4619      	mov	r1, r3
 800969a:	f7f7 facd 	bl	8000c38 <__aeabi_d2f>
 800969e:	4603      	mov	r3, r0
 80096a0:	ee07 3a90 	vmov	s15, r3
 80096a4:	eef1 7a67 	vneg.f32	s15, s15
 80096a8:	4b18      	ldr	r3, [pc, #96]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80096aa:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_l1		= 0;																// 1[m]
 80096ae:	4b17      	ldr	r3, [pc, #92]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80096b0:	f04f 0200 	mov.w	r2, #0
 80096b4:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[m]
 80096b6:	4b15      	ldr	r3, [pc, #84]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80096b8:	ed93 7a06 	vldr	s14, [r3, #24]
 80096bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80096c0:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80096c4:	4b10      	ldr	r3, [pc, #64]	; (8009708 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 80096c6:	ed93 6a00 	vldr	s12, [r3]
 80096ca:	4b0f      	ldr	r3, [pc, #60]	; (8009708 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 80096cc:	edd3 7a00 	vldr	s15, [r3]
 80096d0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80096d4:	ee36 6ae7 	vsub.f32	s12, s13, s15
 80096d8:	4b0c      	ldr	r3, [pc, #48]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80096da:	edd3 7a02 	vldr	s15, [r3, #8]
 80096de:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80096e2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80096e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096ea:	4b08      	ldr	r3, [pc, #32]	; (800970c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80096ec:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80096f0:	bf00      	nop
 80096f2:	3718      	adds	r7, #24
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bdb0      	pop	{r4, r5, r7, pc}
 80096f8:	47ae147b 	.word	0x47ae147b
 80096fc:	3f847ae1 	.word	0x3f847ae1
 8009700:	3db851ec 	.word	0x3db851ec
 8009704:	3e0255b0 	.word	0x3e0255b0
 8009708:	200002a0 	.word	0x200002a0
 800970c:	20005de4 	.word	0x20005de4

08009710 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009710:	b5b0      	push	{r4, r5, r7, lr}
 8009712:	b08e      	sub	sp, #56	; 0x38
 8009714:	af00      	add	r7, sp, #0
 8009716:	ed87 0a03 	vstr	s0, [r7, #12]
 800971a:	edc7 0a02 	vstr	s1, [r7, #8]
 800971e:	4603      	mov	r3, r0
 8009720:	71fb      	strb	r3, [r7, #7]
	float f_l1;							//?
	float f_l3;							//
	float f_total;							// [m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009722:	79fb      	ldrb	r3, [r7, #7]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d108      	bne.n	800973a <MOT_getStType+0x2a>
		f_total	= f_num * BLOCK;
 8009728:	edd7 7a03 	vldr	s15, [r7, #12]
 800972c:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 80099a0 <MOT_getStType+0x290>
 8009730:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009734:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8009738:	e007      	b.n	800974a <MOT_getStType+0x3a>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 800973a:	edd7 7a03 	vldr	s15, [r7, #12]
 800973e:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80099a4 <MOT_getStType+0x294>
 8009742:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009746:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34


	/* ================ */
	/*  ??  */
	/* ================ */
	f_v1Div		= f_fin - f_MotNowSpeed;
 800974a:	4b97      	ldr	r3, [pc, #604]	; (80099a8 <MOT_getStType+0x298>)
 800974c:	edd3 7a00 	vldr	s15, [r3]
 8009750:	ed97 7a02 	vldr	s14, [r7, #8]
 8009754:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009758:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_acc1		= MOT_getAcc1();				// ?1[m/s^2]
 800975c:	f7ff fa63 	bl	8008c26 <MOT_getAcc1>
 8009760:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	f_t1		= f_v1Div / f_acc1;
 8009764:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8009768:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800976c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009770:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;
 8009774:	4b8c      	ldr	r3, [pc, #560]	; (80099a8 <MOT_getStType+0x298>)
 8009776:	ed93 7a00 	vldr	s14, [r3]
 800977a:	edd7 7a02 	vldr	s15, [r7, #8]
 800977e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009782:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800978a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800978e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009792:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	/* ?? */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 8009796:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009798:	f7f6 fefe 	bl	8000598 <__aeabi_f2d>
 800979c:	4604      	mov	r4, r0
 800979e:	460d      	mov	r5, r1
 80097a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80097a2:	f7f6 fef9 	bl	8000598 <__aeabi_f2d>
 80097a6:	a37a      	add	r3, pc, #488	; (adr r3, 8009990 <MOT_getStType+0x280>)
 80097a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ac:	f7f6 fd96 	bl	80002dc <__adddf3>
 80097b0:	4602      	mov	r2, r0
 80097b2:	460b      	mov	r3, r1
 80097b4:	4620      	mov	r0, r4
 80097b6:	4629      	mov	r1, r5
 80097b8:	f7f7 f9c2 	bl	8000b40 <__aeabi_dcmple>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d019      	beq.n	80097f6 <MOT_getStType+0xe6>

		/* ??? */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 80097c2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80097c4:	f7f6 fee8 	bl	8000598 <__aeabi_f2d>
 80097c8:	4604      	mov	r4, r0
 80097ca:	460d      	mov	r5, r1
 80097cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80097ce:	f7f6 fee3 	bl	8000598 <__aeabi_f2d>
 80097d2:	a371      	add	r3, pc, #452	; (adr r3, 8009998 <MOT_getStType+0x288>)
 80097d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d8:	f7f6 fd80 	bl	80002dc <__adddf3>
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	4620      	mov	r0, r4
 80097e2:	4629      	mov	r1, r5
 80097e4:	f7f7 f9a2 	bl	8000b2c <__aeabi_dcmplt>
 80097e8:	4603      	mov	r3, r0
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d001      	beq.n	80097f2 <MOT_getStType+0xe2>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4?????
 80097ee:	2304      	movs	r3, #4
 80097f0:	e0c8      	b.n	8009984 <MOT_getStType+0x274>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3??
 80097f2:	2303      	movs	r3, #3
 80097f4:	e0c6      	b.n	8009984 <MOT_getStType+0x274>
	}

	/* ================ */
	/*  ?  */
	/* ================ */
	f_v3Div		= f_fin - f_MotNowSpeed;
 80097f6:	4b6c      	ldr	r3, [pc, #432]	; (80099a8 <MOT_getStType+0x298>)
 80097f8:	edd3 7a00 	vldr	s15, [r3]
 80097fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8009800:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009804:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();				// ?3[m/s^2]
 8009808:	f7ff fa19 	bl	8008c3e <MOT_getAcc3>
 800980c:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= f_v3Div / ( f_acc3 * -1 );
 8009810:	edd7 7a08 	vldr	s15, [r7, #32]
 8009814:	eef1 6a67 	vneg.f32	s13, s15
 8009818:	ed97 7a07 	vldr	s14, [r7, #28]
 800981c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009820:	edc7 7a06 	vstr	s15, [r7, #24]

	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;
 8009824:	4b60      	ldr	r3, [pc, #384]	; (80099a8 <MOT_getStType+0x298>)
 8009826:	ed93 7a00 	vldr	s14, [r3]
 800982a:	edd7 7a02 	vldr	s15, [r7, #8]
 800982e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009832:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009836:	ee67 7a87 	vmul.f32	s15, s15, s14
 800983a:	ed97 7a06 	vldr	s14, [r7, #24]
 800983e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009842:	edc7 7a05 	vstr	s15, [r7, #20]

	/* ? */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 8009846:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009848:	f7f6 fea6 	bl	8000598 <__aeabi_f2d>
 800984c:	4604      	mov	r4, r0
 800984e:	460d      	mov	r5, r1
 8009850:	6978      	ldr	r0, [r7, #20]
 8009852:	f7f6 fea1 	bl	8000598 <__aeabi_f2d>
 8009856:	a34e      	add	r3, pc, #312	; (adr r3, 8009990 <MOT_getStType+0x280>)
 8009858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985c:	f7f6 fd3e 	bl	80002dc <__adddf3>
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	4620      	mov	r0, r4
 8009866:	4629      	mov	r1, r5
 8009868:	f7f7 f96a 	bl	8000b40 <__aeabi_dcmple>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d019      	beq.n	80098a6 <MOT_getStType+0x196>

		/* ?? */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 8009872:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009874:	f7f6 fe90 	bl	8000598 <__aeabi_f2d>
 8009878:	4604      	mov	r4, r0
 800987a:	460d      	mov	r5, r1
 800987c:	6978      	ldr	r0, [r7, #20]
 800987e:	f7f6 fe8b 	bl	8000598 <__aeabi_f2d>
 8009882:	a345      	add	r3, pc, #276	; (adr r3, 8009998 <MOT_getStType+0x288>)
 8009884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009888:	f7f6 fd28 	bl	80002dc <__adddf3>
 800988c:	4602      	mov	r2, r0
 800988e:	460b      	mov	r3, r1
 8009890:	4620      	mov	r0, r4
 8009892:	4629      	mov	r1, r5
 8009894:	f7f7 f94a 	bl	8000b2c <__aeabi_dcmplt>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <MOT_getStType+0x192>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6?????
 800989e:	2306      	movs	r3, #6
 80098a0:	e070      	b.n	8009984 <MOT_getStType+0x274>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5??
 80098a2:	2305      	movs	r3, #5
 80098a4:	e06e      	b.n	8009984 <MOT_getStType+0x274>
	}

	/* ========== */
	/*  ?  */
	/* ========== */
	f_v1Div		= f_MotTrgtSpeed - f_MotNowSpeed;					// ?
 80098a6:	4b41      	ldr	r3, [pc, #260]	; (80099ac <MOT_getStType+0x29c>)
 80098a8:	ed93 7a00 	vldr	s14, [r3]
 80098ac:	4b3e      	ldr	r3, [pc, #248]	; (80099a8 <MOT_getStType+0x298>)
 80098ae:	edd3 7a00 	vldr	s15, [r3]
 80098b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098b6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_t1		= f_v1Div / f_acc1;
 80098ba:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80098be:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80098c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098c6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_l1		= ( f_MotNowSpeed + f_MotTrgtSpeed ) * 0.5f * f_t1;
 80098ca:	4b37      	ldr	r3, [pc, #220]	; (80099a8 <MOT_getStType+0x298>)
 80098cc:	ed93 7a00 	vldr	s14, [r3]
 80098d0:	4b36      	ldr	r3, [pc, #216]	; (80099ac <MOT_getStType+0x29c>)
 80098d2:	edd3 7a00 	vldr	s15, [r3]
 80098d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098da:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80098de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098e2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80098e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	f_v3Div		= f_fin - f_MotTrgtSpeed;							// ?
 80098ee:	4b2f      	ldr	r3, [pc, #188]	; (80099ac <MOT_getStType+0x29c>)
 80098f0:	edd3 7a00 	vldr	s15, [r3]
 80098f4:	ed97 7a02 	vldr	s14, [r7, #8]
 80098f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098fc:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();									// ?3[mm/s^2]
 8009900:	f7ff f99d 	bl	8008c3e <MOT_getAcc3>
 8009904:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// ?
 8009908:	edd7 7a08 	vldr	s15, [r7, #32]
 800990c:	eef1 6a67 	vneg.f32	s13, s15
 8009910:	ed97 7a07 	vldr	s14, [r7, #28]
 8009914:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009918:	edc7 7a06 	vstr	s15, [r7, #24]
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
 800991c:	4b23      	ldr	r3, [pc, #140]	; (80099ac <MOT_getStType+0x29c>)
 800991e:	ed93 7a00 	vldr	s14, [r3]
 8009922:	edd7 7a02 	vldr	s15, [r7, #8]
 8009926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800992a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800992e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009932:	ed97 7a06 	vldr	s14, [r7, #24]
 8009936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800993a:	edc7 7a05 	vstr	s15, [r7, #20]

	/* ? */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 800993e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8009942:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009946:	ee37 7a67 	vsub.f32	s14, s14, s15
 800994a:	edd7 7a05 	vldr	s15, [r7, #20]
 800994e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009952:	ee17 0a90 	vmov	r0, s15
 8009956:	f7f6 fe1f 	bl	8000598 <__aeabi_f2d>
 800995a:	a30f      	add	r3, pc, #60	; (adr r3, 8009998 <MOT_getStType+0x288>)
 800995c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009960:	f7f6 fcba 	bl	80002d8 <__aeabi_dsub>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	4610      	mov	r0, r2
 800996a:	4619      	mov	r1, r3
 800996c:	f04f 0200 	mov.w	r2, #0
 8009970:	f04f 0300 	mov.w	r3, #0
 8009974:	f7f7 f8ee 	bl	8000b54 <__aeabi_dcmpge>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	d001      	beq.n	8009982 <MOT_getStType+0x272>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1???
 800997e:	2301      	movs	r3, #1
 8009980:	e000      	b.n	8009984 <MOT_getStType+0x274>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2???
 8009982:	2302      	movs	r3, #2
	}
}
 8009984:	4618      	mov	r0, r3
 8009986:	3738      	adds	r7, #56	; 0x38
 8009988:	46bd      	mov	sp, r7
 800998a:	bdb0      	pop	{r4, r5, r7, pc}
 800998c:	f3af 8000 	nop.w
 8009990:	76c8b439 	.word	0x76c8b439
 8009994:	3f8a9fbe 	.word	0x3f8a9fbe
 8009998:	47ae147b 	.word	0x47ae147b
 800999c:	3f847ae1 	.word	0x3f847ae1
 80099a0:	3db851ec 	.word	0x3db851ec
 80099a4:	3e0255b0 	.word	0x3e0255b0
 80099a8:	200002a0 	.word	0x200002a0
 80099ac:	200002a4 	.word	0x200002a4

080099b0 <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	ed87 0a03 	vstr	s0, [r7, #12]
 80099ba:	edc7 0a02 	vstr	s1, [r7, #8]
 80099be:	4603      	mov	r3, r0
 80099c0:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// ?
 80099c2:	79fb      	ldrb	r3, [r7, #7]
 80099c4:	4618      	mov	r0, r3
 80099c6:	edd7 0a02 	vldr	s1, [r7, #8]
 80099ca:	ed97 0a03 	vldr	s0, [r7, #12]
 80099ce:	f7ff fe9f 	bl	8009710 <MOT_getStType>
 80099d2:	4603      	mov	r3, r0
 80099d4:	75fb      	strb	r3, [r7, #23]

	/* ?? */
	switch( en_type ){
 80099d6:	7dfb      	ldrb	r3, [r7, #23]
 80099d8:	3b01      	subs	r3, #1
 80099da:	2b05      	cmp	r3, #5
 80099dc:	d873      	bhi.n	8009ac6 <MOT_go_FinSpeed+0x116>
 80099de:	a201      	add	r2, pc, #4	; (adr r2, 80099e4 <MOT_go_FinSpeed+0x34>)
 80099e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e4:	080099fd 	.word	0x080099fd
 80099e8:	08009a1f 	.word	0x08009a1f
 80099ec:	08009a41 	.word	0x08009a41
 80099f0:	08009a63 	.word	0x08009a63
 80099f4:	08009a83 	.word	0x08009a83
 80099f8:	08009aa5 	.word	0x08009aa5

		case MOT_ACC_CONST_DEC:				// [01] ??
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// ??
 80099fc:	79fb      	ldrb	r3, [r7, #7]
 80099fe:	4618      	mov	r0, r3
 8009a00:	edd7 0a02 	vldr	s1, [r7, #8]
 8009a04:	ed97 0a03 	vldr	s0, [r7, #12]
 8009a08:	f7ff fb22 	bl	8009050 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009a0c:	79fa      	ldrb	r2, [r7, #7]
 8009a0e:	7dfb      	ldrb	r3, [r7, #23]
 8009a10:	4611      	mov	r1, r2
 8009a12:	4618      	mov	r0, r3
 8009a14:	ed97 0a02 	vldr	s0, [r7, #8]
 8009a18:	f7ff f91e 	bl	8008c58 <MOT_goBlock_AccConstDec>
			break;
 8009a1c:	e054      	b.n	8009ac8 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] ??
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// ??
 8009a1e:	79fb      	ldrb	r3, [r7, #7]
 8009a20:	4618      	mov	r0, r3
 8009a22:	edd7 0a02 	vldr	s1, [r7, #8]
 8009a26:	ed97 0a03 	vldr	s0, [r7, #12]
 8009a2a:	f7ff fb91 	bl	8009150 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009a2e:	79fa      	ldrb	r2, [r7, #7]
 8009a30:	7dfb      	ldrb	r3, [r7, #23]
 8009a32:	4611      	mov	r1, r2
 8009a34:	4618      	mov	r0, r3
 8009a36:	ed97 0a02 	vldr	s0, [r7, #8]
 8009a3a:	f7ff f90d 	bl	8008c58 <MOT_goBlock_AccConstDec>
			break;
 8009a3e:	e043      	b.n	8009ac8 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] ??
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// ??
 8009a40:	79fb      	ldrb	r3, [r7, #7]
 8009a42:	4618      	mov	r0, r3
 8009a44:	edd7 0a02 	vldr	s1, [r7, #8]
 8009a48:	ed97 0a03 	vldr	s0, [r7, #12]
 8009a4c:	f7ff fc88 	bl	8009360 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009a50:	79fa      	ldrb	r2, [r7, #7]
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	4611      	mov	r1, r2
 8009a56:	4618      	mov	r0, r3
 8009a58:	ed97 0a02 	vldr	s0, [r7, #8]
 8009a5c:	f7ff f8fc 	bl	8008c58 <MOT_goBlock_AccConstDec>
			break;
 8009a60:	e032      	b.n	8009ac8 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] ??
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// ??
 8009a62:	79fb      	ldrb	r3, [r7, #7]
 8009a64:	4618      	mov	r0, r3
 8009a66:	edd7 0a02 	vldr	s1, [r7, #8]
 8009a6a:	ed97 0a03 	vldr	s0, [r7, #12]
 8009a6e:	f7ff fccf 	bl	8009410 <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// ?
 8009a72:	7dfb      	ldrb	r3, [r7, #23]
 8009a74:	2100      	movs	r1, #0
 8009a76:	4618      	mov	r0, r3
 8009a78:	ed97 0a02 	vldr	s0, [r7, #8]
 8009a7c:	f7ff f8ec 	bl	8008c58 <MOT_goBlock_AccConstDec>
			break;
 8009a80:	e022      	b.n	8009ac8 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] ?
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// ??
 8009a82:	79fb      	ldrb	r3, [r7, #7]
 8009a84:	4618      	mov	r0, r3
 8009a86:	edd7 0a02 	vldr	s1, [r7, #8]
 8009a8a:	ed97 0a03 	vldr	s0, [r7, #12]
 8009a8e:	f7ff fd4b 	bl	8009528 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009a92:	79fa      	ldrb	r2, [r7, #7]
 8009a94:	7dfb      	ldrb	r3, [r7, #23]
 8009a96:	4611      	mov	r1, r2
 8009a98:	4618      	mov	r0, r3
 8009a9a:	ed97 0a02 	vldr	s0, [r7, #8]
 8009a9e:	f7ff f8db 	bl	8008c58 <MOT_goBlock_AccConstDec>
			break;
 8009aa2:	e011      	b.n	8009ac8 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] ??
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// ??
 8009aa4:	79fb      	ldrb	r3, [r7, #7]
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	edd7 0a02 	vldr	s1, [r7, #8]
 8009aac:	ed97 0a03 	vldr	s0, [r7, #12]
 8009ab0:	f7ff fd9a 	bl	80095e8 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009ab4:	79fa      	ldrb	r2, [r7, #7]
 8009ab6:	7dfb      	ldrb	r3, [r7, #23]
 8009ab8:	4611      	mov	r1, r2
 8009aba:	4618      	mov	r0, r3
 8009abc:	ed97 0a02 	vldr	s0, [r7, #8]
 8009ac0:	f7ff f8ca 	bl	8008c58 <MOT_goBlock_AccConstDec>
			break;
 8009ac4:	e000      	b.n	8009ac8 <MOT_go_FinSpeed+0x118>

		default:
			break;
 8009ac6:	bf00      	nop
	}

}
 8009ac8:	bf00      	nop
 8009aca:	3718      	adds	r7, #24
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}

08009ad0 <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b082      	sub	sp, #8
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	ed87 0a01 	vstr	s0, [r7, #4]
 8009ada:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 8009ade:	2000      	movs	r0, #0
 8009ae0:	edd7 0a00 	vldr	s1, [r7]
 8009ae4:	ed97 0a01 	vldr	s0, [r7, #4]
 8009ae8:	f7ff ff62 	bl	80099b0 <MOT_go_FinSpeed>
}
 8009aec:	bf00      	nop
 8009aee:	3708      	adds	r7, #8
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <MOT_goBlock_Const>:
{
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
}

void MOT_goBlock_Const(float f_num)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b0a0      	sub	sp, #128	; 0x80
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 8009afe:	f7fe fabb 	bl	8008078 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/*  */
	st_info.f_dist		= f_num * BLOCK;													// [m]
 8009b02:	edd7 7a01 	vldr	s15, [r7, #4]
 8009b06:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009bb8 <MOT_goBlock_Const+0xc4>
 8009b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b0e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24


	/* ------ */
	/*  ?  */
	/* ------ */
	st_data.en_type			= CTRL_CONST;
 8009b12:	2301      	movs	r3, #1
 8009b14:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	st_data.f_acc			= 0;					// ???
 8009b18:	f04f 0300 	mov.w	r3, #0
 8009b1c:	65bb      	str	r3, [r7, #88]	; 0x58
	st_data.f_now			= f_MotNowSpeed;			// 
 8009b1e:	4b27      	ldr	r3, [pc, #156]	; (8009bbc <MOT_goBlock_Const+0xc8>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	65fb      	str	r3, [r7, #92]	; 0x5c
	st_data.f_trgt			= f_MotNowSpeed;			// 
 8009b24:	4b25      	ldr	r3, [pc, #148]	; (8009bbc <MOT_goBlock_Const+0xc8>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	663b      	str	r3, [r7, #96]	; 0x60
	st_data.f_nowDist		= 0;				// 
 8009b2a:	f04f 0300 	mov.w	r3, #0
 8009b2e:	667b      	str	r3, [r7, #100]	; 0x64
	st_data.f_dist			= st_info.f_dist;			// ?
 8009b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b32:	66bb      	str	r3, [r7, #104]	; 0x68
	st_data.f_accAngleS		= 0;					// 
 8009b34:	f04f 0300 	mov.w	r3, #0
 8009b38:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_data.f_nowAngleS		= 0;					// 
 8009b3a:	f04f 0300 	mov.w	r3, #0
 8009b3e:	673b      	str	r3, [r7, #112]	; 0x70
	st_data.f_trgtAngleS		= 0;					// 
 8009b40:	f04f 0300 	mov.w	r3, #0
 8009b44:	677b      	str	r3, [r7, #116]	; 0x74
	st_data.f_nowAngle		= 0;					// 
 8009b46:	f04f 0300 	mov.w	r3, #0
 8009b4a:	67bb      	str	r3, [r7, #120]	; 0x78
	st_data.f_angle			= 0;					// 
 8009b4c:	f04f 0300 	mov.w	r3, #0
 8009b50:	67fb      	str	r3, [r7, #124]	; 0x7c
	st_data.f_time 			= 0;					// ? [sec] ? ??
 8009b52:	f04f 0300 	mov.w	r3, #0
 8009b56:	657b      	str	r3, [r7, #84]	; 0x54
	CTRL_clrData();										// 
 8009b58:	f7fb fd84 	bl	8005664 <CTRL_clrData>
	CTRL_setData( &st_data );						// ???
 8009b5c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7fb fe03 	bl	800576c <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 8009b66:	4b15      	ldr	r3, [pc, #84]	; (8009bbc <MOT_goBlock_Const+0xc8>)
 8009b68:	edd3 7a00 	vldr	s15, [r3]
 8009b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8009b70:	f7fb fcf0 	bl	8005554 <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_dist ){				// ??
 8009b74:	e00d      	b.n	8009b92 <MOT_goBlock_Const+0x9e>
		if( SYS_isOutOfCtrl() == TRUE ){
 8009b76:	f7fd feff 	bl	8007978 <SYS_isOutOfCtrl>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d008      	beq.n	8009b92 <MOT_goBlock_Const+0x9e>
				CTRL_stop();
 8009b80:	f7fb fd60 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009b84:	2000      	movs	r0, #0
 8009b86:	f7fd ff2d 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009b8a:	2001      	movs	r0, #1
 8009b8c:	f7fd ff2a 	bl	80079e4 <DCM_brakeMot>
				break;
 8009b90:	e00a      	b.n	8009ba8 <MOT_goBlock_Const+0xb4>
	while( Get_NowDist() < st_info.f_dist ){				// ??
 8009b92:	f7fb fcb5 	bl	8005500 <Get_NowDist>
 8009b96:	eeb0 7a40 	vmov.f32	s14, s0
 8009b9a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009b9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ba6:	d4e6      	bmi.n	8009b76 <MOT_goBlock_Const+0x82>
			}				// ??
	}

	GYRO_endErrChkAngle();
 8009ba8:	f7fe fa78 	bl	800809c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 8009bac:	f7fb fda4 	bl	80056f8 <CTRL_clrNowData>
}
 8009bb0:	bf00      	nop
 8009bb2:	3780      	adds	r7, #128	; 0x80
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	3db851ec 	.word	0x3db851ec
 8009bbc:	200002a0 	.word	0x200002a0

08009bc0 <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_accAngle;
 8009bc4:	2016      	movs	r0, #22
 8009bc6:	f7f8 fde5 	bl	8002794 <PARAM_getSpeed>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	ee07 3a90 	vmov	s15, r3
}
 8009bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_decAngle;
 8009bdc:	2016      	movs	r0, #22
 8009bde:	f7f8 fdd9 	bl	8002794 <PARAM_getSpeed>
 8009be2:	4603      	mov	r3, r0
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	ee07 3a90 	vmov	s15, r3
}
 8009bea:	eeb0 0a67 	vmov.f32	s0, s15
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	ed2d 8b02 	vpush	{d8}
 8009bf6:	b0a2      	sub	sp, #136	; 0x88
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	71fb      	strb	r3, [r7, #7]
//	float		f_angle2 = A2_MIN;	//2[rad]
	float		f_angle1;	//1[rad]
	float		f_angle3;	//3[rad]
	float		us_trgtAngleS;	//[rad/s]

	us_trgtAngleS = 2.8*PI;//500;
 8009bfe:	4bb3      	ldr	r3, [pc, #716]	; (8009ecc <MOT_turn+0x2dc>)
 8009c00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/* ? */
	st_info.f_accAngleS1= MOT_getAccAngle1();												// 1[rad/s^2]
 8009c04:	f7ff ffdc 	bl	8009bc0 <MOT_getAccAngle1>
 8009c08:	eef0 7a40 	vmov.f32	s15, s0
 8009c0c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	st_info.f_accAngleS3= MOT_getAccAngle3();												// 3[rad/s^2]
 8009c10:	f7ff ffe2 	bl	8009bd8 <MOT_getAccAngle3>
 8009c14:	eef0 7a40 	vmov.f32	s15, s0
 8009c18:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	/*  */
	st_info.f_nowAngleS	= 0;																// 
 8009c1c:	f04f 0300 	mov.w	r3, #0
 8009c20:	667b      	str	r3, [r7, #100]	; 0x64
	st_info.f_trgtAngleS= (float)us_trgtAngleS;												// 
 8009c22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009c26:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_lastAngleS= 0;																// 
 8009c28:	f04f 0300 	mov.w	r3, #0
 8009c2c:	66fb      	str	r3, [r7, #108]	; 0x6c

	/*  */
	switch( en_type ){
 8009c2e:	79fb      	ldrb	r3, [r7, #7]
 8009c30:	2b05      	cmp	r3, #5
 8009c32:	d821      	bhi.n	8009c78 <MOT_turn+0x88>
 8009c34:	a201      	add	r2, pc, #4	; (adr r2, 8009c3c <MOT_turn+0x4c>)
 8009c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c3a:	bf00      	nop
 8009c3c:	08009c55 	.word	0x08009c55
 8009c40:	08009c5b 	.word	0x08009c5b
 8009c44:	08009c61 	.word	0x08009c61
 8009c48:	08009c67 	.word	0x08009c67
 8009c4c:	08009c6d 	.word	0x08009c6d
 8009c50:	08009c73 	.word	0x08009c73
		case MOT_R90:	st_info.f_angle =  -PI/2 - ANGLE_OFFSET1_R;	break;					// [rad]
 8009c54:	4b9e      	ldr	r3, [pc, #632]	; (8009ed0 <MOT_turn+0x2e0>)
 8009c56:	673b      	str	r3, [r7, #112]	; 0x70
 8009c58:	e012      	b.n	8009c80 <MOT_turn+0x90>
		case MOT_L90:	st_info.f_angle =   PI/2 + ANGLE_OFFSET1;		break;					// [rad]
 8009c5a:	4b9e      	ldr	r3, [pc, #632]	; (8009ed4 <MOT_turn+0x2e4>)
 8009c5c:	673b      	str	r3, [r7, #112]	; 0x70
 8009c5e:	e00f      	b.n	8009c80 <MOT_turn+0x90>
		case MOT_R180:	st_info.f_angle = -PI - ANGLE_OFFSET2_R;	break;					// [rad]
 8009c60:	4b9d      	ldr	r3, [pc, #628]	; (8009ed8 <MOT_turn+0x2e8>)
 8009c62:	673b      	str	r3, [r7, #112]	; 0x70
 8009c64:	e00c      	b.n	8009c80 <MOT_turn+0x90>
		case MOT_L180:	st_info.f_angle =  PI + ANGLE_OFFSET2;		break;					// [rad]
 8009c66:	4b9d      	ldr	r3, [pc, #628]	; (8009edc <MOT_turn+0x2ec>)
 8009c68:	673b      	str	r3, [r7, #112]	; 0x70
 8009c6a:	e009      	b.n	8009c80 <MOT_turn+0x90>
		case MOT_R360:	st_info.f_angle = -2*PI - ANGLE_OFFSET3;		break;					// [rad]
 8009c6c:	4b9c      	ldr	r3, [pc, #624]	; (8009ee0 <MOT_turn+0x2f0>)
 8009c6e:	673b      	str	r3, [r7, #112]	; 0x70
 8009c70:	e006      	b.n	8009c80 <MOT_turn+0x90>
		case MOT_L360:	st_info.f_angle =  2*PI + ANGLE_OFFSET3;		break;					// [rad]
 8009c72:	4b9c      	ldr	r3, [pc, #624]	; (8009ee4 <MOT_turn+0x2f4>)
 8009c74:	673b      	str	r3, [r7, #112]	; 0x70
 8009c76:	e003      	b.n	8009c80 <MOT_turn+0x90>
		default:
			printf("error\r\n");
 8009c78:	489b      	ldr	r0, [pc, #620]	; (8009ee8 <MOT_turn+0x2f8>)
 8009c7a:	f005 fc3f 	bl	800f4fc <puts>
			break;
 8009c7e:	bf00      	nop
	}
	f_angle3 = ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / 2 * ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / st_info.f_accAngleS3;						// 3[rad]
 8009c80:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8009c84:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009c88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c8c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009c90:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009c94:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8009c98:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009c9c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009ca0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009ca4:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cac:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	f_angle1 = ( 0 - st_info.f_trgtAngleS) / 2 * ( 0 - st_info.f_trgtAngleS ) / st_info.f_accAngleS1;
 8009cb0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8009cb4:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8009eec <MOT_turn+0x2fc>
 8009cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cbc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009cc0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009cc4:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8009cc8:	eddf 6a88 	vldr	s13, [pc, #544]	; 8009eec <MOT_turn+0x2fc>
 8009ccc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009cd0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009cd4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cdc:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c


	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009ce0:	79fb      	ldrb	r3, [r7, #7]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d005      	beq.n	8009cf2 <MOT_turn+0x102>
 8009ce6:	79fb      	ldrb	r3, [r7, #7]
 8009ce8:	2b02      	cmp	r3, #2
 8009cea:	d002      	beq.n	8009cf2 <MOT_turn+0x102>
 8009cec:	79fb      	ldrb	r3, [r7, #7]
 8009cee:	2b04      	cmp	r3, #4
 8009cf0:	d12a      	bne.n	8009d48 <MOT_turn+0x158>
		st_info.f_trgtAngleS*= -1;															// ?
 8009cf2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8009cf6:	eef1 7a67 	vneg.f32	s15, s15
 8009cfa:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		f_angle1			*= -1;
 8009cfe:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009d02:	eef1 7a67 	vneg.f32	s15, s15
 8009d06:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
//		f_angle2 			*= -1;															// ?
		f_angle3 			*= -1;															// ?
 8009d0a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009d0e:	eef1 7a67 	vneg.f32	s15, s15
 8009d12:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8009d16:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009d18:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 8009d1a:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009d1e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009d22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d26:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Right;
 8009d2a:	4b71      	ldr	r3, [pc, #452]	; (8009ef0 <MOT_turn+0x300>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	701a      	strb	r2, [r3, #0]

		/* ? */
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8009d30:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009d34:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8009ef4 <MOT_turn+0x304>
 8009d38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d40:	dd1a      	ble.n	8009d78 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN * -1;
 8009d42:	4b6d      	ldr	r3, [pc, #436]	; (8009ef8 <MOT_turn+0x308>)
 8009d44:	677b      	str	r3, [r7, #116]	; 0x74
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8009d46:	e017      	b.n	8009d78 <MOT_turn+0x188>
		}
	}
	else{
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8009d48:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009d4a:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 8009d4c:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009d50:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009d54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d58:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Left;
 8009d5c:	4b64      	ldr	r3, [pc, #400]	; (8009ef0 <MOT_turn+0x300>)
 8009d5e:	2201      	movs	r2, #1
 8009d60:	701a      	strb	r2, [r3, #0]

		/* ? */
		if( st_info.f_angle1 < A1_MIN ){
 8009d62:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009d66:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8009efc <MOT_turn+0x30c>
 8009d6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d72:	d501      	bpl.n	8009d78 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN;
 8009d74:	4b62      	ldr	r3, [pc, #392]	; (8009f00 <MOT_turn+0x310>)
 8009d76:	677b      	str	r3, [r7, #116]	; 0x74
		}
	}


	GYRO_staErrChkAngle();			// ??
 8009d78:	f7fe f97e 	bl	8008078 <GYRO_staErrChkAngle>
	/*      ?      */
	/* ================ */
	/* ------ */
	/*  ??  */
	/* ------ */
	st_data.en_type			= CTRL_ACC_TRUN;
 8009d7c:	2307      	movs	r3, #7
 8009d7e:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// ???
 8009d80:	f04f 0300 	mov.w	r3, #0
 8009d84:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 8009d86:	f04f 0300 	mov.w	r3, #0
 8009d8a:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 8009d8c:	f04f 0300 	mov.w	r3, #0
 8009d90:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// ??
 8009d92:	f04f 0300 	mov.w	r3, #0
 8009d96:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// ?
 8009d98:	f04f 0300 	mov.w	r3, #0
 8009d9c:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 8009d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009da0:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;						// 
 8009da2:	f04f 0300 	mov.w	r3, #0
 8009da6:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009da8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009daa:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;						// 
 8009dac:	f04f 0300 	mov.w	r3, #0
 8009db0:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1;			// 
 8009db2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009db4:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						// ? [sec] ? ??
 8009db6:	f04f 0300 	mov.w	r3, #0
 8009dba:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 8009dbc:	f7fb fc52 	bl	8005664 <CTRL_clrData>
	CTRL_setData( &st_data );							// ???
 8009dc0:	f107 0308 	add.w	r3, r7, #8
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fb fcd1 	bl	800576c <CTRL_setData>
	DCM_staMotAll();									// ON
 8009dca:	f7fd fe2f 	bl	8007a2c <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009dce:	79fb      	ldrb	r3, [r7, #7]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d015      	beq.n	8009e00 <MOT_turn+0x210>
 8009dd4:	79fb      	ldrb	r3, [r7, #7]
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d012      	beq.n	8009e00 <MOT_turn+0x210>
 8009dda:	79fb      	ldrb	r3, [r7, #7]
 8009ddc:	2b04      	cmp	r3, #4
 8009dde:	d129      	bne.n	8009e34 <MOT_turn+0x244>
		while( Get_NowAngle() > st_info.f_angle1 ){			// ??
 8009de0:	e00e      	b.n	8009e00 <MOT_turn+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009de2:	f7fd fdc9 	bl	8007978 <SYS_isOutOfCtrl>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d009      	beq.n	8009e00 <MOT_turn+0x210>
				CTRL_stop();
 8009dec:	f7fb fc2a 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009df0:	2000      	movs	r0, #0
 8009df2:	f7fd fdf7 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009df6:	2001      	movs	r0, #1
 8009df8:	f7fd fdf4 	bl	80079e4 <DCM_brakeMot>
				break;
 8009dfc:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009dfe:	e024      	b.n	8009e4a <MOT_turn+0x25a>
		while( Get_NowAngle() > st_info.f_angle1 ){			// ??
 8009e00:	f7fb fbb8 	bl	8005574 <Get_NowAngle>
 8009e04:	eeb0 7a40 	vmov.f32	s14, s0
 8009e08:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e14:	dce5      	bgt.n	8009de2 <MOT_turn+0x1f2>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009e16:	e018      	b.n	8009e4a <MOT_turn+0x25a>
			}				// ??
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1 ){			// ??
			if( SYS_isOutOfCtrl() == TRUE ){
 8009e18:	f7fd fdae 	bl	8007978 <SYS_isOutOfCtrl>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d008      	beq.n	8009e34 <MOT_turn+0x244>
				CTRL_stop();
 8009e22:	f7fb fc0f 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009e26:	2000      	movs	r0, #0
 8009e28:	f7fd fddc 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009e2c:	2001      	movs	r0, #1
 8009e2e:	f7fd fdd9 	bl	80079e4 <DCM_brakeMot>
				break;
 8009e32:	e00a      	b.n	8009e4a <MOT_turn+0x25a>
		while( Get_NowAngle() < st_info.f_angle1 ){			// ??
 8009e34:	f7fb fb9e 	bl	8005574 <Get_NowAngle>
 8009e38:	eeb0 7a40 	vmov.f32	s14, s0
 8009e3c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009e40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e48:	d4e6      	bmi.n	8009e18 <MOT_turn+0x228>
//	printf("finish\n");

	/* ------ */
	/*  ?  */
	/* ------ */
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009e4a:	79fb      	ldrb	r3, [r7, #7]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d005      	beq.n	8009e5c <MOT_turn+0x26c>
 8009e50:	79fb      	ldrb	r3, [r7, #7]
 8009e52:	2b02      	cmp	r3, #2
 8009e54:	d002      	beq.n	8009e5c <MOT_turn+0x26c>
 8009e56:	79fb      	ldrb	r3, [r7, #7]
 8009e58:	2b04      	cmp	r3, #4
 8009e5a:	d159      	bne.n	8009f10 <MOT_turn+0x320>
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 8009e5c:	f7fb fba6 	bl	80055ac <Get_TrgtAngleS>
 8009e60:	eeb0 7a40 	vmov.f32	s14, s0
 8009e64:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009e68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e6c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009e70:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8009e74:	f7fb fb9a 	bl	80055ac <Get_TrgtAngleS>
 8009e78:	eeb0 7a40 	vmov.f32	s14, s0
 8009e7c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009e80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e84:	ee68 6a27 	vmul.f32	s13, s16, s15
 8009e88:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009e90:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		f_angle3			= -1 * f_angle3;
 8009e94:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009e98:	eef1 7a67 	vneg.f32	s15, s15
 8009e9c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 > A3_MIN*-1 ) f_angle3 = A3_MIN * -1;																	// ?
 8009ea0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009ea4:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009f04 <MOT_turn+0x314>
 8009ea8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eb0:	dd02      	ble.n	8009eb8 <MOT_turn+0x2c8>
 8009eb2:	4b15      	ldr	r3, [pc, #84]	; (8009f08 <MOT_turn+0x318>)
 8009eb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;// 1+2[rad]
 8009eb8:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009ebc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009ec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ec4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 8009ec8:	e052      	b.n	8009f70 <MOT_turn+0x380>
 8009eca:	bf00      	nop
 8009ecc:	410cbe45 	.word	0x410cbe45
 8009ed0:	bfc90fd0 	.word	0xbfc90fd0
 8009ed4:	3fc90fd0 	.word	0x3fc90fd0
 8009ed8:	c0490fd0 	.word	0xc0490fd0
 8009edc:	40490fd0 	.word	0x40490fd0
 8009ee0:	c0c90fd0 	.word	0xc0c90fd0
 8009ee4:	40c90fd0 	.word	0x40c90fd0
 8009ee8:	08014800 	.word	0x08014800
 8009eec:	00000000 	.word	0x00000000
 8009ef0:	200002e0 	.word	0x200002e0
 8009ef4:	bedf66e8 	.word	0xbedf66e8
 8009ef8:	bedf66e8 	.word	0xbedf66e8
 8009efc:	3edf66e8 	.word	0x3edf66e8
 8009f00:	3edf66e8 	.word	0x3edf66e8
 8009f04:	beb2b8b9 	.word	0xbeb2b8b9
 8009f08:	beb2b8b9 	.word	0xbeb2b8b9
 8009f0c:	3eb2b8b9 	.word	0x3eb2b8b9

	}
	else{
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 8009f10:	f7fb fb4c 	bl	80055ac <Get_TrgtAngleS>
 8009f14:	eeb0 7a40 	vmov.f32	s14, s0
 8009f18:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f20:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009f24:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8009f28:	f7fb fb40 	bl	80055ac <Get_TrgtAngleS>
 8009f2c:	eeb0 7a40 	vmov.f32	s14, s0
 8009f30:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009f34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f38:	ee68 6a27 	vmul.f32	s13, s16, s15
 8009f3c:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009f40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f44:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 < A3_MIN ) f_angle3 = A3_MIN;																			// ?
 8009f48:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009f4c:	ed1f 7a11 	vldr	s14, [pc, #-68]	; 8009f0c <MOT_turn+0x31c>
 8009f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f58:	d502      	bpl.n	8009f60 <MOT_turn+0x370>
 8009f5a:	4b88      	ldr	r3, [pc, #544]	; (800a17c <MOT_turn+0x58c>)
 8009f5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;																// 1+2[rad]
 8009f60:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8009f64:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f6c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
	st_data.en_type			= CTRL_CONST_TRUN;
 8009f70:	2308      	movs	r3, #8
 8009f72:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// ???
 8009f74:	f04f 0300 	mov.w	r3, #0
 8009f78:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 8009f7a:	f04f 0300 	mov.w	r3, #0
 8009f7e:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 8009f80:	f04f 0300 	mov.w	r3, #0
 8009f84:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// ??
 8009f86:	f04f 0300 	mov.w	r3, #0
 8009f8a:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// ?
 8009f8c:	f04f 0300 	mov.w	r3, #0
 8009f90:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;						// 
 8009f92:	f04f 0300 	mov.w	r3, #0
 8009f96:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 8009f98:	f7fb fb08 	bl	80055ac <Get_TrgtAngleS>
 8009f9c:	eef0 7a40 	vmov.f32	s15, s0
 8009fa0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= Get_TrgtAngleS();				// 
 8009fa4:	f7fb fb02 	bl	80055ac <Get_TrgtAngleS>
 8009fa8:	eef0 7a40 	vmov.f32	s15, s0
 8009fac:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 8009fb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009fb2:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1_2;			// 
 8009fb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009fb6:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						// ? [sec] ? ??
 8009fb8:	f04f 0300 	mov.w	r3, #0
 8009fbc:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// ???
 8009fbe:	f107 0308 	add.w	r3, r7, #8
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7fb fbd2 	bl	800576c <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009fc8:	79fb      	ldrb	r3, [r7, #7]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d015      	beq.n	8009ffa <MOT_turn+0x40a>
 8009fce:	79fb      	ldrb	r3, [r7, #7]
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d012      	beq.n	8009ffa <MOT_turn+0x40a>
 8009fd4:	79fb      	ldrb	r3, [r7, #7]
 8009fd6:	2b04      	cmp	r3, #4
 8009fd8:	d129      	bne.n	800a02e <MOT_turn+0x43e>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// ??
 8009fda:	e00e      	b.n	8009ffa <MOT_turn+0x40a>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 8009fdc:	f7fd fccc 	bl	8007978 <SYS_isOutOfCtrl>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d009      	beq.n	8009ffa <MOT_turn+0x40a>
				CTRL_stop();
 8009fe6:	f7fb fb2d 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009fea:	2000      	movs	r0, #0
 8009fec:	f7fd fcfa 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009ff0:	2001      	movs	r0, #1
 8009ff2:	f7fd fcf7 	bl	80079e4 <DCM_brakeMot>
				break;
 8009ff6:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 8009ff8:	e024      	b.n	800a044 <MOT_turn+0x454>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// ??
 8009ffa:	f7fb fabb 	bl	8005574 <Get_NowAngle>
 8009ffe:	eeb0 7a40 	vmov.f32	s14, s0
 800a002:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a006:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a00a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a00e:	dce5      	bgt.n	8009fdc <MOT_turn+0x3ec>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a010:	e018      	b.n	800a044 <MOT_turn+0x454>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// ??
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800a012:	f7fd fcb1 	bl	8007978 <SYS_isOutOfCtrl>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d008      	beq.n	800a02e <MOT_turn+0x43e>
				CTRL_stop();
 800a01c:	f7fb fb12 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a020:	2000      	movs	r0, #0
 800a022:	f7fd fcdf 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a026:	2001      	movs	r0, #1
 800a028:	f7fd fcdc 	bl	80079e4 <DCM_brakeMot>
				break;
 800a02c:	e00a      	b.n	800a044 <MOT_turn+0x454>
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// ??
 800a02e:	f7fb faa1 	bl	8005574 <Get_NowAngle>
 800a032:	eeb0 7a40 	vmov.f32	s14, s0
 800a036:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a03a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a042:	d4e6      	bmi.n	800a012 <MOT_turn+0x422>
//	printf("finish2\n");

	/* ------ */
	/*  ?  */
	/* ------ */
	st_data.en_type			= CTRL_DEC_TRUN;
 800a044:	2309      	movs	r3, #9
 800a046:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// ?
 800a048:	f04f 0300 	mov.w	r3, #0
 800a04c:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800a04e:	f04f 0300 	mov.w	r3, #0
 800a052:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800a054:	f04f 0300 	mov.w	r3, #0
 800a058:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// ?
 800a05a:	f04f 0300 	mov.w	r3, #0
 800a05e:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// ?
 800a060:	f04f 0300 	mov.w	r3, #0
 800a064:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 800a066:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a068:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 800a06a:	f7fb fa9f 	bl	80055ac <Get_TrgtAngleS>
 800a06e:	eef0 7a40 	vmov.f32	s15, s0
 800a072:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;						// 
 800a076:	f04f 0300 	mov.w	r3, #0
 800a07a:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800a07c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a07e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle;			// 
 800a080:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a082:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a084:	f04f 0300 	mov.w	r3, #0
 800a088:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// ???
 800a08a:	f107 0308 	add.w	r3, r7, #8
 800a08e:	4618      	mov	r0, r3
 800a090:	f7fb fb6c 	bl	800576c <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a094:	79fb      	ldrb	r3, [r7, #7]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d023      	beq.n	800a0e2 <MOT_turn+0x4f2>
 800a09a:	79fb      	ldrb	r3, [r7, #7]
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d020      	beq.n	800a0e2 <MOT_turn+0x4f2>
 800a0a0:	79fb      	ldrb	r3, [r7, #7]
 800a0a2:	2b04      	cmp	r3, #4
 800a0a4:	d148      	bne.n	800a138 <MOT_turn+0x548>
		while( Get_NowAngle() > ( st_info.f_angle) ){		// ??
 800a0a6:	e01c      	b.n	800a0e2 <MOT_turn+0x4f2>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 800a0a8:	f7fd fc66 	bl	8007978 <SYS_isOutOfCtrl>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d008      	beq.n	800a0c4 <MOT_turn+0x4d4>
				CTRL_stop();
 800a0b2:	f7fb fac7 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a0b6:	2000      	movs	r0, #0
 800a0b8:	f7fd fc94 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a0bc:	2001      	movs	r0, #1
 800a0be:	f7fd fc91 	bl	80079e4 <DCM_brakeMot>
				break;
 800a0c2:	e01b      	b.n	800a0fc <MOT_turn+0x50c>
			}				// ??
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a0c4:	4b2e      	ldr	r3, [pc, #184]	; (800a180 <MOT_turn+0x590>)
 800a0c6:	edd3 7a00 	vldr	s15, [r3]
 800a0ca:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a0ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0d6:	dc00      	bgt.n	800a0da <MOT_turn+0x4ea>
 800a0d8:	e003      	b.n	800a0e2 <MOT_turn+0x4f2>
 800a0da:	4b2a      	ldr	r3, [pc, #168]	; (800a184 <MOT_turn+0x594>)
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d10b      	bne.n	800a0fa <MOT_turn+0x50a>
		while( Get_NowAngle() > ( st_info.f_angle) ){		// ??
 800a0e2:	f7fb fa47 	bl	8005574 <Get_NowAngle>
 800a0e6:	eeb0 7a40 	vmov.f32	s14, s0
 800a0ea:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800a0ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f6:	dcd7      	bgt.n	800a0a8 <MOT_turn+0x4b8>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a0f8:	e02b      	b.n	800a152 <MOT_turn+0x562>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a0fa:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a0fc:	e029      	b.n	800a152 <MOT_turn+0x562>
	}
	else{
		while( Get_NowAngle() < ( st_info.f_angle ) ){		// ??
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800a0fe:	f7fd fc3b 	bl	8007978 <SYS_isOutOfCtrl>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d008      	beq.n	800a11a <MOT_turn+0x52a>
				CTRL_stop();
 800a108:	f7fb fa9c 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a10c:	2000      	movs	r0, #0
 800a10e:	f7fd fc69 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a112:	2001      	movs	r0, #1
 800a114:	f7fd fc66 	bl	80079e4 <DCM_brakeMot>
				break;
 800a118:	e01b      	b.n	800a152 <MOT_turn+0x562>
			}				// ??
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a11a:	4b19      	ldr	r3, [pc, #100]	; (800a180 <MOT_turn+0x590>)
 800a11c:	edd3 7a00 	vldr	s15, [r3]
 800a120:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a124:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a12c:	dc00      	bgt.n	800a130 <MOT_turn+0x540>
 800a12e:	e003      	b.n	800a138 <MOT_turn+0x548>
 800a130:	4b14      	ldr	r3, [pc, #80]	; (800a184 <MOT_turn+0x594>)
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10b      	bne.n	800a150 <MOT_turn+0x560>
		while( Get_NowAngle() < ( st_info.f_angle ) ){		// ??
 800a138:	f7fb fa1c 	bl	8005574 <Get_NowAngle>
 800a13c:	eeb0 7a40 	vmov.f32	s14, s0
 800a140:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800a144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a14c:	d4d7      	bmi.n	800a0fe <MOT_turn+0x50e>
 800a14e:	e000      	b.n	800a152 <MOT_turn+0x562>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a150:	bf00      	nop
//			log_in(f_TrgtAngle);
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// ?
 800a152:	20c8      	movs	r0, #200	; 0xc8
 800a154:	f004 fa44 	bl	800e5e0 <LL_mDelay>
	CTRL_stop();			// 
 800a158:	f7fb fa74 	bl	8005644 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800a15c:	2000      	movs	r0, #0
 800a15e:	f7fd fc41 	bl	80079e4 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800a162:	2001      	movs	r0, #1
 800a164:	f7fd fc3e 	bl	80079e4 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// ??
 800a168:	f7fd ff98 	bl	800809c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800a16c:	f7fb fac4 	bl	80056f8 <CTRL_clrNowData>
}
 800a170:	bf00      	nop
 800a172:	3788      	adds	r7, #136	; 0x88
 800a174:	46bd      	mov	sp, r7
 800a176:	ecbd 8b02 	vpop	{d8}
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	3eb2b8b9 	.word	0x3eb2b8b9
 800a180:	200006e8 	.word	0x200006e8
 800a184:	200002e4 	.word	0x200002e4

0800a188 <MOT_setSuraStaSpeed>:

void MOT_setSuraStaSpeed( float f_speed )
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotSuraStaSpeed = f_speed;
 800a192:	4a04      	ldr	r2, [pc, #16]	; (800a1a4 <MOT_setSuraStaSpeed+0x1c>)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6013      	str	r3, [r2, #0]

}
 800a198:	bf00      	nop
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr
 800a1a4:	200002a8 	.word	0x200002a8

0800a1a8 <MOT_setTrgtSpeed>:
{
	return f_MotSuraStaSpeed;
}

float MOT_setTrgtSpeed(float f_speed)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 800a1b2:	4a07      	ldr	r2, [pc, #28]	; (800a1d0 <MOT_setTrgtSpeed+0x28>)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 800a1b8:	4b05      	ldr	r3, [pc, #20]	; (800a1d0 <MOT_setTrgtSpeed+0x28>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	ee07 3a90 	vmov	s15, r3
}
 800a1c0:	eeb0 0a67 	vmov.f32	s0, s15
 800a1c4:	370c      	adds	r7, #12
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	200002a4 	.word	0x200002a4

0800a1d4 <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 800a1de:	4a04      	ldr	r2, [pc, #16]	; (800a1f0 <MOT_setNowSpeed+0x1c>)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6013      	str	r3, [r2, #0]
}
 800a1e4:	bf00      	nop
 800a1e6:	370c      	adds	r7, #12
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr
 800a1f0:	200002a0 	.word	0x200002a0

0800a1f4 <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b09e      	sub	sp, #120	; 0x78
 800a1f8:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/* ? */
	st_info.f_acc1= 1200;												// 1[rad/s^2]												// 3[rad/s^2]
 800a1fa:	4b24      	ldr	r3, [pc, #144]	; (800a28c <MOT_goHitBackWall+0x98>)
 800a1fc:	63bb      	str	r3, [r7, #56]	; 0x38

	GYRO_staErrChkAngle();			// ??
 800a1fe:	f7fd ff3b 	bl	8008078 <GYRO_staErrChkAngle>
	/*      ?      */
	/* ================ */
	/* ------ */
	/*  ??  */
	/* ------ */
	st_data.en_type			= CTRL_HIT_WALL;
 800a202:	2306      	movs	r3, #6
 800a204:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= st_info.f_acc1;						// ???
 800a206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a208:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800a20a:	f04f 0300 	mov.w	r3, #0
 800a20e:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 800a210:	f04f 0300 	mov.w	r3, #0
 800a214:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// ??
 800a216:	f04f 0300 	mov.w	r3, #0
 800a21a:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// ?
 800a21c:	f04f 0300 	mov.w	r3, #0
 800a220:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 800a222:	f04f 0300 	mov.w	r3, #0
 800a226:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 800a228:	f04f 0300 	mov.w	r3, #0
 800a22c:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 800a22e:	f04f 0300 	mov.w	r3, #0
 800a232:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 800a234:	f04f 0300 	mov.w	r3, #0
 800a238:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 800a23a:	f04f 0300 	mov.w	r3, #0
 800a23e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a240:	f04f 0300 	mov.w	r3, #0
 800a244:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 800a246:	f7fb fa0d 	bl	8005664 <CTRL_clrData>
	CTRL_setData( &st_data );							// ???
 800a24a:	1d3b      	adds	r3, r7, #4
 800a24c:	4618      	mov	r0, r3
 800a24e:	f7fb fa8d 	bl	800576c <CTRL_setData>
	DCM_staMotAll();									// ON
 800a252:	f7fd fbeb 	bl	8007a2c <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// ?
 800a256:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800a25a:	f004 f9c1 	bl	800e5e0 <LL_mDelay>
	CTRL_stop();			// 
 800a25e:	f7fb f9f1 	bl	8005644 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800a262:	2000      	movs	r0, #0
 800a264:	f7fd fbbe 	bl	80079e4 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800a268:	2001      	movs	r0, #1
 800a26a:	f7fd fbbb 	bl	80079e4 <DCM_brakeMot>

	LL_mDelay(100);
 800a26e:	2064      	movs	r0, #100	; 0x64
 800a270:	f004 f9b6 	bl	800e5e0 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 800a274:	4b06      	ldr	r3, [pc, #24]	; (800a290 <MOT_goHitBackWall+0x9c>)
 800a276:	f04f 0200 	mov.w	r2, #0
 800a27a:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// ??
 800a27c:	f7fd ff0e 	bl	800809c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800a280:	f7fb fa3a 	bl	80056f8 <CTRL_clrNowData>

}
 800a284:	bf00      	nop
 800a286:	3778      	adds	r7, #120	; 0x78
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	44960000 	.word	0x44960000
 800a290:	200002a0 	.word	0x200002a0
 800a294:	00000000 	.word	0x00000000

0800a298 <MOT_goSla>:

void MOT_goSla( enMOT_SURA_CMD en_type, stSLA* p_sla )
{
 800a298:	b5b0      	push	{r4, r5, r7, lr}
 800a29a:	b0a2      	sub	sp, #136	; 0x88
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	4603      	mov	r3, r0
 800a2a0:	6039      	str	r1, [r7, #0]
 800a2a2:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/* ? */
	st_info.f_acc1 		= 0;																// ?1[mm/s^2]
 800a2a4:	f04f 0300 	mov.w	r3, #0
 800a2a8:	643b      	str	r3, [r7, #64]	; 0x40
	st_info.f_acc3 		= 0;																// ?3[mm/s^2]
 800a2aa:	f04f 0300 	mov.w	r3, #0
 800a2ae:	647b      	str	r3, [r7, #68]	; 0x44

	/*  */
	st_info.f_now		= p_sla->f_speed;													// 
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	64bb      	str	r3, [r7, #72]	; 0x48
	st_info.f_trgt		= p_sla->f_speed;													// 
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	64fb      	str	r3, [r7, #76]	; 0x4c
	st_info.f_last		= p_sla->f_speed;													// 
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	653b      	str	r3, [r7, #80]	; 0x50

	/*  */
	st_info.f_dist		= 0;																// 
 800a2c2:	f04f 0300 	mov.w	r3, #0
 800a2c6:	657b      	str	r3, [r7, #84]	; 0x54
	st_info.f_l1		= 0;																// 1[mm]
 800a2c8:	f04f 0300 	mov.w	r3, #0
 800a2cc:	65bb      	str	r3, [r7, #88]	; 0x58
	st_info.f_l1_2		= 0;																// 1+2[mm]
 800a2ce:	f04f 0300 	mov.w	r3, #0
 800a2d2:	65fb      	str	r3, [r7, #92]	; 0x5c

	/*  */
	st_info.f_accAngleS1= p_sla->f_angAcc;													// 1[deg/s^2]
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	663b      	str	r3, [r7, #96]	; 0x60
	st_info.f_accAngleS3= p_sla->f_angAcc;													// 3[deg/s^2]
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	667b      	str	r3, [r7, #100]	; 0x64

	/*  */
	st_info.f_nowAngleS	= 0;																// [deg/s]
 800a2e0:	f04f 0300 	mov.w	r3, #0
 800a2e4:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_trgtAngleS= p_sla->f_angvel;													// 
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_info.f_lastAngleS= 0;																// 
 800a2ec:	f04f 0300 	mov.w	r3, #0
 800a2f0:	673b      	str	r3, [r7, #112]	; 0x70

	/*  */
	st_info.f_angle		= p_sla->f_ang_Total;												// [deg]
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	6a1b      	ldr	r3, [r3, #32]
 800a2f6:	677b      	str	r3, [r7, #116]	; 0x74
	st_info.f_angle1	= p_sla->f_ang_AccEnd;												// 1[deg]
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	699b      	ldr	r3, [r3, #24]
 800a2fc:	67bb      	str	r3, [r7, #120]	; 0x78
	st_info.f_angle1_2	= p_sla->f_ang_ConstEnd;											// 1+2[deg]
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	69db      	ldr	r3, [r3, #28]
 800a302:	67fb      	str	r3, [r7, #124]	; 0x7c

	/*  */
	if( ( en_type == MOT_R90S ) ||
 800a304:	79fb      	ldrb	r3, [r7, #7]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00e      	beq.n	800a328 <MOT_goSla+0x90>
 800a30a:	79fb      	ldrb	r3, [r7, #7]
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d00b      	beq.n	800a328 <MOT_goSla+0x90>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 800a310:	79fb      	ldrb	r3, [r7, #7]
 800a312:	2b04      	cmp	r3, #4
 800a314:	d008      	beq.n	800a328 <MOT_goSla+0x90>
 800a316:	79fb      	ldrb	r3, [r7, #7]
 800a318:	2b06      	cmp	r3, #6
 800a31a:	d005      	beq.n	800a328 <MOT_goSla+0x90>
		( en_type == MOT_R90S_N ) ||
 800a31c:	79fb      	ldrb	r3, [r7, #7]
 800a31e:	2b08      	cmp	r3, #8
 800a320:	d002      	beq.n	800a328 <MOT_goSla+0x90>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 800a322:	79fb      	ldrb	r3, [r7, #7]
 800a324:	2b0a      	cmp	r3, #10
 800a326:	d11e      	bne.n	800a366 <MOT_goSla+0xce>
	){
		st_info.f_accAngleS1 *= -1;
 800a328:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800a32c:	eef1 7a67 	vneg.f32	s15, s15
 800a330:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		st_info.f_trgtAngleS *= -1;
 800a334:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a338:	eef1 7a67 	vneg.f32	s15, s15
 800a33c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		st_info.f_angle      *= -1;
 800a340:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a344:	eef1 7a67 	vneg.f32	s15, s15
 800a348:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		st_info.f_angle1     *= -1;
 800a34c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a350:	eef1 7a67 	vneg.f32	s15, s15
 800a354:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		st_info.f_angle1_2   *= -1;
 800a358:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800a35c:	eef1 7a67 	vneg.f32	s15, s15
 800a360:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 800a364:	e005      	b.n	800a372 <MOT_goSla+0xda>
	}
	else{
		st_info.f_accAngleS3 *= -1;
 800a366:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800a36a:	eef1 7a67 	vneg.f32	s15, s15
 800a36e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	}

	/* ?????? */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// ??
 800a372:	79fb      	ldrb	r3, [r7, #7]
 800a374:	2b04      	cmp	r3, #4
 800a376:	d008      	beq.n	800a38a <MOT_goSla+0xf2>
 800a378:	79fb      	ldrb	r3, [r7, #7]
 800a37a:	2b05      	cmp	r3, #5
 800a37c:	d005      	beq.n	800a38a <MOT_goSla+0xf2>
 800a37e:	79fb      	ldrb	r3, [r7, #7]
 800a380:	2b0a      	cmp	r3, #10
 800a382:	d002      	beq.n	800a38a <MOT_goSla+0xf2>
 800a384:	79fb      	ldrb	r3, [r7, #7]
 800a386:	2b0b      	cmp	r3, #11
 800a388:	d108      	bne.n	800a39c <MOT_goSla+0x104>
		f_entryLen  = p_sla->f_escapeLen;
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	691b      	ldr	r3, [r3, #16]
 800a38e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_entryLen;
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	68db      	ldr	r3, [r3, #12]
 800a396:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a39a:	e007      	b.n	800a3ac <MOT_goSla+0x114>
	}
	else{		// 
		f_entryLen  = p_sla->f_entryLen;
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	68db      	ldr	r3, [r3, #12]
 800a3a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_escapeLen;
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	}

	GYRO_staErrChkAngle();			// ??
 800a3ac:	f7fd fe64 	bl	8008078 <GYRO_staErrChkAngle>
	/*      entry      */
	/* ================ */
	/* ------------------------ */
	/*  acc??  */
	/* ------------------------ */
	st_data.en_type			= CTRL_ENTRY_SURA;
 800a3b0:	230a      	movs	r3, #10
 800a3b2:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a3b4:	f04f 0300 	mov.w	r3, #0
 800a3b8:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a3ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3bc:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a3be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3c0:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= 0;						// ??
 800a3c2:	f04f 0300 	mov.w	r3, #0
 800a3c6:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen;				// ??
 800a3c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3cc:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800a3ce:	f04f 0300 	mov.w	r3, #0
 800a3d2:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800a3d4:	f04f 0300 	mov.w	r3, #0
 800a3d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= 0;						// 
 800a3da:	f04f 0300 	mov.w	r3, #0
 800a3de:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800a3e0:	f04f 0300 	mov.w	r3, #0
 800a3e4:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800a3e6:	f04f 0300 	mov.w	r3, #0
 800a3ea:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a3ec:	f04f 0300 	mov.w	r3, #0
 800a3f0:	613b      	str	r3, [r7, #16]
	CTRL_clrData();										// /
 800a3f2:	f7fb f937 	bl	8005664 <CTRL_clrData>
	CTRL_setData( &st_data );							// ???
 800a3f6:	f107 030c 	add.w	r3, r7, #12
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7fb f9b6 	bl	800576c <CTRL_setData>
	DCM_staMotAll();									// ON
 800a400:	f7fd fb14 	bl	8007a2c <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// ??
 800a404:	e01d      	b.n	800a442 <MOT_goSla+0x1aa>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 800a406:	2000      	movs	r0, #0
 800a408:	f000 fce0 	bl	800adcc <DIST_getNowVal>
 800a40c:	4603      	mov	r3, r0
 800a40e:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800a412:	dd08      	ble.n	800a426 <MOT_goSla+0x18e>
 800a414:	2001      	movs	r0, #1
 800a416:	f000 fcd9 	bl	800adcc <DIST_getNowVal>
 800a41a:	4603      	mov	r3, r0
 800a41c:	461a      	mov	r2, r3
 800a41e:	f240 3352 	movw	r3, #850	; 0x352
 800a422:	429a      	cmp	r2, r3
 800a424:	dc21      	bgt.n	800a46a <MOT_goSla+0x1d2>
		if( SYS_isOutOfCtrl() == TRUE ){
 800a426:	f7fd faa7 	bl	8007978 <SYS_isOutOfCtrl>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d008      	beq.n	800a442 <MOT_goSla+0x1aa>
			CTRL_stop();
 800a430:	f7fb f908 	bl	8005644 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800a434:	2000      	movs	r0, #0
 800a436:	f7fd fad5 	bl	80079e4 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800a43a:	2001      	movs	r0, #1
 800a43c:	f7fd fad2 	bl	80079e4 <DCM_brakeMot>
			break;
 800a440:	e014      	b.n	800a46c <MOT_goSla+0x1d4>
	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// ??
 800a442:	f7fb f85d 	bl	8005500 <Get_NowDist>
 800a446:	eef0 6a40 	vmov.f32	s13, s0
 800a44a:	4bb9      	ldr	r3, [pc, #740]	; (800a730 <MOT_goSla+0x498>)
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	ee07 3a90 	vmov	s15, r3
 800a452:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a456:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a45a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a45e:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a466:	d4ce      	bmi.n	800a406 <MOT_goSla+0x16e>
 800a468:	e000      	b.n	800a46c <MOT_goSla+0x1d4>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 800a46a:	bf00      	nop
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*  acc  */
	/* ------ */
	st_data.en_type			= CTRL_ACC_SURA;
 800a46c:	230b      	movs	r3, #11
 800a46e:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a470:	f04f 0300 	mov.w	r3, #0
 800a474:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a476:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a478:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a47a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a47c:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen;				//
 800a47e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a482:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;		// ?
 800a484:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a488:	f7f6 f886 	bl	8000598 <__aeabi_f2d>
 800a48c:	4604      	mov	r4, r0
 800a48e:	460d      	mov	r5, r1
 800a490:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	8a9b      	ldrh	r3, [r3, #20]
 800a498:	ee07 3a90 	vmov	s15, r3
 800a49c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a4a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4a4:	ee17 0a90 	vmov	r0, s15
 800a4a8:	f7f6 f876 	bl	8000598 <__aeabi_f2d>
 800a4ac:	a39e      	add	r3, pc, #632	; (adr r3, 800a728 <MOT_goSla+0x490>)
 800a4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b2:	f7f6 f8c9 	bl	8000648 <__aeabi_dmul>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	460b      	mov	r3, r1
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f7f5 ff0d 	bl	80002dc <__adddf3>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	4610      	mov	r0, r2
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	f7f6 fbb5 	bl	8000c38 <__aeabi_d2f>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800a4d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a4d4:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800a4d6:	f04f 0300 	mov.w	r3, #0
 800a4da:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 800a4dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4de:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800a4e0:	f04f 0300 	mov.w	r3, #0
 800a4e4:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1;			// 
 800a4e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a4e8:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_accAngvelTime * 0.001;			// [msec] ? [sec]
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	8a9b      	ldrh	r3, [r3, #20]
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7f6 f840 	bl	8000574 <__aeabi_i2d>
 800a4f4:	a38c      	add	r3, pc, #560	; (adr r3, 800a728 <MOT_goSla+0x490>)
 800a4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4fa:	f7f6 f8a5 	bl	8000648 <__aeabi_dmul>
 800a4fe:	4602      	mov	r2, r0
 800a500:	460b      	mov	r3, r1
 800a502:	4610      	mov	r0, r2
 800a504:	4619      	mov	r1, r3
 800a506:	f7f6 fb97 	bl	8000c38 <__aeabi_d2f>
 800a50a:	4603      	mov	r3, r0
 800a50c:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800a50e:	f107 030c 	add.w	r3, r7, #12
 800a512:	4618      	mov	r0, r3
 800a514:	f7fb f92a 	bl	800576c <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -?
 800a518:	79fb      	ldrb	r3, [r7, #7]
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	d133      	bne.n	800a58c <MOT_goSla+0x2f4>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a524:	e00d      	b.n	800a542 <MOT_goSla+0x2aa>
			if( SYS_isOutOfCtrl() == TRUE ){
 800a526:	f7fd fa27 	bl	8007978 <SYS_isOutOfCtrl>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d008      	beq.n	800a542 <MOT_goSla+0x2aa>
				CTRL_stop();
 800a530:	f7fb f888 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a534:	2000      	movs	r0, #0
 800a536:	f7fd fa55 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a53a:	2001      	movs	r0, #1
 800a53c:	f7fd fa52 	bl	80079e4 <DCM_brakeMot>
				break;
 800a540:	e03a      	b.n	800a5b8 <MOT_goSla+0x320>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a542:	f7fb f817 	bl	8005574 <Get_NowAngle>
 800a546:	eeb0 7a40 	vmov.f32	s14, s0
 800a54a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a54e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a556:	dd2f      	ble.n	800a5b8 <MOT_goSla+0x320>
 800a558:	f7fa ffd2 	bl	8005500 <Get_NowDist>
 800a55c:	eeb0 7a40 	vmov.f32	s14, s0
 800a560:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a564:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a56c:	d4db      	bmi.n	800a526 <MOT_goSla+0x28e>
 800a56e:	e023      	b.n	800a5b8 <MOT_goSla+0x320>
			}				// ??
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
			if( SYS_isOutOfCtrl() == TRUE ){
 800a570:	f7fd fa02 	bl	8007978 <SYS_isOutOfCtrl>
 800a574:	4603      	mov	r3, r0
 800a576:	2b00      	cmp	r3, #0
 800a578:	d008      	beq.n	800a58c <MOT_goSla+0x2f4>
				CTRL_stop();
 800a57a:	f7fb f863 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a57e:	2000      	movs	r0, #0
 800a580:	f7fd fa30 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a584:	2001      	movs	r0, #1
 800a586:	f7fd fa2d 	bl	80079e4 <DCM_brakeMot>
				break;
 800a58a:	e015      	b.n	800a5b8 <MOT_goSla+0x320>
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a58c:	f7fa fff2 	bl	8005574 <Get_NowAngle>
 800a590:	eeb0 7a40 	vmov.f32	s14, s0
 800a594:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a598:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5a0:	d50a      	bpl.n	800a5b8 <MOT_goSla+0x320>
 800a5a2:	f7fa ffad 	bl	8005500 <Get_NowDist>
 800a5a6:	eeb0 7a40 	vmov.f32	s14, s0
 800a5aa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a5ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5b6:	d4db      	bmi.n	800a570 <MOT_goSla+0x2d8>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  const  */
	/* ------ */
	st_data.en_type			= CTRL_CONST_SURA;
 800a5b8:	230c      	movs	r3, #12
 800a5ba:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a5bc:	f04f 0300 	mov.w	r3, #0
 800a5c0:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a5c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a5c4:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a5c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a5c8:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;
 800a5ca:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a5ce:	f7f5 ffe3 	bl	8000598 <__aeabi_f2d>
 800a5d2:	4604      	mov	r4, r0
 800a5d4:	460d      	mov	r5, r1
 800a5d6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	8a9b      	ldrh	r3, [r3, #20]
 800a5de:	ee07 3a90 	vmov	s15, r3
 800a5e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5ea:	ee17 0a90 	vmov	r0, s15
 800a5ee:	f7f5 ffd3 	bl	8000598 <__aeabi_f2d>
 800a5f2:	a34d      	add	r3, pc, #308	; (adr r3, 800a728 <MOT_goSla+0x490>)
 800a5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f8:	f7f6 f826 	bl	8000648 <__aeabi_dmul>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	460b      	mov	r3, r1
 800a600:	4620      	mov	r0, r4
 800a602:	4629      	mov	r1, r5
 800a604:	f7f5 fe6a 	bl	80002dc <__adddf3>
 800a608:	4602      	mov	r2, r0
 800a60a:	460b      	mov	r3, r1
 800a60c:	4610      	mov	r0, r2
 800a60e:	4619      	mov	r1, r3
 800a610:	f7f6 fb12 	bl	8000c38 <__aeabi_d2f>
 800a614:	4603      	mov	r3, r0
 800a616:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;		// 
 800a618:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a61c:	f7f5 ffbc 	bl	8000598 <__aeabi_f2d>
 800a620:	4604      	mov	r4, r0
 800a622:	460d      	mov	r5, r1
 800a624:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	8adb      	ldrh	r3, [r3, #22]
 800a62c:	461a      	mov	r2, r3
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	8a9b      	ldrh	r3, [r3, #20]
 800a632:	4413      	add	r3, r2
 800a634:	ee07 3a90 	vmov	s15, r3
 800a638:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a63c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a640:	ee17 0a90 	vmov	r0, s15
 800a644:	f7f5 ffa8 	bl	8000598 <__aeabi_f2d>
 800a648:	a337      	add	r3, pc, #220	; (adr r3, 800a728 <MOT_goSla+0x490>)
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	f7f5 fffb 	bl	8000648 <__aeabi_dmul>
 800a652:	4602      	mov	r2, r0
 800a654:	460b      	mov	r3, r1
 800a656:	4620      	mov	r0, r4
 800a658:	4629      	mov	r1, r5
 800a65a:	f7f5 fe3f 	bl	80002dc <__adddf3>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4610      	mov	r0, r2
 800a664:	4619      	mov	r1, r3
 800a666:	f7f6 fae7 	bl	8000c38 <__aeabi_d2f>
 800a66a:	4603      	mov	r3, r0
 800a66c:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800a66e:	f04f 0300 	mov.w	r3, #0
 800a672:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800a674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a676:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= st_info.f_trgtAngleS;		// 
 800a678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a67a:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 800a67c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a67e:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1_2;		// 
 800a680:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a682:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_constAngvelTime * 0.001;		// [msec] ? [sec]
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	8adb      	ldrh	r3, [r3, #22]
 800a688:	4618      	mov	r0, r3
 800a68a:	f7f5 ff73 	bl	8000574 <__aeabi_i2d>
 800a68e:	a326      	add	r3, pc, #152	; (adr r3, 800a728 <MOT_goSla+0x490>)
 800a690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a694:	f7f5 ffd8 	bl	8000648 <__aeabi_dmul>
 800a698:	4602      	mov	r2, r0
 800a69a:	460b      	mov	r3, r1
 800a69c:	4610      	mov	r0, r2
 800a69e:	4619      	mov	r1, r3
 800a6a0:	f7f6 faca 	bl	8000c38 <__aeabi_d2f>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800a6a8:	f107 030c 	add.w	r3, r7, #12
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f7fb f85d 	bl	800576c <CTRL_setData>

	if( IS_R_SLA( en_type ) == TRUE ) {		// -?
 800a6b2:	79fb      	ldrb	r3, [r7, #7]
 800a6b4:	f003 0301 	and.w	r3, r3, #1
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d13a      	bne.n	800a734 <MOT_goSla+0x49c>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
 800a6be:	e00d      	b.n	800a6dc <MOT_goSla+0x444>
			if( SYS_isOutOfCtrl() == TRUE ){
 800a6c0:	f7fd f95a 	bl	8007978 <SYS_isOutOfCtrl>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d008      	beq.n	800a6dc <MOT_goSla+0x444>
				CTRL_stop();
 800a6ca:	f7fa ffbb 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	f7fd f988 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a6d4:	2001      	movs	r0, #1
 800a6d6:	f7fd f985 	bl	80079e4 <DCM_brakeMot>
				break;
 800a6da:	e041      	b.n	800a760 <MOT_goSla+0x4c8>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
 800a6dc:	f7fa ff4a 	bl	8005574 <Get_NowAngle>
 800a6e0:	eeb0 7a40 	vmov.f32	s14, s0
 800a6e4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800a6e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f0:	dd36      	ble.n	800a760 <MOT_goSla+0x4c8>
 800a6f2:	f7fa ff05 	bl	8005500 <Get_NowDist>
 800a6f6:	eeb0 7a40 	vmov.f32	s14, s0
 800a6fa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a6fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a706:	d4db      	bmi.n	800a6c0 <MOT_goSla+0x428>
 800a708:	e02a      	b.n	800a760 <MOT_goSla+0x4c8>
			}				// ??
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
			if( SYS_isOutOfCtrl() == TRUE ){
 800a70a:	f7fd f935 	bl	8007978 <SYS_isOutOfCtrl>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00f      	beq.n	800a734 <MOT_goSla+0x49c>
				CTRL_stop();
 800a714:	f7fa ff96 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a718:	2000      	movs	r0, #0
 800a71a:	f7fd f963 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a71e:	2001      	movs	r0, #1
 800a720:	f7fd f960 	bl	80079e4 <DCM_brakeMot>
				break;
 800a724:	e01c      	b.n	800a760 <MOT_goSla+0x4c8>
 800a726:	bf00      	nop
 800a728:	d2f1a9fc 	.word	0xd2f1a9fc
 800a72c:	3f50624d 	.word	0x3f50624d
 800a730:	20000f0c 	.word	0x20000f0c
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
 800a734:	f7fa ff1e 	bl	8005574 <Get_NowAngle>
 800a738:	eeb0 7a40 	vmov.f32	s14, s0
 800a73c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800a740:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a748:	d50a      	bpl.n	800a760 <MOT_goSla+0x4c8>
 800a74a:	f7fa fed9 	bl	8005500 <Get_NowDist>
 800a74e:	eeb0 7a40 	vmov.f32	s14, s0
 800a752:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a756:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a75a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a75e:	d4d4      	bmi.n	800a70a <MOT_goSla+0x472>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  dec  */
	/* ------ */
	st_data.en_type			= CTRL_DEC_SURA;
 800a760:	230d      	movs	r3, #13
 800a762:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a764:	f04f 0300 	mov.w	r3, #0
 800a768:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a76a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a76c:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a76e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a770:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;
 800a772:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a776:	f7f5 ff0f 	bl	8000598 <__aeabi_f2d>
 800a77a:	4604      	mov	r4, r0
 800a77c:	460d      	mov	r5, r1
 800a77e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	8adb      	ldrh	r3, [r3, #22]
 800a786:	461a      	mov	r2, r3
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	8a9b      	ldrh	r3, [r3, #20]
 800a78c:	4413      	add	r3, r2
 800a78e:	ee07 3a90 	vmov	s15, r3
 800a792:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a79a:	ee17 0a90 	vmov	r0, s15
 800a79e:	f7f5 fefb 	bl	8000598 <__aeabi_f2d>
 800a7a2:	a3ac      	add	r3, pc, #688	; (adr r3, 800aa54 <MOT_goSla+0x7bc>)
 800a7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a8:	f7f5 ff4e 	bl	8000648 <__aeabi_dmul>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	4629      	mov	r1, r5
 800a7b4:	f7f5 fd92 	bl	80002dc <__adddf3>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	4610      	mov	r0, r2
 800a7be:	4619      	mov	r1, r3
 800a7c0:	f7f6 fa3a 	bl	8000c38 <__aeabi_d2f>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;		// 
 800a7c8:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a7cc:	f7f5 fee4 	bl	8000598 <__aeabi_f2d>
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	460d      	mov	r5, r1
 800a7d4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	8adb      	ldrh	r3, [r3, #22]
 800a7dc:	461a      	mov	r2, r3
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	8a9b      	ldrh	r3, [r3, #20]
 800a7e2:	005b      	lsls	r3, r3, #1
 800a7e4:	4413      	add	r3, r2
 800a7e6:	ee07 3a90 	vmov	s15, r3
 800a7ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a7ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7f2:	ee17 0a90 	vmov	r0, s15
 800a7f6:	f7f5 fecf 	bl	8000598 <__aeabi_f2d>
 800a7fa:	a396      	add	r3, pc, #600	; (adr r3, 800aa54 <MOT_goSla+0x7bc>)
 800a7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a800:	f7f5 ff22 	bl	8000648 <__aeabi_dmul>
 800a804:	4602      	mov	r2, r0
 800a806:	460b      	mov	r3, r1
 800a808:	4620      	mov	r0, r4
 800a80a:	4629      	mov	r1, r5
 800a80c:	f7f5 fd66 	bl	80002dc <__adddf3>
 800a810:	4602      	mov	r2, r0
 800a812:	460b      	mov	r3, r1
 800a814:	4610      	mov	r0, r2
 800a816:	4619      	mov	r1, r3
 800a818:	f7f6 fa0e 	bl	8000c38 <__aeabi_d2f>
 800a81c:	4603      	mov	r3, r0
 800a81e:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 800a820:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a822:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800a824:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a826:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;				// 
 800a828:	f04f 0300 	mov.w	r3, #0
 800a82c:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800a82e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a830:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle;			// 
 800a832:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a834:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time			= p_sla->us_accAngvelTime * 0.001;			// [msec] ? [sec]
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	8a9b      	ldrh	r3, [r3, #20]
 800a83a:	4618      	mov	r0, r3
 800a83c:	f7f5 fe9a 	bl	8000574 <__aeabi_i2d>
 800a840:	a384      	add	r3, pc, #528	; (adr r3, 800aa54 <MOT_goSla+0x7bc>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 feff 	bl	8000648 <__aeabi_dmul>
 800a84a:	4602      	mov	r2, r0
 800a84c:	460b      	mov	r3, r1
 800a84e:	4610      	mov	r0, r2
 800a850:	4619      	mov	r1, r3
 800a852:	f7f6 f9f1 	bl	8000c38 <__aeabi_d2f>
 800a856:	4603      	mov	r3, r0
 800a858:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800a85a:	f107 030c 	add.w	r3, r7, #12
 800a85e:	4618      	mov	r0, r3
 800a860:	f7fa ff84 	bl	800576c <CTRL_setData>
//	LED = LED_ALL_ON;
	if( IS_R_SLA( en_type ) == TRUE ) {		// -?
 800a864:	79fb      	ldrb	r3, [r7, #7]
 800a866:	f003 0301 	and.w	r3, r3, #1
 800a86a:	b2db      	uxtb	r3, r3
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d133      	bne.n	800a8d8 <MOT_goSla+0x640>
		while( ( Get_NowAngle() > st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a870:	e00d      	b.n	800a88e <MOT_goSla+0x5f6>
			if( SYS_isOutOfCtrl() == TRUE ){
 800a872:	f7fd f881 	bl	8007978 <SYS_isOutOfCtrl>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d008      	beq.n	800a88e <MOT_goSla+0x5f6>
				CTRL_stop();
 800a87c:	f7fa fee2 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a880:	2000      	movs	r0, #0
 800a882:	f7fd f8af 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a886:	2001      	movs	r0, #1
 800a888:	f7fd f8ac 	bl	80079e4 <DCM_brakeMot>
				break;
 800a88c:	e03a      	b.n	800a904 <MOT_goSla+0x66c>
		while( ( Get_NowAngle() > st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a88e:	f7fa fe71 	bl	8005574 <Get_NowAngle>
 800a892:	eeb0 7a40 	vmov.f32	s14, s0
 800a896:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a89a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8a2:	dd2f      	ble.n	800a904 <MOT_goSla+0x66c>
 800a8a4:	f7fa fe2c 	bl	8005500 <Get_NowDist>
 800a8a8:	eeb0 7a40 	vmov.f32	s14, s0
 800a8ac:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a8b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8b8:	d4db      	bmi.n	800a872 <MOT_goSla+0x5da>
 800a8ba:	e023      	b.n	800a904 <MOT_goSla+0x66c>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
			if( SYS_isOutOfCtrl() == TRUE ){
 800a8bc:	f7fd f85c 	bl	8007978 <SYS_isOutOfCtrl>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d008      	beq.n	800a8d8 <MOT_goSla+0x640>
				CTRL_stop();
 800a8c6:	f7fa febd 	bl	8005644 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a8ca:	2000      	movs	r0, #0
 800a8cc:	f7fd f88a 	bl	80079e4 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a8d0:	2001      	movs	r0, #1
 800a8d2:	f7fd f887 	bl	80079e4 <DCM_brakeMot>
				break;
 800a8d6:	e015      	b.n	800a904 <MOT_goSla+0x66c>
		while( ( Get_NowAngle() < st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a8d8:	f7fa fe4c 	bl	8005574 <Get_NowAngle>
 800a8dc:	eeb0 7a40 	vmov.f32	s14, s0
 800a8e0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a8e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ec:	d50a      	bpl.n	800a904 <MOT_goSla+0x66c>
 800a8ee:	f7fa fe07 	bl	8005500 <Get_NowDist>
 800a8f2:	eeb0 7a40 	vmov.f32	s14, s0
 800a8f6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a8fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a902:	d4db      	bmi.n	800a8bc <MOT_goSla+0x624>

//	LED_on(LED1);
	/* ------------------------ */
	/*  escape  */
	/* ------------------------ */
	st_data.en_type			= CTRL_EXIT_SURA;
 800a904:	230e      	movs	r3, #14
 800a906:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a908:	f04f 0300 	mov.w	r3, #0
 800a90c:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a90e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a910:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a914:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2  ) * 0.001;
 800a916:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a91a:	f7f5 fe3d 	bl	8000598 <__aeabi_f2d>
 800a91e:	4604      	mov	r4, r0
 800a920:	460d      	mov	r5, r1
 800a922:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	8adb      	ldrh	r3, [r3, #22]
 800a92a:	461a      	mov	r2, r3
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	8a9b      	ldrh	r3, [r3, #20]
 800a930:	005b      	lsls	r3, r3, #1
 800a932:	4413      	add	r3, r2
 800a934:	ee07 3a90 	vmov	s15, r3
 800a938:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a93c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a940:	ee17 0a90 	vmov	r0, s15
 800a944:	f7f5 fe28 	bl	8000598 <__aeabi_f2d>
 800a948:	a342      	add	r3, pc, #264	; (adr r3, 800aa54 <MOT_goSla+0x7bc>)
 800a94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94e:	f7f5 fe7b 	bl	8000648 <__aeabi_dmul>
 800a952:	4602      	mov	r2, r0
 800a954:	460b      	mov	r3, r1
 800a956:	4620      	mov	r0, r4
 800a958:	4629      	mov	r1, r5
 800a95a:	f7f5 fcbf 	bl	80002dc <__adddf3>
 800a95e:	4602      	mov	r2, r0
 800a960:	460b      	mov	r3, r1
 800a962:	4610      	mov	r0, r2
 800a964:	4619      	mov	r1, r3
 800a966:	f7f6 f967 	bl	8000c38 <__aeabi_d2f>
 800a96a:	4603      	mov	r3, r0
 800a96c:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_escapeLen + f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;	// ??
 800a96e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a972:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a97a:	ee17 0a90 	vmov	r0, s15
 800a97e:	f7f5 fe0b 	bl	8000598 <__aeabi_f2d>
 800a982:	4604      	mov	r4, r0
 800a984:	460d      	mov	r5, r1
 800a986:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	8adb      	ldrh	r3, [r3, #22]
 800a98e:	461a      	mov	r2, r3
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	8a9b      	ldrh	r3, [r3, #20]
 800a994:	005b      	lsls	r3, r3, #1
 800a996:	4413      	add	r3, r2
 800a998:	ee07 3a90 	vmov	s15, r3
 800a99c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a9a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9a4:	ee17 0a90 	vmov	r0, s15
 800a9a8:	f7f5 fdf6 	bl	8000598 <__aeabi_f2d>
 800a9ac:	a329      	add	r3, pc, #164	; (adr r3, 800aa54 <MOT_goSla+0x7bc>)
 800a9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b2:	f7f5 fe49 	bl	8000648 <__aeabi_dmul>
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	460b      	mov	r3, r1
 800a9ba:	4620      	mov	r0, r4
 800a9bc:	4629      	mov	r1, r5
 800a9be:	f7f5 fc8d 	bl	80002dc <__adddf3>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	460b      	mov	r3, r1
 800a9c6:	4610      	mov	r0, r2
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	f7f6 f935 	bl	8000c38 <__aeabi_d2f>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800a9d2:	f04f 0300 	mov.w	r3, #0
 800a9d6:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800a9d8:	f04f 0300 	mov.w	r3, #0
 800a9dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;						// 
 800a9de:	f04f 0300 	mov.w	r3, #0
 800a9e2:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800a9e4:	f04f 0300 	mov.w	r3, #0
 800a9e8:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800a9ea:	f04f 0300 	mov.w	r3, #0
 800a9ee:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a9f0:	f04f 0300 	mov.w	r3, #0
 800a9f4:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800a9f6:	f107 030c 	add.w	r3, r7, #12
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f7fa feb6 	bl	800576c <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_dist ) ){	// ??
 800aa00:	e00d      	b.n	800aa1e <MOT_goSla+0x786>
		if( SYS_isOutOfCtrl() == TRUE ){
 800aa02:	f7fc ffb9 	bl	8007978 <SYS_isOutOfCtrl>
 800aa06:	4603      	mov	r3, r0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d008      	beq.n	800aa1e <MOT_goSla+0x786>
			CTRL_stop();
 800aa0c:	f7fa fe1a 	bl	8005644 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800aa10:	2000      	movs	r0, #0
 800aa12:	f7fc ffe7 	bl	80079e4 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800aa16:	2001      	movs	r0, #1
 800aa18:	f7fc ffe4 	bl	80079e4 <DCM_brakeMot>
			break;
 800aa1c:	e00a      	b.n	800aa34 <MOT_goSla+0x79c>
	while( Get_NowDist() < ( st_data.f_dist ) ){	// ??
 800aa1e:	f7fa fd6f 	bl	8005500 <Get_NowDist>
 800aa22:	eeb0 7a40 	vmov.f32	s14, s0
 800aa26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800aa2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aa2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa32:	d4e6      	bmi.n	800aa02 <MOT_goSla+0x76a>
		}				// ??
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_now;			// 
 800aa34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa36:	4a06      	ldr	r2, [pc, #24]	; (800aa50 <MOT_goSla+0x7b8>)
 800aa38:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// ??
 800aa3a:	f7fd fb2f 	bl	800809c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800aa3e:	f7fa fe5b 	bl	80056f8 <CTRL_clrNowData>

}
 800aa42:	bf00      	nop
 800aa44:	3788      	adds	r7, #136	; 0x88
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bdb0      	pop	{r4, r5, r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	f3af 8000 	nop.w
 800aa50:	200002a0 	.word	0x200002a0
 800aa54:	d2f1a9fc 	.word	0xd2f1a9fc
 800aa58:	3f50624d 	.word	0x3f50624d

0800aa5c <turntable>:

void turntable(void)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b08c      	sub	sp, #48	; 0x30
 800aa60:	af00      	add	r7, sp, #0
	stCTRL_DATA test;
		test.en_type = CTRL_CONST;
 800aa62:	2301      	movs	r3, #1
 800aa64:	703b      	strb	r3, [r7, #0]
		test.f_acc			= 0;						// ???
 800aa66:	f04f 0300 	mov.w	r3, #0
 800aa6a:	60bb      	str	r3, [r7, #8]
		test.f_now			= 0;			// 
 800aa6c:	f04f 0300 	mov.w	r3, #0
 800aa70:	60fb      	str	r3, [r7, #12]
		test.f_trgt			= 0;			// 
 800aa72:	f04f 0300 	mov.w	r3, #0
 800aa76:	613b      	str	r3, [r7, #16]
		test.f_nowDist			= 0;
 800aa78:	f04f 0300 	mov.w	r3, #0
 800aa7c:	617b      	str	r3, [r7, #20]
		test.f_dist			= 0;
 800aa7e:	f04f 0300 	mov.w	r3, #0
 800aa82:	61bb      	str	r3, [r7, #24]
		test.f_accAngleS		= 0;						// 
 800aa84:	f04f 0300 	mov.w	r3, #0
 800aa88:	61fb      	str	r3, [r7, #28]
		test.f_nowAngleS		= GYRO_getSpeedErr();						// 
 800aa8a:	f7fd fa25 	bl	8007ed8 <GYRO_getSpeedErr>
 800aa8e:	eef0 7a40 	vmov.f32	s15, s0
 800aa92:	edc7 7a08 	vstr	s15, [r7, #32]
		test.f_trgtAngleS		= 0;						// 
 800aa96:	f04f 0300 	mov.w	r3, #0
 800aa9a:	627b      	str	r3, [r7, #36]	; 0x24
		test.f_nowAngle			= GYRO_getNowAngle();						// 
 800aa9c:	f7fd fa6a 	bl	8007f74 <GYRO_getNowAngle>
 800aaa0:	eef0 7a40 	vmov.f32	s15, s0
 800aaa4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		test.f_angle			= 0;						// 
 800aaa8:	f04f 0300 	mov.w	r3, #0
 800aaac:	62fb      	str	r3, [r7, #44]	; 0x2c
		test.f_time 			= 0;						// ? [sec] ? ??
 800aaae:	f04f 0300 	mov.w	r3, #0
 800aab2:	607b      	str	r3, [r7, #4]

	CTRL_clrData();
 800aab4:	f7fa fdd6 	bl	8005664 <CTRL_clrData>
	CTRL_clrNowData();
 800aab8:	f7fa fe1e 	bl	80056f8 <CTRL_clrNowData>
	CTRL_setData(&test);
 800aabc:	463b      	mov	r3, r7
 800aabe:	4618      	mov	r0, r3
 800aac0:	f7fa fe54 	bl	800576c <CTRL_setData>
	DCM_staMotAll();									// ON
 800aac4:	f7fc ffb2 	bl	8007a2c <DCM_staMotAll>
	while( 1 ){	// ??
		if ( SW_ON == SW_IsOn_0() ){
 800aac8:	f7f7 fae0 	bl	800208c <SW_IsOn_0>
 800aacc:	4603      	mov	r3, r0
 800aace:	2b01      	cmp	r3, #1
 800aad0:	d1fa      	bne.n	800aac8 <turntable+0x6c>
			CTRL_stop();
 800aad2:	f7fa fdb7 	bl	8005644 <CTRL_stop>
			break;
 800aad6:	bf00      	nop
		}
	}
}
 800aad8:	bf00      	nop
 800aada:	3730      	adds	r7, #48	; 0x30
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <MOT_getWallEdgeType>:
	bl_IsWallEdge = FALSE;			// 

}

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 800aae0:	b480      	push	{r7}
 800aae2:	af00      	add	r7, sp, #0
	return en_WallEdge;
 800aae4:	4b03      	ldr	r3, [pc, #12]	; (800aaf4 <MOT_getWallEdgeType+0x14>)
 800aae6:	781b      	ldrb	r3, [r3, #0]
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	200002ac 	.word	0x200002ac

0800aaf8 <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	4603      	mov	r3, r0
 800ab00:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 800ab02:	4a04      	ldr	r2, [pc, #16]	; (800ab14 <MOT_setWallEdge+0x1c>)
 800ab04:	79fb      	ldrb	r3, [r7, #7]
 800ab06:	7013      	strb	r3, [r2, #0]

}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr
 800ab14:	200002ad 	.word	0x200002ad

0800ab18 <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b082      	sub	sp, #8
 800ab1c:	af00      	add	r7, sp, #0
	float f_addDist;

	/* ???? */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// ?????????
 800ab1e:	4b1b      	ldr	r3, [pc, #108]	; (800ab8c <MOT_setWallEdgeDist+0x74>)
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	f083 0301 	eor.w	r3, r3, #1
 800ab26:	b2db      	uxtb	r3, r3
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d103      	bne.n	800ab34 <MOT_setWallEdgeDist+0x1c>
 800ab2c:	4b18      	ldr	r3, [pc, #96]	; (800ab90 <MOT_setWallEdgeDist+0x78>)
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d101      	bne.n	800ab38 <MOT_setWallEdgeDist+0x20>

		return FALSE;
 800ab34:	2300      	movs	r3, #0
 800ab36:	e024      	b.n	800ab82 <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 800ab38:	f7fa fce2 	bl	8005500 <Get_NowDist>
 800ab3c:	eef0 7a40 	vmov.f32	s15, s0
 800ab40:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800ab44:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab48:	edc7 7a01 	vstr	s15, [r7, #4]

	/* ? */
	if( f_addDist > st_Info.f_dist ){
 800ab4c:	4b11      	ldr	r3, [pc, #68]	; (800ab94 <MOT_setWallEdgeDist+0x7c>)
 800ab4e:	edd3 7a06 	vldr	s15, [r3, #24]
 800ab52:	ed97 7a01 	vldr	s14, [r7, #4]
 800ab56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ab5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab5e:	dd09      	ble.n	800ab74 <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_dist;
 800ab60:	4b0c      	ldr	r3, [pc, #48]	; (800ab94 <MOT_setWallEdgeDist+0x7c>)
 800ab62:	edd3 7a06 	vldr	s15, [r3, #24]
 800ab66:	ed97 7a01 	vldr	s14, [r7, #4]
 800ab6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab6e:	4b0a      	ldr	r3, [pc, #40]	; (800ab98 <MOT_setWallEdgeDist+0x80>)
 800ab70:	edc3 7a00 	vstr	s15, [r3]
	}

	/* ???? */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// ???
 800ab74:	4b06      	ldr	r3, [pc, #24]	; (800ab90 <MOT_setWallEdgeDist+0x78>)
 800ab76:	2200      	movs	r2, #0
 800ab78:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// ??
 800ab7a:	4b04      	ldr	r3, [pc, #16]	; (800ab8c <MOT_setWallEdgeDist+0x74>)
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	701a      	strb	r2, [r3, #0]

	return TRUE;
 800ab80:	2301      	movs	r3, #1
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3708      	adds	r7, #8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	200002ad 	.word	0x200002ad
 800ab90:	200002ac 	.word	0x200002ac
 800ab94:	20005de4 	.word	0x20005de4
 800ab98:	200002b0 	.word	0x200002b0

0800ab9c <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	af00      	add	r7, sp, #0
	/* ???? */
	if( bl_IsWallEdge == FALSE ){		// ?????????
 800aba0:	4b08      	ldr	r3, [pc, #32]	; (800abc4 <MOT_setWallEdgeDist_LoopWait+0x28>)
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	f083 0301 	eor.w	r3, r3, #1
 800aba8:	b2db      	uxtb	r3, r3
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d001      	beq.n	800abb2 <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 800abae:	2300      	movs	r3, #0
 800abb0:	e003      	b.n	800abba <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 800abb2:	4b05      	ldr	r3, [pc, #20]	; (800abc8 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 800abb4:	4a05      	ldr	r2, [pc, #20]	; (800abcc <MOT_setWallEdgeDist_LoopWait+0x30>)
 800abb6:	601a      	str	r2, [r3, #0]

	return TRUE;
 800abb8:	2301      	movs	r3, #1
}
 800abba:	4618      	mov	r0, r3
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr
 800abc4:	200002ad 	.word	0x200002ad
 800abc8:	200002b0 	.word	0x200002b0
 800abcc:	41e00000 	.word	0x41e00000

0800abd0 <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 800abd4:	4b2d      	ldr	r3, [pc, #180]	; (800ac8c <BAT_Pol+0xbc>)
 800abd6:	88da      	ldrh	r2, [r3, #6]
 800abd8:	4b2c      	ldr	r3, [pc, #176]	; (800ac8c <BAT_Pol+0xbc>)
 800abda:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 800abdc:	4b2b      	ldr	r3, [pc, #172]	; (800ac8c <BAT_Pol+0xbc>)
 800abde:	889a      	ldrh	r2, [r3, #4]
 800abe0:	4b2a      	ldr	r3, [pc, #168]	; (800ac8c <BAT_Pol+0xbc>)
 800abe2:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 800abe4:	4b29      	ldr	r3, [pc, #164]	; (800ac8c <BAT_Pol+0xbc>)
 800abe6:	885a      	ldrh	r2, [r3, #2]
 800abe8:	4b28      	ldr	r3, [pc, #160]	; (800ac8c <BAT_Pol+0xbc>)
 800abea:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 800abec:	4b27      	ldr	r3, [pc, #156]	; (800ac8c <BAT_Pol+0xbc>)
 800abee:	881a      	ldrh	r2, [r3, #0]
 800abf0:	4b26      	ldr	r3, [pc, #152]	; (800ac8c <BAT_Pol+0xbc>)
 800abf2:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 800abf4:	f7f6 fe38 	bl	8001868 <GetBatVal>
 800abf8:	4603      	mov	r3, r0
 800abfa:	461a      	mov	r2, r3
 800abfc:	4b23      	ldr	r3, [pc, #140]	; (800ac8c <BAT_Pol+0xbc>)
 800abfe:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 800ac00:	4b22      	ldr	r3, [pc, #136]	; (800ac8c <BAT_Pol+0xbc>)
 800ac02:	881b      	ldrh	r3, [r3, #0]
 800ac04:	461a      	mov	r2, r3
 800ac06:	4b21      	ldr	r3, [pc, #132]	; (800ac8c <BAT_Pol+0xbc>)
 800ac08:	885b      	ldrh	r3, [r3, #2]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	4a1f      	ldr	r2, [pc, #124]	; (800ac8c <BAT_Pol+0xbc>)
 800ac0e:	8892      	ldrh	r2, [r2, #4]
 800ac10:	4413      	add	r3, r2
 800ac12:	4a1e      	ldr	r2, [pc, #120]	; (800ac8c <BAT_Pol+0xbc>)
 800ac14:	88d2      	ldrh	r2, [r2, #6]
 800ac16:	4413      	add	r3, r2
 800ac18:	4a1c      	ldr	r2, [pc, #112]	; (800ac8c <BAT_Pol+0xbc>)
 800ac1a:	8912      	ldrh	r2, [r2, #8]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	4a1c      	ldr	r2, [pc, #112]	; (800ac90 <BAT_Pol+0xc0>)
 800ac20:	fb82 1203 	smull	r1, r2, r2, r3
 800ac24:	1052      	asrs	r2, r2, #1
 800ac26:	17db      	asrs	r3, r3, #31
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	4b19      	ldr	r3, [pc, #100]	; (800ac94 <BAT_Pol+0xc4>)
 800ac2e:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 800ac30:	4b18      	ldr	r3, [pc, #96]	; (800ac94 <BAT_Pol+0xc4>)
 800ac32:	881b      	ldrh	r3, [r3, #0]
 800ac34:	f640 22a9 	movw	r2, #2729	; 0xaa9
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d803      	bhi.n	800ac44 <BAT_Pol+0x74>
		SetBatLED(0);
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	f7f7 fa0b 	bl	8002058 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 800ac42:	e021      	b.n	800ac88 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 800ac44:	4b13      	ldr	r3, [pc, #76]	; (800ac94 <BAT_Pol+0xc4>)
 800ac46:	881b      	ldrh	r3, [r3, #0]
 800ac48:	f640 32f3 	movw	r2, #3059	; 0xbf3
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d818      	bhi.n	800ac82 <BAT_Pol+0xb2>
		if( i>=100){
 800ac50:	4b11      	ldr	r3, [pc, #68]	; (800ac98 <BAT_Pol+0xc8>)
 800ac52:	781b      	ldrb	r3, [r3, #0]
 800ac54:	2b63      	cmp	r3, #99	; 0x63
 800ac56:	d906      	bls.n	800ac66 <BAT_Pol+0x96>
			SetBatLED(1);
 800ac58:	2001      	movs	r0, #1
 800ac5a:	f7f7 f9fd 	bl	8002058 <SetBatLED>
			i=0;
 800ac5e:	4b0e      	ldr	r3, [pc, #56]	; (800ac98 <BAT_Pol+0xc8>)
 800ac60:	2200      	movs	r2, #0
 800ac62:	701a      	strb	r2, [r3, #0]
 800ac64:	e006      	b.n	800ac74 <BAT_Pol+0xa4>
		else if(i>=50){
 800ac66:	4b0c      	ldr	r3, [pc, #48]	; (800ac98 <BAT_Pol+0xc8>)
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	2b31      	cmp	r3, #49	; 0x31
 800ac6c:	d902      	bls.n	800ac74 <BAT_Pol+0xa4>
			SetBatLED(0);
 800ac6e:	2000      	movs	r0, #0
 800ac70:	f7f7 f9f2 	bl	8002058 <SetBatLED>
		i++;
 800ac74:	4b08      	ldr	r3, [pc, #32]	; (800ac98 <BAT_Pol+0xc8>)
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	3301      	adds	r3, #1
 800ac7a:	b2da      	uxtb	r2, r3
 800ac7c:	4b06      	ldr	r3, [pc, #24]	; (800ac98 <BAT_Pol+0xc8>)
 800ac7e:	701a      	strb	r2, [r3, #0]
}
 800ac80:	e002      	b.n	800ac88 <BAT_Pol+0xb8>
		SetBatLED(1);
 800ac82:	2001      	movs	r0, #1
 800ac84:	f7f7 f9e8 	bl	8002058 <SetBatLED>
}
 800ac88:	bf00      	nop
 800ac8a:	bd80      	pop	{r7, pc}
 800ac8c:	20000010 	.word	0x20000010
 800ac90:	66666667 	.word	0x66666667
 800ac94:	2000000e 	.word	0x2000000e
 800ac98:	200002b4 	.word	0x200002b4
 800ac9c:	00000000 	.word	0x00000000

0800aca0 <get_battLv>:

float get_battLv(void){
 800aca0:	b580      	push	{r7, lr}
 800aca2:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.990+1.005)/1.990/4095.000*3.300;
 800aca4:	4b22      	ldr	r3, [pc, #136]	; (800ad30 <get_battLv+0x90>)
 800aca6:	881b      	ldrh	r3, [r3, #0]
 800aca8:	ee07 3a90 	vmov	s15, r3
 800acac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acb0:	ee17 0a90 	vmov	r0, s15
 800acb4:	f7f5 fc70 	bl	8000598 <__aeabi_f2d>
 800acb8:	a315      	add	r3, pc, #84	; (adr r3, 800ad10 <get_battLv+0x70>)
 800acba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acbe:	f7f5 fcc3 	bl	8000648 <__aeabi_dmul>
 800acc2:	4602      	mov	r2, r0
 800acc4:	460b      	mov	r3, r1
 800acc6:	4610      	mov	r0, r2
 800acc8:	4619      	mov	r1, r3
 800acca:	a313      	add	r3, pc, #76	; (adr r3, 800ad18 <get_battLv+0x78>)
 800accc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd0:	f7f5 fde4 	bl	800089c <__aeabi_ddiv>
 800acd4:	4602      	mov	r2, r0
 800acd6:	460b      	mov	r3, r1
 800acd8:	4610      	mov	r0, r2
 800acda:	4619      	mov	r1, r3
 800acdc:	a310      	add	r3, pc, #64	; (adr r3, 800ad20 <get_battLv+0x80>)
 800acde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace2:	f7f5 fddb 	bl	800089c <__aeabi_ddiv>
 800ace6:	4602      	mov	r2, r0
 800ace8:	460b      	mov	r3, r1
 800acea:	4610      	mov	r0, r2
 800acec:	4619      	mov	r1, r3
 800acee:	a30e      	add	r3, pc, #56	; (adr r3, 800ad28 <get_battLv+0x88>)
 800acf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf4:	f7f5 fca8 	bl	8000648 <__aeabi_dmul>
 800acf8:	4602      	mov	r2, r0
 800acfa:	460b      	mov	r3, r1
 800acfc:	4610      	mov	r0, r2
 800acfe:	4619      	mov	r1, r3
 800ad00:	f7f5 ff9a 	bl	8000c38 <__aeabi_d2f>
 800ad04:	4603      	mov	r3, r0
 800ad06:	ee07 3a90 	vmov	s15, r3
}
 800ad0a:	eeb0 0a67 	vmov.f32	s0, s15
 800ad0e:	bd80      	pop	{r7, pc}
 800ad10:	8f5c28f6 	.word	0x8f5c28f6
 800ad14:	4007f5c2 	.word	0x4007f5c2
 800ad18:	3d70a3d7 	.word	0x3d70a3d7
 800ad1c:	3fffd70a 	.word	0x3fffd70a
 800ad20:	00000000 	.word	0x00000000
 800ad24:	40affe00 	.word	0x40affe00
 800ad28:	66666666 	.word	0x66666666
 800ad2c:	400a6666 	.word	0x400a6666
 800ad30:	2000000e 	.word	0x2000000e

0800ad34 <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 800ad38:	2238      	movs	r2, #56	; 0x38
 800ad3a:	2100      	movs	r1, #0
 800ad3c:	4821      	ldr	r0, [pc, #132]	; (800adc4 <DIST_init+0x90>)
 800ad3e:	f003 fcbf 	bl	800e6c0 <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 800ad42:	4b20      	ldr	r3, [pc, #128]	; (800adc4 <DIST_init+0x90>)
 800ad44:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800ad48:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 800ad4a:	4b1e      	ldr	r3, [pc, #120]	; (800adc4 <DIST_init+0x90>)
 800ad4c:	f44f 720c 	mov.w	r2, #560	; 0x230
 800ad50:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 800ad52:	4b1c      	ldr	r3, [pc, #112]	; (800adc4 <DIST_init+0x90>)
 800ad54:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800ad58:	845a      	strh	r2, [r3, #34]	; 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 800ad5a:	4b1a      	ldr	r3, [pc, #104]	; (800adc4 <DIST_init+0x90>)
 800ad5c:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800ad60:	861a      	strh	r2, [r3, #48]	; 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 800ad62:	4b18      	ldr	r3, [pc, #96]	; (800adc4 <DIST_init+0x90>)
 800ad64:	224b      	movs	r2, #75	; 0x4b
 800ad66:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 800ad68:	4b16      	ldr	r3, [pc, #88]	; (800adc4 <DIST_init+0x90>)
 800ad6a:	224b      	movs	r2, #75	; 0x4b
 800ad6c:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 800ad6e:	4b15      	ldr	r3, [pc, #84]	; (800adc4 <DIST_init+0x90>)
 800ad70:	22b4      	movs	r2, #180	; 0xb4
 800ad72:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 800ad74:	4b13      	ldr	r3, [pc, #76]	; (800adc4 <DIST_init+0x90>)
 800ad76:	22c8      	movs	r2, #200	; 0xc8
 800ad78:	85da      	strh	r2, [r3, #46]	; 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 800ad7a:	4b13      	ldr	r3, [pc, #76]	; (800adc8 <DIST_init+0x94>)
 800ad7c:	2250      	movs	r2, #80	; 0x50
 800ad7e:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 800ad80:	4b11      	ldr	r3, [pc, #68]	; (800adc8 <DIST_init+0x94>)
 800ad82:	2246      	movs	r2, #70	; 0x46
 800ad84:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 800ad86:	4b10      	ldr	r3, [pc, #64]	; (800adc8 <DIST_init+0x94>)
 800ad88:	22c0      	movs	r2, #192	; 0xc0
 800ad8a:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 800ad8c:	4b0e      	ldr	r3, [pc, #56]	; (800adc8 <DIST_init+0x94>)
 800ad8e:	22a0      	movs	r2, #160	; 0xa0
 800ad90:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 800ad92:	4b0d      	ldr	r3, [pc, #52]	; (800adc8 <DIST_init+0x94>)
 800ad94:	22fa      	movs	r2, #250	; 0xfa
 800ad96:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 800ad98:	4b0b      	ldr	r3, [pc, #44]	; (800adc8 <DIST_init+0x94>)
 800ad9a:	22fa      	movs	r2, #250	; 0xfa
 800ad9c:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 800ad9e:	4b09      	ldr	r3, [pc, #36]	; (800adc4 <DIST_init+0x90>)
 800ada0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ada4:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 800ada6:	4b07      	ldr	r3, [pc, #28]	; (800adc4 <DIST_init+0x90>)
 800ada8:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800adac:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 800adae:	4b05      	ldr	r3, [pc, #20]	; (800adc4 <DIST_init+0x90>)
 800adb0:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800adb4:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 800adb6:	4b03      	ldr	r3, [pc, #12]	; (800adc4 <DIST_init+0x90>)
 800adb8:	f240 3252 	movw	r2, #850	; 0x352
 800adbc:	831a      	strh	r2, [r3, #24]

}
 800adbe:	bf00      	nop
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	20005e48 	.word	0x20005e48
 800adc8:	20005e28 	.word	0x20005e28

0800adcc <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
 800add2:	4603      	mov	r3, r0
 800add4:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 800add6:	79fa      	ldrb	r2, [r7, #7]
 800add8:	4906      	ldr	r1, [pc, #24]	; (800adf4 <DIST_getNowVal+0x28>)
 800adda:	4613      	mov	r3, r2
 800addc:	00db      	lsls	r3, r3, #3
 800adde:	1a9b      	subs	r3, r3, r2
 800ade0:	005b      	lsls	r3, r3, #1
 800ade2:	440b      	add	r3, r1
 800ade4:	881b      	ldrh	r3, [r3, #0]
 800ade6:	b21b      	sxth	r3, r3
}
 800ade8:	4618      	mov	r0, r3
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr
 800adf4:	20005e48 	.word	0x20005e48

0800adf8 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 800adf8:	b480      	push	{r7}
 800adfa:	b085      	sub	sp, #20
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 800ae00:	2300      	movs	r3, #0
 800ae02:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 800ae04:	2300      	movs	r3, #0
 800ae06:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 800ae08:	4b56      	ldr	r3, [pc, #344]	; (800af64 <DIST_getErr+0x16c>)
 800ae0a:	8b9a      	ldrh	r2, [r3, #28]
 800ae0c:	4b55      	ldr	r3, [pc, #340]	; (800af64 <DIST_getErr+0x16c>)
 800ae0e:	8bdb      	ldrh	r3, [r3, #30]
 800ae10:	1ad3      	subs	r3, r2, r3
 800ae12:	b29b      	uxth	r3, r3
 800ae14:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800ae16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ae1a:	f113 0f14 	cmn.w	r3, #20
 800ae1e:	db03      	blt.n	800ae28 <DIST_getErr+0x30>
 800ae20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ae24:	2b14      	cmp	r3, #20
 800ae26:	dd07      	ble.n	800ae38 <DIST_getErr+0x40>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 800ae28:	4b4e      	ldr	r3, [pc, #312]	; (800af64 <DIST_getErr+0x16c>)
 800ae2a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800ae2c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	b21b      	sxth	r3, r3
 800ae34:	81bb      	strh	r3, [r7, #12]
 800ae36:	e003      	b.n	800ae40 <DIST_getErr+0x48>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 800ae38:	4b4a      	ldr	r3, [pc, #296]	; (800af64 <DIST_getErr+0x16c>)
 800ae3a:	8c1b      	ldrh	r3, [r3, #32]
 800ae3c:	b21b      	sxth	r3, r3
 800ae3e:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 800ae40:	4b48      	ldr	r3, [pc, #288]	; (800af64 <DIST_getErr+0x16c>)
 800ae42:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800ae44:	4b47      	ldr	r3, [pc, #284]	; (800af64 <DIST_getErr+0x16c>)
 800ae46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ae48:	1ad3      	subs	r3, r2, r3
 800ae4a:	b29b      	uxth	r3, r3
 800ae4c:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800ae4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ae52:	f113 0f14 	cmn.w	r3, #20
 800ae56:	db03      	blt.n	800ae60 <DIST_getErr+0x68>
 800ae58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ae5c:	2b14      	cmp	r3, #20
 800ae5e:	dd07      	ble.n	800ae70 <DIST_getErr+0x78>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 800ae60:	4b40      	ldr	r3, [pc, #256]	; (800af64 <DIST_getErr+0x16c>)
 800ae62:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800ae64:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800ae68:	b29b      	uxth	r3, r3
 800ae6a:	b21b      	sxth	r3, r3
 800ae6c:	817b      	strh	r3, [r7, #10]
 800ae6e:	e003      	b.n	800ae78 <DIST_getErr+0x80>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 800ae70:	4b3c      	ldr	r3, [pc, #240]	; (800af64 <DIST_getErr+0x16c>)
 800ae72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ae74:	b21b      	sxth	r3, r3
 800ae76:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800ae7e:	4b39      	ldr	r3, [pc, #228]	; (800af64 <DIST_getErr+0x16c>)
 800ae80:	881a      	ldrh	r2, [r3, #0]
 800ae82:	4b38      	ldr	r3, [pc, #224]	; (800af64 <DIST_getErr+0x16c>)
 800ae84:	899b      	ldrh	r3, [r3, #12]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d909      	bls.n	800ae9e <DIST_getErr+0xa6>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 800ae8a:	4b36      	ldr	r3, [pc, #216]	; (800af64 <DIST_getErr+0x16c>)
 800ae8c:	89da      	ldrh	r2, [r3, #14]
 800ae8e:	4b35      	ldr	r3, [pc, #212]	; (800af64 <DIST_getErr+0x16c>)
 800ae90:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d903      	bls.n	800ae9e <DIST_getErr+0xa6>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	601a      	str	r2, [r3, #0]
 800ae9c:	e05b      	b.n	800af56 <DIST_getErr+0x15e>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800ae9e:	4b31      	ldr	r3, [pc, #196]	; (800af64 <DIST_getErr+0x16c>)
 800aea0:	881a      	ldrh	r2, [r3, #0]
 800aea2:	4b30      	ldr	r3, [pc, #192]	; (800af64 <DIST_getErr+0x16c>)
 800aea4:	895b      	ldrh	r3, [r3, #10]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d915      	bls.n	800aed6 <DIST_getErr+0xde>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 800aeaa:	4b2e      	ldr	r3, [pc, #184]	; (800af64 <DIST_getErr+0x16c>)
 800aeac:	89da      	ldrh	r2, [r3, #14]
 800aeae:	4b2d      	ldr	r3, [pc, #180]	; (800af64 <DIST_getErr+0x16c>)
 800aeb0:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d90f      	bls.n	800aed6 <DIST_getErr+0xde>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800aeb6:	4b2b      	ldr	r3, [pc, #172]	; (800af64 <DIST_getErr+0x16c>)
 800aeb8:	89db      	ldrh	r3, [r3, #14]
 800aeba:	461a      	mov	r2, r3
 800aebc:	4b29      	ldr	r3, [pc, #164]	; (800af64 <DIST_getErr+0x16c>)
 800aebe:	8a9b      	ldrh	r3, [r3, #20]
 800aec0:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 800aec2:	4b28      	ldr	r3, [pc, #160]	; (800af64 <DIST_getErr+0x16c>)
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	4619      	mov	r1, r3
 800aec8:	4b26      	ldr	r3, [pc, #152]	; (800af64 <DIST_getErr+0x16c>)
 800aeca:	88db      	ldrh	r3, [r3, #6]
 800aecc:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800aece:	1ad2      	subs	r2, r2, r3
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	601a      	str	r2, [r3, #0]
 800aed4:	e03f      	b.n	800af56 <DIST_getErr+0x15e>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 800aed6:	89bb      	ldrh	r3, [r7, #12]
 800aed8:	b21b      	sxth	r3, r3
 800aeda:	461a      	mov	r2, r3
 800aedc:	4b21      	ldr	r3, [pc, #132]	; (800af64 <DIST_getErr+0x16c>)
 800aede:	8b9b      	ldrh	r3, [r3, #28]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	da16      	bge.n	800af12 <DIST_getErr+0x11a>
 800aee4:	897b      	ldrh	r3, [r7, #10]
 800aee6:	b21b      	sxth	r3, r3
 800aee8:	461a      	mov	r2, r3
 800aeea:	4b1e      	ldr	r3, [pc, #120]	; (800af64 <DIST_getErr+0x16c>)
 800aeec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aeee:	429a      	cmp	r2, r3
 800aef0:	da0f      	bge.n	800af12 <DIST_getErr+0x11a>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800aef2:	4b1c      	ldr	r3, [pc, #112]	; (800af64 <DIST_getErr+0x16c>)
 800aef4:	8b9b      	ldrh	r3, [r3, #28]
 800aef6:	461a      	mov	r2, r3
 800aef8:	4b1a      	ldr	r3, [pc, #104]	; (800af64 <DIST_getErr+0x16c>)
 800aefa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800aefc:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 800aefe:	4b19      	ldr	r3, [pc, #100]	; (800af64 <DIST_getErr+0x16c>)
 800af00:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800af02:	4619      	mov	r1, r3
 800af04:	4b17      	ldr	r3, [pc, #92]	; (800af64 <DIST_getErr+0x16c>)
 800af06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af08:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800af0a:	441a      	add	r2, r3
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	601a      	str	r2, [r3, #0]
 800af10:	e021      	b.n	800af56 <DIST_getErr+0x15e>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 800af12:	89bb      	ldrh	r3, [r7, #12]
 800af14:	b21b      	sxth	r3, r3
 800af16:	461a      	mov	r2, r3
 800af18:	4b12      	ldr	r3, [pc, #72]	; (800af64 <DIST_getErr+0x16c>)
 800af1a:	8b9b      	ldrh	r3, [r3, #28]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	da09      	bge.n	800af34 <DIST_getErr+0x13c>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 800af20:	4b10      	ldr	r3, [pc, #64]	; (800af64 <DIST_getErr+0x16c>)
 800af22:	8b9b      	ldrh	r3, [r3, #28]
 800af24:	461a      	mov	r2, r3
 800af26:	4b0f      	ldr	r3, [pc, #60]	; (800af64 <DIST_getErr+0x16c>)
 800af28:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800af2a:	1ad3      	subs	r3, r2, r3
 800af2c:	005a      	lsls	r2, r3, #1
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	601a      	str	r2, [r3, #0]
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
//		printf("[Val]%6d  	\n\r", *p_err);
	}
}
 800af32:	e010      	b.n	800af56 <DIST_getErr+0x15e>
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 800af34:	897b      	ldrh	r3, [r7, #10]
 800af36:	b21b      	sxth	r3, r3
 800af38:	461a      	mov	r2, r3
 800af3a:	4b0a      	ldr	r3, [pc, #40]	; (800af64 <DIST_getErr+0x16c>)
 800af3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af3e:	429a      	cmp	r2, r3
 800af40:	da09      	bge.n	800af56 <DIST_getErr+0x15e>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 800af42:	4b08      	ldr	r3, [pc, #32]	; (800af64 <DIST_getErr+0x16c>)
 800af44:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800af46:	461a      	mov	r2, r3
 800af48:	4b06      	ldr	r3, [pc, #24]	; (800af64 <DIST_getErr+0x16c>)
 800af4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	005a      	lsls	r2, r3, #1
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	601a      	str	r2, [r3, #0]
}
 800af54:	e7ff      	b.n	800af56 <DIST_getErr+0x15e>
 800af56:	bf00      	nop
 800af58:	3714      	adds	r7, #20
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20005e48 	.word	0x20005e48

0800af68 <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
	*p_err =0;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2200      	movs	r2, #0
 800af74:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 800af76:	4b22      	ldr	r3, [pc, #136]	; (800b000 <DIST_getErrSkew+0x98>)
 800af78:	881a      	ldrh	r2, [r3, #0]
 800af7a:	4b22      	ldr	r3, [pc, #136]	; (800b004 <DIST_getErrSkew+0x9c>)
 800af7c:	88db      	ldrh	r3, [r3, #6]
 800af7e:	429a      	cmp	r2, r3
 800af80:	d904      	bls.n	800af8c <DIST_getErrSkew+0x24>
		*p_err = 300;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800af88:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 800af8a:	e032      	b.n	800aff2 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 800af8c:	4b1c      	ldr	r3, [pc, #112]	; (800b000 <DIST_getErrSkew+0x98>)
 800af8e:	89da      	ldrh	r2, [r3, #14]
 800af90:	4b1c      	ldr	r3, [pc, #112]	; (800b004 <DIST_getErrSkew+0x9c>)
 800af92:	89db      	ldrh	r3, [r3, #14]
 800af94:	429a      	cmp	r2, r3
 800af96:	d903      	bls.n	800afa0 <DIST_getErrSkew+0x38>
		*p_err = -300;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	4a1b      	ldr	r2, [pc, #108]	; (800b008 <DIST_getErrSkew+0xa0>)
 800af9c:	601a      	str	r2, [r3, #0]
}
 800af9e:	e028      	b.n	800aff2 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 800afa0:	4b17      	ldr	r3, [pc, #92]	; (800b000 <DIST_getErrSkew+0x98>)
 800afa2:	881a      	ldrh	r2, [r3, #0]
 800afa4:	4b17      	ldr	r3, [pc, #92]	; (800b004 <DIST_getErrSkew+0x9c>)
 800afa6:	889b      	ldrh	r3, [r3, #4]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d903      	bls.n	800afb4 <DIST_getErrSkew+0x4c>
		*p_err = 200;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	22c8      	movs	r2, #200	; 0xc8
 800afb0:	601a      	str	r2, [r3, #0]
}
 800afb2:	e01e      	b.n	800aff2 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 800afb4:	4b12      	ldr	r3, [pc, #72]	; (800b000 <DIST_getErrSkew+0x98>)
 800afb6:	89da      	ldrh	r2, [r3, #14]
 800afb8:	4b12      	ldr	r3, [pc, #72]	; (800b004 <DIST_getErrSkew+0x9c>)
 800afba:	899b      	ldrh	r3, [r3, #12]
 800afbc:	429a      	cmp	r2, r3
 800afbe:	d904      	bls.n	800afca <DIST_getErrSkew+0x62>
		*p_err = -200;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 800afc6:	601a      	str	r2, [r3, #0]
}
 800afc8:	e013      	b.n	800aff2 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 800afca:	4b0d      	ldr	r3, [pc, #52]	; (800b000 <DIST_getErrSkew+0x98>)
 800afcc:	881a      	ldrh	r2, [r3, #0]
 800afce:	4b0d      	ldr	r3, [pc, #52]	; (800b004 <DIST_getErrSkew+0x9c>)
 800afd0:	885b      	ldrh	r3, [r3, #2]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d903      	bls.n	800afde <DIST_getErrSkew+0x76>
		*p_err = 100;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2264      	movs	r2, #100	; 0x64
 800afda:	601a      	str	r2, [r3, #0]
}
 800afdc:	e009      	b.n	800aff2 <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 800afde:	4b08      	ldr	r3, [pc, #32]	; (800b000 <DIST_getErrSkew+0x98>)
 800afe0:	89da      	ldrh	r2, [r3, #14]
 800afe2:	4b08      	ldr	r3, [pc, #32]	; (800b004 <DIST_getErrSkew+0x9c>)
 800afe4:	895b      	ldrh	r3, [r3, #10]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d903      	bls.n	800aff2 <DIST_getErrSkew+0x8a>
		*p_err = -100;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800aff0:	601a      	str	r2, [r3, #0]
}
 800aff2:	bf00      	nop
 800aff4:	370c      	adds	r7, #12
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr
 800affe:	bf00      	nop
 800b000:	20005e48 	.word	0x20005e48
 800b004:	20005e28 	.word	0x20005e28
 800b008:	fffffed4 	.word	0xfffffed4

0800b00c <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b082      	sub	sp, #8
 800b010:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 800b012:	f7f6 fba9 	bl	8001768 <GetSensor_FL>
 800b016:	4603      	mov	r3, r0
 800b018:	461a      	mov	r2, r3
 800b01a:	4b13      	ldr	r3, [pc, #76]	; (800b068 <DIST_Pol_FL+0x5c>)
 800b01c:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800b01e:	2001      	movs	r0, #1
 800b020:	f7f7 f84c 	bl	80020bc <Set_SenFL>

	for(uint16_t i=0;i<400;i++);
 800b024:	2300      	movs	r3, #0
 800b026:	80fb      	strh	r3, [r7, #6]
 800b028:	e002      	b.n	800b030 <DIST_Pol_FL+0x24>
 800b02a:	88fb      	ldrh	r3, [r7, #6]
 800b02c:	3301      	adds	r3, #1
 800b02e:	80fb      	strh	r3, [r7, #6]
 800b030:	88fb      	ldrh	r3, [r7, #6]
 800b032:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b036:	d3f8      	bcc.n	800b02a <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 800b038:	4b0b      	ldr	r3, [pc, #44]	; (800b068 <DIST_Pol_FL+0x5c>)
 800b03a:	89da      	ldrh	r2, [r3, #14]
 800b03c:	4b0a      	ldr	r3, [pc, #40]	; (800b068 <DIST_Pol_FL+0x5c>)
 800b03e:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 800b040:	f7f6 fb92 	bl	8001768 <GetSensor_FL>
 800b044:	4603      	mov	r3, r0
 800b046:	461a      	mov	r2, r3
 800b048:	4b07      	ldr	r3, [pc, #28]	; (800b068 <DIST_Pol_FL+0x5c>)
 800b04a:	8adb      	ldrh	r3, [r3, #22]
 800b04c:	1ad3      	subs	r3, r2, r3
 800b04e:	b29a      	uxth	r2, r3
 800b050:	4b05      	ldr	r3, [pc, #20]	; (800b068 <DIST_Pol_FL+0x5c>)
 800b052:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 800b054:	f7f6 fba0 	bl	8001798 <ADC3_clearEOS>

	Set_SenFL(0);
 800b058:	2000      	movs	r0, #0
 800b05a:	f7f7 f82f 	bl	80020bc <Set_SenFL>
}
 800b05e:	bf00      	nop
 800b060:	3708      	adds	r7, #8
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}
 800b066:	bf00      	nop
 800b068:	20005e48 	.word	0x20005e48

0800b06c <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 800b072:	f7f6 fbdf 	bl	8001834 <GetSensor_FR>
 800b076:	4603      	mov	r3, r0
 800b078:	461a      	mov	r2, r3
 800b07a:	4b13      	ldr	r3, [pc, #76]	; (800b0c8 <DIST_Pol_FR+0x5c>)
 800b07c:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 800b07e:	2001      	movs	r0, #1
 800b080:	f7f7 f864 	bl	800214c <Set_SenFR>

	for(uint16_t i=0;i<400;i++);
 800b084:	2300      	movs	r3, #0
 800b086:	80fb      	strh	r3, [r7, #6]
 800b088:	e002      	b.n	800b090 <DIST_Pol_FR+0x24>
 800b08a:	88fb      	ldrh	r3, [r7, #6]
 800b08c:	3301      	adds	r3, #1
 800b08e:	80fb      	strh	r3, [r7, #6]
 800b090:	88fb      	ldrh	r3, [r7, #6]
 800b092:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b096:	d3f8      	bcc.n	800b08a <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 800b098:	4b0b      	ldr	r3, [pc, #44]	; (800b0c8 <DIST_Pol_FR+0x5c>)
 800b09a:	881a      	ldrh	r2, [r3, #0]
 800b09c:	4b0a      	ldr	r3, [pc, #40]	; (800b0c8 <DIST_Pol_FR+0x5c>)
 800b09e:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 800b0a0:	f7f6 fbc8 	bl	8001834 <GetSensor_FR>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	461a      	mov	r2, r3
 800b0a8:	4b07      	ldr	r3, [pc, #28]	; (800b0c8 <DIST_Pol_FR+0x5c>)
 800b0aa:	891b      	ldrh	r3, [r3, #8]
 800b0ac:	1ad3      	subs	r3, r2, r3
 800b0ae:	b29a      	uxth	r2, r3
 800b0b0:	4b05      	ldr	r3, [pc, #20]	; (800b0c8 <DIST_Pol_FR+0x5c>)
 800b0b2:	801a      	strh	r2, [r3, #0]
	ADC2_clearEOS();
 800b0b4:	f7f6 fb7a 	bl	80017ac <ADC2_clearEOS>

	Set_SenFR(0);
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	f7f7 f847 	bl	800214c <Set_SenFR>

}
 800b0be:	bf00      	nop
 800b0c0:	3708      	adds	r7, #8
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	20005e48 	.word	0x20005e48

0800b0cc <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b082      	sub	sp, #8
 800b0d0:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 800b0d2:	f7f6 fb7d 	bl	80017d0 <GetSensor_SL>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	461a      	mov	r2, r3
 800b0da:	4b13      	ldr	r3, [pc, #76]	; (800b128 <DIST_Pol_SL+0x5c>)
 800b0dc:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800b0de:	2001      	movs	r0, #1
 800b0e0:	f7f7 f803 	bl	80020ea <Set_SenSL>

	for(uint16_t i=0;i<400;i++);
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	80fb      	strh	r3, [r7, #6]
 800b0e8:	e002      	b.n	800b0f0 <DIST_Pol_SL+0x24>
 800b0ea:	88fb      	ldrh	r3, [r7, #6]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	80fb      	strh	r3, [r7, #6]
 800b0f0:	88fb      	ldrh	r3, [r7, #6]
 800b0f2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b0f6:	d3f8      	bcc.n	800b0ea <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 800b0f8:	4b0b      	ldr	r3, [pc, #44]	; (800b128 <DIST_Pol_SL+0x5c>)
 800b0fa:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b0fc:	4b0a      	ldr	r3, [pc, #40]	; (800b128 <DIST_Pol_SL+0x5c>)
 800b0fe:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800b100:	f7f6 fb66 	bl	80017d0 <GetSensor_SL>
 800b104:	4603      	mov	r3, r0
 800b106:	461a      	mov	r2, r3
 800b108:	4b07      	ldr	r3, [pc, #28]	; (800b128 <DIST_Pol_SL+0x5c>)
 800b10a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	b29a      	uxth	r2, r3
 800b110:	4b05      	ldr	r3, [pc, #20]	; (800b128 <DIST_Pol_SL+0x5c>)
 800b112:	855a      	strh	r2, [r3, #42]	; 0x2a
	ADC1_clearEOS();
 800b114:	f7f6 fb54 	bl	80017c0 <ADC1_clearEOS>

	Set_SenSL(0);
 800b118:	2000      	movs	r0, #0
 800b11a:	f7f6 ffe6 	bl	80020ea <Set_SenSL>

}
 800b11e:	bf00      	nop
 800b120:	3708      	adds	r7, #8
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	20005e48 	.word	0x20005e48

0800b12c <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800b132:	f7f6 fb66 	bl	8001802 <GetSensor_SR>
 800b136:	4603      	mov	r3, r0
 800b138:	461a      	mov	r2, r3
 800b13a:	4b12      	ldr	r3, [pc, #72]	; (800b184 <DIST_Pol_SR+0x58>)
 800b13c:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 800b13e:	2001      	movs	r0, #1
 800b140:	f7f6 ffea 	bl	8002118 <Set_SenSR>

	for(uint16_t i=0;i<400;i++);
 800b144:	2300      	movs	r3, #0
 800b146:	80fb      	strh	r3, [r7, #6]
 800b148:	e002      	b.n	800b150 <DIST_Pol_SR+0x24>
 800b14a:	88fb      	ldrh	r3, [r7, #6]
 800b14c:	3301      	adds	r3, #1
 800b14e:	80fb      	strh	r3, [r7, #6]
 800b150:	88fb      	ldrh	r3, [r7, #6]
 800b152:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b156:	d3f8      	bcc.n	800b14a <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 800b158:	4b0a      	ldr	r3, [pc, #40]	; (800b184 <DIST_Pol_SR+0x58>)
 800b15a:	8b9a      	ldrh	r2, [r3, #28]
 800b15c:	4b09      	ldr	r3, [pc, #36]	; (800b184 <DIST_Pol_SR+0x58>)
 800b15e:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 800b160:	f7f6 fb4f 	bl	8001802 <GetSensor_SR>
 800b164:	4603      	mov	r3, r0
 800b166:	461a      	mov	r2, r3
 800b168:	4b06      	ldr	r3, [pc, #24]	; (800b184 <DIST_Pol_SR+0x58>)
 800b16a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b16c:	1ad3      	subs	r3, r2, r3
 800b16e:	b29a      	uxth	r2, r3
 800b170:	4b04      	ldr	r3, [pc, #16]	; (800b184 <DIST_Pol_SR+0x58>)
 800b172:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 800b174:	2000      	movs	r0, #0
 800b176:	f7f6 ffcf 	bl	8002118 <Set_SenSR>

}
 800b17a:	bf00      	nop
 800b17c:	3708      	adds	r7, #8
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}
 800b182:	bf00      	nop
 800b184:	20005e48 	.word	0x20005e48

0800b188 <Get_Sen_Nowdata>:

void Get_Sen_Nowdata(void){
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af02      	add	r7, sp, #8
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800b18e:	4b09      	ldr	r3, [pc, #36]	; (800b1b4 <Get_Sen_Nowdata+0x2c>)
 800b190:	89db      	ldrh	r3, [r3, #14]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800b192:	4619      	mov	r1, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800b194:	4b07      	ldr	r3, [pc, #28]	; (800b1b4 <Get_Sen_Nowdata+0x2c>)
 800b196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800b198:	461a      	mov	r2, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800b19a:	4b06      	ldr	r3, [pc, #24]	; (800b1b4 <Get_Sen_Nowdata+0x2c>)
 800b19c:	8b9b      	ldrh	r3, [r3, #28]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800b19e:	4618      	mov	r0, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800b1a0:	4b04      	ldr	r3, [pc, #16]	; (800b1b4 <Get_Sen_Nowdata+0x2c>)
 800b1a2:	881b      	ldrh	r3, [r3, #0]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800b1a4:	9300      	str	r3, [sp, #0]
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	4803      	ldr	r0, [pc, #12]	; (800b1b8 <Get_Sen_Nowdata+0x30>)
 800b1aa:	f004 f90b 	bl	800f3c4 <iprintf>
}
 800b1ae:	bf00      	nop
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}
 800b1b4:	20005e48 	.word	0x20005e48
 800b1b8:	08014808 	.word	0x08014808

0800b1bc <DIST_isWall_FRONT>:

bool DIST_isWall_FRONT( void )
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800b1c6:	4b0a      	ldr	r3, [pc, #40]	; (800b1f0 <DIST_isWall_FRONT+0x34>)
 800b1c8:	881a      	ldrh	r2, [r3, #0]
 800b1ca:	4b09      	ldr	r3, [pc, #36]	; (800b1f0 <DIST_isWall_FRONT+0x34>)
 800b1cc:	889b      	ldrh	r3, [r3, #4]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d805      	bhi.n	800b1de <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 800b1d2:	4b07      	ldr	r3, [pc, #28]	; (800b1f0 <DIST_isWall_FRONT+0x34>)
 800b1d4:	89da      	ldrh	r2, [r3, #14]
 800b1d6:	4b06      	ldr	r3, [pc, #24]	; (800b1f0 <DIST_isWall_FRONT+0x34>)
 800b1d8:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d901      	bls.n	800b1e2 <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800b1e2:	79fb      	ldrb	r3, [r7, #7]
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	370c      	adds	r7, #12
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr
 800b1f0:	20005e48 	.word	0x20005e48

0800b1f4 <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b083      	sub	sp, #12
 800b1f8:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 800b1fe:	4b07      	ldr	r3, [pc, #28]	; (800b21c <DIST_isWall_R_SIDE+0x28>)
 800b200:	8b9a      	ldrh	r2, [r3, #28]
 800b202:	4b06      	ldr	r3, [pc, #24]	; (800b21c <DIST_isWall_R_SIDE+0x28>)
 800b204:	8c1b      	ldrh	r3, [r3, #32]
 800b206:	429a      	cmp	r2, r3
 800b208:	d901      	bls.n	800b20e <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 800b20a:	2301      	movs	r3, #1
 800b20c:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800b20e:	79fb      	ldrb	r3, [r7, #7]
}
 800b210:	4618      	mov	r0, r3
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr
 800b21c:	20005e48 	.word	0x20005e48

0800b220 <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 800b220:	b480      	push	{r7}
 800b222:	b083      	sub	sp, #12
 800b224:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800b226:	2300      	movs	r3, #0
 800b228:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 800b22a:	4b07      	ldr	r3, [pc, #28]	; (800b248 <DIST_isWall_L_SIDE+0x28>)
 800b22c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b22e:	4b06      	ldr	r3, [pc, #24]	; (800b248 <DIST_isWall_L_SIDE+0x28>)
 800b230:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b232:	429a      	cmp	r2, r3
 800b234:	d901      	bls.n	800b23a <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 800b236:	2301      	movs	r3, #1
 800b238:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800b23a:	79fb      	ldrb	r3, [r7, #7]
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr
 800b248:	20005e48 	.word	0x20005e48

0800b24c <MAP_setCmdPos>:
	
	return bl_wallCut;
}

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
 800b252:	4603      	mov	r3, r0
 800b254:	71fb      	strb	r3, [r7, #7]
 800b256:	460b      	mov	r3, r1
 800b258:	71bb      	strb	r3, [r7, #6]
 800b25a:	4613      	mov	r3, r2
 800b25c:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 800b25e:	79fb      	ldrb	r3, [r7, #7]
 800b260:	ee07 3a90 	vmov	s15, r3
 800b264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b268:	4b0b      	ldr	r3, [pc, #44]	; (800b298 <MAP_setCmdPos+0x4c>)
 800b26a:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 800b26e:	79bb      	ldrb	r3, [r7, #6]
 800b270:	ee07 3a90 	vmov	s15, r3
 800b274:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b278:	4b07      	ldr	r3, [pc, #28]	; (800b298 <MAP_setCmdPos+0x4c>)
 800b27a:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// isi[0]k [1]k [2] [3] [4] [5] [6] [7]k jA2{xlv
 800b27e:	797b      	ldrb	r3, [r7, #5]
 800b280:	b29b      	uxth	r3, r3
 800b282:	005b      	lsls	r3, r3, #1
 800b284:	b29b      	uxth	r3, r3
 800b286:	b21a      	sxth	r2, r3
 800b288:	4b04      	ldr	r3, [pc, #16]	; (800b29c <MAP_setCmdPos+0x50>)
 800b28a:	801a      	strh	r2, [r3, #0]
}
 800b28c:	bf00      	nop
 800b28e:	370c      	adds	r7, #12
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr
 800b298:	20006efc 	.word	0x20006efc
 800b29c:	20006ef8 	.word	0x20006ef8

0800b2a0 <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] JnYW
	enMAP_HEAD_DIR en_staDir,		///< [in] Jn
	uint8_t uc_endX,					///< [in] IXW
	uint8_t uc_endY,					///< [in] IYW
	enMAP_HEAD_DIR* en_endDir		///< [out] I
) {
 800b2a0:	b490      	push	{r4, r7}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	4608      	mov	r0, r1
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	4623      	mov	r3, r4
 800b2b0:	71fb      	strb	r3, [r7, #7]
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	71bb      	strb	r3, [r7, #6]
 800b2b6:	460b      	mov	r3, r1
 800b2b8:	717b      	strb	r3, [r7, #5]
 800b2ba:	4613      	mov	r3, r2
 800b2bc:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// }EX
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/* OiXebv */
	uc_goStep = 0;
 800b2be:	2300      	movs	r3, #0
 800b2c0:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/* HR}h */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX] - 1;
 800b2c6:	79ba      	ldrb	r2, [r7, #6]
 800b2c8:	79fb      	ldrb	r3, [r7, #7]
 800b2ca:	49a8      	ldr	r1, [pc, #672]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b2cc:	0152      	lsls	r2, r2, #5
 800b2ce:	4413      	add	r3, r2
 800b2d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	817b      	strh	r3, [r7, #10]
		if ((g_sysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 800b2d8:	79ba      	ldrb	r2, [r7, #6]
 800b2da:	79fb      	ldrb	r3, [r7, #7]
 800b2dc:	49a4      	ldr	r1, [pc, #656]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b2de:	0152      	lsls	r2, r2, #5
 800b2e0:	440a      	add	r2, r1
 800b2e2:	4413      	add	r3, r2
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b2ea:	2bf0      	cmp	r3, #240	; 0xf0
 800b2ec:	d006      	beq.n	800b2fc <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 800b2ee:	4aa1      	ldr	r2, [pc, #644]	; (800b574 <MAP_searchCmdList+0x2d4>)
 800b2f0:	79fb      	ldrb	r3, [r7, #7]
 800b2f2:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 800b2f4:	4aa0      	ldr	r2, [pc, #640]	; (800b578 <MAP_searchCmdList+0x2d8>)
 800b2f6:	79bb      	ldrb	r3, [r7, #6]
 800b2f8:	7013      	strb	r3, [r2, #0]
			break;
 800b2fa:	e1dd      	b.n	800b6b8 <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 800b2fc:	797b      	ldrb	r3, [r7, #5]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d164      	bne.n	800b3cc <MAP_searchCmdList+0x12c>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800b302:	79ba      	ldrb	r2, [r7, #6]
 800b304:	79fb      	ldrb	r3, [r7, #7]
 800b306:	499a      	ldr	r1, [pc, #616]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b308:	0152      	lsls	r2, r2, #5
 800b30a:	440a      	add	r2, r1
 800b30c:	4413      	add	r3, r2
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	f003 0311 	and.w	r3, r3, #17
 800b314:	2b10      	cmp	r3, #16
 800b316:	d10d      	bne.n	800b334 <MAP_searchCmdList+0x94>
 800b318:	79bb      	ldrb	r3, [r7, #6]
 800b31a:	1c5a      	adds	r2, r3, #1
 800b31c:	79fb      	ldrb	r3, [r7, #7]
 800b31e:	4993      	ldr	r1, [pc, #588]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b320:	0152      	lsls	r2, r2, #5
 800b322:	4413      	add	r3, r2
 800b324:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b328:	897a      	ldrh	r2, [r7, #10]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d102      	bne.n	800b334 <MAP_searchCmdList+0x94>
 800b32e:	2300      	movs	r3, #0
 800b330:	73fb      	strb	r3, [r7, #15]
 800b332:	e18b      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800b334:	79ba      	ldrb	r2, [r7, #6]
 800b336:	79fb      	ldrb	r3, [r7, #7]
 800b338:	498d      	ldr	r1, [pc, #564]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b33a:	0152      	lsls	r2, r2, #5
 800b33c:	440a      	add	r2, r1
 800b33e:	4413      	add	r3, r2
 800b340:	781b      	ldrb	r3, [r3, #0]
 800b342:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800b346:	2b20      	cmp	r3, #32
 800b348:	d10d      	bne.n	800b366 <MAP_searchCmdList+0xc6>
 800b34a:	79ba      	ldrb	r2, [r7, #6]
 800b34c:	79fb      	ldrb	r3, [r7, #7]
 800b34e:	3301      	adds	r3, #1
 800b350:	4986      	ldr	r1, [pc, #536]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b352:	0152      	lsls	r2, r2, #5
 800b354:	4413      	add	r3, r2
 800b356:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b35a:	897a      	ldrh	r2, [r7, #10]
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d102      	bne.n	800b366 <MAP_searchCmdList+0xc6>
 800b360:	2301      	movs	r3, #1
 800b362:	73fb      	strb	r3, [r7, #15]
 800b364:	e172      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800b366:	79ba      	ldrb	r2, [r7, #6]
 800b368:	79fb      	ldrb	r3, [r7, #7]
 800b36a:	4981      	ldr	r1, [pc, #516]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b36c:	0152      	lsls	r2, r2, #5
 800b36e:	440a      	add	r2, r1
 800b370:	4413      	add	r3, r2
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800b378:	2b80      	cmp	r3, #128	; 0x80
 800b37a:	d10d      	bne.n	800b398 <MAP_searchCmdList+0xf8>
 800b37c:	79ba      	ldrb	r2, [r7, #6]
 800b37e:	79fb      	ldrb	r3, [r7, #7]
 800b380:	3b01      	subs	r3, #1
 800b382:	497a      	ldr	r1, [pc, #488]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b384:	0152      	lsls	r2, r2, #5
 800b386:	4413      	add	r3, r2
 800b388:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b38c:	897a      	ldrh	r2, [r7, #10]
 800b38e:	429a      	cmp	r2, r3
 800b390:	d102      	bne.n	800b398 <MAP_searchCmdList+0xf8>
 800b392:	2303      	movs	r3, #3
 800b394:	73fb      	strb	r3, [r7, #15]
 800b396:	e159      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800b398:	79ba      	ldrb	r2, [r7, #6]
 800b39a:	79fb      	ldrb	r3, [r7, #7]
 800b39c:	4974      	ldr	r1, [pc, #464]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b39e:	0152      	lsls	r2, r2, #5
 800b3a0:	440a      	add	r2, r1
 800b3a2:	4413      	add	r3, r2
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800b3aa:	2b40      	cmp	r3, #64	; 0x40
 800b3ac:	d10d      	bne.n	800b3ca <MAP_searchCmdList+0x12a>
 800b3ae:	79bb      	ldrb	r3, [r7, #6]
 800b3b0:	1e5a      	subs	r2, r3, #1
 800b3b2:	79fb      	ldrb	r3, [r7, #7]
 800b3b4:	496d      	ldr	r1, [pc, #436]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b3b6:	0152      	lsls	r2, r2, #5
 800b3b8:	4413      	add	r3, r2
 800b3ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b3be:	897a      	ldrh	r2, [r7, #10]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d102      	bne.n	800b3ca <MAP_searchCmdList+0x12a>
 800b3c4:	2302      	movs	r3, #2
 800b3c6:	73fb      	strb	r3, [r7, #15]
 800b3c8:	e140      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else   while (1);
 800b3ca:	e7fe      	b.n	800b3ca <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 800b3cc:	797b      	ldrb	r3, [r7, #5]
 800b3ce:	2b01      	cmp	r3, #1
 800b3d0:	d164      	bne.n	800b49c <MAP_searchCmdList+0x1fc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800b3d2:	79ba      	ldrb	r2, [r7, #6]
 800b3d4:	79fb      	ldrb	r3, [r7, #7]
 800b3d6:	4966      	ldr	r1, [pc, #408]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b3d8:	0152      	lsls	r2, r2, #5
 800b3da:	440a      	add	r2, r1
 800b3dc:	4413      	add	r3, r2
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800b3e4:	2b20      	cmp	r3, #32
 800b3e6:	d10d      	bne.n	800b404 <MAP_searchCmdList+0x164>
 800b3e8:	79ba      	ldrb	r2, [r7, #6]
 800b3ea:	79fb      	ldrb	r3, [r7, #7]
 800b3ec:	3301      	adds	r3, #1
 800b3ee:	495f      	ldr	r1, [pc, #380]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b3f0:	0152      	lsls	r2, r2, #5
 800b3f2:	4413      	add	r3, r2
 800b3f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b3f8:	897a      	ldrh	r2, [r7, #10]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d102      	bne.n	800b404 <MAP_searchCmdList+0x164>
 800b3fe:	2301      	movs	r3, #1
 800b400:	73fb      	strb	r3, [r7, #15]
 800b402:	e123      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800b404:	79ba      	ldrb	r2, [r7, #6]
 800b406:	79fb      	ldrb	r3, [r7, #7]
 800b408:	4959      	ldr	r1, [pc, #356]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b40a:	0152      	lsls	r2, r2, #5
 800b40c:	440a      	add	r2, r1
 800b40e:	4413      	add	r3, r2
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	f003 0311 	and.w	r3, r3, #17
 800b416:	2b10      	cmp	r3, #16
 800b418:	d10d      	bne.n	800b436 <MAP_searchCmdList+0x196>
 800b41a:	79bb      	ldrb	r3, [r7, #6]
 800b41c:	1c5a      	adds	r2, r3, #1
 800b41e:	79fb      	ldrb	r3, [r7, #7]
 800b420:	4952      	ldr	r1, [pc, #328]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b422:	0152      	lsls	r2, r2, #5
 800b424:	4413      	add	r3, r2
 800b426:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b42a:	897a      	ldrh	r2, [r7, #10]
 800b42c:	429a      	cmp	r2, r3
 800b42e:	d102      	bne.n	800b436 <MAP_searchCmdList+0x196>
 800b430:	2300      	movs	r3, #0
 800b432:	73fb      	strb	r3, [r7, #15]
 800b434:	e10a      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800b436:	79ba      	ldrb	r2, [r7, #6]
 800b438:	79fb      	ldrb	r3, [r7, #7]
 800b43a:	494d      	ldr	r1, [pc, #308]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b43c:	0152      	lsls	r2, r2, #5
 800b43e:	440a      	add	r2, r1
 800b440:	4413      	add	r3, r2
 800b442:	781b      	ldrb	r3, [r3, #0]
 800b444:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800b448:	2b40      	cmp	r3, #64	; 0x40
 800b44a:	d10d      	bne.n	800b468 <MAP_searchCmdList+0x1c8>
 800b44c:	79bb      	ldrb	r3, [r7, #6]
 800b44e:	1e5a      	subs	r2, r3, #1
 800b450:	79fb      	ldrb	r3, [r7, #7]
 800b452:	4946      	ldr	r1, [pc, #280]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b454:	0152      	lsls	r2, r2, #5
 800b456:	4413      	add	r3, r2
 800b458:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b45c:	897a      	ldrh	r2, [r7, #10]
 800b45e:	429a      	cmp	r2, r3
 800b460:	d102      	bne.n	800b468 <MAP_searchCmdList+0x1c8>
 800b462:	2302      	movs	r3, #2
 800b464:	73fb      	strb	r3, [r7, #15]
 800b466:	e0f1      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800b468:	79ba      	ldrb	r2, [r7, #6]
 800b46a:	79fb      	ldrb	r3, [r7, #7]
 800b46c:	4940      	ldr	r1, [pc, #256]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b46e:	0152      	lsls	r2, r2, #5
 800b470:	440a      	add	r2, r1
 800b472:	4413      	add	r3, r2
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800b47a:	2b80      	cmp	r3, #128	; 0x80
 800b47c:	d10d      	bne.n	800b49a <MAP_searchCmdList+0x1fa>
 800b47e:	79ba      	ldrb	r2, [r7, #6]
 800b480:	79fb      	ldrb	r3, [r7, #7]
 800b482:	3b01      	subs	r3, #1
 800b484:	4939      	ldr	r1, [pc, #228]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b486:	0152      	lsls	r2, r2, #5
 800b488:	4413      	add	r3, r2
 800b48a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b48e:	897a      	ldrh	r2, [r7, #10]
 800b490:	429a      	cmp	r2, r3
 800b492:	d102      	bne.n	800b49a <MAP_searchCmdList+0x1fa>
 800b494:	2303      	movs	r3, #3
 800b496:	73fb      	strb	r3, [r7, #15]
 800b498:	e0d8      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else   while (1);
 800b49a:	e7fe      	b.n	800b49a <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 800b49c:	797b      	ldrb	r3, [r7, #5]
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	d16c      	bne.n	800b57c <MAP_searchCmdList+0x2dc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800b4a2:	79ba      	ldrb	r2, [r7, #6]
 800b4a4:	79fb      	ldrb	r3, [r7, #7]
 800b4a6:	4932      	ldr	r1, [pc, #200]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b4a8:	0152      	lsls	r2, r2, #5
 800b4aa:	440a      	add	r2, r1
 800b4ac:	4413      	add	r3, r2
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800b4b4:	2b40      	cmp	r3, #64	; 0x40
 800b4b6:	d10d      	bne.n	800b4d4 <MAP_searchCmdList+0x234>
 800b4b8:	79bb      	ldrb	r3, [r7, #6]
 800b4ba:	1e5a      	subs	r2, r3, #1
 800b4bc:	79fb      	ldrb	r3, [r7, #7]
 800b4be:	492b      	ldr	r1, [pc, #172]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b4c0:	0152      	lsls	r2, r2, #5
 800b4c2:	4413      	add	r3, r2
 800b4c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b4c8:	897a      	ldrh	r2, [r7, #10]
 800b4ca:	429a      	cmp	r2, r3
 800b4cc:	d102      	bne.n	800b4d4 <MAP_searchCmdList+0x234>
 800b4ce:	2302      	movs	r3, #2
 800b4d0:	73fb      	strb	r3, [r7, #15]
 800b4d2:	e0bb      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800b4d4:	79ba      	ldrb	r2, [r7, #6]
 800b4d6:	79fb      	ldrb	r3, [r7, #7]
 800b4d8:	4925      	ldr	r1, [pc, #148]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b4da:	0152      	lsls	r2, r2, #5
 800b4dc:	440a      	add	r2, r1
 800b4de:	4413      	add	r3, r2
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800b4e6:	2b20      	cmp	r3, #32
 800b4e8:	d10d      	bne.n	800b506 <MAP_searchCmdList+0x266>
 800b4ea:	79ba      	ldrb	r2, [r7, #6]
 800b4ec:	79fb      	ldrb	r3, [r7, #7]
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	491e      	ldr	r1, [pc, #120]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b4f2:	0152      	lsls	r2, r2, #5
 800b4f4:	4413      	add	r3, r2
 800b4f6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b4fa:	897a      	ldrh	r2, [r7, #10]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d102      	bne.n	800b506 <MAP_searchCmdList+0x266>
 800b500:	2301      	movs	r3, #1
 800b502:	73fb      	strb	r3, [r7, #15]
 800b504:	e0a2      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800b506:	79ba      	ldrb	r2, [r7, #6]
 800b508:	79fb      	ldrb	r3, [r7, #7]
 800b50a:	4919      	ldr	r1, [pc, #100]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b50c:	0152      	lsls	r2, r2, #5
 800b50e:	440a      	add	r2, r1
 800b510:	4413      	add	r3, r2
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800b518:	2b80      	cmp	r3, #128	; 0x80
 800b51a:	d10d      	bne.n	800b538 <MAP_searchCmdList+0x298>
 800b51c:	79ba      	ldrb	r2, [r7, #6]
 800b51e:	79fb      	ldrb	r3, [r7, #7]
 800b520:	3b01      	subs	r3, #1
 800b522:	4912      	ldr	r1, [pc, #72]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b524:	0152      	lsls	r2, r2, #5
 800b526:	4413      	add	r3, r2
 800b528:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b52c:	897a      	ldrh	r2, [r7, #10]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d102      	bne.n	800b538 <MAP_searchCmdList+0x298>
 800b532:	2303      	movs	r3, #3
 800b534:	73fb      	strb	r3, [r7, #15]
 800b536:	e089      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800b538:	79ba      	ldrb	r2, [r7, #6]
 800b53a:	79fb      	ldrb	r3, [r7, #7]
 800b53c:	490c      	ldr	r1, [pc, #48]	; (800b570 <MAP_searchCmdList+0x2d0>)
 800b53e:	0152      	lsls	r2, r2, #5
 800b540:	440a      	add	r2, r1
 800b542:	4413      	add	r3, r2
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	f003 0311 	and.w	r3, r3, #17
 800b54a:	2b10      	cmp	r3, #16
 800b54c:	d10d      	bne.n	800b56a <MAP_searchCmdList+0x2ca>
 800b54e:	79bb      	ldrb	r3, [r7, #6]
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	79fb      	ldrb	r3, [r7, #7]
 800b554:	4905      	ldr	r1, [pc, #20]	; (800b56c <MAP_searchCmdList+0x2cc>)
 800b556:	0152      	lsls	r2, r2, #5
 800b558:	4413      	add	r3, r2
 800b55a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b55e:	897a      	ldrh	r2, [r7, #10]
 800b560:	429a      	cmp	r2, r3
 800b562:	d102      	bne.n	800b56a <MAP_searchCmdList+0x2ca>
 800b564:	2300      	movs	r3, #0
 800b566:	73fb      	strb	r3, [r7, #15]
 800b568:	e070      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else   while (1);
 800b56a:	e7fe      	b.n	800b56a <MAP_searchCmdList+0x2ca>
 800b56c:	2000070c 	.word	0x2000070c
 800b570:	200002e8 	.word	0x200002e8
 800b574:	200002c5 	.word	0x200002c5
 800b578:	200002cd 	.word	0x200002cd
		}
		else if (en_staDir == WEST) {
 800b57c:	797b      	ldrb	r3, [r7, #5]
 800b57e:	2b03      	cmp	r3, #3
 800b580:	d164      	bne.n	800b64c <MAP_searchCmdList+0x3ac>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800b582:	79ba      	ldrb	r2, [r7, #6]
 800b584:	79fb      	ldrb	r3, [r7, #7]
 800b586:	4950      	ldr	r1, [pc, #320]	; (800b6c8 <MAP_searchCmdList+0x428>)
 800b588:	0152      	lsls	r2, r2, #5
 800b58a:	440a      	add	r2, r1
 800b58c:	4413      	add	r3, r2
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800b594:	2b80      	cmp	r3, #128	; 0x80
 800b596:	d10d      	bne.n	800b5b4 <MAP_searchCmdList+0x314>
 800b598:	79ba      	ldrb	r2, [r7, #6]
 800b59a:	79fb      	ldrb	r3, [r7, #7]
 800b59c:	3b01      	subs	r3, #1
 800b59e:	494b      	ldr	r1, [pc, #300]	; (800b6cc <MAP_searchCmdList+0x42c>)
 800b5a0:	0152      	lsls	r2, r2, #5
 800b5a2:	4413      	add	r3, r2
 800b5a4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b5a8:	897a      	ldrh	r2, [r7, #10]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d102      	bne.n	800b5b4 <MAP_searchCmdList+0x314>
 800b5ae:	2303      	movs	r3, #3
 800b5b0:	73fb      	strb	r3, [r7, #15]
 800b5b2:	e04b      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800b5b4:	79ba      	ldrb	r2, [r7, #6]
 800b5b6:	79fb      	ldrb	r3, [r7, #7]
 800b5b8:	4943      	ldr	r1, [pc, #268]	; (800b6c8 <MAP_searchCmdList+0x428>)
 800b5ba:	0152      	lsls	r2, r2, #5
 800b5bc:	440a      	add	r2, r1
 800b5be:	4413      	add	r3, r2
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	f003 0311 	and.w	r3, r3, #17
 800b5c6:	2b10      	cmp	r3, #16
 800b5c8:	d10d      	bne.n	800b5e6 <MAP_searchCmdList+0x346>
 800b5ca:	79bb      	ldrb	r3, [r7, #6]
 800b5cc:	1c5a      	adds	r2, r3, #1
 800b5ce:	79fb      	ldrb	r3, [r7, #7]
 800b5d0:	493e      	ldr	r1, [pc, #248]	; (800b6cc <MAP_searchCmdList+0x42c>)
 800b5d2:	0152      	lsls	r2, r2, #5
 800b5d4:	4413      	add	r3, r2
 800b5d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b5da:	897a      	ldrh	r2, [r7, #10]
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d102      	bne.n	800b5e6 <MAP_searchCmdList+0x346>
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	73fb      	strb	r3, [r7, #15]
 800b5e4:	e032      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800b5e6:	79ba      	ldrb	r2, [r7, #6]
 800b5e8:	79fb      	ldrb	r3, [r7, #7]
 800b5ea:	4937      	ldr	r1, [pc, #220]	; (800b6c8 <MAP_searchCmdList+0x428>)
 800b5ec:	0152      	lsls	r2, r2, #5
 800b5ee:	440a      	add	r2, r1
 800b5f0:	4413      	add	r3, r2
 800b5f2:	781b      	ldrb	r3, [r3, #0]
 800b5f4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800b5f8:	2b40      	cmp	r3, #64	; 0x40
 800b5fa:	d10d      	bne.n	800b618 <MAP_searchCmdList+0x378>
 800b5fc:	79bb      	ldrb	r3, [r7, #6]
 800b5fe:	1e5a      	subs	r2, r3, #1
 800b600:	79fb      	ldrb	r3, [r7, #7]
 800b602:	4932      	ldr	r1, [pc, #200]	; (800b6cc <MAP_searchCmdList+0x42c>)
 800b604:	0152      	lsls	r2, r2, #5
 800b606:	4413      	add	r3, r2
 800b608:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b60c:	897a      	ldrh	r2, [r7, #10]
 800b60e:	429a      	cmp	r2, r3
 800b610:	d102      	bne.n	800b618 <MAP_searchCmdList+0x378>
 800b612:	2302      	movs	r3, #2
 800b614:	73fb      	strb	r3, [r7, #15]
 800b616:	e019      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800b618:	79ba      	ldrb	r2, [r7, #6]
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	492a      	ldr	r1, [pc, #168]	; (800b6c8 <MAP_searchCmdList+0x428>)
 800b61e:	0152      	lsls	r2, r2, #5
 800b620:	440a      	add	r2, r1
 800b622:	4413      	add	r3, r2
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800b62a:	2b20      	cmp	r3, #32
 800b62c:	d10d      	bne.n	800b64a <MAP_searchCmdList+0x3aa>
 800b62e:	79ba      	ldrb	r2, [r7, #6]
 800b630:	79fb      	ldrb	r3, [r7, #7]
 800b632:	3301      	adds	r3, #1
 800b634:	4925      	ldr	r1, [pc, #148]	; (800b6cc <MAP_searchCmdList+0x42c>)
 800b636:	0152      	lsls	r2, r2, #5
 800b638:	4413      	add	r3, r2
 800b63a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b63e:	897a      	ldrh	r2, [r7, #10]
 800b640:	429a      	cmp	r2, r3
 800b642:	d102      	bne.n	800b64a <MAP_searchCmdList+0x3aa>
 800b644:	2301      	movs	r3, #1
 800b646:	73fb      	strb	r3, [r7, #15]
 800b648:	e000      	b.n	800b64c <MAP_searchCmdList+0x3ac>
			else   while (1);
 800b64a:	e7fe      	b.n	800b64a <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// XV
 800b64c:	7bfa      	ldrb	r2, [r7, #15]
 800b64e:	797b      	ldrb	r3, [r7, #5]
 800b650:	1ad3      	subs	r3, r2, r3
 800b652:	b2db      	uxtb	r3, r3
 800b654:	f003 0303 	and.w	r3, r3, #3
 800b658:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800b65e:	7bfb      	ldrb	r3, [r7, #15]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d103      	bne.n	800b66c <MAP_searchCmdList+0x3cc>
 800b664:	79bb      	ldrb	r3, [r7, #6]
 800b666:	3301      	adds	r3, #1
 800b668:	71bb      	strb	r3, [r7, #6]
 800b66a:	e013      	b.n	800b694 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800b66c:	7bfb      	ldrb	r3, [r7, #15]
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d103      	bne.n	800b67a <MAP_searchCmdList+0x3da>
 800b672:	79fb      	ldrb	r3, [r7, #7]
 800b674:	3301      	adds	r3, #1
 800b676:	71fb      	strb	r3, [r7, #7]
 800b678:	e00c      	b.n	800b694 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800b67a:	7bfb      	ldrb	r3, [r7, #15]
 800b67c:	2b02      	cmp	r3, #2
 800b67e:	d103      	bne.n	800b688 <MAP_searchCmdList+0x3e8>
 800b680:	79bb      	ldrb	r3, [r7, #6]
 800b682:	3b01      	subs	r3, #1
 800b684:	71bb      	strb	r3, [r7, #6]
 800b686:	e005      	b.n	800b694 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800b688:	7bfb      	ldrb	r3, [r7, #15]
 800b68a:	2b03      	cmp	r3, #3
 800b68c:	d102      	bne.n	800b694 <MAP_searchCmdList+0x3f4>
 800b68e:	79fb      	ldrb	r3, [r7, #7]
 800b690:	3b01      	subs	r3, #1
 800b692:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 800b694:	7bfb      	ldrb	r3, [r7, #15]
 800b696:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_cmap[uc_staY][uc_staX] == 0) {
 800b698:	79ba      	ldrb	r2, [r7, #6]
 800b69a:	79fb      	ldrb	r3, [r7, #7]
 800b69c:	490b      	ldr	r1, [pc, #44]	; (800b6cc <MAP_searchCmdList+0x42c>)
 800b69e:	0152      	lsls	r2, r2, #5
 800b6a0:	4413      	add	r3, r2
 800b6a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	f47f ae0d 	bne.w	800b2c6 <MAP_searchCmdList+0x26>
			Return_X = 0;
 800b6ac:	4b08      	ldr	r3, [pc, #32]	; (800b6d0 <MAP_searchCmdList+0x430>)
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 800b6b2:	4b08      	ldr	r3, [pc, #32]	; (800b6d4 <MAP_searchCmdList+0x434>)
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	701a      	strb	r2, [r3, #0]
		}
	}


	/* II */
	*en_endDir = en_staDir;
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	797a      	ldrb	r2, [r7, #5]
 800b6bc:	701a      	strb	r2, [r3, #0]
}
 800b6be:	bf00      	nop
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bc90      	pop	{r4, r7}
 800b6c6:	4770      	bx	lr
 800b6c8:	200002e8 	.word	0x200002e8
 800b6cc:	2000070c 	.word	0x2000070c
 800b6d0:	200002c5 	.word	0x200002c5
 800b6d4:	200002cd 	.word	0x200002cd

0800b6d8 <map_write>:


#include "search/map_flash.h"

void map_write(void)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_sysMap;
 800b6de:	4b08      	ldr	r3, [pc, #32]	; (800b700 <map_write+0x28>)
 800b6e0:	607b      	str	r3, [r7, #4]
	
	//DataFlashC[X
    FLASH_Erase(0x7F);  //reg127
 800b6e2:	207f      	movs	r0, #127	; 0x7f
 800b6e4:	f7f6 fa1a 	bl	8001b1c <FLASH_Erase>
	//}bvf[^DataFlash
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 800b6e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	4905      	ldr	r1, [pc, #20]	; (800b704 <map_write+0x2c>)
 800b6f0:	207f      	movs	r0, #127	; 0x7f
 800b6f2:	f7f6 fa7f 	bl	8001bf4 <FLASH_WriteData>
}
 800b6f6:	bf00      	nop
 800b6f8:	3708      	adds	r7, #8
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	bf00      	nop
 800b700:	200002e8 	.word	0x200002e8
 800b704:	0807f800 	.word	0x0807f800

0800b708 <MAP_init>:
stMAP_KNOWN		st_known = { 0,FALSE };

uint8_t			SLA_count = 4;

void MAP_init( void )
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// Hf[^

	/* WAAH */
	en_Head		= NORTH;
 800b70c:	4b09      	ldr	r3, [pc, #36]	; (800b734 <MAP_init+0x2c>)
 800b70e:	2200      	movs	r2, #0
 800b710:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 800b712:	4b09      	ldr	r3, [pc, #36]	; (800b738 <MAP_init+0x30>)
 800b714:	2200      	movs	r2, #0
 800b716:	701a      	strb	r2, [r3, #0]
	my		= 0;
 800b718:	4b08      	ldr	r3, [pc, #32]	; (800b73c <MAP_init+0x34>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 800b71e:	f000 f847 	bl	800b7b0 <MAP_clearMap>
	
	/* spp[^ */
	f_MoveBackDist = 0;
 800b722:	4b07      	ldr	r3, [pc, #28]	; (800b740 <MAP_init+0x38>)
 800b724:	f04f 0200 	mov.w	r2, #0
 800b728:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800b72a:	4b06      	ldr	r3, [pc, #24]	; (800b744 <MAP_init+0x3c>)
 800b72c:	2200      	movs	r2, #0
 800b72e:	701a      	strb	r2, [r3, #0]

}
 800b730:	bf00      	nop
 800b732:	bd80      	pop	{r7, pc}
 800b734:	200093c4 	.word	0x200093c4
 800b738:	200093c7 	.word	0x200093c7
 800b73c:	200093bd 	.word	0x200093bd
 800b740:	200093c0 	.word	0x200093c0
 800b744:	200002b5 	.word	0x200002b5

0800b748 <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 800b748:	b480      	push	{r7}
 800b74a:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_def;
 800b74c:	4b05      	ldr	r3, [pc, #20]	; (800b764 <MAP_Goal_init+0x1c>)
 800b74e:	2208      	movs	r2, #8
 800b750:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_def;
 800b752:	4b05      	ldr	r3, [pc, #20]	; (800b768 <MAP_Goal_init+0x20>)
 800b754:	2208      	movs	r2, #8
 800b756:	701a      	strb	r2, [r3, #0]
}
 800b758:	bf00      	nop
 800b75a:	46bd      	mov	sp, r7
 800b75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b760:	4770      	bx	lr
 800b762:	bf00      	nop
 800b764:	200093bc 	.word	0x200093bc
 800b768:	200093c5 	.word	0x200093c5

0800b76c <MAP_setPos>:

//	Storage_Clear( sizeof(g_sysMap), ADR_MAP );			// f[^Z[u
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b082      	sub	sp, #8
 800b770:	af00      	add	r7, sp, #0
 800b772:	4603      	mov	r3, r0
 800b774:	71fb      	strb	r3, [r7, #7]
 800b776:	460b      	mov	r3, r1
 800b778:	71bb      	strb	r3, [r7, #6]
 800b77a:	4613      	mov	r3, r2
 800b77c:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 800b77e:	4a09      	ldr	r2, [pc, #36]	; (800b7a4 <MAP_setPos+0x38>)
 800b780:	79fb      	ldrb	r3, [r7, #7]
 800b782:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 800b784:	4a08      	ldr	r2, [pc, #32]	; (800b7a8 <MAP_setPos+0x3c>)
 800b786:	79bb      	ldrb	r3, [r7, #6]
 800b788:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 800b78a:	4a08      	ldr	r2, [pc, #32]	; (800b7ac <MAP_setPos+0x40>)
 800b78c:	797b      	ldrb	r3, [r7, #5]
 800b78e:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 800b790:	797a      	ldrb	r2, [r7, #5]
 800b792:	79b9      	ldrb	r1, [r7, #6]
 800b794:	79fb      	ldrb	r3, [r7, #7]
 800b796:	4618      	mov	r0, r3
 800b798:	f7ff fd58 	bl	800b24c <MAP_setCmdPos>

}
 800b79c:	bf00      	nop
 800b79e:	3708      	adds	r7, #8
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	200093c7 	.word	0x200093c7
 800b7a8:	200093bd 	.word	0x200093bd
 800b7ac:	200093c4 	.word	0x200093c4

0800b7b0 <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b083      	sub	sp, #12
 800b7b4:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/* }bvf[^T */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	80bb      	strh	r3, [r7, #4]
 800b7ba:	e059      	b.n	800b870 <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 800b7bc:	2300      	movs	r3, #0
 800b7be:	80fb      	strh	r3, [r7, #6]
 800b7c0:	e050      	b.n	800b864 <MAP_clearMap+0xb4>
			uc_data = 0x00;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 800b7c6:	88fb      	ldrh	r3, [r7, #6]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d105      	bne.n	800b7d8 <MAP_clearMap+0x28>
 800b7cc:	88bb      	ldrh	r3, [r7, #4]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d102      	bne.n	800b7d8 <MAP_clearMap+0x28>
 800b7d2:	23fe      	movs	r3, #254	; 0xfe
 800b7d4:	70fb      	strb	r3, [r7, #3]
 800b7d6:	e03a      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 800b7d8:	88fb      	ldrh	r3, [r7, #6]
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d105      	bne.n	800b7ea <MAP_clearMap+0x3a>
 800b7de:	88bb      	ldrh	r3, [r7, #4]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d102      	bne.n	800b7ea <MAP_clearMap+0x3a>
 800b7e4:	23cc      	movs	r3, #204	; 0xcc
 800b7e6:	70fb      	strb	r3, [r7, #3]
 800b7e8:	e031      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 800b7ea:	88fb      	ldrh	r3, [r7, #6]
 800b7ec:	2b1f      	cmp	r3, #31
 800b7ee:	d105      	bne.n	800b7fc <MAP_clearMap+0x4c>
 800b7f0:	88bb      	ldrh	r3, [r7, #4]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d102      	bne.n	800b7fc <MAP_clearMap+0x4c>
 800b7f6:	2366      	movs	r3, #102	; 0x66
 800b7f8:	70fb      	strb	r3, [r7, #3]
 800b7fa:	e028      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 800b7fc:	88fb      	ldrh	r3, [r7, #6]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d105      	bne.n	800b80e <MAP_clearMap+0x5e>
 800b802:	88bb      	ldrh	r3, [r7, #4]
 800b804:	2b1f      	cmp	r3, #31
 800b806:	d102      	bne.n	800b80e <MAP_clearMap+0x5e>
 800b808:	2399      	movs	r3, #153	; 0x99
 800b80a:	70fb      	strb	r3, [r7, #3]
 800b80c:	e01f      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 800b80e:	88fb      	ldrh	r3, [r7, #6]
 800b810:	2b1f      	cmp	r3, #31
 800b812:	d105      	bne.n	800b820 <MAP_clearMap+0x70>
 800b814:	88bb      	ldrh	r3, [r7, #4]
 800b816:	2b1f      	cmp	r3, #31
 800b818:	d102      	bne.n	800b820 <MAP_clearMap+0x70>
 800b81a:	2333      	movs	r3, #51	; 0x33
 800b81c:	70fb      	strb	r3, [r7, #3]
 800b81e:	e016      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 800b820:	88fb      	ldrh	r3, [r7, #6]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d102      	bne.n	800b82c <MAP_clearMap+0x7c>
 800b826:	2388      	movs	r3, #136	; 0x88
 800b828:	70fb      	strb	r3, [r7, #3]
 800b82a:	e010      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 800b82c:	88fb      	ldrh	r3, [r7, #6]
 800b82e:	2b1f      	cmp	r3, #31
 800b830:	d102      	bne.n	800b838 <MAP_clearMap+0x88>
 800b832:	2322      	movs	r3, #34	; 0x22
 800b834:	70fb      	strb	r3, [r7, #3]
 800b836:	e00a      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 800b838:	88bb      	ldrh	r3, [r7, #4]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d102      	bne.n	800b844 <MAP_clearMap+0x94>
 800b83e:	2344      	movs	r3, #68	; 0x44
 800b840:	70fb      	strb	r3, [r7, #3]
 800b842:	e004      	b.n	800b84e <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 800b844:	88bb      	ldrh	r3, [r7, #4]
 800b846:	2b1f      	cmp	r3, #31
 800b848:	d101      	bne.n	800b84e <MAP_clearMap+0x9e>
 800b84a:	2311      	movs	r3, #17
 800b84c:	70fb      	strb	r3, [r7, #3]
			g_sysMap[y][x] = uc_data;
 800b84e:	88ba      	ldrh	r2, [r7, #4]
 800b850:	88fb      	ldrh	r3, [r7, #6]
 800b852:	490c      	ldr	r1, [pc, #48]	; (800b884 <MAP_clearMap+0xd4>)
 800b854:	0152      	lsls	r2, r2, #5
 800b856:	440a      	add	r2, r1
 800b858:	4413      	add	r3, r2
 800b85a:	78fa      	ldrb	r2, [r7, #3]
 800b85c:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 800b85e:	88fb      	ldrh	r3, [r7, #6]
 800b860:	3301      	adds	r3, #1
 800b862:	80fb      	strh	r3, [r7, #6]
 800b864:	88fb      	ldrh	r3, [r7, #6]
 800b866:	2b1f      	cmp	r3, #31
 800b868:	d9ab      	bls.n	800b7c2 <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800b86a:	88bb      	ldrh	r3, [r7, #4]
 800b86c:	3301      	adds	r3, #1
 800b86e:	80bb      	strh	r3, [r7, #4]
 800b870:	88bb      	ldrh	r3, [r7, #4]
 800b872:	2b1f      	cmp	r3, #31
 800b874:	d9a2      	bls.n	800b7bc <MAP_clearMap+0xc>
		}
	}

}
 800b876:	bf00      	nop
 800b878:	bf00      	nop
 800b87a:	370c      	adds	r7, #12
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr
 800b884:	200002e8 	.word	0x200002e8

0800b888 <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b082      	sub	sp, #8
 800b88c:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// ZT
	uc_wall = 0;
 800b88e:	2300      	movs	r3, #0
 800b890:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 800b892:	f7ff fc93 	bl	800b1bc <DIST_isWall_FRONT>
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d003      	beq.n	800b8a4 <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 800b89c:	79fb      	ldrb	r3, [r7, #7]
 800b89e:	f043 0311 	orr.w	r3, r3, #17
 800b8a2:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 800b8a4:	f7ff fcbc 	bl	800b220 <DIST_isWall_L_SIDE>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d003      	beq.n	800b8b6 <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 800b8ae:	79fb      	ldrb	r3, [r7, #7]
 800b8b0:	f063 0377 	orn	r3, r3, #119	; 0x77
 800b8b4:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 800b8b6:	f7ff fc9d 	bl	800b1f4 <DIST_isWall_R_SIDE>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d003      	beq.n	800b8c8 <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 800b8c0:	79fb      	ldrb	r3, [r7, #7]
 800b8c2:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 800b8c6:	71fb      	strb	r3, [r7, #7]
	}

	// }EXisZTf[^f[^
	if		( en_Head == EAST ){
 800b8c8:	4b0f      	ldr	r3, [pc, #60]	; (800b908 <MAP_getWallData+0x80>)
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d103      	bne.n	800b8d8 <MAP_getWallData+0x50>
		uc_wall = uc_wall >> 3;
 800b8d0:	79fb      	ldrb	r3, [r7, #7]
 800b8d2:	08db      	lsrs	r3, r3, #3
 800b8d4:	71fb      	strb	r3, [r7, #7]
 800b8d6:	e00e      	b.n	800b8f6 <MAP_getWallData+0x6e>
	}
	else if ( en_Head == SOUTH ){
 800b8d8:	4b0b      	ldr	r3, [pc, #44]	; (800b908 <MAP_getWallData+0x80>)
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	2b02      	cmp	r3, #2
 800b8de:	d103      	bne.n	800b8e8 <MAP_getWallData+0x60>
		uc_wall = uc_wall >> 2;
 800b8e0:	79fb      	ldrb	r3, [r7, #7]
 800b8e2:	089b      	lsrs	r3, r3, #2
 800b8e4:	71fb      	strb	r3, [r7, #7]
 800b8e6:	e006      	b.n	800b8f6 <MAP_getWallData+0x6e>
	}
	else if ( en_Head == WEST ){
 800b8e8:	4b07      	ldr	r3, [pc, #28]	; (800b908 <MAP_getWallData+0x80>)
 800b8ea:	781b      	ldrb	r3, [r3, #0]
 800b8ec:	2b03      	cmp	r3, #3
 800b8ee:	d102      	bne.n	800b8f6 <MAP_getWallData+0x6e>
		uc_wall = uc_wall >> 1;
 800b8f0:	79fb      	ldrb	r3, [r7, #7]
 800b8f2:	085b      	lsrs	r3, r3, #1
 800b8f4:	71fb      	strb	r3, [r7, #7]
	}

	//	TtO
	return ( uc_wall | 0xf0 );
 800b8f6:	79fb      	ldrb	r3, [r7, #7]
 800b8f8:	f063 030f 	orn	r3, r3, #15
 800b8fc:	b2db      	uxtb	r3, r3
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3708      	adds	r7, #8
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	200093c4 	.word	0x200093c4

0800b90c <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	sH
	if ( ( mx == 0 ) && ( my == 0 ) ){
 800b912:	4b66      	ldr	r3, [pc, #408]	; (800baac <MAP_makeMapData+0x1a0>)
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d106      	bne.n	800b928 <MAP_makeMapData+0x1c>
 800b91a:	4b65      	ldr	r3, [pc, #404]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d102      	bne.n	800b928 <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 800b922:	23fe      	movs	r3, #254	; 0xfe
 800b924:	71fb      	strb	r3, [r7, #7]
 800b926:	e003      	b.n	800b930 <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 800b928:	f7ff ffae 	bl	800b888 <MAP_getWallData>
 800b92c:	4603      	mov	r3, r0
 800b92e:	71fb      	strb	r3, [r7, #7]
	}
	g_sysMap[my][mx] = uc_wall;
 800b930:	4b5f      	ldr	r3, [pc, #380]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b932:	781b      	ldrb	r3, [r3, #0]
 800b934:	4618      	mov	r0, r3
 800b936:	4b5d      	ldr	r3, [pc, #372]	; (800baac <MAP_makeMapData+0x1a0>)
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	4619      	mov	r1, r3
 800b93c:	4a5d      	ldr	r2, [pc, #372]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800b93e:	0143      	lsls	r3, r0, #5
 800b940:	4413      	add	r3, r2
 800b942:	440b      	add	r3, r1
 800b944:	79fa      	ldrb	r2, [r7, #7]
 800b946:	701a      	strb	r2, [r3, #0]

	//	l`of[^XV
	if ( mx != (MAP_X_SIZE-1) ){
 800b948:	4b58      	ldr	r3, [pc, #352]	; (800baac <MAP_makeMapData+0x1a0>)
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	2b1f      	cmp	r3, #31
 800b94e:	d026      	beq.n	800b99e <MAP_makeMapData+0x92>
		g_sysMap[my][mx+1] = ( g_sysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 800b950:	4b57      	ldr	r3, [pc, #348]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	461a      	mov	r2, r3
 800b956:	4b55      	ldr	r3, [pc, #340]	; (800baac <MAP_makeMapData+0x1a0>)
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	3301      	adds	r3, #1
 800b95c:	4955      	ldr	r1, [pc, #340]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800b95e:	0152      	lsls	r2, r2, #5
 800b960:	440a      	add	r2, r1
 800b962:	4413      	add	r3, r2
 800b964:	781b      	ldrb	r3, [r3, #0]
 800b966:	b25b      	sxtb	r3, r3
 800b968:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800b96c:	b25b      	sxtb	r3, r3
 800b96e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b972:	b25a      	sxtb	r2, r3
 800b974:	79fb      	ldrb	r3, [r7, #7]
 800b976:	009b      	lsls	r3, r3, #2
 800b978:	b25b      	sxtb	r3, r3
 800b97a:	f003 0308 	and.w	r3, r3, #8
 800b97e:	b25b      	sxtb	r3, r3
 800b980:	4313      	orrs	r3, r2
 800b982:	b259      	sxtb	r1, r3
 800b984:	4b4a      	ldr	r3, [pc, #296]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	461a      	mov	r2, r3
 800b98a:	4b48      	ldr	r3, [pc, #288]	; (800baac <MAP_makeMapData+0x1a0>)
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	3301      	adds	r3, #1
 800b990:	b2c8      	uxtb	r0, r1
 800b992:	4948      	ldr	r1, [pc, #288]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800b994:	0152      	lsls	r2, r2, #5
 800b996:	440a      	add	r2, r1
 800b998:	4413      	add	r3, r2
 800b99a:	4602      	mov	r2, r0
 800b99c:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 800b99e:	4b43      	ldr	r3, [pc, #268]	; (800baac <MAP_makeMapData+0x1a0>)
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d027      	beq.n	800b9f6 <MAP_makeMapData+0xea>
		g_sysMap[my][mx-1] = ( g_sysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 800b9a6:	4b42      	ldr	r3, [pc, #264]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b9a8:	781b      	ldrb	r3, [r3, #0]
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	4b3f      	ldr	r3, [pc, #252]	; (800baac <MAP_makeMapData+0x1a0>)
 800b9ae:	781b      	ldrb	r3, [r3, #0]
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	4940      	ldr	r1, [pc, #256]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800b9b4:	0152      	lsls	r2, r2, #5
 800b9b6:	440a      	add	r2, r1
 800b9b8:	4413      	add	r3, r2
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	b25b      	sxtb	r3, r3
 800b9be:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b9c2:	b25b      	sxtb	r3, r3
 800b9c4:	f043 0320 	orr.w	r3, r3, #32
 800b9c8:	b25a      	sxtb	r2, r3
 800b9ca:	79fb      	ldrb	r3, [r7, #7]
 800b9cc:	089b      	lsrs	r3, r3, #2
 800b9ce:	b2db      	uxtb	r3, r3
 800b9d0:	b25b      	sxtb	r3, r3
 800b9d2:	f003 0302 	and.w	r3, r3, #2
 800b9d6:	b25b      	sxtb	r3, r3
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	b259      	sxtb	r1, r3
 800b9dc:	4b34      	ldr	r3, [pc, #208]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	461a      	mov	r2, r3
 800b9e2:	4b32      	ldr	r3, [pc, #200]	; (800baac <MAP_makeMapData+0x1a0>)
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	3b01      	subs	r3, #1
 800b9e8:	b2c8      	uxtb	r0, r1
 800b9ea:	4932      	ldr	r1, [pc, #200]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800b9ec:	0152      	lsls	r2, r2, #5
 800b9ee:	440a      	add	r2, r1
 800b9f0:	4413      	add	r3, r2
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 800b9f6:	4b2e      	ldr	r3, [pc, #184]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	2b1f      	cmp	r3, #31
 800b9fc:	d026      	beq.n	800ba4c <MAP_makeMapData+0x140>
		g_sysMap[my+1][mx] = ( g_sysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 800b9fe:	4b2c      	ldr	r3, [pc, #176]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800ba00:	781b      	ldrb	r3, [r3, #0]
 800ba02:	3301      	adds	r3, #1
 800ba04:	4a29      	ldr	r2, [pc, #164]	; (800baac <MAP_makeMapData+0x1a0>)
 800ba06:	7812      	ldrb	r2, [r2, #0]
 800ba08:	4611      	mov	r1, r2
 800ba0a:	4a2a      	ldr	r2, [pc, #168]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800ba0c:	015b      	lsls	r3, r3, #5
 800ba0e:	4413      	add	r3, r2
 800ba10:	440b      	add	r3, r1
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	b25b      	sxtb	r3, r3
 800ba16:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800ba1a:	b25b      	sxtb	r3, r3
 800ba1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba20:	b25a      	sxtb	r2, r3
 800ba22:	79fb      	ldrb	r3, [r7, #7]
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	b25b      	sxtb	r3, r3
 800ba28:	f003 0304 	and.w	r3, r3, #4
 800ba2c:	b25b      	sxtb	r3, r3
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	b259      	sxtb	r1, r3
 800ba32:	4b1f      	ldr	r3, [pc, #124]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800ba34:	781b      	ldrb	r3, [r3, #0]
 800ba36:	3301      	adds	r3, #1
 800ba38:	4a1c      	ldr	r2, [pc, #112]	; (800baac <MAP_makeMapData+0x1a0>)
 800ba3a:	7812      	ldrb	r2, [r2, #0]
 800ba3c:	4610      	mov	r0, r2
 800ba3e:	b2c9      	uxtb	r1, r1
 800ba40:	4a1c      	ldr	r2, [pc, #112]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800ba42:	015b      	lsls	r3, r3, #5
 800ba44:	4413      	add	r3, r2
 800ba46:	4403      	add	r3, r0
 800ba48:	460a      	mov	r2, r1
 800ba4a:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 800ba4c:	4b18      	ldr	r3, [pc, #96]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800ba4e:	781b      	ldrb	r3, [r3, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d027      	beq.n	800baa4 <MAP_makeMapData+0x198>
		g_sysMap[my-1][mx] = ( g_sysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 800ba54:	4b16      	ldr	r3, [pc, #88]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800ba56:	781b      	ldrb	r3, [r3, #0]
 800ba58:	3b01      	subs	r3, #1
 800ba5a:	4a14      	ldr	r2, [pc, #80]	; (800baac <MAP_makeMapData+0x1a0>)
 800ba5c:	7812      	ldrb	r2, [r2, #0]
 800ba5e:	4611      	mov	r1, r2
 800ba60:	4a14      	ldr	r2, [pc, #80]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800ba62:	015b      	lsls	r3, r3, #5
 800ba64:	4413      	add	r3, r2
 800ba66:	440b      	add	r3, r1
 800ba68:	781b      	ldrb	r3, [r3, #0]
 800ba6a:	b25b      	sxtb	r3, r3
 800ba6c:	f023 0311 	bic.w	r3, r3, #17
 800ba70:	b25b      	sxtb	r3, r3
 800ba72:	f043 0310 	orr.w	r3, r3, #16
 800ba76:	b25a      	sxtb	r2, r3
 800ba78:	79fb      	ldrb	r3, [r7, #7]
 800ba7a:	089b      	lsrs	r3, r3, #2
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	b25b      	sxtb	r3, r3
 800ba80:	f003 0301 	and.w	r3, r3, #1
 800ba84:	b25b      	sxtb	r3, r3
 800ba86:	4313      	orrs	r3, r2
 800ba88:	b259      	sxtb	r1, r3
 800ba8a:	4b09      	ldr	r3, [pc, #36]	; (800bab0 <MAP_makeMapData+0x1a4>)
 800ba8c:	781b      	ldrb	r3, [r3, #0]
 800ba8e:	3b01      	subs	r3, #1
 800ba90:	4a06      	ldr	r2, [pc, #24]	; (800baac <MAP_makeMapData+0x1a0>)
 800ba92:	7812      	ldrb	r2, [r2, #0]
 800ba94:	4610      	mov	r0, r2
 800ba96:	b2c9      	uxtb	r1, r1
 800ba98:	4a06      	ldr	r2, [pc, #24]	; (800bab4 <MAP_makeMapData+0x1a8>)
 800ba9a:	015b      	lsls	r3, r3, #5
 800ba9c:	4413      	add	r3, r2
 800ba9e:	4403      	add	r3, r0
 800baa0:	460a      	mov	r2, r1
 800baa2:	701a      	strb	r2, [r3, #0]
	}

}
 800baa4:	bf00      	nop
 800baa6:	3708      	adds	r7, #8
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}
 800baac:	200093c7 	.word	0x200093c7
 800bab0:	200093bd 	.word	0x200093bd
 800bab4:	200002e8 	.word	0x200002e8

0800bab8 <setStep>:
	}
	while( uc_level != 0 );
	
}

void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 800bab8:	b580      	push	{r7, lr}
 800baba:	b082      	sub	sp, #8
 800babc:	af00      	add	r7, sp, #0
 800babe:	4603      	mov	r3, r0
 800bac0:	71fb      	strb	r3, [r7, #7]
 800bac2:	460b      	mov	r3, r1
 800bac4:	71bb      	strb	r3, [r7, #6]
 800bac6:	4613      	mov	r3, r2
 800bac8:	80bb      	strh	r3, [r7, #4]
	/* (x, y)  */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 800baca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	db0b      	blt.n	800baea <setStep+0x32>
 800bad2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	db07      	blt.n	800baea <setStep+0x32>
 800bada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bade:	2b1f      	cmp	r3, #31
 800bae0:	dc03      	bgt.n	800baea <setStep+0x32>
 800bae2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800bae6:	2b1f      	cmp	r3, #31
 800bae8:	dd03      	ble.n	800baf2 <setStep+0x3a>
		printf( "referred to out of field\r\n");
 800baea:	4808      	ldr	r0, [pc, #32]	; (800bb0c <setStep+0x54>)
 800baec:	f003 fd06 	bl	800f4fc <puts>
		return;
 800baf0:	e009      	b.n	800bb06 <setStep+0x4e>
	}
	us_cmap[y][x] = step;
 800baf2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800baf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bafa:	4905      	ldr	r1, [pc, #20]	; (800bb10 <setStep+0x58>)
 800bafc:	0152      	lsls	r2, r2, #5
 800bafe:	4413      	add	r3, r2
 800bb00:	88ba      	ldrh	r2, [r7, #4]
 800bb02:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800bb06:	3708      	adds	r7, #8
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	080148fc 	.word	0x080148fc
 800bb10:	2000070c 	.word	0x2000070c

0800bb14 <MAP_makeContourMap_kai2>:

void  MAP_makeContourMap_kai2(
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 800bb14:	b590      	push	{r4, r7, lr}
 800bb16:	b0cd      	sub	sp, #308	; 0x134
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	4604      	mov	r4, r0
 800bb1c:	4608      	mov	r0, r1
 800bb1e:	4611      	mov	r1, r2
 800bb20:	1dfb      	adds	r3, r7, #7
 800bb22:	4622      	mov	r2, r4
 800bb24:	701a      	strb	r2, [r3, #0]
 800bb26:	1dbb      	adds	r3, r7, #6
 800bb28:	4602      	mov	r2, r0
 800bb2a:	701a      	strb	r2, [r3, #0]
 800bb2c:	1d7b      	adds	r3, r7, #5
 800bb2e:	460a      	mov	r2, r1
 800bb30:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// 
 800bb32:	1d7b      	adds	r3, r7, #5
 800bb34:	1d7a      	adds	r2, r7, #5
 800bb36:	7812      	ldrb	r2, [r2, #0]
 800bb38:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 800bb3a:	f107 0310 	add.w	r3, r7, #16
 800bb3e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 800bb42:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bb46:	f7f7 f9df 	bl	8002f08 <initQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800bb50:	e014      	b.n	800bb7c <MAP_makeContourMap_kai2+0x68>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800bb52:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800bb56:	095b      	lsrs	r3, r3, #5
 800bb58:	b29b      	uxth	r3, r3
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800bb60:	f003 031f 	and.w	r3, r3, #31
 800bb64:	49ba      	ldr	r1, [pc, #744]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bb66:	0152      	lsls	r2, r2, #5
 800bb68:	4413      	add	r3, r2
 800bb6a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bb6e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bb72:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800bb76:	3301      	adds	r3, #1
 800bb78:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800bb7c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800bb80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb84:	d3e5      	bcc.n	800bb52 <MAP_makeContourMap_kai2+0x3e>
	/*  */
//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0 */
	setStep(uc_goalX, uc_goalY, 0);
 800bb86:	1dfb      	adds	r3, r7, #7
 800bb88:	f993 0000 	ldrsb.w	r0, [r3]
 800bb8c:	1dbb      	adds	r3, r7, #6
 800bb8e:	f993 3000 	ldrsb.w	r3, [r3]
 800bb92:	2200      	movs	r2, #0
 800bb94:	4619      	mov	r1, r3
 800bb96:	f7ff ff8f 	bl	800bab8 <setStep>
	st_pos.x = uc_goalX;
 800bb9a:	1dfb      	adds	r3, r7, #7
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = uc_goalY;
 800bba2:	1dbb      	adds	r3, r7, #6
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 800bbb0:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800bbb4:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bbb8:	f7f7 f9d6 	bl	8002f68 <enqueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 800bbbc:	e13b      	b.n	800be36 <MAP_makeContourMap_kai2+0x322>
		const stPOSITION focus = dequeue(pQueue);
 800bbbe:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bbc2:	f7f7 fa0d 	bl	8002fe0 <dequeue>
 800bbc6:	4602      	mov	r2, r0
 800bbc8:	f107 030c 	add.w	r3, r7, #12
 800bbcc:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 800bbce:	f107 030c 	add.w	r3, r7, #12
 800bbd2:	885b      	ldrh	r3, [r3, #2]
 800bbd4:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 800bbd8:	f107 030c 	add.w	r3, r7, #12
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 800bbe2:	f107 030c 	add.w	r3, r7, #12
 800bbe6:	785b      	ldrb	r3, [r3, #1]
 800bbe8:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 800bbec:	f107 0308 	add.w	r3, r7, #8
 800bbf0:	f107 020c 	add.w	r2, r7, #12
 800bbf4:	6812      	ldr	r2, [r2, #0]
 800bbf6:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 800bbf8:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800bbfc:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bc00:	4994      	ldr	r1, [pc, #592]	; (800be54 <MAP_makeContourMap_kai2+0x340>)
 800bc02:	0152      	lsls	r2, r2, #5
 800bc04:	440a      	add	r2, r1
 800bc06:	4413      	add	r3, r2
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800bc0e:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800bc12:	f003 0301 	and.w	r3, r3, #1
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d13e      	bne.n	800bc98 <MAP_makeContourMap_kai2+0x184>
 800bc1a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bc1e:	2b1f      	cmp	r3, #31
 800bc20:	d03a      	beq.n	800bc98 <MAP_makeContourMap_kai2+0x184>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 800bc22:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bc26:	1c5a      	adds	r2, r3, #1
 800bc28:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bc2c:	4988      	ldr	r1, [pc, #544]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bc2e:	0152      	lsls	r2, r2, #5
 800bc30:	4413      	add	r3, r2
 800bc32:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc36:	461a      	mov	r2, r3
 800bc38:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	429a      	cmp	r2, r3
 800bc40:	dd2a      	ble.n	800bc98 <MAP_makeContourMap_kai2+0x184>
				next.step = focus_step + 1;
 800bc42:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bc46:	3301      	adds	r3, #1
 800bc48:	b29a      	uxth	r2, r3
 800bc4a:	f107 0308 	add.w	r3, r7, #8
 800bc4e:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 800bc50:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bc54:	1c5a      	adds	r2, r3, #1
 800bc56:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bc5a:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800bc5e:	3101      	adds	r1, #1
 800bc60:	b288      	uxth	r0, r1
 800bc62:	497b      	ldr	r1, [pc, #492]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bc64:	0152      	lsls	r2, r2, #5
 800bc66:	4413      	add	r3, r2
 800bc68:	4602      	mov	r2, r0
 800bc6a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800bc6e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bc72:	b2da      	uxtb	r2, r3
 800bc74:	f107 0308 	add.w	r3, r7, #8
 800bc78:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 800bc7a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bc7e:	b2db      	uxtb	r3, r3
 800bc80:	3301      	adds	r3, #1
 800bc82:	b2da      	uxtb	r2, r3
 800bc84:	f107 0308 	add.w	r3, r7, #8
 800bc88:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 800bc8a:	f107 0308 	add.w	r3, r7, #8
 800bc8e:	6819      	ldr	r1, [r3, #0]
 800bc90:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bc94:	f7f7 f968 	bl	8002f68 <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800bc98:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800bc9c:	f003 0302 	and.w	r3, r3, #2
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d13e      	bne.n	800bd22 <MAP_makeContourMap_kai2+0x20e>
 800bca4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bca8:	2b1f      	cmp	r3, #31
 800bcaa:	d03a      	beq.n	800bd22 <MAP_makeContourMap_kai2+0x20e>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 800bcac:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800bcb0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bcb4:	3301      	adds	r3, #1
 800bcb6:	4966      	ldr	r1, [pc, #408]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bcb8:	0152      	lsls	r2, r2, #5
 800bcba:	4413      	add	r3, r2
 800bcbc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bcc0:	461a      	mov	r2, r3
 800bcc2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bcc6:	3301      	adds	r3, #1
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	dd2a      	ble.n	800bd22 <MAP_makeContourMap_kai2+0x20e>
				next.step = focus_step + 1;
 800bccc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	b29a      	uxth	r2, r3
 800bcd4:	f107 0308 	add.w	r3, r7, #8
 800bcd8:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 800bcda:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800bcde:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bce2:	3301      	adds	r3, #1
 800bce4:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800bce8:	3101      	adds	r1, #1
 800bcea:	b288      	uxth	r0, r1
 800bcec:	4958      	ldr	r1, [pc, #352]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bcee:	0152      	lsls	r2, r2, #5
 800bcf0:	4413      	add	r3, r2
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 800bcf8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bcfc:	b2db      	uxtb	r3, r3
 800bcfe:	3301      	adds	r3, #1
 800bd00:	b2da      	uxtb	r2, r3
 800bd02:	f107 0308 	add.w	r3, r7, #8
 800bd06:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800bd08:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bd0c:	b2da      	uxtb	r2, r3
 800bd0e:	f107 0308 	add.w	r3, r7, #8
 800bd12:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800bd14:	f107 0308 	add.w	r3, r7, #8
 800bd18:	6819      	ldr	r1, [r3, #0]
 800bd1a:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bd1e:	f7f7 f923 	bl	8002f68 <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800bd22:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800bd26:	f003 0304 	and.w	r3, r3, #4
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d13e      	bne.n	800bdac <MAP_makeContourMap_kai2+0x298>
 800bd2e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d03a      	beq.n	800bdac <MAP_makeContourMap_kai2+0x298>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 800bd36:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bd3a:	1e5a      	subs	r2, r3, #1
 800bd3c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bd40:	4943      	ldr	r1, [pc, #268]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bd42:	0152      	lsls	r2, r2, #5
 800bd44:	4413      	add	r3, r2
 800bd46:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bd4a:	461a      	mov	r2, r3
 800bd4c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bd50:	3301      	adds	r3, #1
 800bd52:	429a      	cmp	r2, r3
 800bd54:	dd2a      	ble.n	800bdac <MAP_makeContourMap_kai2+0x298>
				next.step = focus_step + 1;
 800bd56:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	b29a      	uxth	r2, r3
 800bd5e:	f107 0308 	add.w	r3, r7, #8
 800bd62:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 800bd64:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bd68:	1e5a      	subs	r2, r3, #1
 800bd6a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bd6e:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800bd72:	3101      	adds	r1, #1
 800bd74:	b288      	uxth	r0, r1
 800bd76:	4936      	ldr	r1, [pc, #216]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bd78:	0152      	lsls	r2, r2, #5
 800bd7a:	4413      	add	r3, r2
 800bd7c:	4602      	mov	r2, r0
 800bd7e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800bd82:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bd86:	b2da      	uxtb	r2, r3
 800bd88:	f107 0308 	add.w	r3, r7, #8
 800bd8c:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 800bd8e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	3b01      	subs	r3, #1
 800bd96:	b2da      	uxtb	r2, r3
 800bd98:	f107 0308 	add.w	r3, r7, #8
 800bd9c:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800bd9e:	f107 0308 	add.w	r3, r7, #8
 800bda2:	6819      	ldr	r1, [r3, #0]
 800bda4:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bda8:	f7f7 f8de 	bl	8002f68 <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800bdac:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800bdb0:	f003 0308 	and.w	r3, r3, #8
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d13e      	bne.n	800be36 <MAP_makeContourMap_kai2+0x322>
 800bdb8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d03a      	beq.n	800be36 <MAP_makeContourMap_kai2+0x322>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 800bdc0:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800bdc4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bdc8:	3b01      	subs	r3, #1
 800bdca:	4921      	ldr	r1, [pc, #132]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800bdcc:	0152      	lsls	r2, r2, #5
 800bdce:	4413      	add	r3, r2
 800bdd0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bdd4:	461a      	mov	r2, r3
 800bdd6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bdda:	3301      	adds	r3, #1
 800bddc:	429a      	cmp	r2, r3
 800bdde:	dd2a      	ble.n	800be36 <MAP_makeContourMap_kai2+0x322>
				next.step = focus_step + 1;
 800bde0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800bde4:	3301      	adds	r3, #1
 800bde6:	b29a      	uxth	r2, r3
 800bde8:	f107 0308 	add.w	r3, r7, #8
 800bdec:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 800bdee:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800bdf2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800bdf6:	3b01      	subs	r3, #1
 800bdf8:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800bdfc:	3101      	adds	r1, #1
 800bdfe:	b288      	uxth	r0, r1
 800be00:	4913      	ldr	r1, [pc, #76]	; (800be50 <MAP_makeContourMap_kai2+0x33c>)
 800be02:	0152      	lsls	r2, r2, #5
 800be04:	4413      	add	r3, r2
 800be06:	4602      	mov	r2, r0
 800be08:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 800be0c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800be10:	b2db      	uxtb	r3, r3
 800be12:	3b01      	subs	r3, #1
 800be14:	b2da      	uxtb	r2, r3
 800be16:	f107 0308 	add.w	r3, r7, #8
 800be1a:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800be1c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800be20:	b2da      	uxtb	r2, r3
 800be22:	f107 0308 	add.w	r3, r7, #8
 800be26:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800be28:	f107 0308 	add.w	r3, r7, #8
 800be2c:	6819      	ldr	r1, [r3, #0]
 800be2e:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800be32:	f7f7 f899 	bl	8002f68 <enqueue>
	while (pQueue->flag != EMPTY) {
 800be36:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800be3a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800be3e:	2b00      	cmp	r3, #0
 800be40:	f47f aebd 	bne.w	800bbbe <MAP_makeContourMap_kai2+0xaa>
			}
		}

	}

}
 800be44:	bf00      	nop
 800be46:	bf00      	nop
 800be48:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd90      	pop	{r4, r7, pc}
 800be50:	2000070c 	.word	0x2000070c
 800be54:	200002e8 	.word	0x200002e8

0800be58 <MAP_calcMouseDir>:
}

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] vZ@
	enMAP_HEAD_DIR* 	p_head			///< [out] isilj
){
 800be58:	b480      	push	{r7}
 800be5a:	b085      	sub	sp, #20
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	4603      	mov	r3, r0
 800be60:	6039      	str	r1, [r7, #0]
 800be62:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/* vZ */
	// MAP@
	if( CONTOUR_SYSTEM == en_calcType ){
 800be64:	79fb      	ldrb	r3, [r7, #7]
 800be66:	2b00      	cmp	r3, #0
 800be68:	f040 80ee 	bne.w	800c048 <MAP_calcMouseDir+0x1f0>
		// 4InZoB
		// AAIB
		// @T,i AT, BT,i CT,
		uc_wall = g_sysMap[my][mx];
 800be6c:	4b7b      	ldr	r3, [pc, #492]	; (800c05c <MAP_calcMouseDir+0x204>)
 800be6e:	781b      	ldrb	r3, [r3, #0]
 800be70:	4618      	mov	r0, r3
 800be72:	4b7b      	ldr	r3, [pc, #492]	; (800c060 <MAP_calcMouseDir+0x208>)
 800be74:	781b      	ldrb	r3, [r3, #0]
 800be76:	4619      	mov	r1, r3
 800be78:	4a7a      	ldr	r2, [pc, #488]	; (800c064 <MAP_calcMouseDir+0x20c>)
 800be7a:	0143      	lsls	r3, r0, #5
 800be7c:	4413      	add	r3, r2
 800be7e:	440b      	add	r3, r1
 800be80:	781b      	ldrb	r3, [r3, #0]
 800be82:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[]~16[]~4[]
 800be84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800be88:	81fb      	strh	r3, [r7, #14]

		/* 4r */
		//	kmF
		if ( ( uc_wall & 1 ) == 0 ){
 800be8a:	7abb      	ldrb	r3, [r7, #10]
 800be8c:	f003 0301 	and.w	r3, r3, #1
 800be90:	2b00      	cmp	r3, #0
 800be92:	d12f      	bne.n	800bef4 <MAP_calcMouseDir+0x9c>
			us_new = us_cmap[my+1][mx] * 4 + 4;
 800be94:	4b71      	ldr	r3, [pc, #452]	; (800c05c <MAP_calcMouseDir+0x204>)
 800be96:	781b      	ldrb	r3, [r3, #0]
 800be98:	3301      	adds	r3, #1
 800be9a:	4a71      	ldr	r2, [pc, #452]	; (800c060 <MAP_calcMouseDir+0x208>)
 800be9c:	7812      	ldrb	r2, [r2, #0]
 800be9e:	4611      	mov	r1, r2
 800bea0:	4a71      	ldr	r2, [pc, #452]	; (800c068 <MAP_calcMouseDir+0x210>)
 800bea2:	015b      	lsls	r3, r3, #5
 800bea4:	440b      	add	r3, r1
 800bea6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800beaa:	3301      	adds	r3, #1
 800beac:	b29b      	uxth	r3, r3
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800beb2:	4b6a      	ldr	r3, [pc, #424]	; (800c05c <MAP_calcMouseDir+0x204>)
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	3301      	adds	r3, #1
 800beb8:	4a69      	ldr	r2, [pc, #420]	; (800c060 <MAP_calcMouseDir+0x208>)
 800beba:	7812      	ldrb	r2, [r2, #0]
 800bebc:	4611      	mov	r1, r2
 800bebe:	4a69      	ldr	r2, [pc, #420]	; (800c064 <MAP_calcMouseDir+0x20c>)
 800bec0:	015b      	lsls	r3, r3, #5
 800bec2:	4413      	add	r3, r2
 800bec4:	440b      	add	r3, r1
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800becc:	2bf0      	cmp	r3, #240	; 0xf0
 800bece:	d002      	beq.n	800bed6 <MAP_calcMouseDir+0x7e>
 800bed0:	89bb      	ldrh	r3, [r7, #12]
 800bed2:	3b02      	subs	r3, #2
 800bed4:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 800bed6:	4b65      	ldr	r3, [pc, #404]	; (800c06c <MAP_calcMouseDir+0x214>)
 800bed8:	781b      	ldrb	r3, [r3, #0]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d102      	bne.n	800bee4 <MAP_calcMouseDir+0x8c>
 800bede:	89bb      	ldrh	r3, [r7, #12]
 800bee0:	3b01      	subs	r3, #1
 800bee2:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800bee4:	89ba      	ldrh	r2, [r7, #12]
 800bee6:	89fb      	ldrh	r3, [r7, #14]
 800bee8:	429a      	cmp	r2, r3
 800beea:	d203      	bcs.n	800bef4 <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 800beec:	89bb      	ldrh	r3, [r7, #12]
 800beee:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 800bef0:	2300      	movs	r3, #0
 800bef2:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 2 ) == 0 ){
 800bef4:	7abb      	ldrb	r3, [r7, #10]
 800bef6:	f003 0302 	and.w	r3, r3, #2
 800befa:	2b00      	cmp	r3, #0
 800befc:	d12f      	bne.n	800bf5e <MAP_calcMouseDir+0x106>
			us_new = us_cmap[my][mx+1] * 4 + 4;
 800befe:	4b57      	ldr	r3, [pc, #348]	; (800c05c <MAP_calcMouseDir+0x204>)
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	461a      	mov	r2, r3
 800bf04:	4b56      	ldr	r3, [pc, #344]	; (800c060 <MAP_calcMouseDir+0x208>)
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	3301      	adds	r3, #1
 800bf0a:	4957      	ldr	r1, [pc, #348]	; (800c068 <MAP_calcMouseDir+0x210>)
 800bf0c:	0152      	lsls	r2, r2, #5
 800bf0e:	4413      	add	r3, r2
 800bf10:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bf14:	3301      	adds	r3, #1
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800bf1c:	4b4f      	ldr	r3, [pc, #316]	; (800c05c <MAP_calcMouseDir+0x204>)
 800bf1e:	781b      	ldrb	r3, [r3, #0]
 800bf20:	461a      	mov	r2, r3
 800bf22:	4b4f      	ldr	r3, [pc, #316]	; (800c060 <MAP_calcMouseDir+0x208>)
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	3301      	adds	r3, #1
 800bf28:	494e      	ldr	r1, [pc, #312]	; (800c064 <MAP_calcMouseDir+0x20c>)
 800bf2a:	0152      	lsls	r2, r2, #5
 800bf2c:	440a      	add	r2, r1
 800bf2e:	4413      	add	r3, r2
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf36:	2bf0      	cmp	r3, #240	; 0xf0
 800bf38:	d002      	beq.n	800bf40 <MAP_calcMouseDir+0xe8>
 800bf3a:	89bb      	ldrh	r3, [r7, #12]
 800bf3c:	3b02      	subs	r3, #2
 800bf3e:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 800bf40:	4b4a      	ldr	r3, [pc, #296]	; (800c06c <MAP_calcMouseDir+0x214>)
 800bf42:	781b      	ldrb	r3, [r3, #0]
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	d102      	bne.n	800bf4e <MAP_calcMouseDir+0xf6>
 800bf48:	89bb      	ldrh	r3, [r7, #12]
 800bf4a:	3b01      	subs	r3, #1
 800bf4c:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800bf4e:	89ba      	ldrh	r2, [r7, #12]
 800bf50:	89fb      	ldrh	r3, [r7, #14]
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d203      	bcs.n	800bf5e <MAP_calcMouseDir+0x106>
				us_base = us_new;
 800bf56:	89bb      	ldrh	r3, [r7, #12]
 800bf58:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 4 ) == 0 ){
 800bf5e:	7abb      	ldrb	r3, [r7, #10]
 800bf60:	f003 0304 	and.w	r3, r3, #4
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d12f      	bne.n	800bfc8 <MAP_calcMouseDir+0x170>
			us_new = us_cmap[my-1][mx] * 4 + 4;
 800bf68:	4b3c      	ldr	r3, [pc, #240]	; (800c05c <MAP_calcMouseDir+0x204>)
 800bf6a:	781b      	ldrb	r3, [r3, #0]
 800bf6c:	3b01      	subs	r3, #1
 800bf6e:	4a3c      	ldr	r2, [pc, #240]	; (800c060 <MAP_calcMouseDir+0x208>)
 800bf70:	7812      	ldrb	r2, [r2, #0]
 800bf72:	4611      	mov	r1, r2
 800bf74:	4a3c      	ldr	r2, [pc, #240]	; (800c068 <MAP_calcMouseDir+0x210>)
 800bf76:	015b      	lsls	r3, r3, #5
 800bf78:	440b      	add	r3, r1
 800bf7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf7e:	3301      	adds	r3, #1
 800bf80:	b29b      	uxth	r3, r3
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 800bf86:	4b35      	ldr	r3, [pc, #212]	; (800c05c <MAP_calcMouseDir+0x204>)
 800bf88:	781b      	ldrb	r3, [r3, #0]
 800bf8a:	3b01      	subs	r3, #1
 800bf8c:	4a34      	ldr	r2, [pc, #208]	; (800c060 <MAP_calcMouseDir+0x208>)
 800bf8e:	7812      	ldrb	r2, [r2, #0]
 800bf90:	4611      	mov	r1, r2
 800bf92:	4a34      	ldr	r2, [pc, #208]	; (800c064 <MAP_calcMouseDir+0x20c>)
 800bf94:	015b      	lsls	r3, r3, #5
 800bf96:	4413      	add	r3, r2
 800bf98:	440b      	add	r3, r1
 800bf9a:	781b      	ldrb	r3, [r3, #0]
 800bf9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bfa0:	2bf0      	cmp	r3, #240	; 0xf0
 800bfa2:	d002      	beq.n	800bfaa <MAP_calcMouseDir+0x152>
 800bfa4:	89bb      	ldrh	r3, [r7, #12]
 800bfa6:	3b02      	subs	r3, #2
 800bfa8:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 800bfaa:	4b30      	ldr	r3, [pc, #192]	; (800c06c <MAP_calcMouseDir+0x214>)
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	2b02      	cmp	r3, #2
 800bfb0:	d102      	bne.n	800bfb8 <MAP_calcMouseDir+0x160>
 800bfb2:	89bb      	ldrh	r3, [r7, #12]
 800bfb4:	3b01      	subs	r3, #1
 800bfb6:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800bfb8:	89ba      	ldrh	r2, [r7, #12]
 800bfba:	89fb      	ldrh	r3, [r7, #14]
 800bfbc:	429a      	cmp	r2, r3
 800bfbe:	d203      	bcs.n	800bfc8 <MAP_calcMouseDir+0x170>
				us_base = us_new;
 800bfc0:	89bb      	ldrh	r3, [r7, #12]
 800bfc2:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 800bfc4:	2302      	movs	r3, #2
 800bfc6:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 8 ) == 0 ){
 800bfc8:	7abb      	ldrb	r3, [r7, #10]
 800bfca:	f003 0308 	and.w	r3, r3, #8
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d12f      	bne.n	800c032 <MAP_calcMouseDir+0x1da>
			us_new = us_cmap[my][mx-1] * 4 + 4;
 800bfd2:	4b22      	ldr	r3, [pc, #136]	; (800c05c <MAP_calcMouseDir+0x204>)
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	4b21      	ldr	r3, [pc, #132]	; (800c060 <MAP_calcMouseDir+0x208>)
 800bfda:	781b      	ldrb	r3, [r3, #0]
 800bfdc:	3b01      	subs	r3, #1
 800bfde:	4922      	ldr	r1, [pc, #136]	; (800c068 <MAP_calcMouseDir+0x210>)
 800bfe0:	0152      	lsls	r2, r2, #5
 800bfe2:	4413      	add	r3, r2
 800bfe4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bfe8:	3301      	adds	r3, #1
 800bfea:	b29b      	uxth	r3, r3
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800bff0:	4b1a      	ldr	r3, [pc, #104]	; (800c05c <MAP_calcMouseDir+0x204>)
 800bff2:	781b      	ldrb	r3, [r3, #0]
 800bff4:	461a      	mov	r2, r3
 800bff6:	4b1a      	ldr	r3, [pc, #104]	; (800c060 <MAP_calcMouseDir+0x208>)
 800bff8:	781b      	ldrb	r3, [r3, #0]
 800bffa:	3b01      	subs	r3, #1
 800bffc:	4919      	ldr	r1, [pc, #100]	; (800c064 <MAP_calcMouseDir+0x20c>)
 800bffe:	0152      	lsls	r2, r2, #5
 800c000:	440a      	add	r2, r1
 800c002:	4413      	add	r3, r2
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c00a:	2bf0      	cmp	r3, #240	; 0xf0
 800c00c:	d002      	beq.n	800c014 <MAP_calcMouseDir+0x1bc>
 800c00e:	89bb      	ldrh	r3, [r7, #12]
 800c010:	3b02      	subs	r3, #2
 800c012:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 800c014:	4b15      	ldr	r3, [pc, #84]	; (800c06c <MAP_calcMouseDir+0x214>)
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	2b03      	cmp	r3, #3
 800c01a:	d102      	bne.n	800c022 <MAP_calcMouseDir+0x1ca>
 800c01c:	89bb      	ldrh	r3, [r7, #12]
 800c01e:	3b01      	subs	r3, #1
 800c020:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800c022:	89ba      	ldrh	r2, [r7, #12]
 800c024:	89fb      	ldrh	r3, [r7, #14]
 800c026:	429a      	cmp	r2, r3
 800c028:	d203      	bcs.n	800c032 <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 800c02a:	89bb      	ldrh	r3, [r7, #12]
 800c02c:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 800c02e:	2303      	movs	r3, #3
 800c030:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// 
 800c032:	4b0e      	ldr	r3, [pc, #56]	; (800c06c <MAP_calcMouseDir+0x214>)
 800c034:	781b      	ldrb	r3, [r3, #0]
 800c036:	7afa      	ldrb	r2, [r7, #11]
 800c038:	1ad3      	subs	r3, r2, r3
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	f003 0303 	and.w	r3, r3, #3
 800c040:	b2da      	uxtb	r2, r3
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	701a      	strb	r2, [r3, #0]
	// @w
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 800c046:	e002      	b.n	800c04e <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	2200      	movs	r2, #0
 800c04c:	701a      	strb	r2, [r3, #0]
}
 800c04e:	bf00      	nop
 800c050:	3714      	adds	r7, #20
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr
 800c05a:	bf00      	nop
 800c05c:	200093bd 	.word	0x200093bd
 800c060:	200093c7 	.word	0x200093c7
 800c064:	200002e8 	.word	0x200002e8
 800c068:	2000070c 	.word	0x2000070c
 800c06c:	200093c4 	.word	0x200093c4

0800c070 <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] is
){
 800c070:	b480      	push	{r7}
 800c072:	b083      	sub	sp, #12
 800c074:	af00      	add	r7, sp, #0
 800c076:	4603      	mov	r3, r0
 800c078:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 800c07a:	79fb      	ldrb	r3, [r7, #7]
 800c07c:	2b03      	cmp	r3, #3
 800c07e:	d827      	bhi.n	800c0d0 <MAP_refMousePos+0x60>
 800c080:	a201      	add	r2, pc, #4	; (adr r2, 800c088 <MAP_refMousePos+0x18>)
 800c082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c086:	bf00      	nop
 800c088:	0800c099 	.word	0x0800c099
 800c08c:	0800c0a7 	.word	0x0800c0a7
 800c090:	0800c0b5 	.word	0x0800c0b5
 800c094:	0800c0c3 	.word	0x0800c0c3
		case NORTH:
			my = my + 1;
 800c098:	4b11      	ldr	r3, [pc, #68]	; (800c0e0 <MAP_refMousePos+0x70>)
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	3301      	adds	r3, #1
 800c09e:	b2da      	uxtb	r2, r3
 800c0a0:	4b0f      	ldr	r3, [pc, #60]	; (800c0e0 <MAP_refMousePos+0x70>)
 800c0a2:	701a      	strb	r2, [r3, #0]
			break;
 800c0a4:	e015      	b.n	800c0d2 <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 800c0a6:	4b0f      	ldr	r3, [pc, #60]	; (800c0e4 <MAP_refMousePos+0x74>)
 800c0a8:	781b      	ldrb	r3, [r3, #0]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	b2da      	uxtb	r2, r3
 800c0ae:	4b0d      	ldr	r3, [pc, #52]	; (800c0e4 <MAP_refMousePos+0x74>)
 800c0b0:	701a      	strb	r2, [r3, #0]
			break;
 800c0b2:	e00e      	b.n	800c0d2 <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 800c0b4:	4b0a      	ldr	r3, [pc, #40]	; (800c0e0 <MAP_refMousePos+0x70>)
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	3b01      	subs	r3, #1
 800c0ba:	b2da      	uxtb	r2, r3
 800c0bc:	4b08      	ldr	r3, [pc, #32]	; (800c0e0 <MAP_refMousePos+0x70>)
 800c0be:	701a      	strb	r2, [r3, #0]
			break;
 800c0c0:	e007      	b.n	800c0d2 <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 800c0c2:	4b08      	ldr	r3, [pc, #32]	; (800c0e4 <MAP_refMousePos+0x74>)
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	b2da      	uxtb	r2, r3
 800c0ca:	4b06      	ldr	r3, [pc, #24]	; (800c0e4 <MAP_refMousePos+0x74>)
 800c0cc:	701a      	strb	r2, [r3, #0]
			break;
 800c0ce:	e000      	b.n	800c0d2 <MAP_refMousePos+0x62>
		default:
			break;
 800c0d0:	bf00      	nop
	}
}
 800c0d2:	bf00      	nop
 800c0d4:	370c      	adds	r7, #12
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0dc:	4770      	bx	lr
 800c0de:	bf00      	nop
 800c0e0:	200093bd 	.word	0x200093bd
 800c0e4:	200093c7 	.word	0x200093c7

0800c0e8 <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type			///< [in] FALSE: POiATURE:Oi
){
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b082      	sub	sp, #8
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	6039      	str	r1, [r7, #0]
 800c0f2:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800c0fa:	4b4d      	ldr	r3, [pc, #308]	; (800c230 <MAP_moveNextBlock+0x148>)
 800c0fc:	f04f 0200 	mov.w	r2, #0
 800c100:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800c102:	79fb      	ldrb	r3, [r7, #7]
 800c104:	2b03      	cmp	r3, #3
 800c106:	f200 8082 	bhi.w	800c20e <MAP_moveNextBlock+0x126>
 800c10a:	a201      	add	r2, pc, #4	; (adr r2, 800c110 <MAP_moveNextBlock+0x28>)
 800c10c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c110:	0800c121 	.word	0x0800c121
 800c114:	0800c131 	.word	0x0800c131
 800c118:	0800c159 	.word	0x0800c159
 800c11c:	0800c145 	.word	0x0800c145

		/* Oi */
		case NORTH:
			*p_type = FALSE;
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	2200      	movs	r2, #0
 800c124:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1Oi
 800c126:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c12a:	f7fd fce3 	bl	8009af4 <MOT_goBlock_Const>
			break;
 800c12e:	e071      	b.n	800c214 <MAP_moveNextBlock+0x12c>
		// E
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800c130:	eddf 0a40 	vldr	s1, [pc, #256]	; 800c234 <MAP_moveNextBlock+0x14c>
 800c134:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c138:	f7fd fcca 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);									// E90x
 800c13c:	2000      	movs	r0, #0
 800c13e:	f7fd fd57 	bl	8009bf0 <MOT_turn>
			break;
 800c142:	e067      	b.n	800c214 <MAP_moveNextBlock+0x12c>
		// 
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800c144:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800c234 <MAP_moveNextBlock+0x14c>
 800c148:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c14c:	f7fd fcc0 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);									// E90x
 800c150:	2001      	movs	r0, #1
 800c152:	f7fd fd4d 	bl	8009bf0 <MOT_turn>
			break;
 800c156:	e05d      	b.n	800c214 <MAP_moveNextBlock+0x12c>
		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800c158:	eddf 0a36 	vldr	s1, [pc, #216]	; 800c234 <MAP_moveNextBlock+0x14c>
 800c15c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c160:	f7fd fcb6 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800c164:	2002      	movs	r0, #2
 800c166:	f7fd fd43 	bl	8009bf0 <MOT_turn>
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800c16a:	4b33      	ldr	r3, [pc, #204]	; (800c238 <MAP_moveNextBlock+0x150>)
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d10e      	bne.n	800c190 <MAP_moveNextBlock+0xa8>
 800c172:	4b32      	ldr	r3, [pc, #200]	; (800c23c <MAP_moveNextBlock+0x154>)
 800c174:	781b      	ldrb	r3, [r3, #0]
 800c176:	4618      	mov	r0, r3
 800c178:	4b31      	ldr	r3, [pc, #196]	; (800c240 <MAP_moveNextBlock+0x158>)
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	4619      	mov	r1, r3
 800c17e:	4a31      	ldr	r2, [pc, #196]	; (800c244 <MAP_moveNextBlock+0x15c>)
 800c180:	0143      	lsls	r3, r0, #5
 800c182:	4413      	add	r3, r2
 800c184:	440b      	add	r3, r1
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	f003 0301 	and.w	r3, r3, #1
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d138      	bne.n	800c202 <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c190:	4b29      	ldr	r3, [pc, #164]	; (800c238 <MAP_moveNextBlock+0x150>)
 800c192:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800c194:	2b01      	cmp	r3, #1
 800c196:	d10e      	bne.n	800c1b6 <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c198:	4b28      	ldr	r3, [pc, #160]	; (800c23c <MAP_moveNextBlock+0x154>)
 800c19a:	781b      	ldrb	r3, [r3, #0]
 800c19c:	4618      	mov	r0, r3
 800c19e:	4b28      	ldr	r3, [pc, #160]	; (800c240 <MAP_moveNextBlock+0x158>)
 800c1a0:	781b      	ldrb	r3, [r3, #0]
 800c1a2:	4619      	mov	r1, r3
 800c1a4:	4a27      	ldr	r2, [pc, #156]	; (800c244 <MAP_moveNextBlock+0x15c>)
 800c1a6:	0143      	lsls	r3, r0, #5
 800c1a8:	4413      	add	r3, r2
 800c1aa:	440b      	add	r3, r1
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	f003 0302 	and.w	r3, r3, #2
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d125      	bne.n	800c202 <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c1b6:	4b20      	ldr	r3, [pc, #128]	; (800c238 <MAP_moveNextBlock+0x150>)
 800c1b8:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c1ba:	2b02      	cmp	r3, #2
 800c1bc:	d10e      	bne.n	800c1dc <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c1be:	4b1f      	ldr	r3, [pc, #124]	; (800c23c <MAP_moveNextBlock+0x154>)
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	4b1e      	ldr	r3, [pc, #120]	; (800c240 <MAP_moveNextBlock+0x158>)
 800c1c6:	781b      	ldrb	r3, [r3, #0]
 800c1c8:	4619      	mov	r1, r3
 800c1ca:	4a1e      	ldr	r2, [pc, #120]	; (800c244 <MAP_moveNextBlock+0x15c>)
 800c1cc:	0143      	lsls	r3, r0, #5
 800c1ce:	4413      	add	r3, r2
 800c1d0:	440b      	add	r3, r1
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	f003 0304 	and.w	r3, r3, #4
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d112      	bne.n	800c202 <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800c1dc:	4b16      	ldr	r3, [pc, #88]	; (800c238 <MAP_moveNextBlock+0x150>)
 800c1de:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c1e0:	2b03      	cmp	r3, #3
 800c1e2:	d116      	bne.n	800c212 <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800c1e4:	4b15      	ldr	r3, [pc, #84]	; (800c23c <MAP_moveNextBlock+0x154>)
 800c1e6:	781b      	ldrb	r3, [r3, #0]
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	4b15      	ldr	r3, [pc, #84]	; (800c240 <MAP_moveNextBlock+0x158>)
 800c1ec:	781b      	ldrb	r3, [r3, #0]
 800c1ee:	4619      	mov	r1, r3
 800c1f0:	4a14      	ldr	r2, [pc, #80]	; (800c244 <MAP_moveNextBlock+0x15c>)
 800c1f2:	0143      	lsls	r3, r0, #5
 800c1f4:	4413      	add	r3, r2
 800c1f6:	440b      	add	r3, r1
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	f003 0308 	and.w	r3, r3, #8
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d007      	beq.n	800c212 <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// obN
 800c202:	f7fd fff7 	bl	800a1f4 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800c206:	4b0a      	ldr	r3, [pc, #40]	; (800c230 <MAP_moveNextBlock+0x148>)
 800c208:	4a0f      	ldr	r2, [pc, #60]	; (800c248 <MAP_moveNextBlock+0x160>)
 800c20a:	601a      	str	r2, [r3, #0]
			}
			break;
 800c20c:	e001      	b.n	800c212 <MAP_moveNextBlock+0x12a>
		default:
			break;
 800c20e:	bf00      	nop
 800c210:	e000      	b.n	800c214 <MAP_moveNextBlock+0x12c>
			break;
 800c212:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock(en_head, p_type);					// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800c214:	4b08      	ldr	r3, [pc, #32]	; (800c238 <MAP_moveNextBlock+0x150>)
 800c216:	781a      	ldrb	r2, [r3, #0]
 800c218:	79fb      	ldrb	r3, [r7, #7]
 800c21a:	4413      	add	r3, r2
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	f003 0303 	and.w	r3, r3, #3
 800c222:	b2da      	uxtb	r2, r3
 800c224:	4b04      	ldr	r3, [pc, #16]	; (800c238 <MAP_moveNextBlock+0x150>)
 800c226:	701a      	strb	r2, [r3, #0]
//	}
}
 800c228:	bf00      	nop
 800c22a:	3708      	adds	r7, #8
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}
 800c230:	200093c0 	.word	0x200093c0
 800c234:	00000000 	.word	0x00000000
 800c238:	200093c4 	.word	0x200093c4
 800c23c:	200093bd 	.word	0x200093bd
 800c240:	200093c7 	.word	0x200093c7
 800c244:	200002e8 	.word	0x200002e8
 800c248:	3e75c28f 	.word	0x3e75c28f

0800c24c <MAP_moveNextBlock_Sura>:

void MAP_moveNextBlock_Sura( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type,			///< [in] FALSE: POiATURE:Oi
	bool			bl_resume		///< [in] FALSE: W[ATURE:W[
){
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b082      	sub	sp, #8
 800c250:	af00      	add	r7, sp, #0
 800c252:	4603      	mov	r3, r0
 800c254:	6039      	str	r1, [r7, #0]
 800c256:	71fb      	strb	r3, [r7, #7]
 800c258:	4613      	mov	r3, r2
 800c25a:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	2200      	movs	r2, #0
 800c260:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800c262:	4ba6      	ldr	r3, [pc, #664]	; (800c4fc <MAP_moveNextBlock_Sura+0x2b0>)
 800c264:	f04f 0200 	mov.w	r2, #0
 800c268:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800c26a:	79fb      	ldrb	r3, [r7, #7]
 800c26c:	2b03      	cmp	r3, #3
 800c26e:	f200 8244 	bhi.w	800c6fa <MAP_moveNextBlock_Sura+0x4ae>
 800c272:	a201      	add	r2, pc, #4	; (adr r2, 800c278 <MAP_moveNextBlock_Sura+0x2c>)
 800c274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c278:	0800c289 	.word	0x0800c289
 800c27c:	0800c2ad 	.word	0x0800c2ad
 800c280:	0800c639 	.word	0x0800c639
 800c284:	0800c45d 	.word	0x0800c45d

		// Oi
		case NORTH:
			
			/* W[ */
			if( bl_resume == FALSE ){
 800c288:	79bb      	ldrb	r3, [r7, #6]
 800c28a:	f083 0301 	eor.w	r3, r3, #1
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	2b00      	cmp	r3, #0
 800c292:	d004      	beq.n	800c29e <MAP_moveNextBlock_Sura+0x52>
		
				MOT_goBlock_Const( 1 );					// 1Oi
 800c294:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c298:	f7fd fc2c 	bl	8009af4 <MOT_goBlock_Const>
			/* W[ */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
//				uc_SlaCnt = 0;										// X[
			}
			break;
 800c29c:	e22e      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
 800c29e:	eddf 0a98 	vldr	s1, [pc, #608]	; 800c500 <MAP_moveNextBlock_Sura+0x2b4>
 800c2a2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c2a6:	f7fd fc13 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			break;
 800c2aa:	e227      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>

		// EX[
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800c2ac:	4b95      	ldr	r3, [pc, #596]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d10e      	bne.n	800c2d2 <MAP_moveNextBlock_Sura+0x86>
 800c2b4:	4b94      	ldr	r3, [pc, #592]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	4b94      	ldr	r3, [pc, #592]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c2bc:	781b      	ldrb	r3, [r3, #0]
 800c2be:	4619      	mov	r1, r3
 800c2c0:	4a93      	ldr	r2, [pc, #588]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c2c2:	0143      	lsls	r3, r0, #5
 800c2c4:	4413      	add	r3, r2
 800c2c6:	440b      	add	r3, r1
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	f003 0302 	and.w	r3, r3, #2
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d138      	bne.n	800c344 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c2d2:	4b8c      	ldr	r3, [pc, #560]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c2d4:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800c2d6:	2b01      	cmp	r3, #1
 800c2d8:	d10e      	bne.n	800c2f8 <MAP_moveNextBlock_Sura+0xac>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c2da:	4b8b      	ldr	r3, [pc, #556]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	4618      	mov	r0, r3
 800c2e0:	4b8a      	ldr	r3, [pc, #552]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c2e2:	781b      	ldrb	r3, [r3, #0]
 800c2e4:	4619      	mov	r1, r3
 800c2e6:	4a8a      	ldr	r2, [pc, #552]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c2e8:	0143      	lsls	r3, r0, #5
 800c2ea:	4413      	add	r3, r2
 800c2ec:	440b      	add	r3, r1
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	f003 0304 	and.w	r3, r3, #4
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d125      	bne.n	800c344 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800c2f8:	4b82      	ldr	r3, [pc, #520]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c2fa:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c2fc:	2b02      	cmp	r3, #2
 800c2fe:	d10e      	bne.n	800c31e <MAP_moveNextBlock_Sura+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800c300:	4b81      	ldr	r3, [pc, #516]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c302:	781b      	ldrb	r3, [r3, #0]
 800c304:	4618      	mov	r0, r3
 800c306:	4b81      	ldr	r3, [pc, #516]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c308:	781b      	ldrb	r3, [r3, #0]
 800c30a:	4619      	mov	r1, r3
 800c30c:	4a80      	ldr	r2, [pc, #512]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c30e:	0143      	lsls	r3, r0, #5
 800c310:	4413      	add	r3, r2
 800c312:	440b      	add	r3, r1
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	f003 0308 	and.w	r3, r3, #8
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d112      	bne.n	800c344 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800c31e:	4b79      	ldr	r3, [pc, #484]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c320:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800c322:	2b03      	cmp	r3, #3
 800c324:	d112      	bne.n	800c34c <MAP_moveNextBlock_Sura+0x100>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800c326:	4b78      	ldr	r3, [pc, #480]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	4618      	mov	r0, r3
 800c32c:	4b77      	ldr	r3, [pc, #476]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c32e:	781b      	ldrb	r3, [r3, #0]
 800c330:	4619      	mov	r1, r3
 800c332:	4a77      	ldr	r2, [pc, #476]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c334:	0143      	lsls	r3, r0, #5
 800c336:	4413      	add	r3, r2
 800c338:	440b      	add	r3, r1
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	f003 0301 	and.w	r3, r3, #1
 800c340:	2b00      	cmp	r3, #0
 800c342:	d003      	beq.n	800c34c <MAP_moveNextBlock_Sura+0x100>
				){
				uc_dist_control = 10;
 800c344:	4b73      	ldr	r3, [pc, #460]	; (800c514 <MAP_moveNextBlock_Sura+0x2c8>)
 800c346:	220a      	movs	r2, #10
 800c348:	701a      	strb	r2, [r3, #0]
 800c34a:	e002      	b.n	800c352 <MAP_moveNextBlock_Sura+0x106>
				}
			else{
				uc_dist_control = 0;
 800c34c:	4b71      	ldr	r3, [pc, #452]	; (800c514 <MAP_moveNextBlock_Sura+0x2c8>)
 800c34e:	2200      	movs	r2, #0
 800c350:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800c352:	4b71      	ldr	r3, [pc, #452]	; (800c518 <MAP_moveNextBlock_Sura+0x2cc>)
 800c354:	781a      	ldrb	r2, [r3, #0]
 800c356:	4b71      	ldr	r3, [pc, #452]	; (800c51c <MAP_moveNextBlock_Sura+0x2d0>)
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	429a      	cmp	r2, r3
 800c35c:	d20e      	bcs.n	800c37c <MAP_moveNextBlock_Sura+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800c35e:	2000      	movs	r0, #0
 800c360:	f7f6 fdbe 	bl	8002ee0 <PARAM_getSra>
 800c364:	4603      	mov	r3, r0
 800c366:	4619      	mov	r1, r3
 800c368:	2000      	movs	r0, #0
 800c36a:	f7fd ff95 	bl	800a298 <MOT_goSla>
				uc_SlaCnt++;
 800c36e:	4b6a      	ldr	r3, [pc, #424]	; (800c518 <MAP_moveNextBlock_Sura+0x2cc>)
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	3301      	adds	r3, #1
 800c374:	b2da      	uxtb	r2, r3
 800c376:	4b68      	ldr	r3, [pc, #416]	; (800c518 <MAP_moveNextBlock_Sura+0x2cc>)
 800c378:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
					uc_SlaCnt++;
				}
			}
			break;
 800c37a:	e1bf      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800c37c:	4b61      	ldr	r3, [pc, #388]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d10e      	bne.n	800c3a2 <MAP_moveNextBlock_Sura+0x156>
 800c384:	4b60      	ldr	r3, [pc, #384]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	4618      	mov	r0, r3
 800c38a:	4b60      	ldr	r3, [pc, #384]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c38c:	781b      	ldrb	r3, [r3, #0]
 800c38e:	4619      	mov	r1, r3
 800c390:	4a5f      	ldr	r2, [pc, #380]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c392:	0143      	lsls	r3, r0, #5
 800c394:	4413      	add	r3, r2
 800c396:	440b      	add	r3, r1
 800c398:	781b      	ldrb	r3, [r3, #0]
 800c39a:	f003 0308 	and.w	r3, r3, #8
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d138      	bne.n	800c414 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800c3a2:	4b58      	ldr	r3, [pc, #352]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c3a4:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d10e      	bne.n	800c3c8 <MAP_moveNextBlock_Sura+0x17c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800c3aa:	4b57      	ldr	r3, [pc, #348]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c3ac:	781b      	ldrb	r3, [r3, #0]
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	4b56      	ldr	r3, [pc, #344]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	4a56      	ldr	r2, [pc, #344]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c3b8:	0143      	lsls	r3, r0, #5
 800c3ba:	4413      	add	r3, r2
 800c3bc:	440b      	add	r3, r1
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	f003 0301 	and.w	r3, r3, #1
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d125      	bne.n	800c414 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c3c8:	4b4e      	ldr	r3, [pc, #312]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c3ca:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800c3cc:	2b02      	cmp	r3, #2
 800c3ce:	d10e      	bne.n	800c3ee <MAP_moveNextBlock_Sura+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c3d0:	4b4d      	ldr	r3, [pc, #308]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	4b4d      	ldr	r3, [pc, #308]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c3d8:	781b      	ldrb	r3, [r3, #0]
 800c3da:	4619      	mov	r1, r3
 800c3dc:	4a4c      	ldr	r2, [pc, #304]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c3de:	0143      	lsls	r3, r0, #5
 800c3e0:	4413      	add	r3, r2
 800c3e2:	440b      	add	r3, r1
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	f003 0302 	and.w	r3, r3, #2
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d112      	bne.n	800c414 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800c3ee:	4b45      	ldr	r3, [pc, #276]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c3f0:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c3f2:	2b03      	cmp	r3, #3
 800c3f4:	d123      	bne.n	800c43e <MAP_moveNextBlock_Sura+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800c3f6:	4b44      	ldr	r3, [pc, #272]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c3f8:	781b      	ldrb	r3, [r3, #0]
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	4b43      	ldr	r3, [pc, #268]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	4619      	mov	r1, r3
 800c402:	4a43      	ldr	r2, [pc, #268]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c404:	0143      	lsls	r3, r0, #5
 800c406:	4413      	add	r3, r2
 800c408:	440b      	add	r3, r1
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	f003 0304 	and.w	r3, r3, #4
 800c410:	2b00      	cmp	r3, #0
 800c412:	d014      	beq.n	800c43e <MAP_moveNextBlock_Sura+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800c414:	eddf 0a42 	vldr	s1, [pc, #264]	; 800c520 <MAP_moveNextBlock_Sura+0x2d4>
 800c418:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c41c:	f7fd fb58 	bl	8009ad0 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// E90x
 800c420:	2000      	movs	r0, #0
 800c422:	f7fd fbe5 	bl	8009bf0 <MOT_turn>
					uc_SlaCnt = 0;
 800c426:	4b3c      	ldr	r3, [pc, #240]	; (800c518 <MAP_moveNextBlock_Sura+0x2cc>)
 800c428:	2200      	movs	r2, #0
 800c42a:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800c42c:	f7fd fee2 	bl	800a1f4 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800c430:	4b32      	ldr	r3, [pc, #200]	; (800c4fc <MAP_moveNextBlock_Sura+0x2b0>)
 800c432:	4a3c      	ldr	r2, [pc, #240]	; (800c524 <MAP_moveNextBlock_Sura+0x2d8>)
 800c434:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	2201      	movs	r2, #1
 800c43a:	701a      	strb	r2, [r3, #0]
			break;
 800c43c:	e15e      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800c43e:	2000      	movs	r0, #0
 800c440:	f7f6 fd4e 	bl	8002ee0 <PARAM_getSra>
 800c444:	4603      	mov	r3, r0
 800c446:	4619      	mov	r1, r3
 800c448:	2000      	movs	r0, #0
 800c44a:	f7fd ff25 	bl	800a298 <MOT_goSla>
					uc_SlaCnt++;
 800c44e:	4b32      	ldr	r3, [pc, #200]	; (800c518 <MAP_moveNextBlock_Sura+0x2cc>)
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	3301      	adds	r3, #1
 800c454:	b2da      	uxtb	r2, r3
 800c456:	4b30      	ldr	r3, [pc, #192]	; (800c518 <MAP_moveNextBlock_Sura+0x2cc>)
 800c458:	701a      	strb	r2, [r3, #0]
			break;
 800c45a:	e14f      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>

		// X[
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800c45c:	4b29      	ldr	r3, [pc, #164]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c45e:	781b      	ldrb	r3, [r3, #0]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d10e      	bne.n	800c482 <MAP_moveNextBlock_Sura+0x236>
 800c464:	4b28      	ldr	r3, [pc, #160]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	4618      	mov	r0, r3
 800c46a:	4b28      	ldr	r3, [pc, #160]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c46c:	781b      	ldrb	r3, [r3, #0]
 800c46e:	4619      	mov	r1, r3
 800c470:	4a27      	ldr	r2, [pc, #156]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c472:	0143      	lsls	r3, r0, #5
 800c474:	4413      	add	r3, r2
 800c476:	440b      	add	r3, r1
 800c478:	781b      	ldrb	r3, [r3, #0]
 800c47a:	f003 0308 	and.w	r3, r3, #8
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d138      	bne.n	800c4f4 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800c482:	4b20      	ldr	r3, [pc, #128]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c484:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800c486:	2b01      	cmp	r3, #1
 800c488:	d10e      	bne.n	800c4a8 <MAP_moveNextBlock_Sura+0x25c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800c48a:	4b1f      	ldr	r3, [pc, #124]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	4618      	mov	r0, r3
 800c490:	4b1e      	ldr	r3, [pc, #120]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	4619      	mov	r1, r3
 800c496:	4a1e      	ldr	r2, [pc, #120]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c498:	0143      	lsls	r3, r0, #5
 800c49a:	4413      	add	r3, r2
 800c49c:	440b      	add	r3, r1
 800c49e:	781b      	ldrb	r3, [r3, #0]
 800c4a0:	f003 0301 	and.w	r3, r3, #1
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d125      	bne.n	800c4f4 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c4a8:	4b16      	ldr	r3, [pc, #88]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c4aa:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800c4ac:	2b02      	cmp	r3, #2
 800c4ae:	d10e      	bne.n	800c4ce <MAP_moveNextBlock_Sura+0x282>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c4b0:	4b15      	ldr	r3, [pc, #84]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c4b2:	781b      	ldrb	r3, [r3, #0]
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	4b15      	ldr	r3, [pc, #84]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	4a14      	ldr	r2, [pc, #80]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c4be:	0143      	lsls	r3, r0, #5
 800c4c0:	4413      	add	r3, r2
 800c4c2:	440b      	add	r3, r1
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	f003 0302 	and.w	r3, r3, #2
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d112      	bne.n	800c4f4 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800c4ce:	4b0d      	ldr	r3, [pc, #52]	; (800c504 <MAP_moveNextBlock_Sura+0x2b8>)
 800c4d0:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c4d2:	2b03      	cmp	r3, #3
 800c4d4:	d128      	bne.n	800c528 <MAP_moveNextBlock_Sura+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800c4d6:	4b0c      	ldr	r3, [pc, #48]	; (800c508 <MAP_moveNextBlock_Sura+0x2bc>)
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	4618      	mov	r0, r3
 800c4dc:	4b0b      	ldr	r3, [pc, #44]	; (800c50c <MAP_moveNextBlock_Sura+0x2c0>)
 800c4de:	781b      	ldrb	r3, [r3, #0]
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	4a0b      	ldr	r2, [pc, #44]	; (800c510 <MAP_moveNextBlock_Sura+0x2c4>)
 800c4e4:	0143      	lsls	r3, r0, #5
 800c4e6:	4413      	add	r3, r2
 800c4e8:	440b      	add	r3, r1
 800c4ea:	781b      	ldrb	r3, [r3, #0]
 800c4ec:	f003 0304 	and.w	r3, r3, #4
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d019      	beq.n	800c528 <MAP_moveNextBlock_Sura+0x2dc>
				){
				uc_dist_control = 10;
 800c4f4:	4b07      	ldr	r3, [pc, #28]	; (800c514 <MAP_moveNextBlock_Sura+0x2c8>)
 800c4f6:	220a      	movs	r2, #10
 800c4f8:	701a      	strb	r2, [r3, #0]
 800c4fa:	e018      	b.n	800c52e <MAP_moveNextBlock_Sura+0x2e2>
 800c4fc:	200093c0 	.word	0x200093c0
 800c500:	3e99999a 	.word	0x3e99999a
 800c504:	200093c4 	.word	0x200093c4
 800c508:	200093bd 	.word	0x200093bd
 800c50c:	200093c7 	.word	0x200093c7
 800c510:	200002e8 	.word	0x200002e8
 800c514:	20000f0c 	.word	0x20000f0c
 800c518:	200002b5 	.word	0x200002b5
 800c51c:	2000001c 	.word	0x2000001c
 800c520:	00000000 	.word	0x00000000
 800c524:	3e75c28f 	.word	0x3e75c28f
				}
			else{
				uc_dist_control = 0;
 800c528:	4b7b      	ldr	r3, [pc, #492]	; (800c718 <MAP_moveNextBlock_Sura+0x4cc>)
 800c52a:	2200      	movs	r2, #0
 800c52c:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800c52e:	4b7b      	ldr	r3, [pc, #492]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c530:	781a      	ldrb	r2, [r3, #0]
 800c532:	4b7b      	ldr	r3, [pc, #492]	; (800c720 <MAP_moveNextBlock_Sura+0x4d4>)
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	429a      	cmp	r2, r3
 800c538:	d20e      	bcs.n	800c558 <MAP_moveNextBlock_Sura+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800c53a:	2000      	movs	r0, #0
 800c53c:	f7f6 fcd0 	bl	8002ee0 <PARAM_getSra>
 800c540:	4603      	mov	r3, r0
 800c542:	4619      	mov	r1, r3
 800c544:	2001      	movs	r0, #1
 800c546:	f7fd fea7 	bl	800a298 <MOT_goSla>
				uc_SlaCnt++;
 800c54a:	4b74      	ldr	r3, [pc, #464]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	3301      	adds	r3, #1
 800c550:	b2da      	uxtb	r2, r3
 800c552:	4b72      	ldr	r3, [pc, #456]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c554:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
					uc_SlaCnt++;
				}
			}
			break;
 800c556:	e0d1      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800c558:	4b72      	ldr	r3, [pc, #456]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d10e      	bne.n	800c57e <MAP_moveNextBlock_Sura+0x332>
 800c560:	4b71      	ldr	r3, [pc, #452]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c562:	781b      	ldrb	r3, [r3, #0]
 800c564:	4618      	mov	r0, r3
 800c566:	4b71      	ldr	r3, [pc, #452]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	4619      	mov	r1, r3
 800c56c:	4a70      	ldr	r2, [pc, #448]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c56e:	0143      	lsls	r3, r0, #5
 800c570:	4413      	add	r3, r2
 800c572:	440b      	add	r3, r1
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	f003 0302 	and.w	r3, r3, #2
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d138      	bne.n	800c5f0 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c57e:	4b69      	ldr	r3, [pc, #420]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c580:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800c582:	2b01      	cmp	r3, #1
 800c584:	d10e      	bne.n	800c5a4 <MAP_moveNextBlock_Sura+0x358>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c586:	4b68      	ldr	r3, [pc, #416]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	4618      	mov	r0, r3
 800c58c:	4b67      	ldr	r3, [pc, #412]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	4619      	mov	r1, r3
 800c592:	4a67      	ldr	r2, [pc, #412]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c594:	0143      	lsls	r3, r0, #5
 800c596:	4413      	add	r3, r2
 800c598:	440b      	add	r3, r1
 800c59a:	781b      	ldrb	r3, [r3, #0]
 800c59c:	f003 0304 	and.w	r3, r3, #4
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d125      	bne.n	800c5f0 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800c5a4:	4b5f      	ldr	r3, [pc, #380]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c5a6:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c5a8:	2b02      	cmp	r3, #2
 800c5aa:	d10e      	bne.n	800c5ca <MAP_moveNextBlock_Sura+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800c5ac:	4b5e      	ldr	r3, [pc, #376]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c5ae:	781b      	ldrb	r3, [r3, #0]
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	4b5e      	ldr	r3, [pc, #376]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	4a5d      	ldr	r2, [pc, #372]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c5ba:	0143      	lsls	r3, r0, #5
 800c5bc:	4413      	add	r3, r2
 800c5be:	440b      	add	r3, r1
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	f003 0308 	and.w	r3, r3, #8
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d112      	bne.n	800c5f0 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800c5ca:	4b56      	ldr	r3, [pc, #344]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c5cc:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800c5ce:	2b03      	cmp	r3, #3
 800c5d0:	d123      	bne.n	800c61a <MAP_moveNextBlock_Sura+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800c5d2:	4b55      	ldr	r3, [pc, #340]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	4b54      	ldr	r3, [pc, #336]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4a54      	ldr	r2, [pc, #336]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c5e0:	0143      	lsls	r3, r0, #5
 800c5e2:	4413      	add	r3, r2
 800c5e4:	440b      	add	r3, r1
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	f003 0301 	and.w	r3, r3, #1
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d014      	beq.n	800c61a <MAP_moveNextBlock_Sura+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800c5f0:	eddf 0a50 	vldr	s1, [pc, #320]	; 800c734 <MAP_moveNextBlock_Sura+0x4e8>
 800c5f4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c5f8:	f7fd fa6a 	bl	8009ad0 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// E90x
 800c5fc:	2001      	movs	r0, #1
 800c5fe:	f7fd faf7 	bl	8009bf0 <MOT_turn>
					uc_SlaCnt = 0;
 800c602:	4b46      	ldr	r3, [pc, #280]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c604:	2200      	movs	r2, #0
 800c606:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800c608:	f7fd fdf4 	bl	800a1f4 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800c60c:	4b4a      	ldr	r3, [pc, #296]	; (800c738 <MAP_moveNextBlock_Sura+0x4ec>)
 800c60e:	4a4b      	ldr	r2, [pc, #300]	; (800c73c <MAP_moveNextBlock_Sura+0x4f0>)
 800c610:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	2201      	movs	r2, #1
 800c616:	701a      	strb	r2, [r3, #0]
			break;
 800c618:	e070      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800c61a:	2000      	movs	r0, #0
 800c61c:	f7f6 fc60 	bl	8002ee0 <PARAM_getSra>
 800c620:	4603      	mov	r3, r0
 800c622:	4619      	mov	r1, r3
 800c624:	2001      	movs	r0, #1
 800c626:	f7fd fe37 	bl	800a298 <MOT_goSla>
					uc_SlaCnt++;
 800c62a:	4b3c      	ldr	r3, [pc, #240]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c62c:	781b      	ldrb	r3, [r3, #0]
 800c62e:	3301      	adds	r3, #1
 800c630:	b2da      	uxtb	r2, r3
 800c632:	4b3a      	ldr	r3, [pc, #232]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c634:	701a      	strb	r2, [r3, #0]
			break;
 800c636:	e061      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>

		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800c638:	eddf 0a3e 	vldr	s1, [pc, #248]	; 800c734 <MAP_moveNextBlock_Sura+0x4e8>
 800c63c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c640:	f7fd fa46 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800c644:	2002      	movs	r0, #2
 800c646:	f7fd fad3 	bl	8009bf0 <MOT_turn>
			uc_SlaCnt = 0;
 800c64a:	4b34      	ldr	r3, [pc, #208]	; (800c71c <MAP_moveNextBlock_Sura+0x4d0>)
 800c64c:	2200      	movs	r2, #0
 800c64e:	701a      	strb	r2, [r3, #0]
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800c650:	4b34      	ldr	r3, [pc, #208]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10e      	bne.n	800c676 <MAP_moveNextBlock_Sura+0x42a>
 800c658:	4b33      	ldr	r3, [pc, #204]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	4618      	mov	r0, r3
 800c65e:	4b33      	ldr	r3, [pc, #204]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c660:	781b      	ldrb	r3, [r3, #0]
 800c662:	4619      	mov	r1, r3
 800c664:	4a32      	ldr	r2, [pc, #200]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c666:	0143      	lsls	r3, r0, #5
 800c668:	4413      	add	r3, r2
 800c66a:	440b      	add	r3, r1
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	f003 0301 	and.w	r3, r3, #1
 800c672:	2b00      	cmp	r3, #0
 800c674:	d138      	bne.n	800c6e8 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c676:	4b2b      	ldr	r3, [pc, #172]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c678:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800c67a:	2b01      	cmp	r3, #1
 800c67c:	d10e      	bne.n	800c69c <MAP_moveNextBlock_Sura+0x450>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c67e:	4b2a      	ldr	r3, [pc, #168]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c680:	781b      	ldrb	r3, [r3, #0]
 800c682:	4618      	mov	r0, r3
 800c684:	4b29      	ldr	r3, [pc, #164]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c686:	781b      	ldrb	r3, [r3, #0]
 800c688:	4619      	mov	r1, r3
 800c68a:	4a29      	ldr	r2, [pc, #164]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c68c:	0143      	lsls	r3, r0, #5
 800c68e:	4413      	add	r3, r2
 800c690:	440b      	add	r3, r1
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	f003 0302 	and.w	r3, r3, #2
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d125      	bne.n	800c6e8 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c69c:	4b21      	ldr	r3, [pc, #132]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c69e:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800c6a0:	2b02      	cmp	r3, #2
 800c6a2:	d10e      	bne.n	800c6c2 <MAP_moveNextBlock_Sura+0x476>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c6a4:	4b20      	ldr	r3, [pc, #128]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c6a6:	781b      	ldrb	r3, [r3, #0]
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	4b20      	ldr	r3, [pc, #128]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	4a1f      	ldr	r2, [pc, #124]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c6b2:	0143      	lsls	r3, r0, #5
 800c6b4:	4413      	add	r3, r2
 800c6b6:	440b      	add	r3, r1
 800c6b8:	781b      	ldrb	r3, [r3, #0]
 800c6ba:	f003 0304 	and.w	r3, r3, #4
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d112      	bne.n	800c6e8 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800c6c2:	4b18      	ldr	r3, [pc, #96]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c6c4:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800c6c6:	2b03      	cmp	r3, #3
 800c6c8:	d113      	bne.n	800c6f2 <MAP_moveNextBlock_Sura+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800c6ca:	4b17      	ldr	r3, [pc, #92]	; (800c728 <MAP_moveNextBlock_Sura+0x4dc>)
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	4b16      	ldr	r3, [pc, #88]	; (800c72c <MAP_moveNextBlock_Sura+0x4e0>)
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	4a16      	ldr	r2, [pc, #88]	; (800c730 <MAP_moveNextBlock_Sura+0x4e4>)
 800c6d8:	0143      	lsls	r3, r0, #5
 800c6da:	4413      	add	r3, r2
 800c6dc:	440b      	add	r3, r1
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	f003 0308 	and.w	r3, r3, #8
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d004      	beq.n	800c6f2 <MAP_moveNextBlock_Sura+0x4a6>
			){
				MOT_goHitBackWall();					// obN
 800c6e8:	f7fd fd84 	bl	800a1f4 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800c6ec:	4b12      	ldr	r3, [pc, #72]	; (800c738 <MAP_moveNextBlock_Sura+0x4ec>)
 800c6ee:	4a13      	ldr	r2, [pc, #76]	; (800c73c <MAP_moveNextBlock_Sura+0x4f0>)
 800c6f0:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// {obNi
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	701a      	strb	r2, [r3, #0]
			break;
 800c6f8:	e000      	b.n	800c6fc <MAP_moveNextBlock_Sura+0x4b0>
			
		default:
			break;
 800c6fa:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock_Sura(en_head, p_type, TRUE );		// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800c6fc:	4b09      	ldr	r3, [pc, #36]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c6fe:	781a      	ldrb	r2, [r3, #0]
 800c700:	79fb      	ldrb	r3, [r7, #7]
 800c702:	4413      	add	r3, r2
 800c704:	b2db      	uxtb	r3, r3
 800c706:	f003 0303 	and.w	r3, r3, #3
 800c70a:	b2da      	uxtb	r2, r3
 800c70c:	4b05      	ldr	r3, [pc, #20]	; (800c724 <MAP_moveNextBlock_Sura+0x4d8>)
 800c70e:	701a      	strb	r2, [r3, #0]
//	}
}
 800c710:	bf00      	nop
 800c712:	3708      	adds	r7, #8
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}
 800c718:	20000f0c 	.word	0x20000f0c
 800c71c:	200002b5 	.word	0x200002b5
 800c720:	2000001c 	.word	0x2000001c
 800c724:	200093c4 	.word	0x200093c4
 800c728:	200093bd 	.word	0x200093bd
 800c72c:	200093c7 	.word	0x200093c7
 800c730:	200002e8 	.word	0x200002e8
 800c734:	00000000 	.word	0x00000000
 800c738:	200093c0 	.word	0x200093c0
 800c73c:	3e75c28f 	.word	0x3e75c28f

0800c740 <MAP_actGoal>:

void MAP_actGoal( void )
{	
 800c740:	b580      	push	{r7, lr}
 800c742:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800c744:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800c784 <MAP_actGoal+0x44>
 800c748:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c74c:	f7fd f9c0 	bl	8009ad0 <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 800c750:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c754:	f001 ff44 	bl	800e5e0 <LL_mDelay>
	MOT_turn(MOT_R180);										// E180x
 800c758:	2002      	movs	r0, #2
 800c75a:	f7fd fa49 	bl	8009bf0 <MOT_turn>
	LL_mDelay(500);
 800c75e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c762:	f001 ff3d 	bl	800e5e0 <LL_mDelay>
	
//	MAP_SaveMapData();						// HobNAbv
	log_flag_off();
 800c766:	f7fb fdd9 	bl	800831c <log_flag_off>
	MAP_actGoalLED();
 800c76a:	f000 f80f 	bl	800c78c <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	isXV
 800c76e:	4b06      	ldr	r3, [pc, #24]	; (800c788 <MAP_actGoal+0x48>)
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	3302      	adds	r3, #2
 800c774:	b2db      	uxtb	r3, r3
 800c776:	f003 0303 	and.w	r3, r3, #3
 800c77a:	b2da      	uxtb	r2, r3
 800c77c:	4b02      	ldr	r3, [pc, #8]	; (800c788 <MAP_actGoal+0x48>)
 800c77e:	701a      	strb	r2, [r3, #0]

}
 800c780:	bf00      	nop
 800c782:	bd80      	pop	{r7, pc}
 800c784:	00000000 	.word	0x00000000
 800c788:	200093c4 	.word	0x200093c4

0800c78c <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 800c792:	2300      	movs	r3, #0
 800c794:	607b      	str	r3, [r7, #4]
 800c796:	e020      	b.n	800c7da <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 800c798:	2002      	movs	r0, #2
 800c79a:	f7f5 fc05 	bl	8001fa8 <SetLED>
		LL_mDelay(100);
 800c79e:	2064      	movs	r0, #100	; 0x64
 800c7a0:	f001 ff1e 	bl	800e5e0 <LL_mDelay>
		SetLED(0x04);
 800c7a4:	2004      	movs	r0, #4
 800c7a6:	f7f5 fbff 	bl	8001fa8 <SetLED>
		LL_mDelay(100);
 800c7aa:	2064      	movs	r0, #100	; 0x64
 800c7ac:	f001 ff18 	bl	800e5e0 <LL_mDelay>
		SetLED(0x08);
 800c7b0:	2008      	movs	r0, #8
 800c7b2:	f7f5 fbf9 	bl	8001fa8 <SetLED>
		LL_mDelay(100);
 800c7b6:	2064      	movs	r0, #100	; 0x64
 800c7b8:	f001 ff12 	bl	800e5e0 <LL_mDelay>
		SetLED(0x04);
 800c7bc:	2004      	movs	r0, #4
 800c7be:	f7f5 fbf3 	bl	8001fa8 <SetLED>
		LL_mDelay(100);
 800c7c2:	2064      	movs	r0, #100	; 0x64
 800c7c4:	f001 ff0c 	bl	800e5e0 <LL_mDelay>
		SetLED(0x02);
 800c7c8:	2002      	movs	r0, #2
 800c7ca:	f7f5 fbed 	bl	8001fa8 <SetLED>
		LL_mDelay(100);
 800c7ce:	2064      	movs	r0, #100	; 0x64
 800c7d0:	f001 ff06 	bl	800e5e0 <LL_mDelay>
	for(i = 0;i<2;i++)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	607b      	str	r3, [r7, #4]
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2b01      	cmp	r3, #1
 800c7de:	dddb      	ble.n	800c798 <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 800c7e0:	2064      	movs	r0, #100	; 0x64
 800c7e2:	f001 fefd 	bl	800e5e0 <LL_mDelay>
	map_write();
 800c7e6:	f7fe ff77 	bl	800b6d8 <map_write>
	SetLED(0x00);
 800c7ea:	2000      	movs	r0, #0
 800c7ec:	f7f5 fbdc 	bl	8001fa8 <SetLED>
}
 800c7f0:	bf00      	nop
 800c7f2:	3708      	adds	r7, #8
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	b2da      	uxtb	r2, r3
 800c804:	4b13      	ldr	r3, [pc, #76]	; (800c854 <MAP_Goalsize+0x5c>)
 800c806:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2b04      	cmp	r3, #4
 800c80c:	d10c      	bne.n	800c828 <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 800c80e:	4b12      	ldr	r3, [pc, #72]	; (800c858 <MAP_Goalsize+0x60>)
 800c810:	781b      	ldrb	r3, [r3, #0]
 800c812:	3301      	adds	r3, #1
 800c814:	b2da      	uxtb	r2, r3
 800c816:	4b10      	ldr	r3, [pc, #64]	; (800c858 <MAP_Goalsize+0x60>)
 800c818:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 800c81a:	4b10      	ldr	r3, [pc, #64]	; (800c85c <MAP_Goalsize+0x64>)
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	3301      	adds	r3, #1
 800c820:	b2da      	uxtb	r2, r3
 800c822:	4b0e      	ldr	r3, [pc, #56]	; (800c85c <MAP_Goalsize+0x64>)
 800c824:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 800c826:	e00e      	b.n	800c846 <MAP_Goalsize+0x4e>
	else if (size == 9) {
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2b09      	cmp	r3, #9
 800c82c:	d10b      	bne.n	800c846 <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 800c82e:	4b0a      	ldr	r3, [pc, #40]	; (800c858 <MAP_Goalsize+0x60>)
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	3302      	adds	r3, #2
 800c834:	b2da      	uxtb	r2, r3
 800c836:	4b08      	ldr	r3, [pc, #32]	; (800c858 <MAP_Goalsize+0x60>)
 800c838:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 800c83a:	4b08      	ldr	r3, [pc, #32]	; (800c85c <MAP_Goalsize+0x64>)
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	3302      	adds	r3, #2
 800c840:	b2da      	uxtb	r2, r3
 800c842:	4b06      	ldr	r3, [pc, #24]	; (800c85c <MAP_Goalsize+0x64>)
 800c844:	701a      	strb	r2, [r3, #0]
}
 800c846:	bf00      	nop
 800c848:	370c      	adds	r7, #12
 800c84a:	46bd      	mov	sp, r7
 800c84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c850:	4770      	bx	lr
 800c852:	bf00      	nop
 800c854:	200093c6 	.word	0x200093c6
 800c858:	2000001a 	.word	0x2000001a
 800c85c:	2000001b 	.word	0x2000001b

0800c860 <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 800c860:	b480      	push	{r7}
 800c862:	b087      	sub	sp, #28
 800c864:	af00      	add	r7, sp, #0
 800c866:	4603      	mov	r3, r0
 800c868:	460a      	mov	r2, r1
 800c86a:	71fb      	strb	r3, [r7, #7]
 800c86c:	4613      	mov	r3, r2
 800c86e:	71bb      	strb	r3, [r7, #6]
	uint16_t		uc_new;			// Vl
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	/* }bv */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800c870:	2300      	movs	r3, #0
 800c872:	827b      	strh	r3, [r7, #18]
 800c874:	e010      	b.n	800c898 <MAP_makeReturnContourMap+0x38>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800c876:	8a7b      	ldrh	r3, [r7, #18]
 800c878:	095b      	lsrs	r3, r3, #5
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	461a      	mov	r2, r3
 800c87e:	8a7b      	ldrh	r3, [r7, #18]
 800c880:	f003 031f 	and.w	r3, r3, #31
 800c884:	4972      	ldr	r1, [pc, #456]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c886:	0152      	lsls	r2, r2, #5
 800c888:	4413      	add	r3, r2
 800c88a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c88e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800c892:	8a7b      	ldrh	r3, [r7, #18]
 800c894:	3301      	adds	r3, #1
 800c896:	827b      	strh	r3, [r7, #18]
 800c898:	8a7b      	ldrh	r3, [r7, #18]
 800c89a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c89e:	d3ea      	bcc.n	800c876 <MAP_makeReturnContourMap+0x16>
	}
	/* Wn_0 */
	us_cmap[0][0] = 0;
 800c8a0:	4b6b      	ldr	r3, [pc, #428]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	801a      	strh	r2, [r3, #0]

	/* }bv */
	uc_dase = 0;
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 800c8ae:	8a3b      	ldrh	r3, [r7, #16]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	81bb      	strh	r3, [r7, #12]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	82bb      	strh	r3, [r7, #20]
 800c8b8:	e0b8      	b.n	800ca2c <MAP_makeReturnContourMap+0x1cc>
			for (x = 0; x < MAP_X_SIZE; x++) {
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	82fb      	strh	r3, [r7, #22]
 800c8be:	e0ac      	b.n	800ca1a <MAP_makeReturnContourMap+0x1ba>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800c8c0:	79ba      	ldrb	r2, [r7, #6]
 800c8c2:	79fb      	ldrb	r3, [r7, #7]
 800c8c4:	4962      	ldr	r1, [pc, #392]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c8c6:	0152      	lsls	r2, r2, #5
 800c8c8:	4413      	add	r3, r2
 800c8ca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c8ce:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d00b      	beq.n	800c8ee <MAP_makeReturnContourMap+0x8e>
 800c8d6:	79ba      	ldrb	r2, [r7, #6]
 800c8d8:	79fb      	ldrb	r3, [r7, #7]
 800c8da:	495d      	ldr	r1, [pc, #372]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c8dc:	0152      	lsls	r2, r2, #5
 800c8de:	4413      	add	r3, r2
 800c8e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c8e4:	1c9a      	adds	r2, r3, #2
 800c8e6:	89bb      	ldrh	r3, [r7, #12]
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	f2c0 809b 	blt.w	800ca24 <MAP_makeReturnContourMap+0x1c4>
				if (us_cmap[y][x] == uc_dase) {
 800c8ee:	8aba      	ldrh	r2, [r7, #20]
 800c8f0:	8afb      	ldrh	r3, [r7, #22]
 800c8f2:	4957      	ldr	r1, [pc, #348]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c8f4:	0152      	lsls	r2, r2, #5
 800c8f6:	4413      	add	r3, r2
 800c8f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c8fc:	8a3a      	ldrh	r2, [r7, #16]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	f040 8088 	bne.w	800ca14 <MAP_makeReturnContourMap+0x1b4>
					uc_wallData = g_sysMap[y][x];
 800c904:	8aba      	ldrh	r2, [r7, #20]
 800c906:	8afb      	ldrh	r3, [r7, #22]
 800c908:	4952      	ldr	r1, [pc, #328]	; (800ca54 <MAP_makeReturnContourMap+0x1f4>)
 800c90a:	0152      	lsls	r2, r2, #5
 800c90c:	440a      	add	r2, r1
 800c90e:	4413      	add	r3, r2
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	72fb      	strb	r3, [r7, #11]
					/* Ts */
	
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800c914:	7afb      	ldrb	r3, [r7, #11]
 800c916:	f003 0301 	and.w	r3, r3, #1
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d11a      	bne.n	800c954 <MAP_makeReturnContourMap+0xf4>
 800c91e:	8abb      	ldrh	r3, [r7, #20]
 800c920:	2b1f      	cmp	r3, #31
 800c922:	d017      	beq.n	800c954 <MAP_makeReturnContourMap+0xf4>
							if (us_cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800c924:	8abb      	ldrh	r3, [r7, #20]
 800c926:	1c5a      	adds	r2, r3, #1
 800c928:	8afb      	ldrh	r3, [r7, #22]
 800c92a:	4949      	ldr	r1, [pc, #292]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c92c:	0152      	lsls	r2, r2, #5
 800c92e:	4413      	add	r3, r2
 800c930:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c934:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c938:	4293      	cmp	r3, r2
 800c93a:	d10b      	bne.n	800c954 <MAP_makeReturnContourMap+0xf4>
								us_cmap[y + 1][x] = uc_new;
 800c93c:	8abb      	ldrh	r3, [r7, #20]
 800c93e:	1c5a      	adds	r2, r3, #1
 800c940:	8afb      	ldrh	r3, [r7, #22]
 800c942:	4943      	ldr	r1, [pc, #268]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c944:	0152      	lsls	r2, r2, #5
 800c946:	4413      	add	r3, r2
 800c948:	89ba      	ldrh	r2, [r7, #12]
 800c94a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800c94e:	89fb      	ldrh	r3, [r7, #14]
 800c950:	3301      	adds	r3, #1
 800c952:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800c954:	7afb      	ldrb	r3, [r7, #11]
 800c956:	f003 0302 	and.w	r3, r3, #2
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d11a      	bne.n	800c994 <MAP_makeReturnContourMap+0x134>
 800c95e:	8afb      	ldrh	r3, [r7, #22]
 800c960:	2b1f      	cmp	r3, #31
 800c962:	d017      	beq.n	800c994 <MAP_makeReturnContourMap+0x134>
							if (us_cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 800c964:	8aba      	ldrh	r2, [r7, #20]
 800c966:	8afb      	ldrh	r3, [r7, #22]
 800c968:	3301      	adds	r3, #1
 800c96a:	4939      	ldr	r1, [pc, #228]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c96c:	0152      	lsls	r2, r2, #5
 800c96e:	4413      	add	r3, r2
 800c970:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c974:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c978:	4293      	cmp	r3, r2
 800c97a:	d10b      	bne.n	800c994 <MAP_makeReturnContourMap+0x134>
								us_cmap[y][x + 1] = uc_new;
 800c97c:	8aba      	ldrh	r2, [r7, #20]
 800c97e:	8afb      	ldrh	r3, [r7, #22]
 800c980:	3301      	adds	r3, #1
 800c982:	4933      	ldr	r1, [pc, #204]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c984:	0152      	lsls	r2, r2, #5
 800c986:	4413      	add	r3, r2
 800c988:	89ba      	ldrh	r2, [r7, #12]
 800c98a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800c98e:	89fb      	ldrh	r3, [r7, #14]
 800c990:	3301      	adds	r3, #1
 800c992:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800c994:	7afb      	ldrb	r3, [r7, #11]
 800c996:	f003 0304 	and.w	r3, r3, #4
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d11a      	bne.n	800c9d4 <MAP_makeReturnContourMap+0x174>
 800c99e:	8abb      	ldrh	r3, [r7, #20]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d017      	beq.n	800c9d4 <MAP_makeReturnContourMap+0x174>
							if (us_cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800c9a4:	8abb      	ldrh	r3, [r7, #20]
 800c9a6:	1e5a      	subs	r2, r3, #1
 800c9a8:	8afb      	ldrh	r3, [r7, #22]
 800c9aa:	4929      	ldr	r1, [pc, #164]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c9ac:	0152      	lsls	r2, r2, #5
 800c9ae:	4413      	add	r3, r2
 800c9b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c9b4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c9b8:	4293      	cmp	r3, r2
 800c9ba:	d10b      	bne.n	800c9d4 <MAP_makeReturnContourMap+0x174>
								us_cmap[y - 1][x] = uc_new;
 800c9bc:	8abb      	ldrh	r3, [r7, #20]
 800c9be:	1e5a      	subs	r2, r3, #1
 800c9c0:	8afb      	ldrh	r3, [r7, #22]
 800c9c2:	4923      	ldr	r1, [pc, #140]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c9c4:	0152      	lsls	r2, r2, #5
 800c9c6:	4413      	add	r3, r2
 800c9c8:	89ba      	ldrh	r2, [r7, #12]
 800c9ca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800c9ce:	89fb      	ldrh	r3, [r7, #14]
 800c9d0:	3301      	adds	r3, #1
 800c9d2:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800c9d4:	7afb      	ldrb	r3, [r7, #11]
 800c9d6:	f003 0308 	and.w	r3, r3, #8
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d11a      	bne.n	800ca14 <MAP_makeReturnContourMap+0x1b4>
 800c9de:	8afb      	ldrh	r3, [r7, #22]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d017      	beq.n	800ca14 <MAP_makeReturnContourMap+0x1b4>
							if (us_cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 800c9e4:	8aba      	ldrh	r2, [r7, #20]
 800c9e6:	8afb      	ldrh	r3, [r7, #22]
 800c9e8:	3b01      	subs	r3, #1
 800c9ea:	4919      	ldr	r1, [pc, #100]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800c9ec:	0152      	lsls	r2, r2, #5
 800c9ee:	4413      	add	r3, r2
 800c9f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c9f4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d10b      	bne.n	800ca14 <MAP_makeReturnContourMap+0x1b4>
								us_cmap[y][x - 1] = uc_new;
 800c9fc:	8aba      	ldrh	r2, [r7, #20]
 800c9fe:	8afb      	ldrh	r3, [r7, #22]
 800ca00:	3b01      	subs	r3, #1
 800ca02:	4913      	ldr	r1, [pc, #76]	; (800ca50 <MAP_makeReturnContourMap+0x1f0>)
 800ca04:	0152      	lsls	r2, r2, #5
 800ca06:	4413      	add	r3, r2
 800ca08:	89ba      	ldrh	r2, [r7, #12]
 800ca0a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800ca0e:	89fb      	ldrh	r3, [r7, #14]
 800ca10:	3301      	adds	r3, #1
 800ca12:	81fb      	strh	r3, [r7, #14]
			for (x = 0; x < MAP_X_SIZE; x++) {
 800ca14:	8afb      	ldrh	r3, [r7, #22]
 800ca16:	3301      	adds	r3, #1
 800ca18:	82fb      	strh	r3, [r7, #22]
 800ca1a:	8afb      	ldrh	r3, [r7, #22]
 800ca1c:	2b1f      	cmp	r3, #31
 800ca1e:	f67f af4f 	bls.w	800c8c0 <MAP_makeReturnContourMap+0x60>
 800ca22:	e000      	b.n	800ca26 <MAP_makeReturnContourMap+0x1c6>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800ca24:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800ca26:	8abb      	ldrh	r3, [r7, #20]
 800ca28:	3301      	adds	r3, #1
 800ca2a:	82bb      	strh	r3, [r7, #20]
 800ca2c:	8abb      	ldrh	r3, [r7, #20]
 800ca2e:	2b1f      	cmp	r3, #31
 800ca30:	f67f af43 	bls.w	800c8ba <MAP_makeReturnContourMap+0x5a>
						}

				}
			}
		}
		uc_dase = uc_dase + 1;
 800ca34:	8a3b      	ldrh	r3, [r7, #16]
 800ca36:	3301      	adds	r3, #1
 800ca38:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 800ca3a:	89fb      	ldrh	r3, [r7, #14]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	f47f af34 	bne.w	800c8aa <MAP_makeReturnContourMap+0x4a>

}
 800ca42:	bf00      	nop
 800ca44:	bf00      	nop
 800ca46:	371c      	adds	r7, #28
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr
 800ca50:	2000070c 	.word	0x2000070c
 800ca54:	200002e8 	.word	0x200002e8

0800ca58 <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] WxW
	uint8_t 			uc_trgY, 		///< [in] WyW 
	enMAP_ACT_MODE 	en_type, 		///< [in] T@
	enSEARCH_MODE	en_search 		///< [in] T@
){
 800ca58:	b590      	push	{r4, r7, lr}
 800ca5a:	b087      	sub	sp, #28
 800ca5c:	af02      	add	r7, sp, #8
 800ca5e:	4604      	mov	r4, r0
 800ca60:	4608      	mov	r0, r1
 800ca62:	4611      	mov	r1, r2
 800ca64:	461a      	mov	r2, r3
 800ca66:	4623      	mov	r3, r4
 800ca68:	71fb      	strb	r3, [r7, #7]
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	71bb      	strb	r3, [r7, #6]
 800ca6e:	460b      	mov	r3, r1
 800ca70:	717b      	strb	r3, [r7, #5]
 800ca72:	4613      	mov	r3, r2
 800ca74:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 800ca76:	2300      	movs	r3, #0
 800ca78:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// uAFALSE: POiATURE:Oi
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 800ca7e:	4b95      	ldr	r3, [pc, #596]	; (800ccd4 <MAP_searchGoal+0x27c>)
 800ca80:	2201      	movs	r2, #1
 800ca82:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 800ca84:	793b      	ldrb	r3, [r7, #4]
 800ca86:	2b03      	cmp	r3, #3
 800ca88:	d122      	bne.n	800cad0 <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 800ca8a:	79fb      	ldrb	r3, [r7, #7]
 800ca8c:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 800ca8e:	79bb      	ldrb	r3, [r7, #6]
 800ca90:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 800ca92:	4b91      	ldr	r3, [pc, #580]	; (800ccd8 <MAP_searchGoal+0x280>)
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 800ca98:	4b90      	ldr	r3, [pc, #576]	; (800ccdc <MAP_searchGoal+0x284>)
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800ca9e:	797a      	ldrb	r2, [r7, #5]
 800caa0:	79b9      	ldrb	r1, [r7, #6]
 800caa2:	79fb      	ldrb	r3, [r7, #7]
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7ff f835 	bl	800bb14 <MAP_makeContourMap_kai2>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800caaa:	4b8d      	ldr	r3, [pc, #564]	; (800cce0 <MAP_searchGoal+0x288>)
 800caac:	781a      	ldrb	r2, [r3, #0]
 800caae:	7bfc      	ldrb	r4, [r7, #15]
 800cab0:	7b79      	ldrb	r1, [r7, #13]
 800cab2:	7bb8      	ldrb	r0, [r7, #14]
 800cab4:	f107 0309 	add.w	r3, r7, #9
 800cab8:	9301      	str	r3, [sp, #4]
 800caba:	7bfb      	ldrb	r3, [r7, #15]
 800cabc:	9300      	str	r3, [sp, #0]
 800cabe:	4623      	mov	r3, r4
 800cac0:	f7fe fbee 	bl	800b2a0 <MAP_searchCmdList>
		uc_trgX = Return_X;
 800cac4:	4b87      	ldr	r3, [pc, #540]	; (800cce4 <MAP_searchGoal+0x28c>)
 800cac6:	781b      	ldrb	r3, [r3, #0]
 800cac8:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 800caca:	4b87      	ldr	r3, [pc, #540]	; (800cce8 <MAP_searchGoal+0x290>)
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// [hX~

	MOT_setTrgtSpeed(SEARCH_SPEED);		// Wx
 800cad0:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800ccec <MAP_searchGoal+0x294>
 800cad4:	f7fd fb68 	bl	800a1a8 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 800cad8:	ed9f 0a85 	vldr	s0, [pc, #532]	; 800ccf0 <MAP_searchGoal+0x298>
 800cadc:	f7fd fb7a 	bl	800a1d4 <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 800cae0:	4b84      	ldr	r3, [pc, #528]	; (800ccf4 <MAP_searchGoal+0x29c>)
 800cae2:	f04f 0200 	mov.w	r2, #0
 800cae6:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800cae8:	4b83      	ldr	r3, [pc, #524]	; (800ccf8 <MAP_searchGoal+0x2a0>)
 800caea:	2200      	movs	r2, #0
 800caec:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 800caee:	4b83      	ldr	r3, [pc, #524]	; (800ccfc <MAP_searchGoal+0x2a4>)
 800caf0:	781b      	ldrb	r3, [r3, #0]
 800caf2:	79fa      	ldrb	r2, [r7, #7]
 800caf4:	429a      	cmp	r2, r3
 800caf6:	d107      	bne.n	800cb08 <MAP_searchGoal+0xb0>
 800caf8:	4b81      	ldr	r3, [pc, #516]	; (800cd00 <MAP_searchGoal+0x2a8>)
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	79ba      	ldrb	r2, [r7, #6]
 800cafe:	429a      	cmp	r2, r3
 800cb00:	d102      	bne.n	800cb08 <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 800cb02:	4b7c      	ldr	r3, [pc, #496]	; (800ccf4 <MAP_searchGoal+0x29c>)
 800cb04:	4a7f      	ldr	r2, [pc, #508]	; (800cd04 <MAP_searchGoal+0x2ac>)
 800cb06:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//OX^[gij
 800cb08:	f7fb fbfc 	bl	8008304 <log_flag_on>
	
	/* HT */
	while(1){
		MAP_refMousePos( en_Head );								// WXV
 800cb0c:	4b74      	ldr	r3, [pc, #464]	; (800cce0 <MAP_searchGoal+0x288>)
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	4618      	mov	r0, r3
 800cb12:	f7ff faad 	bl	800c070 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
		
		/* MnT */
		if( SEARCH_TURN == en_search ){
 800cb16:	793b      	ldrb	r3, [r7, #4]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d132      	bne.n	800cb82 <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800cb1c:	797a      	ldrb	r2, [r7, #5]
 800cb1e:	79b9      	ldrb	r1, [r7, #6]
 800cb20:	79fb      	ldrb	r3, [r7, #7]
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7fe fff6 	bl	800bb14 <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800cb28:	7abb      	ldrb	r3, [r7, #10]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d00c      	beq.n	800cb48 <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800cb2e:	4b71      	ldr	r3, [pc, #452]	; (800ccf4 <MAP_searchGoal+0x29c>)
 800cb30:	edd3 7a00 	vldr	s15, [r3]
 800cb34:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cb38:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb3c:	eddf 0a6b 	vldr	s1, [pc, #428]	; 800ccec <MAP_searchGoal+0x294>
 800cb40:	eeb0 0a67 	vmov.f32	s0, s15
 800cb44:	f7fc ffc4 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// f[^Hf[^			 f[^~X
 800cb48:	f7fe fee0 	bl	800b90c <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP@isZo			 MAP
 800cb4c:	f107 030b 	add.w	r3, r7, #11
 800cb50:	4619      	mov	r1, r3
 800cb52:	2000      	movs	r0, #0
 800cb54:	f7ff f980 	bl	800be58 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800cb58:	4b5f      	ldr	r3, [pc, #380]	; (800ccd8 <MAP_searchGoal+0x280>)
 800cb5a:	781b      	ldrb	r3, [r3, #0]
 800cb5c:	79fa      	ldrb	r2, [r7, #7]
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d107      	bne.n	800cb72 <MAP_searchGoal+0x11a>
 800cb62:	4b5e      	ldr	r3, [pc, #376]	; (800ccdc <MAP_searchGoal+0x284>)
 800cb64:	781b      	ldrb	r3, [r3, #0]
 800cb66:	79ba      	ldrb	r2, [r7, #6]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d102      	bne.n	800cb72 <MAP_searchGoal+0x11a>
				MAP_actGoal();										// S[
 800cb6c:	f7ff fde8 	bl	800c740 <MAP_actGoal>
				break;
 800cb70:	e0a4      	b.n	800ccbc <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 								 [X`FbN{x{{Mn
 800cb72:	7afb      	ldrb	r3, [r7, #11]
 800cb74:	f107 020a 	add.w	r2, r7, #10
 800cb78:	4611      	mov	r1, r2
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7ff fab4 	bl	800c0e8 <MAP_moveNextBlock>
 800cb80:	e081      	b.n	800cc86 <MAP_searchGoal+0x22e>
			}
		}
		/* X[T */
		else if( SEARCH_SURA == en_search ){
 800cb82:	793b      	ldrb	r3, [r7, #4]
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d132      	bne.n	800cbee <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800cb88:	797a      	ldrb	r2, [r7, #5]
 800cb8a:	79b9      	ldrb	r1, [r7, #6]
 800cb8c:	79fb      	ldrb	r3, [r7, #7]
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f7fe ffc0 	bl	800bb14 <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800cb94:	7abb      	ldrb	r3, [r7, #10]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00c      	beq.n	800cbb4 <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800cb9a:	4b56      	ldr	r3, [pc, #344]	; (800ccf4 <MAP_searchGoal+0x29c>)
 800cb9c:	edd3 7a00 	vldr	s15, [r3]
 800cba0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cba4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cba8:	eddf 0a50 	vldr	s1, [pc, #320]	; 800ccec <MAP_searchGoal+0x294>
 800cbac:	eeb0 0a67 	vmov.f32	s0, s15
 800cbb0:	f7fc ff8e 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800cbb4:	f7fe feaa 	bl	800b90c <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// MAP@isZo			 MAP
 800cbb8:	f107 030b 	add.w	r3, r7, #11
 800cbbc:	4619      	mov	r1, r3
 800cbbe:	2000      	movs	r0, #0
 800cbc0:	f7ff f94a 	bl	800be58 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800cbc4:	4b44      	ldr	r3, [pc, #272]	; (800ccd8 <MAP_searchGoal+0x280>)
 800cbc6:	781b      	ldrb	r3, [r3, #0]
 800cbc8:	79fa      	ldrb	r2, [r7, #7]
 800cbca:	429a      	cmp	r2, r3
 800cbcc:	d107      	bne.n	800cbde <MAP_searchGoal+0x186>
 800cbce:	4b43      	ldr	r3, [pc, #268]	; (800ccdc <MAP_searchGoal+0x284>)
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	79ba      	ldrb	r2, [r7, #6]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d102      	bne.n	800cbde <MAP_searchGoal+0x186>
				MAP_actGoal();										// S[
 800cbd8:	f7ff fdb2 	bl	800c740 <MAP_actGoal>
				break;
 800cbdc:	e06e      	b.n	800ccbc <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// 						 [X`FbN{x{{Mn
 800cbde:	7afb      	ldrb	r3, [r7, #11]
 800cbe0:	f107 010a 	add.w	r1, r7, #10
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f7ff fb30 	bl	800c24c <MAP_moveNextBlock_Sura>
 800cbec:	e04b      	b.n	800cc86 <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/* AT */
		else if (SEARCH_RETURN == en_search) {
 800cbee:	793b      	ldrb	r3, [r7, #4]
 800cbf0:	2b03      	cmp	r3, #3
 800cbf2:	d148      	bne.n	800cc86 <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 800cbf4:	7abb      	ldrb	r3, [r7, #10]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d00c      	beq.n	800cc14 <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800cbfa:	4b3e      	ldr	r3, [pc, #248]	; (800ccf4 <MAP_searchGoal+0x29c>)
 800cbfc:	edd3 7a00 	vldr	s15, [r3]
 800cc00:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cc04:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc08:	eddf 0a38 	vldr	s1, [pc, #224]	; 800ccec <MAP_searchGoal+0x294>
 800cc0c:	eeb0 0a67 	vmov.f32	s0, s15
 800cc10:	f7fc ff5e 	bl	8009ad0 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800cc14:	f7fe fe7a 	bl	800b90c <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 800cc18:	7b7a      	ldrb	r2, [r7, #13]
 800cc1a:	7bbb      	ldrb	r3, [r7, #14]
 800cc1c:	4611      	mov	r1, r2
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7ff fe1e 	bl	800c860 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800cc24:	4b2e      	ldr	r3, [pc, #184]	; (800cce0 <MAP_searchGoal+0x288>)
 800cc26:	781a      	ldrb	r2, [r3, #0]
 800cc28:	7bfc      	ldrb	r4, [r7, #15]
 800cc2a:	7b79      	ldrb	r1, [r7, #13]
 800cc2c:	7bb8      	ldrb	r0, [r7, #14]
 800cc2e:	f107 0309 	add.w	r3, r7, #9
 800cc32:	9301      	str	r3, [sp, #4]
 800cc34:	7bfb      	ldrb	r3, [r7, #15]
 800cc36:	9300      	str	r3, [sp, #0]
 800cc38:	4623      	mov	r3, r4
 800cc3a:	f7fe fb31 	bl	800b2a0 <MAP_searchCmdList>
			uc_trgX = Return_X;
 800cc3e:	4b29      	ldr	r3, [pc, #164]	; (800cce4 <MAP_searchGoal+0x28c>)
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 800cc44:	4b28      	ldr	r3, [pc, #160]	; (800cce8 <MAP_searchGoal+0x290>)
 800cc46:	781b      	ldrb	r3, [r3, #0]
 800cc48:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800cc4a:	797a      	ldrb	r2, [r7, #5]
 800cc4c:	79b9      	ldrb	r1, [r7, #6]
 800cc4e:	79fb      	ldrb	r3, [r7, #7]
 800cc50:	4618      	mov	r0, r3
 800cc52:	f7fe ff5f 	bl	800bb14 <MAP_makeContourMap_kai2>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 800cc56:	f107 030b 	add.w	r3, r7, #11
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	f7ff f8fb 	bl	800be58 <MAP_calcMouseDir>
			/*  */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 800cc62:	4b1d      	ldr	r3, [pc, #116]	; (800ccd8 <MAP_searchGoal+0x280>)
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d106      	bne.n	800cc78 <MAP_searchGoal+0x220>
 800cc6a:	4b1c      	ldr	r3, [pc, #112]	; (800ccdc <MAP_searchGoal+0x284>)
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d102      	bne.n	800cc78 <MAP_searchGoal+0x220>
				MAP_actGoal();
 800cc72:	f7ff fd65 	bl	800c740 <MAP_actGoal>
				break;
 800cc76:	e021      	b.n	800ccbc <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE);	// 						 [X`FbN{x{{Mn
 800cc78:	7afb      	ldrb	r3, [r7, #11]
 800cc7a:	f107 010a 	add.w	r1, r7, #10
 800cc7e:	2200      	movs	r2, #0
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7ff fae3 	bl	800c24c <MAP_moveNextBlock_Sura>
//			LED_count(uc_trgY);
		}

		
		/* rs\ */
		if( SYS_isOutOfCtrl() == TRUE ){
 800cc86:	f7fa fe77 	bl	8007978 <SYS_isOutOfCtrl>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	f43f af3d 	beq.w	800cb0c <MAP_searchGoal+0xb4>
			CTRL_stop();
 800cc92:	f7f8 fcd7 	bl	8005644 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// u[L
 800cc96:	2000      	movs	r0, #0
 800cc98:	f7fa fea4 	bl	80079e4 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// u[L
 800cc9c:	2001      	movs	r0, #1
 800cc9e:	f7fa fea1 	bl	80079e4 <DCM_brakeMot>
			
			/* HA */
			en_Head		= NORTH;
 800cca2:	4b0f      	ldr	r3, [pc, #60]	; (800cce0 <MAP_searchGoal+0x288>)
 800cca4:	2200      	movs	r2, #0
 800cca6:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 800cca8:	4b0b      	ldr	r3, [pc, #44]	; (800ccd8 <MAP_searchGoal+0x280>)
 800ccaa:	2200      	movs	r2, #0
 800ccac:	701a      	strb	r2, [r3, #0]
			my			= 0;
 800ccae:	4b0b      	ldr	r3, [pc, #44]	; (800ccdc <MAP_searchGoal+0x284>)
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 800ccb4:	4b0f      	ldr	r3, [pc, #60]	; (800ccf4 <MAP_searchGoal+0x29c>)
 800ccb6:	f04f 0200 	mov.w	r2, #0
 800ccba:	601a      	str	r2, [r3, #0]
			
			// DCMCW[NA}~sB
			break;
		}
	}
	search_flag = FALSE;
 800ccbc:	4b05      	ldr	r3, [pc, #20]	; (800ccd4 <MAP_searchGoal+0x27c>)
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 800ccc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800ccc6:	f001 fc8b 	bl	800e5e0 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// [hXL
}
 800ccca:	bf00      	nop
 800cccc:	3714      	adds	r7, #20
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd90      	pop	{r4, r7, pc}
 800ccd2:	bf00      	nop
 800ccd4:	200002e4 	.word	0x200002e4
 800ccd8:	200093c7 	.word	0x200093c7
 800ccdc:	200093bd 	.word	0x200093bd
 800cce0:	200093c4 	.word	0x200093c4
 800cce4:	200002c5 	.word	0x200002c5
 800cce8:	200002cd 	.word	0x200002cd
 800ccec:	3e99999a 	.word	0x3e99999a
 800ccf0:	00000000 	.word	0x00000000
 800ccf4:	200093c0 	.word	0x200093c0
 800ccf8:	200002b5 	.word	0x200002b5
 800ccfc:	200093bc 	.word	0x200093bc
 800cd00:	200093c5 	.word	0x200093c5
 800cd04:	3e75c28f 	.word	0x3e75c28f

0800cd08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800cd08:	480d      	ldr	r0, [pc, #52]	; (800cd40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800cd0a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800cd0c:	480d      	ldr	r0, [pc, #52]	; (800cd44 <LoopForever+0x6>)
  ldr r1, =_edata
 800cd0e:	490e      	ldr	r1, [pc, #56]	; (800cd48 <LoopForever+0xa>)
  ldr r2, =_sidata
 800cd10:	4a0e      	ldr	r2, [pc, #56]	; (800cd4c <LoopForever+0xe>)
  movs r3, #0
 800cd12:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800cd14:	e002      	b.n	800cd1c <LoopCopyDataInit>

0800cd16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800cd16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800cd18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800cd1a:	3304      	adds	r3, #4

0800cd1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800cd1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800cd1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800cd20:	d3f9      	bcc.n	800cd16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800cd22:	4a0b      	ldr	r2, [pc, #44]	; (800cd50 <LoopForever+0x12>)
  ldr r4, =_ebss
 800cd24:	4c0b      	ldr	r4, [pc, #44]	; (800cd54 <LoopForever+0x16>)
  movs r3, #0
 800cd26:	2300      	movs	r3, #0
  b LoopFillZerobss
 800cd28:	e001      	b.n	800cd2e <LoopFillZerobss>

0800cd2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800cd2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800cd2c:	3204      	adds	r2, #4

0800cd2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800cd2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800cd30:	d3fb      	bcc.n	800cd2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800cd32:	f7f7 facb 	bl	80042cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800cd36:	f001 fc91 	bl	800e65c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800cd3a:	f7f5 fc23 	bl	8002584 <main>

0800cd3e <LoopForever>:

LoopForever:
    b LoopForever
 800cd3e:	e7fe      	b.n	800cd3e <LoopForever>
  ldr   r0, =_estack
 800cd40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800cd44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800cd48:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 800cd4c:	08015110 	.word	0x08015110
  ldr r2, =_sbss
 800cd50:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800cd54:	200093d8 	.word	0x200093d8

0800cd58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800cd58:	e7fe      	b.n	800cd58 <ADC1_2_IRQHandler>

0800cd5a <LL_ADC_REG_SetSequencerLength>:
{
 800cd5a:	b480      	push	{r7}
 800cd5c:	b083      	sub	sp, #12
 800cd5e:	af00      	add	r7, sp, #0
 800cd60:	6078      	str	r0, [r7, #4]
 800cd62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd68:	f023 020f 	bic.w	r2, r3, #15
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	431a      	orrs	r2, r3
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	631a      	str	r2, [r3, #48]	; 0x30
}
 800cd74:	bf00      	nop
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr

0800cd80 <LL_ADC_IsEnabled>:
{
 800cd80:	b480      	push	{r7}
 800cd82:	b083      	sub	sp, #12
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	f003 0301 	and.w	r3, r3, #1
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d101      	bne.n	800cd98 <LL_ADC_IsEnabled+0x18>
 800cd94:	2301      	movs	r3, #1
 800cd96:	e000      	b.n	800cd9a <LL_ADC_IsEnabled+0x1a>
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	370c      	adds	r7, #12
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr
	...

0800cda8 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800cda8:	b590      	push	{r4, r7, lr}
 800cdaa:	b085      	sub	sp, #20
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	4a27      	ldr	r2, [pc, #156]	; (800ce58 <LL_ADC_CommonInit+0xb0>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d10f      	bne.n	800cdde <LL_ADC_CommonInit+0x36>
 800cdbe:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800cdc2:	f7ff ffdd 	bl	800cd80 <LL_ADC_IsEnabled>
 800cdc6:	4604      	mov	r4, r0
 800cdc8:	4824      	ldr	r0, [pc, #144]	; (800ce5c <LL_ADC_CommonInit+0xb4>)
 800cdca:	f7ff ffd9 	bl	800cd80 <LL_ADC_IsEnabled>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	4323      	orrs	r3, r4
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	bf0c      	ite	eq
 800cdd6:	2301      	moveq	r3, #1
 800cdd8:	2300      	movne	r3, #0
 800cdda:	b2db      	uxtb	r3, r3
 800cddc:	e012      	b.n	800ce04 <LL_ADC_CommonInit+0x5c>
 800cdde:	4820      	ldr	r0, [pc, #128]	; (800ce60 <LL_ADC_CommonInit+0xb8>)
 800cde0:	f7ff ffce 	bl	800cd80 <LL_ADC_IsEnabled>
 800cde4:	4604      	mov	r4, r0
 800cde6:	481f      	ldr	r0, [pc, #124]	; (800ce64 <LL_ADC_CommonInit+0xbc>)
 800cde8:	f7ff ffca 	bl	800cd80 <LL_ADC_IsEnabled>
 800cdec:	4603      	mov	r3, r0
 800cdee:	431c      	orrs	r4, r3
 800cdf0:	481d      	ldr	r0, [pc, #116]	; (800ce68 <LL_ADC_CommonInit+0xc0>)
 800cdf2:	f7ff ffc5 	bl	800cd80 <LL_ADC_IsEnabled>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	4323      	orrs	r3, r4
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	bf0c      	ite	eq
 800cdfe:	2301      	moveq	r3, #1
 800ce00:	2300      	movne	r3, #0
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d020      	beq.n	800ce4a <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d012      	beq.n	800ce36 <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	689a      	ldr	r2, [r3, #8]
 800ce14:	4b15      	ldr	r3, [pc, #84]	; (800ce6c <LL_ADC_CommonInit+0xc4>)
 800ce16:	4013      	ands	r3, r2
 800ce18:	683a      	ldr	r2, [r7, #0]
 800ce1a:	6811      	ldr	r1, [r2, #0]
 800ce1c:	683a      	ldr	r2, [r7, #0]
 800ce1e:	6852      	ldr	r2, [r2, #4]
 800ce20:	4311      	orrs	r1, r2
 800ce22:	683a      	ldr	r2, [r7, #0]
 800ce24:	6892      	ldr	r2, [r2, #8]
 800ce26:	4311      	orrs	r1, r2
 800ce28:	683a      	ldr	r2, [r7, #0]
 800ce2a:	68d2      	ldr	r2, [r2, #12]
 800ce2c:	430a      	orrs	r2, r1
 800ce2e:	431a      	orrs	r2, r3
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	609a      	str	r2, [r3, #8]
 800ce34:	e00b      	b.n	800ce4e <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	689a      	ldr	r2, [r3, #8]
 800ce3a:	4b0c      	ldr	r3, [pc, #48]	; (800ce6c <LL_ADC_CommonInit+0xc4>)
 800ce3c:	4013      	ands	r3, r2
 800ce3e:	683a      	ldr	r2, [r7, #0]
 800ce40:	6812      	ldr	r2, [r2, #0]
 800ce42:	431a      	orrs	r2, r3
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	609a      	str	r2, [r3, #8]
 800ce48:	e001      	b.n	800ce4e <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ce4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3714      	adds	r7, #20
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd90      	pop	{r4, r7, pc}
 800ce58:	50000300 	.word	0x50000300
 800ce5c:	50000100 	.word	0x50000100
 800ce60:	50000400 	.word	0x50000400
 800ce64:	50000500 	.word	0x50000500
 800ce68:	50000600 	.word	0x50000600
 800ce6c:	ffc030e0 	.word	0xffc030e0

0800ce70 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f7ff ff7e 	bl	800cd80 <LL_ADC_IsEnabled>
 800ce84:	4603      	mov	r3, r0
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d111      	bne.n	800ceae <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	68db      	ldr	r3, [r3, #12]
 800ce8e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800ce92:	f023 0318 	bic.w	r3, r3, #24
 800ce96:	683a      	ldr	r2, [r7, #0]
 800ce98:	6811      	ldr	r1, [r2, #0]
 800ce9a:	683a      	ldr	r2, [r7, #0]
 800ce9c:	6852      	ldr	r2, [r2, #4]
 800ce9e:	4311      	orrs	r1, r2
 800cea0:	683a      	ldr	r2, [r7, #0]
 800cea2:	6892      	ldr	r2, [r2, #8]
 800cea4:	430a      	orrs	r2, r1
 800cea6:	431a      	orrs	r2, r3
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	60da      	str	r2, [r3, #12]
 800ceac:	e001      	b.n	800ceb2 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800ceae:	2301      	movs	r3, #1
 800ceb0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800ceb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}

0800cebc <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b084      	sub	sp, #16
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
 800cec4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800cec6:	2300      	movs	r3, #0
 800cec8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f7ff ff58 	bl	800cd80 <LL_ADC_IsEnabled>
 800ced0:	4603      	mov	r3, r0
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d132      	bne.n	800cf3c <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d015      	beq.n	800cf0a <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	68da      	ldr	r2, [r3, #12]
 800cee2:	4b1a      	ldr	r3, [pc, #104]	; (800cf4c <LL_ADC_REG_Init+0x90>)
 800cee4:	4013      	ands	r3, r2
 800cee6:	683a      	ldr	r2, [r7, #0]
 800cee8:	6811      	ldr	r1, [r2, #0]
 800ceea:	683a      	ldr	r2, [r7, #0]
 800ceec:	6892      	ldr	r2, [r2, #8]
 800ceee:	4311      	orrs	r1, r2
 800cef0:	683a      	ldr	r2, [r7, #0]
 800cef2:	68d2      	ldr	r2, [r2, #12]
 800cef4:	4311      	orrs	r1, r2
 800cef6:	683a      	ldr	r2, [r7, #0]
 800cef8:	6912      	ldr	r2, [r2, #16]
 800cefa:	4311      	orrs	r1, r2
 800cefc:	683a      	ldr	r2, [r7, #0]
 800cefe:	6952      	ldr	r2, [r2, #20]
 800cf00:	430a      	orrs	r2, r1
 800cf02:	431a      	orrs	r2, r3
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	60da      	str	r2, [r3, #12]
 800cf08:	e011      	b.n	800cf2e <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	68da      	ldr	r2, [r3, #12]
 800cf0e:	4b0f      	ldr	r3, [pc, #60]	; (800cf4c <LL_ADC_REG_Init+0x90>)
 800cf10:	4013      	ands	r3, r2
 800cf12:	683a      	ldr	r2, [r7, #0]
 800cf14:	6811      	ldr	r1, [r2, #0]
 800cf16:	683a      	ldr	r2, [r7, #0]
 800cf18:	68d2      	ldr	r2, [r2, #12]
 800cf1a:	4311      	orrs	r1, r2
 800cf1c:	683a      	ldr	r2, [r7, #0]
 800cf1e:	6912      	ldr	r2, [r2, #16]
 800cf20:	4311      	orrs	r1, r2
 800cf22:	683a      	ldr	r2, [r7, #0]
 800cf24:	6952      	ldr	r2, [r2, #20]
 800cf26:	430a      	orrs	r2, r1
 800cf28:	431a      	orrs	r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	685b      	ldr	r3, [r3, #4]
 800cf32:	4619      	mov	r1, r3
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f7ff ff10 	bl	800cd5a <LL_ADC_REG_SetSequencerLength>
 800cf3a:	e001      	b.n	800cf40 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800cf40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf42:	4618      	mov	r0, r3
 800cf44:	3710      	adds	r7, #16
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}
 800cf4a:	bf00      	nop
 800cf4c:	fff0c01c 	.word	0xfff0c01c

0800cf50 <LL_GPIO_SetPinMode>:
{
 800cf50:	b480      	push	{r7}
 800cf52:	b08b      	sub	sp, #44	; 0x2c
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	60f8      	str	r0, [r7, #12]
 800cf58:	60b9      	str	r1, [r7, #8]
 800cf5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	681a      	ldr	r2, [r3, #0]
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	fa93 f3a3 	rbit	r3, r3
 800cf6a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800cf70:	69bb      	ldr	r3, [r7, #24]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d101      	bne.n	800cf7a <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 800cf76:	2320      	movs	r3, #32
 800cf78:	e003      	b.n	800cf82 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800cf7a:	69bb      	ldr	r3, [r7, #24]
 800cf7c:	fab3 f383 	clz	r3, r3
 800cf80:	b2db      	uxtb	r3, r3
 800cf82:	005b      	lsls	r3, r3, #1
 800cf84:	2103      	movs	r1, #3
 800cf86:	fa01 f303 	lsl.w	r3, r1, r3
 800cf8a:	43db      	mvns	r3, r3
 800cf8c:	401a      	ands	r2, r3
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf92:	6a3b      	ldr	r3, [r7, #32]
 800cf94:	fa93 f3a3 	rbit	r3, r3
 800cf98:	61fb      	str	r3, [r7, #28]
  return result;
 800cf9a:	69fb      	ldr	r3, [r7, #28]
 800cf9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800cf9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d101      	bne.n	800cfa8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800cfa4:	2320      	movs	r3, #32
 800cfa6:	e003      	b.n	800cfb0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800cfa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfaa:	fab3 f383 	clz	r3, r3
 800cfae:	b2db      	uxtb	r3, r3
 800cfb0:	005b      	lsls	r3, r3, #1
 800cfb2:	6879      	ldr	r1, [r7, #4]
 800cfb4:	fa01 f303 	lsl.w	r3, r1, r3
 800cfb8:	431a      	orrs	r2, r3
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	601a      	str	r2, [r3, #0]
}
 800cfbe:	bf00      	nop
 800cfc0:	372c      	adds	r7, #44	; 0x2c
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc8:	4770      	bx	lr

0800cfca <LL_GPIO_SetPinOutputType>:
{
 800cfca:	b480      	push	{r7}
 800cfcc:	b085      	sub	sp, #20
 800cfce:	af00      	add	r7, sp, #0
 800cfd0:	60f8      	str	r0, [r7, #12]
 800cfd2:	60b9      	str	r1, [r7, #8]
 800cfd4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	685a      	ldr	r2, [r3, #4]
 800cfda:	68bb      	ldr	r3, [r7, #8]
 800cfdc:	43db      	mvns	r3, r3
 800cfde:	401a      	ands	r2, r3
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	6879      	ldr	r1, [r7, #4]
 800cfe4:	fb01 f303 	mul.w	r3, r1, r3
 800cfe8:	431a      	orrs	r2, r3
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	605a      	str	r2, [r3, #4]
}
 800cfee:	bf00      	nop
 800cff0:	3714      	adds	r7, #20
 800cff2:	46bd      	mov	sp, r7
 800cff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff8:	4770      	bx	lr

0800cffa <LL_GPIO_SetPinSpeed>:
{
 800cffa:	b480      	push	{r7}
 800cffc:	b08b      	sub	sp, #44	; 0x2c
 800cffe:	af00      	add	r7, sp, #0
 800d000:	60f8      	str	r0, [r7, #12]
 800d002:	60b9      	str	r1, [r7, #8]
 800d004:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	689a      	ldr	r2, [r3, #8]
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	fa93 f3a3 	rbit	r3, r3
 800d014:	613b      	str	r3, [r7, #16]
  return result;
 800d016:	693b      	ldr	r3, [r7, #16]
 800d018:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d01a:	69bb      	ldr	r3, [r7, #24]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d101      	bne.n	800d024 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800d020:	2320      	movs	r3, #32
 800d022:	e003      	b.n	800d02c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	fab3 f383 	clz	r3, r3
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	005b      	lsls	r3, r3, #1
 800d02e:	2103      	movs	r1, #3
 800d030:	fa01 f303 	lsl.w	r3, r1, r3
 800d034:	43db      	mvns	r3, r3
 800d036:	401a      	ands	r2, r3
 800d038:	68bb      	ldr	r3, [r7, #8]
 800d03a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d03c:	6a3b      	ldr	r3, [r7, #32]
 800d03e:	fa93 f3a3 	rbit	r3, r3
 800d042:	61fb      	str	r3, [r7, #28]
  return result;
 800d044:	69fb      	ldr	r3, [r7, #28]
 800d046:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d101      	bne.n	800d052 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800d04e:	2320      	movs	r3, #32
 800d050:	e003      	b.n	800d05a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800d052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d054:	fab3 f383 	clz	r3, r3
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	005b      	lsls	r3, r3, #1
 800d05c:	6879      	ldr	r1, [r7, #4]
 800d05e:	fa01 f303 	lsl.w	r3, r1, r3
 800d062:	431a      	orrs	r2, r3
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	609a      	str	r2, [r3, #8]
}
 800d068:	bf00      	nop
 800d06a:	372c      	adds	r7, #44	; 0x2c
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr

0800d074 <LL_GPIO_SetPinPull>:
{
 800d074:	b480      	push	{r7}
 800d076:	b08b      	sub	sp, #44	; 0x2c
 800d078:	af00      	add	r7, sp, #0
 800d07a:	60f8      	str	r0, [r7, #12]
 800d07c:	60b9      	str	r1, [r7, #8]
 800d07e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	68da      	ldr	r2, [r3, #12]
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	fa93 f3a3 	rbit	r3, r3
 800d08e:	613b      	str	r3, [r7, #16]
  return result;
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d094:	69bb      	ldr	r3, [r7, #24]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d101      	bne.n	800d09e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800d09a:	2320      	movs	r3, #32
 800d09c:	e003      	b.n	800d0a6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	fab3 f383 	clz	r3, r3
 800d0a4:	b2db      	uxtb	r3, r3
 800d0a6:	005b      	lsls	r3, r3, #1
 800d0a8:	2103      	movs	r1, #3
 800d0aa:	fa01 f303 	lsl.w	r3, r1, r3
 800d0ae:	43db      	mvns	r3, r3
 800d0b0:	401a      	ands	r2, r3
 800d0b2:	68bb      	ldr	r3, [r7, #8]
 800d0b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0b6:	6a3b      	ldr	r3, [r7, #32]
 800d0b8:	fa93 f3a3 	rbit	r3, r3
 800d0bc:	61fb      	str	r3, [r7, #28]
  return result;
 800d0be:	69fb      	ldr	r3, [r7, #28]
 800d0c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d0c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d101      	bne.n	800d0cc <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800d0c8:	2320      	movs	r3, #32
 800d0ca:	e003      	b.n	800d0d4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800d0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ce:	fab3 f383 	clz	r3, r3
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	005b      	lsls	r3, r3, #1
 800d0d6:	6879      	ldr	r1, [r7, #4]
 800d0d8:	fa01 f303 	lsl.w	r3, r1, r3
 800d0dc:	431a      	orrs	r2, r3
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	60da      	str	r2, [r3, #12]
}
 800d0e2:	bf00      	nop
 800d0e4:	372c      	adds	r7, #44	; 0x2c
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ec:	4770      	bx	lr

0800d0ee <LL_GPIO_SetAFPin_0_7>:
{
 800d0ee:	b480      	push	{r7}
 800d0f0:	b08b      	sub	sp, #44	; 0x2c
 800d0f2:	af00      	add	r7, sp, #0
 800d0f4:	60f8      	str	r0, [r7, #12]
 800d0f6:	60b9      	str	r1, [r7, #8]
 800d0f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	6a1a      	ldr	r2, [r3, #32]
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d102:	697b      	ldr	r3, [r7, #20]
 800d104:	fa93 f3a3 	rbit	r3, r3
 800d108:	613b      	str	r3, [r7, #16]
  return result;
 800d10a:	693b      	ldr	r3, [r7, #16]
 800d10c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d10e:	69bb      	ldr	r3, [r7, #24]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d101      	bne.n	800d118 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800d114:	2320      	movs	r3, #32
 800d116:	e003      	b.n	800d120 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800d118:	69bb      	ldr	r3, [r7, #24]
 800d11a:	fab3 f383 	clz	r3, r3
 800d11e:	b2db      	uxtb	r3, r3
 800d120:	009b      	lsls	r3, r3, #2
 800d122:	210f      	movs	r1, #15
 800d124:	fa01 f303 	lsl.w	r3, r1, r3
 800d128:	43db      	mvns	r3, r3
 800d12a:	401a      	ands	r2, r3
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d130:	6a3b      	ldr	r3, [r7, #32]
 800d132:	fa93 f3a3 	rbit	r3, r3
 800d136:	61fb      	str	r3, [r7, #28]
  return result;
 800d138:	69fb      	ldr	r3, [r7, #28]
 800d13a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d101      	bne.n	800d146 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800d142:	2320      	movs	r3, #32
 800d144:	e003      	b.n	800d14e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800d146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d148:	fab3 f383 	clz	r3, r3
 800d14c:	b2db      	uxtb	r3, r3
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	6879      	ldr	r1, [r7, #4]
 800d152:	fa01 f303 	lsl.w	r3, r1, r3
 800d156:	431a      	orrs	r2, r3
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	621a      	str	r2, [r3, #32]
}
 800d15c:	bf00      	nop
 800d15e:	372c      	adds	r7, #44	; 0x2c
 800d160:	46bd      	mov	sp, r7
 800d162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d166:	4770      	bx	lr

0800d168 <LL_GPIO_SetAFPin_8_15>:
{
 800d168:	b480      	push	{r7}
 800d16a:	b08b      	sub	sp, #44	; 0x2c
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	60f8      	str	r0, [r7, #12]
 800d170:	60b9      	str	r1, [r7, #8]
 800d172:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	0a1b      	lsrs	r3, r3, #8
 800d17c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	fa93 f3a3 	rbit	r3, r3
 800d184:	613b      	str	r3, [r7, #16]
  return result;
 800d186:	693b      	ldr	r3, [r7, #16]
 800d188:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d18a:	69bb      	ldr	r3, [r7, #24]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d101      	bne.n	800d194 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800d190:	2320      	movs	r3, #32
 800d192:	e003      	b.n	800d19c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800d194:	69bb      	ldr	r3, [r7, #24]
 800d196:	fab3 f383 	clz	r3, r3
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	009b      	lsls	r3, r3, #2
 800d19e:	210f      	movs	r1, #15
 800d1a0:	fa01 f303 	lsl.w	r3, r1, r3
 800d1a4:	43db      	mvns	r3, r3
 800d1a6:	401a      	ands	r2, r3
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	0a1b      	lsrs	r3, r3, #8
 800d1ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1ae:	6a3b      	ldr	r3, [r7, #32]
 800d1b0:	fa93 f3a3 	rbit	r3, r3
 800d1b4:	61fb      	str	r3, [r7, #28]
  return result;
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d101      	bne.n	800d1c4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800d1c0:	2320      	movs	r3, #32
 800d1c2:	e003      	b.n	800d1cc <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800d1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c6:	fab3 f383 	clz	r3, r3
 800d1ca:	b2db      	uxtb	r3, r3
 800d1cc:	009b      	lsls	r3, r3, #2
 800d1ce:	6879      	ldr	r1, [r7, #4]
 800d1d0:	fa01 f303 	lsl.w	r3, r1, r3
 800d1d4:	431a      	orrs	r2, r3
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	625a      	str	r2, [r3, #36]	; 0x24
}
 800d1da:	bf00      	nop
 800d1dc:	372c      	adds	r7, #44	; 0x2c
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr

0800d1e6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d1e6:	b580      	push	{r7, lr}
 800d1e8:	b088      	sub	sp, #32
 800d1ea:	af00      	add	r7, sp, #0
 800d1ec:	6078      	str	r0, [r7, #4]
 800d1ee:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	fa93 f3a3 	rbit	r3, r3
 800d1fc:	60fb      	str	r3, [r7, #12]
  return result;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <LL_GPIO_Init+0x26>
    return 32U;
 800d208:	2320      	movs	r3, #32
 800d20a:	e003      	b.n	800d214 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	fab3 f383 	clz	r3, r3
 800d212:	b2db      	uxtb	r3, r3
 800d214:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d216:	e048      	b.n	800d2aa <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	2101      	movs	r1, #1
 800d21e:	69fb      	ldr	r3, [r7, #28]
 800d220:	fa01 f303 	lsl.w	r3, r1, r3
 800d224:	4013      	ands	r3, r2
 800d226:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800d228:	69bb      	ldr	r3, [r7, #24]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d03a      	beq.n	800d2a4 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	2b01      	cmp	r3, #1
 800d234:	d003      	beq.n	800d23e <LL_GPIO_Init+0x58>
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	685b      	ldr	r3, [r3, #4]
 800d23a:	2b02      	cmp	r3, #2
 800d23c:	d10e      	bne.n	800d25c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	689b      	ldr	r3, [r3, #8]
 800d242:	461a      	mov	r2, r3
 800d244:	69b9      	ldr	r1, [r7, #24]
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f7ff fed7 	bl	800cffa <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	6819      	ldr	r1, [r3, #0]
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	68db      	ldr	r3, [r3, #12]
 800d254:	461a      	mov	r2, r3
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f7ff feb7 	bl	800cfca <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	691b      	ldr	r3, [r3, #16]
 800d260:	461a      	mov	r2, r3
 800d262:	69b9      	ldr	r1, [r7, #24]
 800d264:	6878      	ldr	r0, [r7, #4]
 800d266:	f7ff ff05 	bl	800d074 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	2b02      	cmp	r3, #2
 800d270:	d111      	bne.n	800d296 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d272:	69bb      	ldr	r3, [r7, #24]
 800d274:	2bff      	cmp	r3, #255	; 0xff
 800d276:	d807      	bhi.n	800d288 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	695b      	ldr	r3, [r3, #20]
 800d27c:	461a      	mov	r2, r3
 800d27e:	69b9      	ldr	r1, [r7, #24]
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f7ff ff34 	bl	800d0ee <LL_GPIO_SetAFPin_0_7>
 800d286:	e006      	b.n	800d296 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	695b      	ldr	r3, [r3, #20]
 800d28c:	461a      	mov	r2, r3
 800d28e:	69b9      	ldr	r1, [r7, #24]
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f7ff ff69 	bl	800d168 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	685b      	ldr	r3, [r3, #4]
 800d29a:	461a      	mov	r2, r3
 800d29c:	69b9      	ldr	r1, [r7, #24]
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f7ff fe56 	bl	800cf50 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800d2a4:	69fb      	ldr	r3, [r7, #28]
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	69fb      	ldr	r3, [r7, #28]
 800d2b0:	fa22 f303 	lsr.w	r3, r2, r3
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d1af      	bne.n	800d218 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3720      	adds	r7, #32
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
	...

0800d2c4 <LL_RCC_HSI_IsReady>:
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800d2c8:	4b07      	ldr	r3, [pc, #28]	; (800d2e8 <LL_RCC_HSI_IsReady+0x24>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d2d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d2d4:	d101      	bne.n	800d2da <LL_RCC_HSI_IsReady+0x16>
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	e000      	b.n	800d2dc <LL_RCC_HSI_IsReady+0x18>
 800d2da:	2300      	movs	r3, #0
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e4:	4770      	bx	lr
 800d2e6:	bf00      	nop
 800d2e8:	40021000 	.word	0x40021000

0800d2ec <LL_RCC_LSE_IsReady>:
{
 800d2ec:	b480      	push	{r7}
 800d2ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800d2f0:	4b07      	ldr	r3, [pc, #28]	; (800d310 <LL_RCC_LSE_IsReady+0x24>)
 800d2f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d2f6:	f003 0302 	and.w	r3, r3, #2
 800d2fa:	2b02      	cmp	r3, #2
 800d2fc:	d101      	bne.n	800d302 <LL_RCC_LSE_IsReady+0x16>
 800d2fe:	2301      	movs	r3, #1
 800d300:	e000      	b.n	800d304 <LL_RCC_LSE_IsReady+0x18>
 800d302:	2300      	movs	r3, #0
}
 800d304:	4618      	mov	r0, r3
 800d306:	46bd      	mov	sp, r7
 800d308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30c:	4770      	bx	lr
 800d30e:	bf00      	nop
 800d310:	40021000 	.word	0x40021000

0800d314 <LL_RCC_GetSysClkSource>:
{
 800d314:	b480      	push	{r7}
 800d316:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800d318:	4b04      	ldr	r3, [pc, #16]	; (800d32c <LL_RCC_GetSysClkSource+0x18>)
 800d31a:	689b      	ldr	r3, [r3, #8]
 800d31c:	f003 030c 	and.w	r3, r3, #12
}
 800d320:	4618      	mov	r0, r3
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr
 800d32a:	bf00      	nop
 800d32c:	40021000 	.word	0x40021000

0800d330 <LL_RCC_GetAHBPrescaler>:
{
 800d330:	b480      	push	{r7}
 800d332:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800d334:	4b04      	ldr	r3, [pc, #16]	; (800d348 <LL_RCC_GetAHBPrescaler+0x18>)
 800d336:	689b      	ldr	r3, [r3, #8]
 800d338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800d33c:	4618      	mov	r0, r3
 800d33e:	46bd      	mov	sp, r7
 800d340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d344:	4770      	bx	lr
 800d346:	bf00      	nop
 800d348:	40021000 	.word	0x40021000

0800d34c <LL_RCC_GetAPB1Prescaler>:
{
 800d34c:	b480      	push	{r7}
 800d34e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800d350:	4b04      	ldr	r3, [pc, #16]	; (800d364 <LL_RCC_GetAPB1Prescaler+0x18>)
 800d352:	689b      	ldr	r3, [r3, #8]
 800d354:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800d358:	4618      	mov	r0, r3
 800d35a:	46bd      	mov	sp, r7
 800d35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d360:	4770      	bx	lr
 800d362:	bf00      	nop
 800d364:	40021000 	.word	0x40021000

0800d368 <LL_RCC_GetAPB2Prescaler>:
{
 800d368:	b480      	push	{r7}
 800d36a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800d36c:	4b04      	ldr	r3, [pc, #16]	; (800d380 <LL_RCC_GetAPB2Prescaler+0x18>)
 800d36e:	689b      	ldr	r3, [r3, #8]
 800d370:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800d374:	4618      	mov	r0, r3
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr
 800d37e:	bf00      	nop
 800d380:	40021000 	.word	0x40021000

0800d384 <LL_RCC_GetUSARTClockSource>:
{
 800d384:	b480      	push	{r7}
 800d386:	b083      	sub	sp, #12
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800d38c:	4b06      	ldr	r3, [pc, #24]	; (800d3a8 <LL_RCC_GetUSARTClockSource+0x24>)
 800d38e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	401a      	ands	r2, r3
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	041b      	lsls	r3, r3, #16
 800d39a:	4313      	orrs	r3, r2
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr
 800d3a8:	40021000 	.word	0x40021000

0800d3ac <LL_RCC_GetUARTClockSource>:
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b083      	sub	sp, #12
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800d3b4:	4b06      	ldr	r3, [pc, #24]	; (800d3d0 <LL_RCC_GetUARTClockSource+0x24>)
 800d3b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	401a      	ands	r2, r3
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	041b      	lsls	r3, r3, #16
 800d3c2:	4313      	orrs	r3, r2
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	370c      	adds	r7, #12
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr
 800d3d0:	40021000 	.word	0x40021000

0800d3d4 <LL_RCC_PLL_GetMainSource>:
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800d3d8:	4b04      	ldr	r3, [pc, #16]	; (800d3ec <LL_RCC_PLL_GetMainSource+0x18>)
 800d3da:	68db      	ldr	r3, [r3, #12]
 800d3dc:	f003 0303 	and.w	r3, r3, #3
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e8:	4770      	bx	lr
 800d3ea:	bf00      	nop
 800d3ec:	40021000 	.word	0x40021000

0800d3f0 <LL_RCC_PLL_GetN>:
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800d3f4:	4b04      	ldr	r3, [pc, #16]	; (800d408 <LL_RCC_PLL_GetN+0x18>)
 800d3f6:	68db      	ldr	r3, [r3, #12]
 800d3f8:	0a1b      	lsrs	r3, r3, #8
 800d3fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	4770      	bx	lr
 800d408:	40021000 	.word	0x40021000

0800d40c <LL_RCC_PLL_GetR>:
{
 800d40c:	b480      	push	{r7}
 800d40e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800d410:	4b04      	ldr	r3, [pc, #16]	; (800d424 <LL_RCC_PLL_GetR+0x18>)
 800d412:	68db      	ldr	r3, [r3, #12]
 800d414:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800d418:	4618      	mov	r0, r3
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	40021000 	.word	0x40021000

0800d428 <LL_RCC_PLL_GetDivider>:
{
 800d428:	b480      	push	{r7}
 800d42a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800d42c:	4b04      	ldr	r3, [pc, #16]	; (800d440 <LL_RCC_PLL_GetDivider+0x18>)
 800d42e:	68db      	ldr	r3, [r3, #12]
 800d430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800d434:	4618      	mov	r0, r3
 800d436:	46bd      	mov	sp, r7
 800d438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43c:	4770      	bx	lr
 800d43e:	bf00      	nop
 800d440:	40021000 	.word	0x40021000

0800d444 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b084      	sub	sp, #16
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800d44c:	2300      	movs	r3, #0
 800d44e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2b03      	cmp	r3, #3
 800d454:	d132      	bne.n	800d4bc <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	f7ff ff94 	bl	800d384 <LL_RCC_GetUSARTClockSource>
 800d45c:	4603      	mov	r3, r0
 800d45e:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800d462:	d016      	beq.n	800d492 <LL_RCC_GetUSARTClockFreq+0x4e>
 800d464:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800d468:	d81c      	bhi.n	800d4a4 <LL_RCC_GetUSARTClockFreq+0x60>
 800d46a:	4a52      	ldr	r2, [pc, #328]	; (800d5b4 <LL_RCC_GetUSARTClockFreq+0x170>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d003      	beq.n	800d478 <LL_RCC_GetUSARTClockFreq+0x34>
 800d470:	4a51      	ldr	r2, [pc, #324]	; (800d5b8 <LL_RCC_GetUSARTClockFreq+0x174>)
 800d472:	4293      	cmp	r3, r2
 800d474:	d004      	beq.n	800d480 <LL_RCC_GetUSARTClockFreq+0x3c>
 800d476:	e015      	b.n	800d4a4 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800d478:	f000 f934 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d47c:	60f8      	str	r0, [r7, #12]
        break;
 800d47e:	e094      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d480:	f7ff ff20 	bl	800d2c4 <LL_RCC_HSI_IsReady>
 800d484:	4603      	mov	r3, r0
 800d486:	2b00      	cmp	r3, #0
 800d488:	f000 8082 	beq.w	800d590 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 800d48c:	4b4b      	ldr	r3, [pc, #300]	; (800d5bc <LL_RCC_GetUSARTClockFreq+0x178>)
 800d48e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d490:	e07e      	b.n	800d590 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d492:	f7ff ff2b 	bl	800d2ec <LL_RCC_LSE_IsReady>
 800d496:	4603      	mov	r3, r0
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d07b      	beq.n	800d594 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 800d49c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d4a0:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d4a2:	e077      	b.n	800d594 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d4a4:	f000 f91e 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f000 f940 	bl	800d730 <RCC_GetHCLKClockFreq>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f000 f96a 	bl	800d78c <RCC_GetPCLK2ClockFreq>
 800d4b8:	60f8      	str	r0, [r7, #12]
        break;
 800d4ba:	e076      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2b0c      	cmp	r3, #12
 800d4c0:	d131      	bne.n	800d526 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f7ff ff5e 	bl	800d384 <LL_RCC_GetUSARTClockSource>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800d4ce:	d015      	beq.n	800d4fc <LL_RCC_GetUSARTClockFreq+0xb8>
 800d4d0:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800d4d4:	d81b      	bhi.n	800d50e <LL_RCC_GetUSARTClockFreq+0xca>
 800d4d6:	4a3a      	ldr	r2, [pc, #232]	; (800d5c0 <LL_RCC_GetUSARTClockFreq+0x17c>)
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	d003      	beq.n	800d4e4 <LL_RCC_GetUSARTClockFreq+0xa0>
 800d4dc:	4a39      	ldr	r2, [pc, #228]	; (800d5c4 <LL_RCC_GetUSARTClockFreq+0x180>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d004      	beq.n	800d4ec <LL_RCC_GetUSARTClockFreq+0xa8>
 800d4e2:	e014      	b.n	800d50e <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800d4e4:	f000 f8fe 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d4e8:	60f8      	str	r0, [r7, #12]
        break;
 800d4ea:	e05e      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d4ec:	f7ff feea 	bl	800d2c4 <LL_RCC_HSI_IsReady>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d050      	beq.n	800d598 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 800d4f6:	4b31      	ldr	r3, [pc, #196]	; (800d5bc <LL_RCC_GetUSARTClockFreq+0x178>)
 800d4f8:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d4fa:	e04d      	b.n	800d598 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d4fc:	f7ff fef6 	bl	800d2ec <LL_RCC_LSE_IsReady>
 800d500:	4603      	mov	r3, r0
 800d502:	2b00      	cmp	r3, #0
 800d504:	d04a      	beq.n	800d59c <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 800d506:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d50a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d50c:	e046      	b.n	800d59c <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d50e:	f000 f8e9 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d512:	4603      	mov	r3, r0
 800d514:	4618      	mov	r0, r3
 800d516:	f000 f90b 	bl	800d730 <RCC_GetHCLKClockFreq>
 800d51a:	4603      	mov	r3, r0
 800d51c:	4618      	mov	r0, r3
 800d51e:	f000 f91f 	bl	800d760 <RCC_GetPCLK1ClockFreq>
 800d522:	60f8      	str	r0, [r7, #12]
        break;
 800d524:	e041      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2b30      	cmp	r3, #48	; 0x30
 800d52a:	d139      	bne.n	800d5a0 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d52c:	6878      	ldr	r0, [r7, #4]
 800d52e:	f7ff ff29 	bl	800d384 <LL_RCC_GetUSARTClockSource>
 800d532:	4603      	mov	r3, r0
 800d534:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800d538:	d015      	beq.n	800d566 <LL_RCC_GetUSARTClockFreq+0x122>
 800d53a:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800d53e:	d81b      	bhi.n	800d578 <LL_RCC_GetUSARTClockFreq+0x134>
 800d540:	4a21      	ldr	r2, [pc, #132]	; (800d5c8 <LL_RCC_GetUSARTClockFreq+0x184>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d003      	beq.n	800d54e <LL_RCC_GetUSARTClockFreq+0x10a>
 800d546:	4a21      	ldr	r2, [pc, #132]	; (800d5cc <LL_RCC_GetUSARTClockFreq+0x188>)
 800d548:	4293      	cmp	r3, r2
 800d54a:	d004      	beq.n	800d556 <LL_RCC_GetUSARTClockFreq+0x112>
 800d54c:	e014      	b.n	800d578 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800d54e:	f000 f8c9 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d552:	60f8      	str	r0, [r7, #12]
          break;
 800d554:	e029      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800d556:	f7ff feb5 	bl	800d2c4 <LL_RCC_HSI_IsReady>
 800d55a:	4603      	mov	r3, r0
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d021      	beq.n	800d5a4 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 800d560:	4b16      	ldr	r3, [pc, #88]	; (800d5bc <LL_RCC_GetUSARTClockFreq+0x178>)
 800d562:	60fb      	str	r3, [r7, #12]
          }
          break;
 800d564:	e01e      	b.n	800d5a4 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800d566:	f7ff fec1 	bl	800d2ec <LL_RCC_LSE_IsReady>
 800d56a:	4603      	mov	r3, r0
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d01b      	beq.n	800d5a8 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 800d570:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d574:	60fb      	str	r3, [r7, #12]
          }
          break;
 800d576:	e017      	b.n	800d5a8 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d578:	f000 f8b4 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d57c:	4603      	mov	r3, r0
 800d57e:	4618      	mov	r0, r3
 800d580:	f000 f8d6 	bl	800d730 <RCC_GetHCLKClockFreq>
 800d584:	4603      	mov	r3, r0
 800d586:	4618      	mov	r0, r3
 800d588:	f000 f8ea 	bl	800d760 <RCC_GetPCLK1ClockFreq>
 800d58c:	60f8      	str	r0, [r7, #12]
          break;
 800d58e:	e00c      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800d590:	bf00      	nop
 800d592:	e00a      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800d594:	bf00      	nop
 800d596:	e008      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800d598:	bf00      	nop
 800d59a:	e006      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800d59c:	bf00      	nop
 800d59e:	e004      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 800d5a0:	bf00      	nop
 800d5a2:	e002      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 800d5a4:	bf00      	nop
 800d5a6:	e000      	b.n	800d5aa <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 800d5a8:	bf00      	nop
  }
  return usart_frequency;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	3710      	adds	r7, #16
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	bd80      	pop	{r7, pc}
 800d5b4:	00030001 	.word	0x00030001
 800d5b8:	00030002 	.word	0x00030002
 800d5bc:	00f42400 	.word	0x00f42400
 800d5c0:	000c0004 	.word	0x000c0004
 800d5c4:	000c0008 	.word	0x000c0008
 800d5c8:	00300010 	.word	0x00300010
 800d5cc:	00300020 	.word	0x00300020

0800d5d0 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b084      	sub	sp, #16
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2bc0      	cmp	r3, #192	; 0xc0
 800d5e0:	d131      	bne.n	800d646 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	f7ff fee2 	bl	800d3ac <LL_RCC_GetUARTClockSource>
 800d5e8:	4603      	mov	r3, r0
 800d5ea:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800d5ee:	d015      	beq.n	800d61c <LL_RCC_GetUARTClockFreq+0x4c>
 800d5f0:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800d5f4:	d81b      	bhi.n	800d62e <LL_RCC_GetUARTClockFreq+0x5e>
 800d5f6:	4a36      	ldr	r2, [pc, #216]	; (800d6d0 <LL_RCC_GetUARTClockFreq+0x100>)
 800d5f8:	4293      	cmp	r3, r2
 800d5fa:	d003      	beq.n	800d604 <LL_RCC_GetUARTClockFreq+0x34>
 800d5fc:	4a35      	ldr	r2, [pc, #212]	; (800d6d4 <LL_RCC_GetUARTClockFreq+0x104>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d004      	beq.n	800d60c <LL_RCC_GetUARTClockFreq+0x3c>
 800d602:	e014      	b.n	800d62e <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800d604:	f000 f86e 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d608:	60f8      	str	r0, [r7, #12]
        break;
 800d60a:	e021      	b.n	800d650 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d60c:	f7ff fe5a 	bl	800d2c4 <LL_RCC_HSI_IsReady>
 800d610:	4603      	mov	r3, r0
 800d612:	2b00      	cmp	r3, #0
 800d614:	d019      	beq.n	800d64a <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 800d616:	4b30      	ldr	r3, [pc, #192]	; (800d6d8 <LL_RCC_GetUARTClockFreq+0x108>)
 800d618:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d61a:	e016      	b.n	800d64a <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d61c:	f7ff fe66 	bl	800d2ec <LL_RCC_LSE_IsReady>
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d013      	beq.n	800d64e <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 800d626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d62a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d62c:	e00f      	b.n	800d64e <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d62e:	f000 f859 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d632:	4603      	mov	r3, r0
 800d634:	4618      	mov	r0, r3
 800d636:	f000 f87b 	bl	800d730 <RCC_GetHCLKClockFreq>
 800d63a:	4603      	mov	r3, r0
 800d63c:	4618      	mov	r0, r3
 800d63e:	f000 f88f 	bl	800d760 <RCC_GetPCLK1ClockFreq>
 800d642:	60f8      	str	r0, [r7, #12]
        break;
 800d644:	e004      	b.n	800d650 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 800d646:	bf00      	nop
 800d648:	e002      	b.n	800d650 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800d64a:	bf00      	nop
 800d64c:	e000      	b.n	800d650 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800d64e:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d656:	d131      	bne.n	800d6bc <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800d658:	6878      	ldr	r0, [r7, #4]
 800d65a:	f7ff fea7 	bl	800d3ac <LL_RCC_GetUARTClockSource>
 800d65e:	4603      	mov	r3, r0
 800d660:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800d664:	d015      	beq.n	800d692 <LL_RCC_GetUARTClockFreq+0xc2>
 800d666:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800d66a:	d81b      	bhi.n	800d6a4 <LL_RCC_GetUARTClockFreq+0xd4>
 800d66c:	4a1b      	ldr	r2, [pc, #108]	; (800d6dc <LL_RCC_GetUARTClockFreq+0x10c>)
 800d66e:	4293      	cmp	r3, r2
 800d670:	d003      	beq.n	800d67a <LL_RCC_GetUARTClockFreq+0xaa>
 800d672:	4a1b      	ldr	r2, [pc, #108]	; (800d6e0 <LL_RCC_GetUARTClockFreq+0x110>)
 800d674:	4293      	cmp	r3, r2
 800d676:	d004      	beq.n	800d682 <LL_RCC_GetUARTClockFreq+0xb2>
 800d678:	e014      	b.n	800d6a4 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800d67a:	f000 f833 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d67e:	60f8      	str	r0, [r7, #12]
        break;
 800d680:	e021      	b.n	800d6c6 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d682:	f7ff fe1f 	bl	800d2c4 <LL_RCC_HSI_IsReady>
 800d686:	4603      	mov	r3, r0
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d019      	beq.n	800d6c0 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 800d68c:	4b12      	ldr	r3, [pc, #72]	; (800d6d8 <LL_RCC_GetUARTClockFreq+0x108>)
 800d68e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d690:	e016      	b.n	800d6c0 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d692:	f7ff fe2b 	bl	800d2ec <LL_RCC_LSE_IsReady>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d013      	beq.n	800d6c4 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 800d69c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d6a0:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d6a2:	e00f      	b.n	800d6c4 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d6a4:	f000 f81e 	bl	800d6e4 <RCC_GetSystemClockFreq>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f000 f840 	bl	800d730 <RCC_GetHCLKClockFreq>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f000 f854 	bl	800d760 <RCC_GetPCLK1ClockFreq>
 800d6b8:	60f8      	str	r0, [r7, #12]
        break;
 800d6ba:	e004      	b.n	800d6c6 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 800d6bc:	bf00      	nop
 800d6be:	e002      	b.n	800d6c6 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800d6c0:	bf00      	nop
 800d6c2:	e000      	b.n	800d6c6 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800d6c4:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3710      	adds	r7, #16
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	00c00040 	.word	0x00c00040
 800d6d4:	00c00080 	.word	0x00c00080
 800d6d8:	00f42400 	.word	0x00f42400
 800d6dc:	03000100 	.word	0x03000100
 800d6e0:	03000200 	.word	0x03000200

0800d6e4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800d6ea:	f7ff fe13 	bl	800d314 <LL_RCC_GetSysClkSource>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	2b0c      	cmp	r3, #12
 800d6f2:	d00c      	beq.n	800d70e <RCC_GetSystemClockFreq+0x2a>
 800d6f4:	2b0c      	cmp	r3, #12
 800d6f6:	d80e      	bhi.n	800d716 <RCC_GetSystemClockFreq+0x32>
 800d6f8:	2b04      	cmp	r3, #4
 800d6fa:	d002      	beq.n	800d702 <RCC_GetSystemClockFreq+0x1e>
 800d6fc:	2b08      	cmp	r3, #8
 800d6fe:	d003      	beq.n	800d708 <RCC_GetSystemClockFreq+0x24>
 800d700:	e009      	b.n	800d716 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800d702:	4b09      	ldr	r3, [pc, #36]	; (800d728 <RCC_GetSystemClockFreq+0x44>)
 800d704:	607b      	str	r3, [r7, #4]
      break;
 800d706:	e009      	b.n	800d71c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800d708:	4b08      	ldr	r3, [pc, #32]	; (800d72c <RCC_GetSystemClockFreq+0x48>)
 800d70a:	607b      	str	r3, [r7, #4]
      break;
 800d70c:	e006      	b.n	800d71c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800d70e:	f000 f853 	bl	800d7b8 <RCC_PLL_GetFreqDomain_SYS>
 800d712:	6078      	str	r0, [r7, #4]
      break;
 800d714:	e002      	b.n	800d71c <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 800d716:	4b04      	ldr	r3, [pc, #16]	; (800d728 <RCC_GetSystemClockFreq+0x44>)
 800d718:	607b      	str	r3, [r7, #4]
      break;
 800d71a:	bf00      	nop
  }

  return frequency;
 800d71c:	687b      	ldr	r3, [r7, #4]
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3708      	adds	r7, #8
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}
 800d726:	bf00      	nop
 800d728:	00f42400 	.word	0x00f42400
 800d72c:	007a1200 	.word	0x007a1200

0800d730 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	b082      	sub	sp, #8
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800d738:	f7ff fdfa 	bl	800d330 <LL_RCC_GetAHBPrescaler>
 800d73c:	4603      	mov	r3, r0
 800d73e:	091b      	lsrs	r3, r3, #4
 800d740:	f003 030f 	and.w	r3, r3, #15
 800d744:	4a05      	ldr	r2, [pc, #20]	; (800d75c <RCC_GetHCLKClockFreq+0x2c>)
 800d746:	5cd3      	ldrb	r3, [r2, r3]
 800d748:	f003 031f 	and.w	r3, r3, #31
 800d74c:	687a      	ldr	r2, [r7, #4]
 800d74e:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d752:	4618      	mov	r0, r3
 800d754:	3708      	adds	r7, #8
 800d756:	46bd      	mov	sp, r7
 800d758:	bd80      	pop	{r7, pc}
 800d75a:	bf00      	nop
 800d75c:	08014a10 	.word	0x08014a10

0800d760 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b082      	sub	sp, #8
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800d768:	f7ff fdf0 	bl	800d34c <LL_RCC_GetAPB1Prescaler>
 800d76c:	4603      	mov	r3, r0
 800d76e:	0a1b      	lsrs	r3, r3, #8
 800d770:	4a05      	ldr	r2, [pc, #20]	; (800d788 <RCC_GetPCLK1ClockFreq+0x28>)
 800d772:	5cd3      	ldrb	r3, [r2, r3]
 800d774:	f003 031f 	and.w	r3, r3, #31
 800d778:	687a      	ldr	r2, [r7, #4]
 800d77a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3708      	adds	r7, #8
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	08014a20 	.word	0x08014a20

0800d78c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b082      	sub	sp, #8
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800d794:	f7ff fde8 	bl	800d368 <LL_RCC_GetAPB2Prescaler>
 800d798:	4603      	mov	r3, r0
 800d79a:	0adb      	lsrs	r3, r3, #11
 800d79c:	4a05      	ldr	r2, [pc, #20]	; (800d7b4 <RCC_GetPCLK2ClockFreq+0x28>)
 800d79e:	5cd3      	ldrb	r3, [r2, r3]
 800d7a0:	f003 031f 	and.w	r3, r3, #31
 800d7a4:	687a      	ldr	r2, [r7, #4]
 800d7a6:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	3708      	adds	r7, #8
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd80      	pop	{r7, pc}
 800d7b2:	bf00      	nop
 800d7b4:	08014a20 	.word	0x08014a20

0800d7b8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800d7b8:	b590      	push	{r4, r7, lr}
 800d7ba:	b083      	sub	sp, #12
 800d7bc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800d7be:	f7ff fe09 	bl	800d3d4 <LL_RCC_PLL_GetMainSource>
 800d7c2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d003      	beq.n	800d7d2 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	2b03      	cmp	r3, #3
 800d7ce:	d003      	beq.n	800d7d8 <RCC_PLL_GetFreqDomain_SYS+0x20>
 800d7d0:	e005      	b.n	800d7de <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800d7d2:	4b11      	ldr	r3, [pc, #68]	; (800d818 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800d7d4:	607b      	str	r3, [r7, #4]
      break;
 800d7d6:	e005      	b.n	800d7e4 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800d7d8:	4b10      	ldr	r3, [pc, #64]	; (800d81c <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800d7da:	607b      	str	r3, [r7, #4]
      break;
 800d7dc:	e002      	b.n	800d7e4 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 800d7de:	4b0e      	ldr	r3, [pc, #56]	; (800d818 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800d7e0:	607b      	str	r3, [r7, #4]
      break;
 800d7e2:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800d7e4:	f7ff fe04 	bl	800d3f0 <LL_RCC_PLL_GetN>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	fb03 f402 	mul.w	r4, r3, r2
 800d7f0:	f7ff fe1a 	bl	800d428 <LL_RCC_PLL_GetDivider>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	091b      	lsrs	r3, r3, #4
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	fbb4 f4f3 	udiv	r4, r4, r3
 800d7fe:	f7ff fe05 	bl	800d40c <LL_RCC_PLL_GetR>
 800d802:	4603      	mov	r3, r0
 800d804:	0e5b      	lsrs	r3, r3, #25
 800d806:	3301      	adds	r3, #1
 800d808:	005b      	lsls	r3, r3, #1
 800d80a:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800d80e:	4618      	mov	r0, r3
 800d810:	370c      	adds	r7, #12
 800d812:	46bd      	mov	sp, r7
 800d814:	bd90      	pop	{r4, r7, pc}
 800d816:	bf00      	nop
 800d818:	00f42400 	.word	0x00f42400
 800d81c:	007a1200 	.word	0x007a1200

0800d820 <LL_SPI_IsEnabled>:
{
 800d820:	b480      	push	{r7}
 800d822:	b083      	sub	sp, #12
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d830:	2b40      	cmp	r3, #64	; 0x40
 800d832:	d101      	bne.n	800d838 <LL_SPI_IsEnabled+0x18>
 800d834:	2301      	movs	r3, #1
 800d836:	e000      	b.n	800d83a <LL_SPI_IsEnabled+0x1a>
 800d838:	2300      	movs	r3, #0
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	370c      	adds	r7, #12
 800d83e:	46bd      	mov	sp, r7
 800d840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d844:	4770      	bx	lr

0800d846 <LL_SPI_SetCRCPolynomial>:
{
 800d846:	b480      	push	{r7}
 800d848:	b083      	sub	sp, #12
 800d84a:	af00      	add	r7, sp, #0
 800d84c:	6078      	str	r0, [r7, #4]
 800d84e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	b29b      	uxth	r3, r3
 800d854:	461a      	mov	r2, r3
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	611a      	str	r2, [r3, #16]
}
 800d85a:	bf00      	nop
 800d85c:	370c      	adds	r7, #12
 800d85e:	46bd      	mov	sp, r7
 800d860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d864:	4770      	bx	lr

0800d866 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800d866:	b580      	push	{r7, lr}
 800d868:	b084      	sub	sp, #16
 800d86a:	af00      	add	r7, sp, #0
 800d86c:	6078      	str	r0, [r7, #4]
 800d86e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800d870:	2301      	movs	r3, #1
 800d872:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f7ff ffd3 	bl	800d820 <LL_SPI_IsEnabled>
 800d87a:	4603      	mov	r3, r0
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d13b      	bne.n	800d8f8 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d888:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800d88c:	683a      	ldr	r2, [r7, #0]
 800d88e:	6811      	ldr	r1, [r2, #0]
 800d890:	683a      	ldr	r2, [r7, #0]
 800d892:	6852      	ldr	r2, [r2, #4]
 800d894:	4311      	orrs	r1, r2
 800d896:	683a      	ldr	r2, [r7, #0]
 800d898:	68d2      	ldr	r2, [r2, #12]
 800d89a:	4311      	orrs	r1, r2
 800d89c:	683a      	ldr	r2, [r7, #0]
 800d89e:	6912      	ldr	r2, [r2, #16]
 800d8a0:	4311      	orrs	r1, r2
 800d8a2:	683a      	ldr	r2, [r7, #0]
 800d8a4:	6952      	ldr	r2, [r2, #20]
 800d8a6:	4311      	orrs	r1, r2
 800d8a8:	683a      	ldr	r2, [r7, #0]
 800d8aa:	6992      	ldr	r2, [r2, #24]
 800d8ac:	4311      	orrs	r1, r2
 800d8ae:	683a      	ldr	r2, [r7, #0]
 800d8b0:	69d2      	ldr	r2, [r2, #28]
 800d8b2:	4311      	orrs	r1, r2
 800d8b4:	683a      	ldr	r2, [r7, #0]
 800d8b6:	6a12      	ldr	r2, [r2, #32]
 800d8b8:	430a      	orrs	r2, r1
 800d8ba:	431a      	orrs	r2, r3
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	685b      	ldr	r3, [r3, #4]
 800d8c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800d8c8:	f023 0304 	bic.w	r3, r3, #4
 800d8cc:	683a      	ldr	r2, [r7, #0]
 800d8ce:	6891      	ldr	r1, [r2, #8]
 800d8d0:	683a      	ldr	r2, [r7, #0]
 800d8d2:	6952      	ldr	r2, [r2, #20]
 800d8d4:	0c12      	lsrs	r2, r2, #16
 800d8d6:	430a      	orrs	r2, r1
 800d8d8:	431a      	orrs	r2, r3
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	6a1b      	ldr	r3, [r3, #32]
 800d8e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d8e6:	d105      	bne.n	800d8f4 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8ec:	4619      	mov	r1, r3
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f7ff ffa9 	bl	800d846 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	69db      	ldr	r3, [r3, #28]
 800d8fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 800d904:	7bfb      	ldrb	r3, [r7, #15]
}
 800d906:	4618      	mov	r0, r3
 800d908:	3710      	adds	r7, #16
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}

0800d90e <LL_TIM_SetPrescaler>:
{
 800d90e:	b480      	push	{r7}
 800d910:	b083      	sub	sp, #12
 800d912:	af00      	add	r7, sp, #0
 800d914:	6078      	str	r0, [r7, #4]
 800d916:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	683a      	ldr	r2, [r7, #0]
 800d91c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800d91e:	bf00      	nop
 800d920:	370c      	adds	r7, #12
 800d922:	46bd      	mov	sp, r7
 800d924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d928:	4770      	bx	lr

0800d92a <LL_TIM_SetAutoReload>:
{
 800d92a:	b480      	push	{r7}
 800d92c:	b083      	sub	sp, #12
 800d92e:	af00      	add	r7, sp, #0
 800d930:	6078      	str	r0, [r7, #4]
 800d932:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	683a      	ldr	r2, [r7, #0]
 800d938:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d93a:	bf00      	nop
 800d93c:	370c      	adds	r7, #12
 800d93e:	46bd      	mov	sp, r7
 800d940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d944:	4770      	bx	lr

0800d946 <LL_TIM_SetRepetitionCounter>:
{
 800d946:	b480      	push	{r7}
 800d948:	b083      	sub	sp, #12
 800d94a:	af00      	add	r7, sp, #0
 800d94c:	6078      	str	r0, [r7, #4]
 800d94e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	683a      	ldr	r2, [r7, #0]
 800d954:	631a      	str	r2, [r3, #48]	; 0x30
}
 800d956:	bf00      	nop
 800d958:	370c      	adds	r7, #12
 800d95a:	46bd      	mov	sp, r7
 800d95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d960:	4770      	bx	lr

0800d962 <LL_TIM_OC_SetCompareCH1>:
{
 800d962:	b480      	push	{r7}
 800d964:	b083      	sub	sp, #12
 800d966:	af00      	add	r7, sp, #0
 800d968:	6078      	str	r0, [r7, #4]
 800d96a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	683a      	ldr	r2, [r7, #0]
 800d970:	635a      	str	r2, [r3, #52]	; 0x34
}
 800d972:	bf00      	nop
 800d974:	370c      	adds	r7, #12
 800d976:	46bd      	mov	sp, r7
 800d978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97c:	4770      	bx	lr

0800d97e <LL_TIM_OC_SetCompareCH2>:
{
 800d97e:	b480      	push	{r7}
 800d980:	b083      	sub	sp, #12
 800d982:	af00      	add	r7, sp, #0
 800d984:	6078      	str	r0, [r7, #4]
 800d986:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	683a      	ldr	r2, [r7, #0]
 800d98c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800d98e:	bf00      	nop
 800d990:	370c      	adds	r7, #12
 800d992:	46bd      	mov	sp, r7
 800d994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d998:	4770      	bx	lr

0800d99a <LL_TIM_OC_SetCompareCH3>:
{
 800d99a:	b480      	push	{r7}
 800d99c:	b083      	sub	sp, #12
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	6078      	str	r0, [r7, #4]
 800d9a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	683a      	ldr	r2, [r7, #0]
 800d9a8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800d9aa:	bf00      	nop
 800d9ac:	370c      	adds	r7, #12
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b4:	4770      	bx	lr

0800d9b6 <LL_TIM_OC_SetCompareCH4>:
{
 800d9b6:	b480      	push	{r7}
 800d9b8:	b083      	sub	sp, #12
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]
 800d9be:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	683a      	ldr	r2, [r7, #0]
 800d9c4:	641a      	str	r2, [r3, #64]	; 0x40
}
 800d9c6:	bf00      	nop
 800d9c8:	370c      	adds	r7, #12
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr

0800d9d2 <LL_TIM_OC_SetCompareCH5>:
{
 800d9d2:	b480      	push	{r7}
 800d9d4:	b083      	sub	sp, #12
 800d9d6:	af00      	add	r7, sp, #0
 800d9d8:	6078      	str	r0, [r7, #4]
 800d9da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	683a      	ldr	r2, [r7, #0]
 800d9e4:	649a      	str	r2, [r3, #72]	; 0x48
}
 800d9e6:	bf00      	nop
 800d9e8:	370c      	adds	r7, #12
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f0:	4770      	bx	lr

0800d9f2 <LL_TIM_OC_SetCompareCH6>:
{
 800d9f2:	b480      	push	{r7}
 800d9f4:	b083      	sub	sp, #12
 800d9f6:	af00      	add	r7, sp, #0
 800d9f8:	6078      	str	r0, [r7, #4]
 800d9fa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	683a      	ldr	r2, [r7, #0]
 800da00:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800da02:	bf00      	nop
 800da04:	370c      	adds	r7, #12
 800da06:	46bd      	mov	sp, r7
 800da08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0c:	4770      	bx	lr

0800da0e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800da0e:	b480      	push	{r7}
 800da10:	b083      	sub	sp, #12
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	695b      	ldr	r3, [r3, #20]
 800da1a:	f043 0201 	orr.w	r2, r3, #1
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	615a      	str	r2, [r3, #20]
}
 800da22:	bf00      	nop
 800da24:	370c      	adds	r7, #12
 800da26:	46bd      	mov	sp, r7
 800da28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2c:	4770      	bx	lr
	...

0800da30 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b084      	sub	sp, #16
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
 800da38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	4a43      	ldr	r2, [pc, #268]	; (800db50 <LL_TIM_Init+0x120>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d017      	beq.n	800da78 <LL_TIM_Init+0x48>
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da4e:	d013      	beq.n	800da78 <LL_TIM_Init+0x48>
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	4a40      	ldr	r2, [pc, #256]	; (800db54 <LL_TIM_Init+0x124>)
 800da54:	4293      	cmp	r3, r2
 800da56:	d00f      	beq.n	800da78 <LL_TIM_Init+0x48>
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	4a3f      	ldr	r2, [pc, #252]	; (800db58 <LL_TIM_Init+0x128>)
 800da5c:	4293      	cmp	r3, r2
 800da5e:	d00b      	beq.n	800da78 <LL_TIM_Init+0x48>
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	4a3e      	ldr	r2, [pc, #248]	; (800db5c <LL_TIM_Init+0x12c>)
 800da64:	4293      	cmp	r3, r2
 800da66:	d007      	beq.n	800da78 <LL_TIM_Init+0x48>
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	4a3d      	ldr	r2, [pc, #244]	; (800db60 <LL_TIM_Init+0x130>)
 800da6c:	4293      	cmp	r3, r2
 800da6e:	d003      	beq.n	800da78 <LL_TIM_Init+0x48>
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	4a3c      	ldr	r2, [pc, #240]	; (800db64 <LL_TIM_Init+0x134>)
 800da74:	4293      	cmp	r3, r2
 800da76:	d106      	bne.n	800da86 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	685b      	ldr	r3, [r3, #4]
 800da82:	4313      	orrs	r3, r2
 800da84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	4a31      	ldr	r2, [pc, #196]	; (800db50 <LL_TIM_Init+0x120>)
 800da8a:	4293      	cmp	r3, r2
 800da8c:	d023      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da94:	d01f      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	4a2e      	ldr	r2, [pc, #184]	; (800db54 <LL_TIM_Init+0x124>)
 800da9a:	4293      	cmp	r3, r2
 800da9c:	d01b      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	4a2d      	ldr	r2, [pc, #180]	; (800db58 <LL_TIM_Init+0x128>)
 800daa2:	4293      	cmp	r3, r2
 800daa4:	d017      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	4a2c      	ldr	r2, [pc, #176]	; (800db5c <LL_TIM_Init+0x12c>)
 800daaa:	4293      	cmp	r3, r2
 800daac:	d013      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	4a2b      	ldr	r2, [pc, #172]	; (800db60 <LL_TIM_Init+0x130>)
 800dab2:	4293      	cmp	r3, r2
 800dab4:	d00f      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	4a2b      	ldr	r2, [pc, #172]	; (800db68 <LL_TIM_Init+0x138>)
 800daba:	4293      	cmp	r3, r2
 800dabc:	d00b      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	4a2a      	ldr	r2, [pc, #168]	; (800db6c <LL_TIM_Init+0x13c>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d007      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	4a29      	ldr	r2, [pc, #164]	; (800db70 <LL_TIM_Init+0x140>)
 800daca:	4293      	cmp	r3, r2
 800dacc:	d003      	beq.n	800dad6 <LL_TIM_Init+0xa6>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	4a24      	ldr	r2, [pc, #144]	; (800db64 <LL_TIM_Init+0x134>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d106      	bne.n	800dae4 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	68db      	ldr	r3, [r3, #12]
 800dae0:	4313      	orrs	r3, r2
 800dae2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	68fa      	ldr	r2, [r7, #12]
 800dae8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	4619      	mov	r1, r3
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f7ff ff1a 	bl	800d92a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	881b      	ldrh	r3, [r3, #0]
 800dafa:	4619      	mov	r1, r3
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f7ff ff06 	bl	800d90e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	4a12      	ldr	r2, [pc, #72]	; (800db50 <LL_TIM_Init+0x120>)
 800db06:	4293      	cmp	r3, r2
 800db08:	d013      	beq.n	800db32 <LL_TIM_Init+0x102>
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	4a14      	ldr	r2, [pc, #80]	; (800db60 <LL_TIM_Init+0x130>)
 800db0e:	4293      	cmp	r3, r2
 800db10:	d00f      	beq.n	800db32 <LL_TIM_Init+0x102>
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	4a14      	ldr	r2, [pc, #80]	; (800db68 <LL_TIM_Init+0x138>)
 800db16:	4293      	cmp	r3, r2
 800db18:	d00b      	beq.n	800db32 <LL_TIM_Init+0x102>
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	4a13      	ldr	r2, [pc, #76]	; (800db6c <LL_TIM_Init+0x13c>)
 800db1e:	4293      	cmp	r3, r2
 800db20:	d007      	beq.n	800db32 <LL_TIM_Init+0x102>
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	4a12      	ldr	r2, [pc, #72]	; (800db70 <LL_TIM_Init+0x140>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d003      	beq.n	800db32 <LL_TIM_Init+0x102>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	4a0d      	ldr	r2, [pc, #52]	; (800db64 <LL_TIM_Init+0x134>)
 800db2e:	4293      	cmp	r3, r2
 800db30:	d105      	bne.n	800db3e <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	691b      	ldr	r3, [r3, #16]
 800db36:	4619      	mov	r1, r3
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	f7ff ff04 	bl	800d946 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f7ff ff65 	bl	800da0e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800db44:	2300      	movs	r3, #0
}
 800db46:	4618      	mov	r0, r3
 800db48:	3710      	adds	r7, #16
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	40012c00 	.word	0x40012c00
 800db54:	40000400 	.word	0x40000400
 800db58:	40000800 	.word	0x40000800
 800db5c:	40000c00 	.word	0x40000c00
 800db60:	40013400 	.word	0x40013400
 800db64:	40015000 	.word	0x40015000
 800db68:	40014000 	.word	0x40014000
 800db6c:	40014400 	.word	0x40014400
 800db70:	40014800 	.word	0x40014800

0800db74 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b086      	sub	sp, #24
 800db78:	af00      	add	r7, sp, #0
 800db7a:	60f8      	str	r0, [r7, #12]
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800db80:	2301      	movs	r3, #1
 800db82:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800db8a:	d045      	beq.n	800dc18 <LL_TIM_OC_Init+0xa4>
 800db8c:	68bb      	ldr	r3, [r7, #8]
 800db8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800db92:	d848      	bhi.n	800dc26 <LL_TIM_OC_Init+0xb2>
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db9a:	d036      	beq.n	800dc0a <LL_TIM_OC_Init+0x96>
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dba2:	d840      	bhi.n	800dc26 <LL_TIM_OC_Init+0xb2>
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbaa:	d027      	beq.n	800dbfc <LL_TIM_OC_Init+0x88>
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbb2:	d838      	bhi.n	800dc26 <LL_TIM_OC_Init+0xb2>
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dbba:	d018      	beq.n	800dbee <LL_TIM_OC_Init+0x7a>
 800dbbc:	68bb      	ldr	r3, [r7, #8]
 800dbbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dbc2:	d830      	bhi.n	800dc26 <LL_TIM_OC_Init+0xb2>
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	2b01      	cmp	r3, #1
 800dbc8:	d003      	beq.n	800dbd2 <LL_TIM_OC_Init+0x5e>
 800dbca:	68bb      	ldr	r3, [r7, #8]
 800dbcc:	2b10      	cmp	r3, #16
 800dbce:	d007      	beq.n	800dbe0 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800dbd0:	e029      	b.n	800dc26 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800dbd2:	6879      	ldr	r1, [r7, #4]
 800dbd4:	68f8      	ldr	r0, [r7, #12]
 800dbd6:	f000 f8bf 	bl	800dd58 <OC1Config>
 800dbda:	4603      	mov	r3, r0
 800dbdc:	75fb      	strb	r3, [r7, #23]
      break;
 800dbde:	e023      	b.n	800dc28 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800dbe0:	6879      	ldr	r1, [r7, #4]
 800dbe2:	68f8      	ldr	r0, [r7, #12]
 800dbe4:	f000 f93e 	bl	800de64 <OC2Config>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	75fb      	strb	r3, [r7, #23]
      break;
 800dbec:	e01c      	b.n	800dc28 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800dbee:	6879      	ldr	r1, [r7, #4]
 800dbf0:	68f8      	ldr	r0, [r7, #12]
 800dbf2:	f000 f9c1 	bl	800df78 <OC3Config>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	75fb      	strb	r3, [r7, #23]
      break;
 800dbfa:	e015      	b.n	800dc28 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800dbfc:	6879      	ldr	r1, [r7, #4]
 800dbfe:	68f8      	ldr	r0, [r7, #12]
 800dc00:	f000 fa44 	bl	800e08c <OC4Config>
 800dc04:	4603      	mov	r3, r0
 800dc06:	75fb      	strb	r3, [r7, #23]
      break;
 800dc08:	e00e      	b.n	800dc28 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800dc0a:	6879      	ldr	r1, [r7, #4]
 800dc0c:	68f8      	ldr	r0, [r7, #12]
 800dc0e:	f000 fac7 	bl	800e1a0 <OC5Config>
 800dc12:	4603      	mov	r3, r0
 800dc14:	75fb      	strb	r3, [r7, #23]
      break;
 800dc16:	e007      	b.n	800dc28 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800dc18:	6879      	ldr	r1, [r7, #4]
 800dc1a:	68f8      	ldr	r0, [r7, #12]
 800dc1c:	f000 fb2a 	bl	800e274 <OC6Config>
 800dc20:	4603      	mov	r3, r0
 800dc22:	75fb      	strb	r3, [r7, #23]
      break;
 800dc24:	e000      	b.n	800dc28 <LL_TIM_OC_Init+0xb4>
      break;
 800dc26:	bf00      	nop
  }

  return result;
 800dc28:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3718      	adds	r7, #24
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}
	...

0800dc34 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 800dc34:	b480      	push	{r7}
 800dc36:	b085      	sub	sp, #20
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
 800dc3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dc48:	683a      	ldr	r2, [r7, #0]
 800dc4a:	7b12      	ldrb	r2, [r2, #12]
 800dc4c:	4313      	orrs	r3, r2
 800dc4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	689b      	ldr	r3, [r3, #8]
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	4313      	orrs	r3, r2
 800dc78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dc80:	683a      	ldr	r2, [r7, #0]
 800dc82:	89d2      	ldrh	r2, [r2, #14]
 800dc84:	4313      	orrs	r3, r2
 800dc86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	691b      	ldr	r3, [r3, #16]
 800dc92:	4313      	orrs	r3, r2
 800dc94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dca0:	4313      	orrs	r3, r2
 800dca2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcae:	4313      	orrs	r3, r2
 800dcb0:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	4a25      	ldr	r2, [pc, #148]	; (800dd4c <LL_TIM_BDTR_Init+0x118>)
 800dcb6:	4293      	cmp	r3, r2
 800dcb8:	d007      	beq.n	800dcca <LL_TIM_BDTR_Init+0x96>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	4a24      	ldr	r2, [pc, #144]	; (800dd50 <LL_TIM_BDTR_Init+0x11c>)
 800dcbe:	4293      	cmp	r3, r2
 800dcc0:	d003      	beq.n	800dcca <LL_TIM_BDTR_Init+0x96>
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	4a23      	ldr	r2, [pc, #140]	; (800dd54 <LL_TIM_BDTR_Init+0x120>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d10d      	bne.n	800dce6 <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	695b      	ldr	r3, [r3, #20]
 800dcd4:	4313      	orrs	r3, r2
 800dcd6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	699b      	ldr	r3, [r3, #24]
 800dce2:	4313      	orrs	r3, r2
 800dce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	4a18      	ldr	r2, [pc, #96]	; (800dd4c <LL_TIM_BDTR_Init+0x118>)
 800dcea:	4293      	cmp	r3, r2
 800dcec:	d007      	beq.n	800dcfe <LL_TIM_BDTR_Init+0xca>
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	4a17      	ldr	r2, [pc, #92]	; (800dd50 <LL_TIM_BDTR_Init+0x11c>)
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	d003      	beq.n	800dcfe <LL_TIM_BDTR_Init+0xca>
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	4a16      	ldr	r2, [pc, #88]	; (800dd54 <LL_TIM_BDTR_Init+0x120>)
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d11b      	bne.n	800dd36 <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd08:	4313      	orrs	r3, r2
 800dd0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	69db      	ldr	r3, [r3, #28]
 800dd16:	4313      	orrs	r3, r2
 800dd18:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	6a1b      	ldr	r3, [r3, #32]
 800dd24:	4313      	orrs	r3, r2
 800dd26:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd32:	4313      	orrs	r3, r2
 800dd34:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	68fa      	ldr	r2, [r7, #12]
 800dd3a:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 800dd3c:	2300      	movs	r3, #0
}
 800dd3e:	4618      	mov	r0, r3
 800dd40:	3714      	adds	r7, #20
 800dd42:	46bd      	mov	sp, r7
 800dd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop
 800dd4c:	40012c00 	.word	0x40012c00
 800dd50:	40013400 	.word	0x40013400
 800dd54:	40015000 	.word	0x40015000

0800dd58 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b086      	sub	sp, #24
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	6a1b      	ldr	r3, [r3, #32]
 800dd66:	f023 0201 	bic.w	r2, r3, #1
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	6a1b      	ldr	r3, [r3, #32]
 800dd72:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	685b      	ldr	r3, [r3, #4]
 800dd78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	699b      	ldr	r3, [r3, #24]
 800dd7e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	f023 0303 	bic.w	r3, r3, #3
 800dd86:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dd8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd92:	683a      	ldr	r2, [r7, #0]
 800dd94:	6812      	ldr	r2, [r2, #0]
 800dd96:	4313      	orrs	r3, r2
 800dd98:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800dd9a:	697b      	ldr	r3, [r7, #20]
 800dd9c:	f023 0202 	bic.w	r2, r3, #2
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	691b      	ldr	r3, [r3, #16]
 800dda4:	4313      	orrs	r3, r2
 800dda6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	f023 0201 	bic.w	r2, r3, #1
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	685b      	ldr	r3, [r3, #4]
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	4a24      	ldr	r2, [pc, #144]	; (800de4c <OC1Config+0xf4>)
 800ddba:	4293      	cmp	r3, r2
 800ddbc:	d013      	beq.n	800dde6 <OC1Config+0x8e>
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	4a23      	ldr	r2, [pc, #140]	; (800de50 <OC1Config+0xf8>)
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	d00f      	beq.n	800dde6 <OC1Config+0x8e>
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	4a22      	ldr	r2, [pc, #136]	; (800de54 <OC1Config+0xfc>)
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	d00b      	beq.n	800dde6 <OC1Config+0x8e>
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	4a21      	ldr	r2, [pc, #132]	; (800de58 <OC1Config+0x100>)
 800ddd2:	4293      	cmp	r3, r2
 800ddd4:	d007      	beq.n	800dde6 <OC1Config+0x8e>
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	4a20      	ldr	r2, [pc, #128]	; (800de5c <OC1Config+0x104>)
 800ddda:	4293      	cmp	r3, r2
 800dddc:	d003      	beq.n	800dde6 <OC1Config+0x8e>
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	4a1f      	ldr	r2, [pc, #124]	; (800de60 <OC1Config+0x108>)
 800dde2:	4293      	cmp	r3, r2
 800dde4:	d11e      	bne.n	800de24 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	f023 0208 	bic.w	r2, r3, #8
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	695b      	ldr	r3, [r3, #20]
 800ddf0:	009b      	lsls	r3, r3, #2
 800ddf2:	4313      	orrs	r3, r2
 800ddf4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800ddf6:	697b      	ldr	r3, [r7, #20]
 800ddf8:	f023 0204 	bic.w	r2, r3, #4
 800ddfc:	683b      	ldr	r3, [r7, #0]
 800ddfe:	689b      	ldr	r3, [r3, #8]
 800de00:	009b      	lsls	r3, r3, #2
 800de02:	4313      	orrs	r3, r2
 800de04:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	699b      	ldr	r3, [r3, #24]
 800de10:	4313      	orrs	r3, r2
 800de12:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	69db      	ldr	r3, [r3, #28]
 800de1e:	005b      	lsls	r3, r3, #1
 800de20:	4313      	orrs	r3, r2
 800de22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	693a      	ldr	r2, [r7, #16]
 800de28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	68fa      	ldr	r2, [r7, #12]
 800de2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	4619      	mov	r1, r3
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f7ff fd93 	bl	800d962 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	697a      	ldr	r2, [r7, #20]
 800de40:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800de42:	2300      	movs	r3, #0
}
 800de44:	4618      	mov	r0, r3
 800de46:	3718      	adds	r7, #24
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	40012c00 	.word	0x40012c00
 800de50:	40013400 	.word	0x40013400
 800de54:	40014000 	.word	0x40014000
 800de58:	40014400 	.word	0x40014400
 800de5c:	40014800 	.word	0x40014800
 800de60:	40015000 	.word	0x40015000

0800de64 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b086      	sub	sp, #24
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
 800de6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6a1b      	ldr	r3, [r3, #32]
 800de72:	f023 0210 	bic.w	r2, r3, #16
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	6a1b      	ldr	r3, [r3, #32]
 800de7e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	685b      	ldr	r3, [r3, #4]
 800de84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	699b      	ldr	r3, [r3, #24]
 800de8a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800de92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800de9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800de9e:	683a      	ldr	r2, [r7, #0]
 800dea0:	6812      	ldr	r2, [r2, #0]
 800dea2:	0212      	lsls	r2, r2, #8
 800dea4:	4313      	orrs	r3, r2
 800dea6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800dea8:	697b      	ldr	r3, [r7, #20]
 800deaa:	f023 0220 	bic.w	r2, r3, #32
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	691b      	ldr	r3, [r3, #16]
 800deb2:	011b      	lsls	r3, r3, #4
 800deb4:	4313      	orrs	r3, r2
 800deb6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800deb8:	697b      	ldr	r3, [r7, #20]
 800deba:	f023 0210 	bic.w	r2, r3, #16
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	685b      	ldr	r3, [r3, #4]
 800dec2:	011b      	lsls	r3, r3, #4
 800dec4:	4313      	orrs	r3, r2
 800dec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	4a25      	ldr	r2, [pc, #148]	; (800df60 <OC2Config+0xfc>)
 800decc:	4293      	cmp	r3, r2
 800dece:	d013      	beq.n	800def8 <OC2Config+0x94>
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	4a24      	ldr	r2, [pc, #144]	; (800df64 <OC2Config+0x100>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d00f      	beq.n	800def8 <OC2Config+0x94>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	4a23      	ldr	r2, [pc, #140]	; (800df68 <OC2Config+0x104>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d00b      	beq.n	800def8 <OC2Config+0x94>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	4a22      	ldr	r2, [pc, #136]	; (800df6c <OC2Config+0x108>)
 800dee4:	4293      	cmp	r3, r2
 800dee6:	d007      	beq.n	800def8 <OC2Config+0x94>
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	4a21      	ldr	r2, [pc, #132]	; (800df70 <OC2Config+0x10c>)
 800deec:	4293      	cmp	r3, r2
 800deee:	d003      	beq.n	800def8 <OC2Config+0x94>
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	4a20      	ldr	r2, [pc, #128]	; (800df74 <OC2Config+0x110>)
 800def4:	4293      	cmp	r3, r2
 800def6:	d11f      	bne.n	800df38 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800def8:	697b      	ldr	r3, [r7, #20]
 800defa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	695b      	ldr	r3, [r3, #20]
 800df02:	019b      	lsls	r3, r3, #6
 800df04:	4313      	orrs	r3, r2
 800df06:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800df08:	697b      	ldr	r3, [r7, #20]
 800df0a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	689b      	ldr	r3, [r3, #8]
 800df12:	019b      	lsls	r3, r3, #6
 800df14:	4313      	orrs	r3, r2
 800df16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800df18:	693b      	ldr	r3, [r7, #16]
 800df1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	699b      	ldr	r3, [r3, #24]
 800df22:	009b      	lsls	r3, r3, #2
 800df24:	4313      	orrs	r3, r2
 800df26:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800df28:	693b      	ldr	r3, [r7, #16]
 800df2a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	69db      	ldr	r3, [r3, #28]
 800df32:	00db      	lsls	r3, r3, #3
 800df34:	4313      	orrs	r3, r2
 800df36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	693a      	ldr	r2, [r7, #16]
 800df3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	68fa      	ldr	r2, [r7, #12]
 800df42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	68db      	ldr	r3, [r3, #12]
 800df48:	4619      	mov	r1, r3
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f7ff fd17 	bl	800d97e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	697a      	ldr	r2, [r7, #20]
 800df54:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800df56:	2300      	movs	r3, #0
}
 800df58:	4618      	mov	r0, r3
 800df5a:	3718      	adds	r7, #24
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}
 800df60:	40012c00 	.word	0x40012c00
 800df64:	40013400 	.word	0x40013400
 800df68:	40014000 	.word	0x40014000
 800df6c:	40014400 	.word	0x40014400
 800df70:	40014800 	.word	0x40014800
 800df74:	40015000 	.word	0x40015000

0800df78 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b086      	sub	sp, #24
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
 800df80:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	6a1b      	ldr	r3, [r3, #32]
 800df86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	6a1b      	ldr	r3, [r3, #32]
 800df92:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	685b      	ldr	r3, [r3, #4]
 800df98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	69db      	ldr	r3, [r3, #28]
 800df9e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	f023 0303 	bic.w	r3, r3, #3
 800dfa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dfae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dfb2:	683a      	ldr	r2, [r7, #0]
 800dfb4:	6812      	ldr	r2, [r2, #0]
 800dfb6:	4313      	orrs	r3, r2
 800dfb8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	691b      	ldr	r3, [r3, #16]
 800dfc4:	021b      	lsls	r3, r3, #8
 800dfc6:	4313      	orrs	r3, r2
 800dfc8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	685b      	ldr	r3, [r3, #4]
 800dfd4:	021b      	lsls	r3, r3, #8
 800dfd6:	4313      	orrs	r3, r2
 800dfd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a25      	ldr	r2, [pc, #148]	; (800e074 <OC3Config+0xfc>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d013      	beq.n	800e00a <OC3Config+0x92>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a24      	ldr	r2, [pc, #144]	; (800e078 <OC3Config+0x100>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d00f      	beq.n	800e00a <OC3Config+0x92>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4a23      	ldr	r2, [pc, #140]	; (800e07c <OC3Config+0x104>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d00b      	beq.n	800e00a <OC3Config+0x92>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	4a22      	ldr	r2, [pc, #136]	; (800e080 <OC3Config+0x108>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d007      	beq.n	800e00a <OC3Config+0x92>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	4a21      	ldr	r2, [pc, #132]	; (800e084 <OC3Config+0x10c>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d003      	beq.n	800e00a <OC3Config+0x92>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	4a20      	ldr	r2, [pc, #128]	; (800e088 <OC3Config+0x110>)
 800e006:	4293      	cmp	r3, r2
 800e008:	d11f      	bne.n	800e04a <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800e00a:	697b      	ldr	r3, [r7, #20]
 800e00c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	695b      	ldr	r3, [r3, #20]
 800e014:	029b      	lsls	r3, r3, #10
 800e016:	4313      	orrs	r3, r2
 800e018:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	689b      	ldr	r3, [r3, #8]
 800e024:	029b      	lsls	r3, r3, #10
 800e026:	4313      	orrs	r3, r2
 800e028:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800e02a:	693b      	ldr	r3, [r7, #16]
 800e02c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	699b      	ldr	r3, [r3, #24]
 800e034:	011b      	lsls	r3, r3, #4
 800e036:	4313      	orrs	r3, r2
 800e038:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	69db      	ldr	r3, [r3, #28]
 800e044:	015b      	lsls	r3, r3, #5
 800e046:	4313      	orrs	r3, r2
 800e048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	693a      	ldr	r2, [r7, #16]
 800e04e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	68fa      	ldr	r2, [r7, #12]
 800e054:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	68db      	ldr	r3, [r3, #12]
 800e05a:	4619      	mov	r1, r3
 800e05c:	6878      	ldr	r0, [r7, #4]
 800e05e:	f7ff fc9c 	bl	800d99a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	697a      	ldr	r2, [r7, #20]
 800e066:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e068:	2300      	movs	r3, #0
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3718      	adds	r7, #24
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	40012c00 	.word	0x40012c00
 800e078:	40013400 	.word	0x40013400
 800e07c:	40014000 	.word	0x40014000
 800e080:	40014400 	.word	0x40014400
 800e084:	40014800 	.word	0x40014800
 800e088:	40015000 	.word	0x40015000

0800e08c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b086      	sub	sp, #24
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6a1b      	ldr	r3, [r3, #32]
 800e09a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	6a1b      	ldr	r3, [r3, #32]
 800e0a6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	685b      	ldr	r3, [r3, #4]
 800e0ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	69db      	ldr	r3, [r3, #28]
 800e0b2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e0ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e0c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e0c6:	683a      	ldr	r2, [r7, #0]
 800e0c8:	6812      	ldr	r2, [r2, #0]
 800e0ca:	0212      	lsls	r2, r2, #8
 800e0cc:	4313      	orrs	r3, r2
 800e0ce:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800e0d0:	697b      	ldr	r3, [r7, #20]
 800e0d2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	691b      	ldr	r3, [r3, #16]
 800e0da:	031b      	lsls	r3, r3, #12
 800e0dc:	4313      	orrs	r3, r2
 800e0de:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	031b      	lsls	r3, r3, #12
 800e0ec:	4313      	orrs	r3, r2
 800e0ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	4a25      	ldr	r2, [pc, #148]	; (800e188 <OC4Config+0xfc>)
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d013      	beq.n	800e120 <OC4Config+0x94>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	4a24      	ldr	r2, [pc, #144]	; (800e18c <OC4Config+0x100>)
 800e0fc:	4293      	cmp	r3, r2
 800e0fe:	d00f      	beq.n	800e120 <OC4Config+0x94>
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	4a23      	ldr	r2, [pc, #140]	; (800e190 <OC4Config+0x104>)
 800e104:	4293      	cmp	r3, r2
 800e106:	d00b      	beq.n	800e120 <OC4Config+0x94>
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	4a22      	ldr	r2, [pc, #136]	; (800e194 <OC4Config+0x108>)
 800e10c:	4293      	cmp	r3, r2
 800e10e:	d007      	beq.n	800e120 <OC4Config+0x94>
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	4a21      	ldr	r2, [pc, #132]	; (800e198 <OC4Config+0x10c>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d003      	beq.n	800e120 <OC4Config+0x94>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a20      	ldr	r2, [pc, #128]	; (800e19c <OC4Config+0x110>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d11f      	bne.n	800e160 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800e120:	697b      	ldr	r3, [r7, #20]
 800e122:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	695b      	ldr	r3, [r3, #20]
 800e12a:	039b      	lsls	r3, r3, #14
 800e12c:	4313      	orrs	r3, r2
 800e12e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	689b      	ldr	r3, [r3, #8]
 800e13a:	039b      	lsls	r3, r3, #14
 800e13c:	4313      	orrs	r3, r2
 800e13e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800e140:	693b      	ldr	r3, [r7, #16]
 800e142:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	699b      	ldr	r3, [r3, #24]
 800e14a:	019b      	lsls	r3, r3, #6
 800e14c:	4313      	orrs	r3, r2
 800e14e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800e150:	693b      	ldr	r3, [r7, #16]
 800e152:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	69db      	ldr	r3, [r3, #28]
 800e15a:	01db      	lsls	r3, r3, #7
 800e15c:	4313      	orrs	r3, r2
 800e15e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	693a      	ldr	r2, [r7, #16]
 800e164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	68fa      	ldr	r2, [r7, #12]
 800e16a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	68db      	ldr	r3, [r3, #12]
 800e170:	4619      	mov	r1, r3
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f7ff fc1f 	bl	800d9b6 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	697a      	ldr	r2, [r7, #20]
 800e17c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e17e:	2300      	movs	r3, #0
}
 800e180:	4618      	mov	r0, r3
 800e182:	3718      	adds	r7, #24
 800e184:	46bd      	mov	sp, r7
 800e186:	bd80      	pop	{r7, pc}
 800e188:	40012c00 	.word	0x40012c00
 800e18c:	40013400 	.word	0x40013400
 800e190:	40014000 	.word	0x40014000
 800e194:	40014400 	.word	0x40014400
 800e198:	40014800 	.word	0x40014800
 800e19c:	40015000 	.word	0x40015000

0800e1a0 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
 800e1a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6a1b      	ldr	r3, [r3, #32]
 800e1ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	6a1b      	ldr	r3, [r3, #32]
 800e1ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1c0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e1c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e1cc:	683a      	ldr	r2, [r7, #0]
 800e1ce:	6812      	ldr	r2, [r2, #0]
 800e1d0:	4313      	orrs	r3, r2
 800e1d2:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	691b      	ldr	r3, [r3, #16]
 800e1de:	041b      	lsls	r3, r3, #16
 800e1e0:	4313      	orrs	r3, r2
 800e1e2:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	685b      	ldr	r3, [r3, #4]
 800e1ee:	041b      	lsls	r3, r3, #16
 800e1f0:	4313      	orrs	r3, r2
 800e1f2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	4a19      	ldr	r2, [pc, #100]	; (800e25c <OC5Config+0xbc>)
 800e1f8:	4293      	cmp	r3, r2
 800e1fa:	d013      	beq.n	800e224 <OC5Config+0x84>
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	4a18      	ldr	r2, [pc, #96]	; (800e260 <OC5Config+0xc0>)
 800e200:	4293      	cmp	r3, r2
 800e202:	d00f      	beq.n	800e224 <OC5Config+0x84>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	4a17      	ldr	r2, [pc, #92]	; (800e264 <OC5Config+0xc4>)
 800e208:	4293      	cmp	r3, r2
 800e20a:	d00b      	beq.n	800e224 <OC5Config+0x84>
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	4a16      	ldr	r2, [pc, #88]	; (800e268 <OC5Config+0xc8>)
 800e210:	4293      	cmp	r3, r2
 800e212:	d007      	beq.n	800e224 <OC5Config+0x84>
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	4a15      	ldr	r2, [pc, #84]	; (800e26c <OC5Config+0xcc>)
 800e218:	4293      	cmp	r3, r2
 800e21a:	d003      	beq.n	800e224 <OC5Config+0x84>
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	4a14      	ldr	r2, [pc, #80]	; (800e270 <OC5Config+0xd0>)
 800e220:	4293      	cmp	r3, r2
 800e222:	d109      	bne.n	800e238 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	685b      	ldr	r3, [r3, #4]
 800e228:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	699b      	ldr	r3, [r3, #24]
 800e230:	021b      	lsls	r3, r3, #8
 800e232:	431a      	orrs	r2, r3
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	68ba      	ldr	r2, [r7, #8]
 800e23c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	68db      	ldr	r3, [r3, #12]
 800e242:	4619      	mov	r1, r3
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f7ff fbc4 	bl	800d9d2 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	68fa      	ldr	r2, [r7, #12]
 800e24e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e250:	2300      	movs	r3, #0
}
 800e252:	4618      	mov	r0, r3
 800e254:	3710      	adds	r7, #16
 800e256:	46bd      	mov	sp, r7
 800e258:	bd80      	pop	{r7, pc}
 800e25a:	bf00      	nop
 800e25c:	40012c00 	.word	0x40012c00
 800e260:	40013400 	.word	0x40013400
 800e264:	40014000 	.word	0x40014000
 800e268:	40014400 	.word	0x40014400
 800e26c:	40014800 	.word	0x40014800
 800e270:	40015000 	.word	0x40015000

0800e274 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b084      	sub	sp, #16
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6a1b      	ldr	r3, [r3, #32]
 800e282:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	6a1b      	ldr	r3, [r3, #32]
 800e28e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e294:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e29c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e2a0:	683a      	ldr	r2, [r7, #0]
 800e2a2:	6812      	ldr	r2, [r2, #0]
 800e2a4:	0212      	lsls	r2, r2, #8
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	691b      	ldr	r3, [r3, #16]
 800e2b4:	051b      	lsls	r3, r3, #20
 800e2b6:	4313      	orrs	r3, r2
 800e2b8:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	685b      	ldr	r3, [r3, #4]
 800e2c4:	051b      	lsls	r3, r3, #20
 800e2c6:	4313      	orrs	r3, r2
 800e2c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	4a18      	ldr	r2, [pc, #96]	; (800e330 <OC6Config+0xbc>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d013      	beq.n	800e2fa <OC6Config+0x86>
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	4a17      	ldr	r2, [pc, #92]	; (800e334 <OC6Config+0xc0>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d00f      	beq.n	800e2fa <OC6Config+0x86>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	4a16      	ldr	r2, [pc, #88]	; (800e338 <OC6Config+0xc4>)
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	d00b      	beq.n	800e2fa <OC6Config+0x86>
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	4a15      	ldr	r2, [pc, #84]	; (800e33c <OC6Config+0xc8>)
 800e2e6:	4293      	cmp	r3, r2
 800e2e8:	d007      	beq.n	800e2fa <OC6Config+0x86>
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	4a14      	ldr	r2, [pc, #80]	; (800e340 <OC6Config+0xcc>)
 800e2ee:	4293      	cmp	r3, r2
 800e2f0:	d003      	beq.n	800e2fa <OC6Config+0x86>
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	4a13      	ldr	r2, [pc, #76]	; (800e344 <OC6Config+0xd0>)
 800e2f6:	4293      	cmp	r3, r2
 800e2f8:	d109      	bne.n	800e30e <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	685b      	ldr	r3, [r3, #4]
 800e2fe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	699b      	ldr	r3, [r3, #24]
 800e306:	029b      	lsls	r3, r3, #10
 800e308:	431a      	orrs	r2, r3
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	68ba      	ldr	r2, [r7, #8]
 800e312:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800e314:	683b      	ldr	r3, [r7, #0]
 800e316:	68db      	ldr	r3, [r3, #12]
 800e318:	4619      	mov	r1, r3
 800e31a:	6878      	ldr	r0, [r7, #4]
 800e31c:	f7ff fb69 	bl	800d9f2 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	68fa      	ldr	r2, [r7, #12]
 800e324:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e326:	2300      	movs	r3, #0
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3710      	adds	r7, #16
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	40012c00 	.word	0x40012c00
 800e334:	40013400 	.word	0x40013400
 800e338:	40014000 	.word	0x40014000
 800e33c:	40014400 	.word	0x40014400
 800e340:	40014800 	.word	0x40014800
 800e344:	40015000 	.word	0x40015000

0800e348 <LL_USART_IsEnabled>:
{
 800e348:	b480      	push	{r7}
 800e34a:	b083      	sub	sp, #12
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	f003 0301 	and.w	r3, r3, #1
 800e358:	2b01      	cmp	r3, #1
 800e35a:	d101      	bne.n	800e360 <LL_USART_IsEnabled+0x18>
 800e35c:	2301      	movs	r3, #1
 800e35e:	e000      	b.n	800e362 <LL_USART_IsEnabled+0x1a>
 800e360:	2300      	movs	r3, #0
}
 800e362:	4618      	mov	r0, r3
 800e364:	370c      	adds	r7, #12
 800e366:	46bd      	mov	sp, r7
 800e368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36c:	4770      	bx	lr

0800e36e <LL_USART_SetPrescaler>:
{
 800e36e:	b480      	push	{r7}
 800e370:	b083      	sub	sp, #12
 800e372:	af00      	add	r7, sp, #0
 800e374:	6078      	str	r0, [r7, #4]
 800e376:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e37c:	f023 030f 	bic.w	r3, r3, #15
 800e380:	683a      	ldr	r2, [r7, #0]
 800e382:	b292      	uxth	r2, r2
 800e384:	431a      	orrs	r2, r3
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800e38a:	bf00      	nop
 800e38c:	370c      	adds	r7, #12
 800e38e:	46bd      	mov	sp, r7
 800e390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e394:	4770      	bx	lr

0800e396 <LL_USART_SetStopBitsLength>:
{
 800e396:	b480      	push	{r7}
 800e398:	b083      	sub	sp, #12
 800e39a:	af00      	add	r7, sp, #0
 800e39c:	6078      	str	r0, [r7, #4]
 800e39e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	685b      	ldr	r3, [r3, #4]
 800e3a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	431a      	orrs	r2, r3
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	605a      	str	r2, [r3, #4]
}
 800e3b0:	bf00      	nop
 800e3b2:	370c      	adds	r7, #12
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ba:	4770      	bx	lr

0800e3bc <LL_USART_SetHWFlowCtrl>:
{
 800e3bc:	b480      	push	{r7}
 800e3be:	b083      	sub	sp, #12
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	689b      	ldr	r3, [r3, #8]
 800e3ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	431a      	orrs	r2, r3
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	609a      	str	r2, [r3, #8]
}
 800e3d6:	bf00      	nop
 800e3d8:	370c      	adds	r7, #12
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e0:	4770      	bx	lr
	...

0800e3e4 <LL_USART_SetBaudRate>:
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b087      	sub	sp, #28
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	60f8      	str	r0, [r7, #12]
 800e3ec:	60b9      	str	r1, [r7, #8]
 800e3ee:	607a      	str	r2, [r7, #4]
 800e3f0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2b0b      	cmp	r3, #11
 800e3f6:	d83c      	bhi.n	800e472 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800e3f8:	6a3b      	ldr	r3, [r7, #32]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d039      	beq.n	800e472 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e404:	d122      	bne.n	800e44c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	b2db      	uxtb	r3, r3
 800e40a:	461a      	mov	r2, r3
 800e40c:	4b1c      	ldr	r3, [pc, #112]	; (800e480 <LL_USART_SetBaudRate+0x9c>)
 800e40e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e412:	68ba      	ldr	r2, [r7, #8]
 800e414:	fbb2 f3f3 	udiv	r3, r2, r3
 800e418:	005a      	lsls	r2, r3, #1
 800e41a:	6a3b      	ldr	r3, [r7, #32]
 800e41c:	085b      	lsrs	r3, r3, #1
 800e41e:	441a      	add	r2, r3
 800e420:	6a3b      	ldr	r3, [r7, #32]
 800e422:	fbb2 f3f3 	udiv	r3, r2, r3
 800e426:	b29b      	uxth	r3, r3
 800e428:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800e42a:	697a      	ldr	r2, [r7, #20]
 800e42c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800e430:	4013      	ands	r3, r2
 800e432:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e434:	697b      	ldr	r3, [r7, #20]
 800e436:	085b      	lsrs	r3, r3, #1
 800e438:	b29b      	uxth	r3, r3
 800e43a:	f003 0307 	and.w	r3, r3, #7
 800e43e:	693a      	ldr	r2, [r7, #16]
 800e440:	4313      	orrs	r3, r2
 800e442:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	693a      	ldr	r2, [r7, #16]
 800e448:	60da      	str	r2, [r3, #12]
}
 800e44a:	e012      	b.n	800e472 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	b2db      	uxtb	r3, r3
 800e450:	461a      	mov	r2, r3
 800e452:	4b0b      	ldr	r3, [pc, #44]	; (800e480 <LL_USART_SetBaudRate+0x9c>)
 800e454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e458:	68ba      	ldr	r2, [r7, #8]
 800e45a:	fbb2 f2f3 	udiv	r2, r2, r3
 800e45e:	6a3b      	ldr	r3, [r7, #32]
 800e460:	085b      	lsrs	r3, r3, #1
 800e462:	441a      	add	r2, r3
 800e464:	6a3b      	ldr	r3, [r7, #32]
 800e466:	fbb2 f3f3 	udiv	r3, r2, r3
 800e46a:	b29b      	uxth	r3, r3
 800e46c:	461a      	mov	r2, r3
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	60da      	str	r2, [r3, #12]
}
 800e472:	bf00      	nop
 800e474:	371c      	adds	r7, #28
 800e476:	46bd      	mov	sp, r7
 800e478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47c:	4770      	bx	lr
 800e47e:	bf00      	nop
 800e480:	08014a48 	.word	0x08014a48

0800e484 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b086      	sub	sp, #24
 800e488:	af02      	add	r7, sp, #8
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800e48e:	2301      	movs	r3, #1
 800e490:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800e492:	2300      	movs	r3, #0
 800e494:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f7ff ff56 	bl	800e348 <LL_USART_IsEnabled>
 800e49c:	4603      	mov	r3, r0
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d165      	bne.n	800e56e <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681a      	ldr	r2, [r3, #0]
 800e4a6:	4b34      	ldr	r3, [pc, #208]	; (800e578 <LL_USART_Init+0xf4>)
 800e4a8:	4013      	ands	r3, r2
 800e4aa:	683a      	ldr	r2, [r7, #0]
 800e4ac:	6891      	ldr	r1, [r2, #8]
 800e4ae:	683a      	ldr	r2, [r7, #0]
 800e4b0:	6912      	ldr	r2, [r2, #16]
 800e4b2:	4311      	orrs	r1, r2
 800e4b4:	683a      	ldr	r2, [r7, #0]
 800e4b6:	6952      	ldr	r2, [r2, #20]
 800e4b8:	4311      	orrs	r1, r2
 800e4ba:	683a      	ldr	r2, [r7, #0]
 800e4bc:	69d2      	ldr	r2, [r2, #28]
 800e4be:	430a      	orrs	r2, r1
 800e4c0:	431a      	orrs	r2, r3
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	68db      	ldr	r3, [r3, #12]
 800e4ca:	4619      	mov	r1, r3
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f7ff ff62 	bl	800e396 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	699b      	ldr	r3, [r3, #24]
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	6878      	ldr	r0, [r7, #4]
 800e4da:	f7ff ff6f 	bl	800e3bc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	4a26      	ldr	r2, [pc, #152]	; (800e57c <LL_USART_Init+0xf8>)
 800e4e2:	4293      	cmp	r3, r2
 800e4e4:	d104      	bne.n	800e4f0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800e4e6:	2003      	movs	r0, #3
 800e4e8:	f7fe ffac 	bl	800d444 <LL_RCC_GetUSARTClockFreq>
 800e4ec:	60b8      	str	r0, [r7, #8]
 800e4ee:	e023      	b.n	800e538 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	4a23      	ldr	r2, [pc, #140]	; (800e580 <LL_USART_Init+0xfc>)
 800e4f4:	4293      	cmp	r3, r2
 800e4f6:	d104      	bne.n	800e502 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800e4f8:	200c      	movs	r0, #12
 800e4fa:	f7fe ffa3 	bl	800d444 <LL_RCC_GetUSARTClockFreq>
 800e4fe:	60b8      	str	r0, [r7, #8]
 800e500:	e01a      	b.n	800e538 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	4a1f      	ldr	r2, [pc, #124]	; (800e584 <LL_USART_Init+0x100>)
 800e506:	4293      	cmp	r3, r2
 800e508:	d104      	bne.n	800e514 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800e50a:	2030      	movs	r0, #48	; 0x30
 800e50c:	f7fe ff9a 	bl	800d444 <LL_RCC_GetUSARTClockFreq>
 800e510:	60b8      	str	r0, [r7, #8]
 800e512:	e011      	b.n	800e538 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	4a1c      	ldr	r2, [pc, #112]	; (800e588 <LL_USART_Init+0x104>)
 800e518:	4293      	cmp	r3, r2
 800e51a:	d104      	bne.n	800e526 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800e51c:	20c0      	movs	r0, #192	; 0xc0
 800e51e:	f7ff f857 	bl	800d5d0 <LL_RCC_GetUARTClockFreq>
 800e522:	60b8      	str	r0, [r7, #8]
 800e524:	e008      	b.n	800e538 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	4a18      	ldr	r2, [pc, #96]	; (800e58c <LL_USART_Init+0x108>)
 800e52a:	4293      	cmp	r3, r2
 800e52c:	d104      	bne.n	800e538 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800e52e:	f44f 7040 	mov.w	r0, #768	; 0x300
 800e532:	f7ff f84d 	bl	800d5d0 <LL_RCC_GetUARTClockFreq>
 800e536:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d011      	beq.n	800e562 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	685b      	ldr	r3, [r3, #4]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d00d      	beq.n	800e562 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800e546:	2300      	movs	r3, #0
 800e548:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	69d9      	ldr	r1, [r3, #28]
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	685b      	ldr	r3, [r3, #4]
 800e556:	9300      	str	r3, [sp, #0]
 800e558:	460b      	mov	r3, r1
 800e55a:	68b9      	ldr	r1, [r7, #8]
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f7ff ff41 	bl	800e3e4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	4619      	mov	r1, r3
 800e568:	6878      	ldr	r0, [r7, #4]
 800e56a:	f7ff ff00 	bl	800e36e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800e56e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e570:	4618      	mov	r0, r3
 800e572:	3710      	adds	r7, #16
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}
 800e578:	efff69f3 	.word	0xefff69f3
 800e57c:	40013800 	.word	0x40013800
 800e580:	40004400 	.word	0x40004400
 800e584:	40004800 	.word	0x40004800
 800e588:	40004c00 	.word	0x40004c00
 800e58c:	40005000 	.word	0x40005000

0800e590 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800e590:	b480      	push	{r7}
 800e592:	b083      	sub	sp, #12
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
 800e598:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800e59a:	687a      	ldr	r2, [r7, #4]
 800e59c:	683b      	ldr	r3, [r7, #0]
 800e59e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5a2:	4a07      	ldr	r2, [pc, #28]	; (800e5c0 <LL_InitTick+0x30>)
 800e5a4:	3b01      	subs	r3, #1
 800e5a6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800e5a8:	4b05      	ldr	r3, [pc, #20]	; (800e5c0 <LL_InitTick+0x30>)
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e5ae:	4b04      	ldr	r3, [pc, #16]	; (800e5c0 <LL_InitTick+0x30>)
 800e5b0:	2205      	movs	r2, #5
 800e5b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800e5b4:	bf00      	nop
 800e5b6:	370c      	adds	r7, #12
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5be:	4770      	bx	lr
 800e5c0:	e000e010 	.word	0xe000e010

0800e5c4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b082      	sub	sp, #8
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800e5cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f7ff ffdd 	bl	800e590 <LL_InitTick>
}
 800e5d6:	bf00      	nop
 800e5d8:	3708      	adds	r7, #8
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
	...

0800e5e0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800e5e0:	b480      	push	{r7}
 800e5e2:	b085      	sub	sp, #20
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800e5e8:	4b10      	ldr	r3, [pc, #64]	; (800e62c <LL_mDelay+0x4c>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800e5ee:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5fa:	d00c      	beq.n	800e616 <LL_mDelay+0x36>
  {
    tmpDelay++;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	3301      	adds	r3, #1
 800e600:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800e602:	e008      	b.n	800e616 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800e604:	4b09      	ldr	r3, [pc, #36]	; (800e62c <LL_mDelay+0x4c>)
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d002      	beq.n	800e616 <LL_mDelay+0x36>
    {
      tmpDelay--;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	3b01      	subs	r3, #1
 800e614:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d1f3      	bne.n	800e604 <LL_mDelay+0x24>
    }
  }
}
 800e61c:	bf00      	nop
 800e61e:	bf00      	nop
 800e620:	3714      	adds	r7, #20
 800e622:	46bd      	mov	sp, r7
 800e624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e628:	4770      	bx	lr
 800e62a:	bf00      	nop
 800e62c:	e000e010 	.word	0xe000e010

0800e630 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800e630:	b480      	push	{r7}
 800e632:	b083      	sub	sp, #12
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800e638:	4a04      	ldr	r2, [pc, #16]	; (800e64c <LL_SetSystemCoreClock+0x1c>)
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	6013      	str	r3, [r2, #0]
}
 800e63e:	bf00      	nop
 800e640:	370c      	adds	r7, #12
 800e642:	46bd      	mov	sp, r7
 800e644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e648:	4770      	bx	lr
 800e64a:	bf00      	nop
 800e64c:	20000004 	.word	0x20000004

0800e650 <__errno>:
 800e650:	4b01      	ldr	r3, [pc, #4]	; (800e658 <__errno+0x8>)
 800e652:	6818      	ldr	r0, [r3, #0]
 800e654:	4770      	bx	lr
 800e656:	bf00      	nop
 800e658:	20000020 	.word	0x20000020

0800e65c <__libc_init_array>:
 800e65c:	b570      	push	{r4, r5, r6, lr}
 800e65e:	4d0d      	ldr	r5, [pc, #52]	; (800e694 <__libc_init_array+0x38>)
 800e660:	4c0d      	ldr	r4, [pc, #52]	; (800e698 <__libc_init_array+0x3c>)
 800e662:	1b64      	subs	r4, r4, r5
 800e664:	10a4      	asrs	r4, r4, #2
 800e666:	2600      	movs	r6, #0
 800e668:	42a6      	cmp	r6, r4
 800e66a:	d109      	bne.n	800e680 <__libc_init_array+0x24>
 800e66c:	4d0b      	ldr	r5, [pc, #44]	; (800e69c <__libc_init_array+0x40>)
 800e66e:	4c0c      	ldr	r4, [pc, #48]	; (800e6a0 <__libc_init_array+0x44>)
 800e670:	f005 ff70 	bl	8014554 <_init>
 800e674:	1b64      	subs	r4, r4, r5
 800e676:	10a4      	asrs	r4, r4, #2
 800e678:	2600      	movs	r6, #0
 800e67a:	42a6      	cmp	r6, r4
 800e67c:	d105      	bne.n	800e68a <__libc_init_array+0x2e>
 800e67e:	bd70      	pop	{r4, r5, r6, pc}
 800e680:	f855 3b04 	ldr.w	r3, [r5], #4
 800e684:	4798      	blx	r3
 800e686:	3601      	adds	r6, #1
 800e688:	e7ee      	b.n	800e668 <__libc_init_array+0xc>
 800e68a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e68e:	4798      	blx	r3
 800e690:	3601      	adds	r6, #1
 800e692:	e7f2      	b.n	800e67a <__libc_init_array+0x1e>
 800e694:	08015108 	.word	0x08015108
 800e698:	08015108 	.word	0x08015108
 800e69c:	08015108 	.word	0x08015108
 800e6a0:	0801510c 	.word	0x0801510c

0800e6a4 <memcpy>:
 800e6a4:	440a      	add	r2, r1
 800e6a6:	4291      	cmp	r1, r2
 800e6a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e6ac:	d100      	bne.n	800e6b0 <memcpy+0xc>
 800e6ae:	4770      	bx	lr
 800e6b0:	b510      	push	{r4, lr}
 800e6b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6ba:	4291      	cmp	r1, r2
 800e6bc:	d1f9      	bne.n	800e6b2 <memcpy+0xe>
 800e6be:	bd10      	pop	{r4, pc}

0800e6c0 <memset>:
 800e6c0:	4402      	add	r2, r0
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d100      	bne.n	800e6ca <memset+0xa>
 800e6c8:	4770      	bx	lr
 800e6ca:	f803 1b01 	strb.w	r1, [r3], #1
 800e6ce:	e7f9      	b.n	800e6c4 <memset+0x4>

0800e6d0 <__cvt>:
 800e6d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6d4:	ec55 4b10 	vmov	r4, r5, d0
 800e6d8:	2d00      	cmp	r5, #0
 800e6da:	460e      	mov	r6, r1
 800e6dc:	4619      	mov	r1, r3
 800e6de:	462b      	mov	r3, r5
 800e6e0:	bfbb      	ittet	lt
 800e6e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e6e6:	461d      	movlt	r5, r3
 800e6e8:	2300      	movge	r3, #0
 800e6ea:	232d      	movlt	r3, #45	; 0x2d
 800e6ec:	700b      	strb	r3, [r1, #0]
 800e6ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e6f4:	4691      	mov	r9, r2
 800e6f6:	f023 0820 	bic.w	r8, r3, #32
 800e6fa:	bfbc      	itt	lt
 800e6fc:	4622      	movlt	r2, r4
 800e6fe:	4614      	movlt	r4, r2
 800e700:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e704:	d005      	beq.n	800e712 <__cvt+0x42>
 800e706:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e70a:	d100      	bne.n	800e70e <__cvt+0x3e>
 800e70c:	3601      	adds	r6, #1
 800e70e:	2102      	movs	r1, #2
 800e710:	e000      	b.n	800e714 <__cvt+0x44>
 800e712:	2103      	movs	r1, #3
 800e714:	ab03      	add	r3, sp, #12
 800e716:	9301      	str	r3, [sp, #4]
 800e718:	ab02      	add	r3, sp, #8
 800e71a:	9300      	str	r3, [sp, #0]
 800e71c:	ec45 4b10 	vmov	d0, r4, r5
 800e720:	4653      	mov	r3, sl
 800e722:	4632      	mov	r2, r6
 800e724:	f001 ffe8 	bl	80106f8 <_dtoa_r>
 800e728:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e72c:	4607      	mov	r7, r0
 800e72e:	d102      	bne.n	800e736 <__cvt+0x66>
 800e730:	f019 0f01 	tst.w	r9, #1
 800e734:	d022      	beq.n	800e77c <__cvt+0xac>
 800e736:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e73a:	eb07 0906 	add.w	r9, r7, r6
 800e73e:	d110      	bne.n	800e762 <__cvt+0x92>
 800e740:	783b      	ldrb	r3, [r7, #0]
 800e742:	2b30      	cmp	r3, #48	; 0x30
 800e744:	d10a      	bne.n	800e75c <__cvt+0x8c>
 800e746:	2200      	movs	r2, #0
 800e748:	2300      	movs	r3, #0
 800e74a:	4620      	mov	r0, r4
 800e74c:	4629      	mov	r1, r5
 800e74e:	f7f2 f9e3 	bl	8000b18 <__aeabi_dcmpeq>
 800e752:	b918      	cbnz	r0, 800e75c <__cvt+0x8c>
 800e754:	f1c6 0601 	rsb	r6, r6, #1
 800e758:	f8ca 6000 	str.w	r6, [sl]
 800e75c:	f8da 3000 	ldr.w	r3, [sl]
 800e760:	4499      	add	r9, r3
 800e762:	2200      	movs	r2, #0
 800e764:	2300      	movs	r3, #0
 800e766:	4620      	mov	r0, r4
 800e768:	4629      	mov	r1, r5
 800e76a:	f7f2 f9d5 	bl	8000b18 <__aeabi_dcmpeq>
 800e76e:	b108      	cbz	r0, 800e774 <__cvt+0xa4>
 800e770:	f8cd 900c 	str.w	r9, [sp, #12]
 800e774:	2230      	movs	r2, #48	; 0x30
 800e776:	9b03      	ldr	r3, [sp, #12]
 800e778:	454b      	cmp	r3, r9
 800e77a:	d307      	bcc.n	800e78c <__cvt+0xbc>
 800e77c:	9b03      	ldr	r3, [sp, #12]
 800e77e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e780:	1bdb      	subs	r3, r3, r7
 800e782:	4638      	mov	r0, r7
 800e784:	6013      	str	r3, [r2, #0]
 800e786:	b004      	add	sp, #16
 800e788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e78c:	1c59      	adds	r1, r3, #1
 800e78e:	9103      	str	r1, [sp, #12]
 800e790:	701a      	strb	r2, [r3, #0]
 800e792:	e7f0      	b.n	800e776 <__cvt+0xa6>

0800e794 <__exponent>:
 800e794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e796:	4603      	mov	r3, r0
 800e798:	2900      	cmp	r1, #0
 800e79a:	bfb8      	it	lt
 800e79c:	4249      	neglt	r1, r1
 800e79e:	f803 2b02 	strb.w	r2, [r3], #2
 800e7a2:	bfb4      	ite	lt
 800e7a4:	222d      	movlt	r2, #45	; 0x2d
 800e7a6:	222b      	movge	r2, #43	; 0x2b
 800e7a8:	2909      	cmp	r1, #9
 800e7aa:	7042      	strb	r2, [r0, #1]
 800e7ac:	dd2a      	ble.n	800e804 <__exponent+0x70>
 800e7ae:	f10d 0407 	add.w	r4, sp, #7
 800e7b2:	46a4      	mov	ip, r4
 800e7b4:	270a      	movs	r7, #10
 800e7b6:	46a6      	mov	lr, r4
 800e7b8:	460a      	mov	r2, r1
 800e7ba:	fb91 f6f7 	sdiv	r6, r1, r7
 800e7be:	fb07 1516 	mls	r5, r7, r6, r1
 800e7c2:	3530      	adds	r5, #48	; 0x30
 800e7c4:	2a63      	cmp	r2, #99	; 0x63
 800e7c6:	f104 34ff 	add.w	r4, r4, #4294967295
 800e7ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e7ce:	4631      	mov	r1, r6
 800e7d0:	dcf1      	bgt.n	800e7b6 <__exponent+0x22>
 800e7d2:	3130      	adds	r1, #48	; 0x30
 800e7d4:	f1ae 0502 	sub.w	r5, lr, #2
 800e7d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e7dc:	1c44      	adds	r4, r0, #1
 800e7de:	4629      	mov	r1, r5
 800e7e0:	4561      	cmp	r1, ip
 800e7e2:	d30a      	bcc.n	800e7fa <__exponent+0x66>
 800e7e4:	f10d 0209 	add.w	r2, sp, #9
 800e7e8:	eba2 020e 	sub.w	r2, r2, lr
 800e7ec:	4565      	cmp	r5, ip
 800e7ee:	bf88      	it	hi
 800e7f0:	2200      	movhi	r2, #0
 800e7f2:	4413      	add	r3, r2
 800e7f4:	1a18      	subs	r0, r3, r0
 800e7f6:	b003      	add	sp, #12
 800e7f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e802:	e7ed      	b.n	800e7e0 <__exponent+0x4c>
 800e804:	2330      	movs	r3, #48	; 0x30
 800e806:	3130      	adds	r1, #48	; 0x30
 800e808:	7083      	strb	r3, [r0, #2]
 800e80a:	70c1      	strb	r1, [r0, #3]
 800e80c:	1d03      	adds	r3, r0, #4
 800e80e:	e7f1      	b.n	800e7f4 <__exponent+0x60>

0800e810 <_printf_float>:
 800e810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e814:	ed2d 8b02 	vpush	{d8}
 800e818:	b08d      	sub	sp, #52	; 0x34
 800e81a:	460c      	mov	r4, r1
 800e81c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e820:	4616      	mov	r6, r2
 800e822:	461f      	mov	r7, r3
 800e824:	4605      	mov	r5, r0
 800e826:	f003 fa79 	bl	8011d1c <_localeconv_r>
 800e82a:	f8d0 a000 	ldr.w	sl, [r0]
 800e82e:	4650      	mov	r0, sl
 800e830:	f7f1 fcf6 	bl	8000220 <strlen>
 800e834:	2300      	movs	r3, #0
 800e836:	930a      	str	r3, [sp, #40]	; 0x28
 800e838:	6823      	ldr	r3, [r4, #0]
 800e83a:	9305      	str	r3, [sp, #20]
 800e83c:	f8d8 3000 	ldr.w	r3, [r8]
 800e840:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e844:	3307      	adds	r3, #7
 800e846:	f023 0307 	bic.w	r3, r3, #7
 800e84a:	f103 0208 	add.w	r2, r3, #8
 800e84e:	f8c8 2000 	str.w	r2, [r8]
 800e852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e856:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e85a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e85e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e862:	9307      	str	r3, [sp, #28]
 800e864:	f8cd 8018 	str.w	r8, [sp, #24]
 800e868:	ee08 0a10 	vmov	s16, r0
 800e86c:	4b9f      	ldr	r3, [pc, #636]	; (800eaec <_printf_float+0x2dc>)
 800e86e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e872:	f04f 32ff 	mov.w	r2, #4294967295
 800e876:	f7f2 f981 	bl	8000b7c <__aeabi_dcmpun>
 800e87a:	bb88      	cbnz	r0, 800e8e0 <_printf_float+0xd0>
 800e87c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e880:	4b9a      	ldr	r3, [pc, #616]	; (800eaec <_printf_float+0x2dc>)
 800e882:	f04f 32ff 	mov.w	r2, #4294967295
 800e886:	f7f2 f95b 	bl	8000b40 <__aeabi_dcmple>
 800e88a:	bb48      	cbnz	r0, 800e8e0 <_printf_float+0xd0>
 800e88c:	2200      	movs	r2, #0
 800e88e:	2300      	movs	r3, #0
 800e890:	4640      	mov	r0, r8
 800e892:	4649      	mov	r1, r9
 800e894:	f7f2 f94a 	bl	8000b2c <__aeabi_dcmplt>
 800e898:	b110      	cbz	r0, 800e8a0 <_printf_float+0x90>
 800e89a:	232d      	movs	r3, #45	; 0x2d
 800e89c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e8a0:	4b93      	ldr	r3, [pc, #588]	; (800eaf0 <_printf_float+0x2e0>)
 800e8a2:	4894      	ldr	r0, [pc, #592]	; (800eaf4 <_printf_float+0x2e4>)
 800e8a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e8a8:	bf94      	ite	ls
 800e8aa:	4698      	movls	r8, r3
 800e8ac:	4680      	movhi	r8, r0
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	6123      	str	r3, [r4, #16]
 800e8b2:	9b05      	ldr	r3, [sp, #20]
 800e8b4:	f023 0204 	bic.w	r2, r3, #4
 800e8b8:	6022      	str	r2, [r4, #0]
 800e8ba:	f04f 0900 	mov.w	r9, #0
 800e8be:	9700      	str	r7, [sp, #0]
 800e8c0:	4633      	mov	r3, r6
 800e8c2:	aa0b      	add	r2, sp, #44	; 0x2c
 800e8c4:	4621      	mov	r1, r4
 800e8c6:	4628      	mov	r0, r5
 800e8c8:	f000 f9d8 	bl	800ec7c <_printf_common>
 800e8cc:	3001      	adds	r0, #1
 800e8ce:	f040 8090 	bne.w	800e9f2 <_printf_float+0x1e2>
 800e8d2:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d6:	b00d      	add	sp, #52	; 0x34
 800e8d8:	ecbd 8b02 	vpop	{d8}
 800e8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8e0:	4642      	mov	r2, r8
 800e8e2:	464b      	mov	r3, r9
 800e8e4:	4640      	mov	r0, r8
 800e8e6:	4649      	mov	r1, r9
 800e8e8:	f7f2 f948 	bl	8000b7c <__aeabi_dcmpun>
 800e8ec:	b140      	cbz	r0, 800e900 <_printf_float+0xf0>
 800e8ee:	464b      	mov	r3, r9
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	bfbc      	itt	lt
 800e8f4:	232d      	movlt	r3, #45	; 0x2d
 800e8f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e8fa:	487f      	ldr	r0, [pc, #508]	; (800eaf8 <_printf_float+0x2e8>)
 800e8fc:	4b7f      	ldr	r3, [pc, #508]	; (800eafc <_printf_float+0x2ec>)
 800e8fe:	e7d1      	b.n	800e8a4 <_printf_float+0x94>
 800e900:	6863      	ldr	r3, [r4, #4]
 800e902:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e906:	9206      	str	r2, [sp, #24]
 800e908:	1c5a      	adds	r2, r3, #1
 800e90a:	d13f      	bne.n	800e98c <_printf_float+0x17c>
 800e90c:	2306      	movs	r3, #6
 800e90e:	6063      	str	r3, [r4, #4]
 800e910:	9b05      	ldr	r3, [sp, #20]
 800e912:	6861      	ldr	r1, [r4, #4]
 800e914:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e918:	2300      	movs	r3, #0
 800e91a:	9303      	str	r3, [sp, #12]
 800e91c:	ab0a      	add	r3, sp, #40	; 0x28
 800e91e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e922:	ab09      	add	r3, sp, #36	; 0x24
 800e924:	ec49 8b10 	vmov	d0, r8, r9
 800e928:	9300      	str	r3, [sp, #0]
 800e92a:	6022      	str	r2, [r4, #0]
 800e92c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e930:	4628      	mov	r0, r5
 800e932:	f7ff fecd 	bl	800e6d0 <__cvt>
 800e936:	9b06      	ldr	r3, [sp, #24]
 800e938:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e93a:	2b47      	cmp	r3, #71	; 0x47
 800e93c:	4680      	mov	r8, r0
 800e93e:	d108      	bne.n	800e952 <_printf_float+0x142>
 800e940:	1cc8      	adds	r0, r1, #3
 800e942:	db02      	blt.n	800e94a <_printf_float+0x13a>
 800e944:	6863      	ldr	r3, [r4, #4]
 800e946:	4299      	cmp	r1, r3
 800e948:	dd41      	ble.n	800e9ce <_printf_float+0x1be>
 800e94a:	f1ab 0b02 	sub.w	fp, fp, #2
 800e94e:	fa5f fb8b 	uxtb.w	fp, fp
 800e952:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e956:	d820      	bhi.n	800e99a <_printf_float+0x18a>
 800e958:	3901      	subs	r1, #1
 800e95a:	465a      	mov	r2, fp
 800e95c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e960:	9109      	str	r1, [sp, #36]	; 0x24
 800e962:	f7ff ff17 	bl	800e794 <__exponent>
 800e966:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e968:	1813      	adds	r3, r2, r0
 800e96a:	2a01      	cmp	r2, #1
 800e96c:	4681      	mov	r9, r0
 800e96e:	6123      	str	r3, [r4, #16]
 800e970:	dc02      	bgt.n	800e978 <_printf_float+0x168>
 800e972:	6822      	ldr	r2, [r4, #0]
 800e974:	07d2      	lsls	r2, r2, #31
 800e976:	d501      	bpl.n	800e97c <_printf_float+0x16c>
 800e978:	3301      	adds	r3, #1
 800e97a:	6123      	str	r3, [r4, #16]
 800e97c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e980:	2b00      	cmp	r3, #0
 800e982:	d09c      	beq.n	800e8be <_printf_float+0xae>
 800e984:	232d      	movs	r3, #45	; 0x2d
 800e986:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e98a:	e798      	b.n	800e8be <_printf_float+0xae>
 800e98c:	9a06      	ldr	r2, [sp, #24]
 800e98e:	2a47      	cmp	r2, #71	; 0x47
 800e990:	d1be      	bne.n	800e910 <_printf_float+0x100>
 800e992:	2b00      	cmp	r3, #0
 800e994:	d1bc      	bne.n	800e910 <_printf_float+0x100>
 800e996:	2301      	movs	r3, #1
 800e998:	e7b9      	b.n	800e90e <_printf_float+0xfe>
 800e99a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e99e:	d118      	bne.n	800e9d2 <_printf_float+0x1c2>
 800e9a0:	2900      	cmp	r1, #0
 800e9a2:	6863      	ldr	r3, [r4, #4]
 800e9a4:	dd0b      	ble.n	800e9be <_printf_float+0x1ae>
 800e9a6:	6121      	str	r1, [r4, #16]
 800e9a8:	b913      	cbnz	r3, 800e9b0 <_printf_float+0x1a0>
 800e9aa:	6822      	ldr	r2, [r4, #0]
 800e9ac:	07d0      	lsls	r0, r2, #31
 800e9ae:	d502      	bpl.n	800e9b6 <_printf_float+0x1a6>
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	440b      	add	r3, r1
 800e9b4:	6123      	str	r3, [r4, #16]
 800e9b6:	65a1      	str	r1, [r4, #88]	; 0x58
 800e9b8:	f04f 0900 	mov.w	r9, #0
 800e9bc:	e7de      	b.n	800e97c <_printf_float+0x16c>
 800e9be:	b913      	cbnz	r3, 800e9c6 <_printf_float+0x1b6>
 800e9c0:	6822      	ldr	r2, [r4, #0]
 800e9c2:	07d2      	lsls	r2, r2, #31
 800e9c4:	d501      	bpl.n	800e9ca <_printf_float+0x1ba>
 800e9c6:	3302      	adds	r3, #2
 800e9c8:	e7f4      	b.n	800e9b4 <_printf_float+0x1a4>
 800e9ca:	2301      	movs	r3, #1
 800e9cc:	e7f2      	b.n	800e9b4 <_printf_float+0x1a4>
 800e9ce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e9d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9d4:	4299      	cmp	r1, r3
 800e9d6:	db05      	blt.n	800e9e4 <_printf_float+0x1d4>
 800e9d8:	6823      	ldr	r3, [r4, #0]
 800e9da:	6121      	str	r1, [r4, #16]
 800e9dc:	07d8      	lsls	r0, r3, #31
 800e9de:	d5ea      	bpl.n	800e9b6 <_printf_float+0x1a6>
 800e9e0:	1c4b      	adds	r3, r1, #1
 800e9e2:	e7e7      	b.n	800e9b4 <_printf_float+0x1a4>
 800e9e4:	2900      	cmp	r1, #0
 800e9e6:	bfd4      	ite	le
 800e9e8:	f1c1 0202 	rsble	r2, r1, #2
 800e9ec:	2201      	movgt	r2, #1
 800e9ee:	4413      	add	r3, r2
 800e9f0:	e7e0      	b.n	800e9b4 <_printf_float+0x1a4>
 800e9f2:	6823      	ldr	r3, [r4, #0]
 800e9f4:	055a      	lsls	r2, r3, #21
 800e9f6:	d407      	bmi.n	800ea08 <_printf_float+0x1f8>
 800e9f8:	6923      	ldr	r3, [r4, #16]
 800e9fa:	4642      	mov	r2, r8
 800e9fc:	4631      	mov	r1, r6
 800e9fe:	4628      	mov	r0, r5
 800ea00:	47b8      	blx	r7
 800ea02:	3001      	adds	r0, #1
 800ea04:	d12c      	bne.n	800ea60 <_printf_float+0x250>
 800ea06:	e764      	b.n	800e8d2 <_printf_float+0xc2>
 800ea08:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ea0c:	f240 80e0 	bls.w	800ebd0 <_printf_float+0x3c0>
 800ea10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ea14:	2200      	movs	r2, #0
 800ea16:	2300      	movs	r3, #0
 800ea18:	f7f2 f87e 	bl	8000b18 <__aeabi_dcmpeq>
 800ea1c:	2800      	cmp	r0, #0
 800ea1e:	d034      	beq.n	800ea8a <_printf_float+0x27a>
 800ea20:	4a37      	ldr	r2, [pc, #220]	; (800eb00 <_printf_float+0x2f0>)
 800ea22:	2301      	movs	r3, #1
 800ea24:	4631      	mov	r1, r6
 800ea26:	4628      	mov	r0, r5
 800ea28:	47b8      	blx	r7
 800ea2a:	3001      	adds	r0, #1
 800ea2c:	f43f af51 	beq.w	800e8d2 <_printf_float+0xc2>
 800ea30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea34:	429a      	cmp	r2, r3
 800ea36:	db02      	blt.n	800ea3e <_printf_float+0x22e>
 800ea38:	6823      	ldr	r3, [r4, #0]
 800ea3a:	07d8      	lsls	r0, r3, #31
 800ea3c:	d510      	bpl.n	800ea60 <_printf_float+0x250>
 800ea3e:	ee18 3a10 	vmov	r3, s16
 800ea42:	4652      	mov	r2, sl
 800ea44:	4631      	mov	r1, r6
 800ea46:	4628      	mov	r0, r5
 800ea48:	47b8      	blx	r7
 800ea4a:	3001      	adds	r0, #1
 800ea4c:	f43f af41 	beq.w	800e8d2 <_printf_float+0xc2>
 800ea50:	f04f 0800 	mov.w	r8, #0
 800ea54:	f104 091a 	add.w	r9, r4, #26
 800ea58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea5a:	3b01      	subs	r3, #1
 800ea5c:	4543      	cmp	r3, r8
 800ea5e:	dc09      	bgt.n	800ea74 <_printf_float+0x264>
 800ea60:	6823      	ldr	r3, [r4, #0]
 800ea62:	079b      	lsls	r3, r3, #30
 800ea64:	f100 8105 	bmi.w	800ec72 <_printf_float+0x462>
 800ea68:	68e0      	ldr	r0, [r4, #12]
 800ea6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea6c:	4298      	cmp	r0, r3
 800ea6e:	bfb8      	it	lt
 800ea70:	4618      	movlt	r0, r3
 800ea72:	e730      	b.n	800e8d6 <_printf_float+0xc6>
 800ea74:	2301      	movs	r3, #1
 800ea76:	464a      	mov	r2, r9
 800ea78:	4631      	mov	r1, r6
 800ea7a:	4628      	mov	r0, r5
 800ea7c:	47b8      	blx	r7
 800ea7e:	3001      	adds	r0, #1
 800ea80:	f43f af27 	beq.w	800e8d2 <_printf_float+0xc2>
 800ea84:	f108 0801 	add.w	r8, r8, #1
 800ea88:	e7e6      	b.n	800ea58 <_printf_float+0x248>
 800ea8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	dc39      	bgt.n	800eb04 <_printf_float+0x2f4>
 800ea90:	4a1b      	ldr	r2, [pc, #108]	; (800eb00 <_printf_float+0x2f0>)
 800ea92:	2301      	movs	r3, #1
 800ea94:	4631      	mov	r1, r6
 800ea96:	4628      	mov	r0, r5
 800ea98:	47b8      	blx	r7
 800ea9a:	3001      	adds	r0, #1
 800ea9c:	f43f af19 	beq.w	800e8d2 <_printf_float+0xc2>
 800eaa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eaa4:	4313      	orrs	r3, r2
 800eaa6:	d102      	bne.n	800eaae <_printf_float+0x29e>
 800eaa8:	6823      	ldr	r3, [r4, #0]
 800eaaa:	07d9      	lsls	r1, r3, #31
 800eaac:	d5d8      	bpl.n	800ea60 <_printf_float+0x250>
 800eaae:	ee18 3a10 	vmov	r3, s16
 800eab2:	4652      	mov	r2, sl
 800eab4:	4631      	mov	r1, r6
 800eab6:	4628      	mov	r0, r5
 800eab8:	47b8      	blx	r7
 800eaba:	3001      	adds	r0, #1
 800eabc:	f43f af09 	beq.w	800e8d2 <_printf_float+0xc2>
 800eac0:	f04f 0900 	mov.w	r9, #0
 800eac4:	f104 0a1a 	add.w	sl, r4, #26
 800eac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eaca:	425b      	negs	r3, r3
 800eacc:	454b      	cmp	r3, r9
 800eace:	dc01      	bgt.n	800ead4 <_printf_float+0x2c4>
 800ead0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ead2:	e792      	b.n	800e9fa <_printf_float+0x1ea>
 800ead4:	2301      	movs	r3, #1
 800ead6:	4652      	mov	r2, sl
 800ead8:	4631      	mov	r1, r6
 800eada:	4628      	mov	r0, r5
 800eadc:	47b8      	blx	r7
 800eade:	3001      	adds	r0, #1
 800eae0:	f43f aef7 	beq.w	800e8d2 <_printf_float+0xc2>
 800eae4:	f109 0901 	add.w	r9, r9, #1
 800eae8:	e7ee      	b.n	800eac8 <_printf_float+0x2b8>
 800eaea:	bf00      	nop
 800eaec:	7fefffff 	.word	0x7fefffff
 800eaf0:	08014a7c 	.word	0x08014a7c
 800eaf4:	08014a80 	.word	0x08014a80
 800eaf8:	08014a88 	.word	0x08014a88
 800eafc:	08014a84 	.word	0x08014a84
 800eb00:	08014a8c 	.word	0x08014a8c
 800eb04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eb08:	429a      	cmp	r2, r3
 800eb0a:	bfa8      	it	ge
 800eb0c:	461a      	movge	r2, r3
 800eb0e:	2a00      	cmp	r2, #0
 800eb10:	4691      	mov	r9, r2
 800eb12:	dc37      	bgt.n	800eb84 <_printf_float+0x374>
 800eb14:	f04f 0b00 	mov.w	fp, #0
 800eb18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb1c:	f104 021a 	add.w	r2, r4, #26
 800eb20:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eb22:	9305      	str	r3, [sp, #20]
 800eb24:	eba3 0309 	sub.w	r3, r3, r9
 800eb28:	455b      	cmp	r3, fp
 800eb2a:	dc33      	bgt.n	800eb94 <_printf_float+0x384>
 800eb2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb30:	429a      	cmp	r2, r3
 800eb32:	db3b      	blt.n	800ebac <_printf_float+0x39c>
 800eb34:	6823      	ldr	r3, [r4, #0]
 800eb36:	07da      	lsls	r2, r3, #31
 800eb38:	d438      	bmi.n	800ebac <_printf_float+0x39c>
 800eb3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb3c:	9b05      	ldr	r3, [sp, #20]
 800eb3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb40:	1ad3      	subs	r3, r2, r3
 800eb42:	eba2 0901 	sub.w	r9, r2, r1
 800eb46:	4599      	cmp	r9, r3
 800eb48:	bfa8      	it	ge
 800eb4a:	4699      	movge	r9, r3
 800eb4c:	f1b9 0f00 	cmp.w	r9, #0
 800eb50:	dc35      	bgt.n	800ebbe <_printf_float+0x3ae>
 800eb52:	f04f 0800 	mov.w	r8, #0
 800eb56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb5a:	f104 0a1a 	add.w	sl, r4, #26
 800eb5e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb62:	1a9b      	subs	r3, r3, r2
 800eb64:	eba3 0309 	sub.w	r3, r3, r9
 800eb68:	4543      	cmp	r3, r8
 800eb6a:	f77f af79 	ble.w	800ea60 <_printf_float+0x250>
 800eb6e:	2301      	movs	r3, #1
 800eb70:	4652      	mov	r2, sl
 800eb72:	4631      	mov	r1, r6
 800eb74:	4628      	mov	r0, r5
 800eb76:	47b8      	blx	r7
 800eb78:	3001      	adds	r0, #1
 800eb7a:	f43f aeaa 	beq.w	800e8d2 <_printf_float+0xc2>
 800eb7e:	f108 0801 	add.w	r8, r8, #1
 800eb82:	e7ec      	b.n	800eb5e <_printf_float+0x34e>
 800eb84:	4613      	mov	r3, r2
 800eb86:	4631      	mov	r1, r6
 800eb88:	4642      	mov	r2, r8
 800eb8a:	4628      	mov	r0, r5
 800eb8c:	47b8      	blx	r7
 800eb8e:	3001      	adds	r0, #1
 800eb90:	d1c0      	bne.n	800eb14 <_printf_float+0x304>
 800eb92:	e69e      	b.n	800e8d2 <_printf_float+0xc2>
 800eb94:	2301      	movs	r3, #1
 800eb96:	4631      	mov	r1, r6
 800eb98:	4628      	mov	r0, r5
 800eb9a:	9205      	str	r2, [sp, #20]
 800eb9c:	47b8      	blx	r7
 800eb9e:	3001      	adds	r0, #1
 800eba0:	f43f ae97 	beq.w	800e8d2 <_printf_float+0xc2>
 800eba4:	9a05      	ldr	r2, [sp, #20]
 800eba6:	f10b 0b01 	add.w	fp, fp, #1
 800ebaa:	e7b9      	b.n	800eb20 <_printf_float+0x310>
 800ebac:	ee18 3a10 	vmov	r3, s16
 800ebb0:	4652      	mov	r2, sl
 800ebb2:	4631      	mov	r1, r6
 800ebb4:	4628      	mov	r0, r5
 800ebb6:	47b8      	blx	r7
 800ebb8:	3001      	adds	r0, #1
 800ebba:	d1be      	bne.n	800eb3a <_printf_float+0x32a>
 800ebbc:	e689      	b.n	800e8d2 <_printf_float+0xc2>
 800ebbe:	9a05      	ldr	r2, [sp, #20]
 800ebc0:	464b      	mov	r3, r9
 800ebc2:	4442      	add	r2, r8
 800ebc4:	4631      	mov	r1, r6
 800ebc6:	4628      	mov	r0, r5
 800ebc8:	47b8      	blx	r7
 800ebca:	3001      	adds	r0, #1
 800ebcc:	d1c1      	bne.n	800eb52 <_printf_float+0x342>
 800ebce:	e680      	b.n	800e8d2 <_printf_float+0xc2>
 800ebd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ebd2:	2a01      	cmp	r2, #1
 800ebd4:	dc01      	bgt.n	800ebda <_printf_float+0x3ca>
 800ebd6:	07db      	lsls	r3, r3, #31
 800ebd8:	d538      	bpl.n	800ec4c <_printf_float+0x43c>
 800ebda:	2301      	movs	r3, #1
 800ebdc:	4642      	mov	r2, r8
 800ebde:	4631      	mov	r1, r6
 800ebe0:	4628      	mov	r0, r5
 800ebe2:	47b8      	blx	r7
 800ebe4:	3001      	adds	r0, #1
 800ebe6:	f43f ae74 	beq.w	800e8d2 <_printf_float+0xc2>
 800ebea:	ee18 3a10 	vmov	r3, s16
 800ebee:	4652      	mov	r2, sl
 800ebf0:	4631      	mov	r1, r6
 800ebf2:	4628      	mov	r0, r5
 800ebf4:	47b8      	blx	r7
 800ebf6:	3001      	adds	r0, #1
 800ebf8:	f43f ae6b 	beq.w	800e8d2 <_printf_float+0xc2>
 800ebfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ec00:	2200      	movs	r2, #0
 800ec02:	2300      	movs	r3, #0
 800ec04:	f7f1 ff88 	bl	8000b18 <__aeabi_dcmpeq>
 800ec08:	b9d8      	cbnz	r0, 800ec42 <_printf_float+0x432>
 800ec0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec0c:	f108 0201 	add.w	r2, r8, #1
 800ec10:	3b01      	subs	r3, #1
 800ec12:	4631      	mov	r1, r6
 800ec14:	4628      	mov	r0, r5
 800ec16:	47b8      	blx	r7
 800ec18:	3001      	adds	r0, #1
 800ec1a:	d10e      	bne.n	800ec3a <_printf_float+0x42a>
 800ec1c:	e659      	b.n	800e8d2 <_printf_float+0xc2>
 800ec1e:	2301      	movs	r3, #1
 800ec20:	4652      	mov	r2, sl
 800ec22:	4631      	mov	r1, r6
 800ec24:	4628      	mov	r0, r5
 800ec26:	47b8      	blx	r7
 800ec28:	3001      	adds	r0, #1
 800ec2a:	f43f ae52 	beq.w	800e8d2 <_printf_float+0xc2>
 800ec2e:	f108 0801 	add.w	r8, r8, #1
 800ec32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec34:	3b01      	subs	r3, #1
 800ec36:	4543      	cmp	r3, r8
 800ec38:	dcf1      	bgt.n	800ec1e <_printf_float+0x40e>
 800ec3a:	464b      	mov	r3, r9
 800ec3c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ec40:	e6dc      	b.n	800e9fc <_printf_float+0x1ec>
 800ec42:	f04f 0800 	mov.w	r8, #0
 800ec46:	f104 0a1a 	add.w	sl, r4, #26
 800ec4a:	e7f2      	b.n	800ec32 <_printf_float+0x422>
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	4642      	mov	r2, r8
 800ec50:	e7df      	b.n	800ec12 <_printf_float+0x402>
 800ec52:	2301      	movs	r3, #1
 800ec54:	464a      	mov	r2, r9
 800ec56:	4631      	mov	r1, r6
 800ec58:	4628      	mov	r0, r5
 800ec5a:	47b8      	blx	r7
 800ec5c:	3001      	adds	r0, #1
 800ec5e:	f43f ae38 	beq.w	800e8d2 <_printf_float+0xc2>
 800ec62:	f108 0801 	add.w	r8, r8, #1
 800ec66:	68e3      	ldr	r3, [r4, #12]
 800ec68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec6a:	1a5b      	subs	r3, r3, r1
 800ec6c:	4543      	cmp	r3, r8
 800ec6e:	dcf0      	bgt.n	800ec52 <_printf_float+0x442>
 800ec70:	e6fa      	b.n	800ea68 <_printf_float+0x258>
 800ec72:	f04f 0800 	mov.w	r8, #0
 800ec76:	f104 0919 	add.w	r9, r4, #25
 800ec7a:	e7f4      	b.n	800ec66 <_printf_float+0x456>

0800ec7c <_printf_common>:
 800ec7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec80:	4616      	mov	r6, r2
 800ec82:	4699      	mov	r9, r3
 800ec84:	688a      	ldr	r2, [r1, #8]
 800ec86:	690b      	ldr	r3, [r1, #16]
 800ec88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ec8c:	4293      	cmp	r3, r2
 800ec8e:	bfb8      	it	lt
 800ec90:	4613      	movlt	r3, r2
 800ec92:	6033      	str	r3, [r6, #0]
 800ec94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ec98:	4607      	mov	r7, r0
 800ec9a:	460c      	mov	r4, r1
 800ec9c:	b10a      	cbz	r2, 800eca2 <_printf_common+0x26>
 800ec9e:	3301      	adds	r3, #1
 800eca0:	6033      	str	r3, [r6, #0]
 800eca2:	6823      	ldr	r3, [r4, #0]
 800eca4:	0699      	lsls	r1, r3, #26
 800eca6:	bf42      	ittt	mi
 800eca8:	6833      	ldrmi	r3, [r6, #0]
 800ecaa:	3302      	addmi	r3, #2
 800ecac:	6033      	strmi	r3, [r6, #0]
 800ecae:	6825      	ldr	r5, [r4, #0]
 800ecb0:	f015 0506 	ands.w	r5, r5, #6
 800ecb4:	d106      	bne.n	800ecc4 <_printf_common+0x48>
 800ecb6:	f104 0a19 	add.w	sl, r4, #25
 800ecba:	68e3      	ldr	r3, [r4, #12]
 800ecbc:	6832      	ldr	r2, [r6, #0]
 800ecbe:	1a9b      	subs	r3, r3, r2
 800ecc0:	42ab      	cmp	r3, r5
 800ecc2:	dc26      	bgt.n	800ed12 <_printf_common+0x96>
 800ecc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ecc8:	1e13      	subs	r3, r2, #0
 800ecca:	6822      	ldr	r2, [r4, #0]
 800eccc:	bf18      	it	ne
 800ecce:	2301      	movne	r3, #1
 800ecd0:	0692      	lsls	r2, r2, #26
 800ecd2:	d42b      	bmi.n	800ed2c <_printf_common+0xb0>
 800ecd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ecd8:	4649      	mov	r1, r9
 800ecda:	4638      	mov	r0, r7
 800ecdc:	47c0      	blx	r8
 800ecde:	3001      	adds	r0, #1
 800ece0:	d01e      	beq.n	800ed20 <_printf_common+0xa4>
 800ece2:	6823      	ldr	r3, [r4, #0]
 800ece4:	68e5      	ldr	r5, [r4, #12]
 800ece6:	6832      	ldr	r2, [r6, #0]
 800ece8:	f003 0306 	and.w	r3, r3, #6
 800ecec:	2b04      	cmp	r3, #4
 800ecee:	bf08      	it	eq
 800ecf0:	1aad      	subeq	r5, r5, r2
 800ecf2:	68a3      	ldr	r3, [r4, #8]
 800ecf4:	6922      	ldr	r2, [r4, #16]
 800ecf6:	bf0c      	ite	eq
 800ecf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ecfc:	2500      	movne	r5, #0
 800ecfe:	4293      	cmp	r3, r2
 800ed00:	bfc4      	itt	gt
 800ed02:	1a9b      	subgt	r3, r3, r2
 800ed04:	18ed      	addgt	r5, r5, r3
 800ed06:	2600      	movs	r6, #0
 800ed08:	341a      	adds	r4, #26
 800ed0a:	42b5      	cmp	r5, r6
 800ed0c:	d11a      	bne.n	800ed44 <_printf_common+0xc8>
 800ed0e:	2000      	movs	r0, #0
 800ed10:	e008      	b.n	800ed24 <_printf_common+0xa8>
 800ed12:	2301      	movs	r3, #1
 800ed14:	4652      	mov	r2, sl
 800ed16:	4649      	mov	r1, r9
 800ed18:	4638      	mov	r0, r7
 800ed1a:	47c0      	blx	r8
 800ed1c:	3001      	adds	r0, #1
 800ed1e:	d103      	bne.n	800ed28 <_printf_common+0xac>
 800ed20:	f04f 30ff 	mov.w	r0, #4294967295
 800ed24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed28:	3501      	adds	r5, #1
 800ed2a:	e7c6      	b.n	800ecba <_printf_common+0x3e>
 800ed2c:	18e1      	adds	r1, r4, r3
 800ed2e:	1c5a      	adds	r2, r3, #1
 800ed30:	2030      	movs	r0, #48	; 0x30
 800ed32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ed36:	4422      	add	r2, r4
 800ed38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ed3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ed40:	3302      	adds	r3, #2
 800ed42:	e7c7      	b.n	800ecd4 <_printf_common+0x58>
 800ed44:	2301      	movs	r3, #1
 800ed46:	4622      	mov	r2, r4
 800ed48:	4649      	mov	r1, r9
 800ed4a:	4638      	mov	r0, r7
 800ed4c:	47c0      	blx	r8
 800ed4e:	3001      	adds	r0, #1
 800ed50:	d0e6      	beq.n	800ed20 <_printf_common+0xa4>
 800ed52:	3601      	adds	r6, #1
 800ed54:	e7d9      	b.n	800ed0a <_printf_common+0x8e>
	...

0800ed58 <_printf_i>:
 800ed58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed5c:	460c      	mov	r4, r1
 800ed5e:	4691      	mov	r9, r2
 800ed60:	7e27      	ldrb	r7, [r4, #24]
 800ed62:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ed64:	2f78      	cmp	r7, #120	; 0x78
 800ed66:	4680      	mov	r8, r0
 800ed68:	469a      	mov	sl, r3
 800ed6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed6e:	d807      	bhi.n	800ed80 <_printf_i+0x28>
 800ed70:	2f62      	cmp	r7, #98	; 0x62
 800ed72:	d80a      	bhi.n	800ed8a <_printf_i+0x32>
 800ed74:	2f00      	cmp	r7, #0
 800ed76:	f000 80d8 	beq.w	800ef2a <_printf_i+0x1d2>
 800ed7a:	2f58      	cmp	r7, #88	; 0x58
 800ed7c:	f000 80a3 	beq.w	800eec6 <_printf_i+0x16e>
 800ed80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ed84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ed88:	e03a      	b.n	800ee00 <_printf_i+0xa8>
 800ed8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ed8e:	2b15      	cmp	r3, #21
 800ed90:	d8f6      	bhi.n	800ed80 <_printf_i+0x28>
 800ed92:	a001      	add	r0, pc, #4	; (adr r0, 800ed98 <_printf_i+0x40>)
 800ed94:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ed98:	0800edf1 	.word	0x0800edf1
 800ed9c:	0800ee05 	.word	0x0800ee05
 800eda0:	0800ed81 	.word	0x0800ed81
 800eda4:	0800ed81 	.word	0x0800ed81
 800eda8:	0800ed81 	.word	0x0800ed81
 800edac:	0800ed81 	.word	0x0800ed81
 800edb0:	0800ee05 	.word	0x0800ee05
 800edb4:	0800ed81 	.word	0x0800ed81
 800edb8:	0800ed81 	.word	0x0800ed81
 800edbc:	0800ed81 	.word	0x0800ed81
 800edc0:	0800ed81 	.word	0x0800ed81
 800edc4:	0800ef11 	.word	0x0800ef11
 800edc8:	0800ee35 	.word	0x0800ee35
 800edcc:	0800eef3 	.word	0x0800eef3
 800edd0:	0800ed81 	.word	0x0800ed81
 800edd4:	0800ed81 	.word	0x0800ed81
 800edd8:	0800ef33 	.word	0x0800ef33
 800eddc:	0800ed81 	.word	0x0800ed81
 800ede0:	0800ee35 	.word	0x0800ee35
 800ede4:	0800ed81 	.word	0x0800ed81
 800ede8:	0800ed81 	.word	0x0800ed81
 800edec:	0800eefb 	.word	0x0800eefb
 800edf0:	680b      	ldr	r3, [r1, #0]
 800edf2:	1d1a      	adds	r2, r3, #4
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	600a      	str	r2, [r1, #0]
 800edf8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800edfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ee00:	2301      	movs	r3, #1
 800ee02:	e0a3      	b.n	800ef4c <_printf_i+0x1f4>
 800ee04:	6825      	ldr	r5, [r4, #0]
 800ee06:	6808      	ldr	r0, [r1, #0]
 800ee08:	062e      	lsls	r6, r5, #24
 800ee0a:	f100 0304 	add.w	r3, r0, #4
 800ee0e:	d50a      	bpl.n	800ee26 <_printf_i+0xce>
 800ee10:	6805      	ldr	r5, [r0, #0]
 800ee12:	600b      	str	r3, [r1, #0]
 800ee14:	2d00      	cmp	r5, #0
 800ee16:	da03      	bge.n	800ee20 <_printf_i+0xc8>
 800ee18:	232d      	movs	r3, #45	; 0x2d
 800ee1a:	426d      	negs	r5, r5
 800ee1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee20:	485e      	ldr	r0, [pc, #376]	; (800ef9c <_printf_i+0x244>)
 800ee22:	230a      	movs	r3, #10
 800ee24:	e019      	b.n	800ee5a <_printf_i+0x102>
 800ee26:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ee2a:	6805      	ldr	r5, [r0, #0]
 800ee2c:	600b      	str	r3, [r1, #0]
 800ee2e:	bf18      	it	ne
 800ee30:	b22d      	sxthne	r5, r5
 800ee32:	e7ef      	b.n	800ee14 <_printf_i+0xbc>
 800ee34:	680b      	ldr	r3, [r1, #0]
 800ee36:	6825      	ldr	r5, [r4, #0]
 800ee38:	1d18      	adds	r0, r3, #4
 800ee3a:	6008      	str	r0, [r1, #0]
 800ee3c:	0628      	lsls	r0, r5, #24
 800ee3e:	d501      	bpl.n	800ee44 <_printf_i+0xec>
 800ee40:	681d      	ldr	r5, [r3, #0]
 800ee42:	e002      	b.n	800ee4a <_printf_i+0xf2>
 800ee44:	0669      	lsls	r1, r5, #25
 800ee46:	d5fb      	bpl.n	800ee40 <_printf_i+0xe8>
 800ee48:	881d      	ldrh	r5, [r3, #0]
 800ee4a:	4854      	ldr	r0, [pc, #336]	; (800ef9c <_printf_i+0x244>)
 800ee4c:	2f6f      	cmp	r7, #111	; 0x6f
 800ee4e:	bf0c      	ite	eq
 800ee50:	2308      	moveq	r3, #8
 800ee52:	230a      	movne	r3, #10
 800ee54:	2100      	movs	r1, #0
 800ee56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ee5a:	6866      	ldr	r6, [r4, #4]
 800ee5c:	60a6      	str	r6, [r4, #8]
 800ee5e:	2e00      	cmp	r6, #0
 800ee60:	bfa2      	ittt	ge
 800ee62:	6821      	ldrge	r1, [r4, #0]
 800ee64:	f021 0104 	bicge.w	r1, r1, #4
 800ee68:	6021      	strge	r1, [r4, #0]
 800ee6a:	b90d      	cbnz	r5, 800ee70 <_printf_i+0x118>
 800ee6c:	2e00      	cmp	r6, #0
 800ee6e:	d04d      	beq.n	800ef0c <_printf_i+0x1b4>
 800ee70:	4616      	mov	r6, r2
 800ee72:	fbb5 f1f3 	udiv	r1, r5, r3
 800ee76:	fb03 5711 	mls	r7, r3, r1, r5
 800ee7a:	5dc7      	ldrb	r7, [r0, r7]
 800ee7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ee80:	462f      	mov	r7, r5
 800ee82:	42bb      	cmp	r3, r7
 800ee84:	460d      	mov	r5, r1
 800ee86:	d9f4      	bls.n	800ee72 <_printf_i+0x11a>
 800ee88:	2b08      	cmp	r3, #8
 800ee8a:	d10b      	bne.n	800eea4 <_printf_i+0x14c>
 800ee8c:	6823      	ldr	r3, [r4, #0]
 800ee8e:	07df      	lsls	r7, r3, #31
 800ee90:	d508      	bpl.n	800eea4 <_printf_i+0x14c>
 800ee92:	6923      	ldr	r3, [r4, #16]
 800ee94:	6861      	ldr	r1, [r4, #4]
 800ee96:	4299      	cmp	r1, r3
 800ee98:	bfde      	ittt	le
 800ee9a:	2330      	movle	r3, #48	; 0x30
 800ee9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eea0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eea4:	1b92      	subs	r2, r2, r6
 800eea6:	6122      	str	r2, [r4, #16]
 800eea8:	f8cd a000 	str.w	sl, [sp]
 800eeac:	464b      	mov	r3, r9
 800eeae:	aa03      	add	r2, sp, #12
 800eeb0:	4621      	mov	r1, r4
 800eeb2:	4640      	mov	r0, r8
 800eeb4:	f7ff fee2 	bl	800ec7c <_printf_common>
 800eeb8:	3001      	adds	r0, #1
 800eeba:	d14c      	bne.n	800ef56 <_printf_i+0x1fe>
 800eebc:	f04f 30ff 	mov.w	r0, #4294967295
 800eec0:	b004      	add	sp, #16
 800eec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eec6:	4835      	ldr	r0, [pc, #212]	; (800ef9c <_printf_i+0x244>)
 800eec8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800eecc:	6823      	ldr	r3, [r4, #0]
 800eece:	680e      	ldr	r6, [r1, #0]
 800eed0:	061f      	lsls	r7, r3, #24
 800eed2:	f856 5b04 	ldr.w	r5, [r6], #4
 800eed6:	600e      	str	r6, [r1, #0]
 800eed8:	d514      	bpl.n	800ef04 <_printf_i+0x1ac>
 800eeda:	07d9      	lsls	r1, r3, #31
 800eedc:	bf44      	itt	mi
 800eede:	f043 0320 	orrmi.w	r3, r3, #32
 800eee2:	6023      	strmi	r3, [r4, #0]
 800eee4:	b91d      	cbnz	r5, 800eeee <_printf_i+0x196>
 800eee6:	6823      	ldr	r3, [r4, #0]
 800eee8:	f023 0320 	bic.w	r3, r3, #32
 800eeec:	6023      	str	r3, [r4, #0]
 800eeee:	2310      	movs	r3, #16
 800eef0:	e7b0      	b.n	800ee54 <_printf_i+0xfc>
 800eef2:	6823      	ldr	r3, [r4, #0]
 800eef4:	f043 0320 	orr.w	r3, r3, #32
 800eef8:	6023      	str	r3, [r4, #0]
 800eefa:	2378      	movs	r3, #120	; 0x78
 800eefc:	4828      	ldr	r0, [pc, #160]	; (800efa0 <_printf_i+0x248>)
 800eefe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ef02:	e7e3      	b.n	800eecc <_printf_i+0x174>
 800ef04:	065e      	lsls	r6, r3, #25
 800ef06:	bf48      	it	mi
 800ef08:	b2ad      	uxthmi	r5, r5
 800ef0a:	e7e6      	b.n	800eeda <_printf_i+0x182>
 800ef0c:	4616      	mov	r6, r2
 800ef0e:	e7bb      	b.n	800ee88 <_printf_i+0x130>
 800ef10:	680b      	ldr	r3, [r1, #0]
 800ef12:	6826      	ldr	r6, [r4, #0]
 800ef14:	6960      	ldr	r0, [r4, #20]
 800ef16:	1d1d      	adds	r5, r3, #4
 800ef18:	600d      	str	r5, [r1, #0]
 800ef1a:	0635      	lsls	r5, r6, #24
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	d501      	bpl.n	800ef24 <_printf_i+0x1cc>
 800ef20:	6018      	str	r0, [r3, #0]
 800ef22:	e002      	b.n	800ef2a <_printf_i+0x1d2>
 800ef24:	0671      	lsls	r1, r6, #25
 800ef26:	d5fb      	bpl.n	800ef20 <_printf_i+0x1c8>
 800ef28:	8018      	strh	r0, [r3, #0]
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	6123      	str	r3, [r4, #16]
 800ef2e:	4616      	mov	r6, r2
 800ef30:	e7ba      	b.n	800eea8 <_printf_i+0x150>
 800ef32:	680b      	ldr	r3, [r1, #0]
 800ef34:	1d1a      	adds	r2, r3, #4
 800ef36:	600a      	str	r2, [r1, #0]
 800ef38:	681e      	ldr	r6, [r3, #0]
 800ef3a:	6862      	ldr	r2, [r4, #4]
 800ef3c:	2100      	movs	r1, #0
 800ef3e:	4630      	mov	r0, r6
 800ef40:	f7f1 f976 	bl	8000230 <memchr>
 800ef44:	b108      	cbz	r0, 800ef4a <_printf_i+0x1f2>
 800ef46:	1b80      	subs	r0, r0, r6
 800ef48:	6060      	str	r0, [r4, #4]
 800ef4a:	6863      	ldr	r3, [r4, #4]
 800ef4c:	6123      	str	r3, [r4, #16]
 800ef4e:	2300      	movs	r3, #0
 800ef50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef54:	e7a8      	b.n	800eea8 <_printf_i+0x150>
 800ef56:	6923      	ldr	r3, [r4, #16]
 800ef58:	4632      	mov	r2, r6
 800ef5a:	4649      	mov	r1, r9
 800ef5c:	4640      	mov	r0, r8
 800ef5e:	47d0      	blx	sl
 800ef60:	3001      	adds	r0, #1
 800ef62:	d0ab      	beq.n	800eebc <_printf_i+0x164>
 800ef64:	6823      	ldr	r3, [r4, #0]
 800ef66:	079b      	lsls	r3, r3, #30
 800ef68:	d413      	bmi.n	800ef92 <_printf_i+0x23a>
 800ef6a:	68e0      	ldr	r0, [r4, #12]
 800ef6c:	9b03      	ldr	r3, [sp, #12]
 800ef6e:	4298      	cmp	r0, r3
 800ef70:	bfb8      	it	lt
 800ef72:	4618      	movlt	r0, r3
 800ef74:	e7a4      	b.n	800eec0 <_printf_i+0x168>
 800ef76:	2301      	movs	r3, #1
 800ef78:	4632      	mov	r2, r6
 800ef7a:	4649      	mov	r1, r9
 800ef7c:	4640      	mov	r0, r8
 800ef7e:	47d0      	blx	sl
 800ef80:	3001      	adds	r0, #1
 800ef82:	d09b      	beq.n	800eebc <_printf_i+0x164>
 800ef84:	3501      	adds	r5, #1
 800ef86:	68e3      	ldr	r3, [r4, #12]
 800ef88:	9903      	ldr	r1, [sp, #12]
 800ef8a:	1a5b      	subs	r3, r3, r1
 800ef8c:	42ab      	cmp	r3, r5
 800ef8e:	dcf2      	bgt.n	800ef76 <_printf_i+0x21e>
 800ef90:	e7eb      	b.n	800ef6a <_printf_i+0x212>
 800ef92:	2500      	movs	r5, #0
 800ef94:	f104 0619 	add.w	r6, r4, #25
 800ef98:	e7f5      	b.n	800ef86 <_printf_i+0x22e>
 800ef9a:	bf00      	nop
 800ef9c:	08014a8e 	.word	0x08014a8e
 800efa0:	08014a9f 	.word	0x08014a9f

0800efa4 <_scanf_float>:
 800efa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efa8:	b087      	sub	sp, #28
 800efaa:	4617      	mov	r7, r2
 800efac:	9303      	str	r3, [sp, #12]
 800efae:	688b      	ldr	r3, [r1, #8]
 800efb0:	1e5a      	subs	r2, r3, #1
 800efb2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800efb6:	bf83      	ittte	hi
 800efb8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800efbc:	195b      	addhi	r3, r3, r5
 800efbe:	9302      	strhi	r3, [sp, #8]
 800efc0:	2300      	movls	r3, #0
 800efc2:	bf86      	itte	hi
 800efc4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800efc8:	608b      	strhi	r3, [r1, #8]
 800efca:	9302      	strls	r3, [sp, #8]
 800efcc:	680b      	ldr	r3, [r1, #0]
 800efce:	468b      	mov	fp, r1
 800efd0:	2500      	movs	r5, #0
 800efd2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800efd6:	f84b 3b1c 	str.w	r3, [fp], #28
 800efda:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800efde:	4680      	mov	r8, r0
 800efe0:	460c      	mov	r4, r1
 800efe2:	465e      	mov	r6, fp
 800efe4:	46aa      	mov	sl, r5
 800efe6:	46a9      	mov	r9, r5
 800efe8:	9501      	str	r5, [sp, #4]
 800efea:	68a2      	ldr	r2, [r4, #8]
 800efec:	b152      	cbz	r2, 800f004 <_scanf_float+0x60>
 800efee:	683b      	ldr	r3, [r7, #0]
 800eff0:	781b      	ldrb	r3, [r3, #0]
 800eff2:	2b4e      	cmp	r3, #78	; 0x4e
 800eff4:	d864      	bhi.n	800f0c0 <_scanf_float+0x11c>
 800eff6:	2b40      	cmp	r3, #64	; 0x40
 800eff8:	d83c      	bhi.n	800f074 <_scanf_float+0xd0>
 800effa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800effe:	b2c8      	uxtb	r0, r1
 800f000:	280e      	cmp	r0, #14
 800f002:	d93a      	bls.n	800f07a <_scanf_float+0xd6>
 800f004:	f1b9 0f00 	cmp.w	r9, #0
 800f008:	d003      	beq.n	800f012 <_scanf_float+0x6e>
 800f00a:	6823      	ldr	r3, [r4, #0]
 800f00c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f010:	6023      	str	r3, [r4, #0]
 800f012:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f016:	f1ba 0f01 	cmp.w	sl, #1
 800f01a:	f200 8113 	bhi.w	800f244 <_scanf_float+0x2a0>
 800f01e:	455e      	cmp	r6, fp
 800f020:	f200 8105 	bhi.w	800f22e <_scanf_float+0x28a>
 800f024:	2501      	movs	r5, #1
 800f026:	4628      	mov	r0, r5
 800f028:	b007      	add	sp, #28
 800f02a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f02e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f032:	2a0d      	cmp	r2, #13
 800f034:	d8e6      	bhi.n	800f004 <_scanf_float+0x60>
 800f036:	a101      	add	r1, pc, #4	; (adr r1, 800f03c <_scanf_float+0x98>)
 800f038:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f03c:	0800f17b 	.word	0x0800f17b
 800f040:	0800f005 	.word	0x0800f005
 800f044:	0800f005 	.word	0x0800f005
 800f048:	0800f005 	.word	0x0800f005
 800f04c:	0800f1db 	.word	0x0800f1db
 800f050:	0800f1b3 	.word	0x0800f1b3
 800f054:	0800f005 	.word	0x0800f005
 800f058:	0800f005 	.word	0x0800f005
 800f05c:	0800f189 	.word	0x0800f189
 800f060:	0800f005 	.word	0x0800f005
 800f064:	0800f005 	.word	0x0800f005
 800f068:	0800f005 	.word	0x0800f005
 800f06c:	0800f005 	.word	0x0800f005
 800f070:	0800f141 	.word	0x0800f141
 800f074:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f078:	e7db      	b.n	800f032 <_scanf_float+0x8e>
 800f07a:	290e      	cmp	r1, #14
 800f07c:	d8c2      	bhi.n	800f004 <_scanf_float+0x60>
 800f07e:	a001      	add	r0, pc, #4	; (adr r0, 800f084 <_scanf_float+0xe0>)
 800f080:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f084:	0800f133 	.word	0x0800f133
 800f088:	0800f005 	.word	0x0800f005
 800f08c:	0800f133 	.word	0x0800f133
 800f090:	0800f1c7 	.word	0x0800f1c7
 800f094:	0800f005 	.word	0x0800f005
 800f098:	0800f0e1 	.word	0x0800f0e1
 800f09c:	0800f11d 	.word	0x0800f11d
 800f0a0:	0800f11d 	.word	0x0800f11d
 800f0a4:	0800f11d 	.word	0x0800f11d
 800f0a8:	0800f11d 	.word	0x0800f11d
 800f0ac:	0800f11d 	.word	0x0800f11d
 800f0b0:	0800f11d 	.word	0x0800f11d
 800f0b4:	0800f11d 	.word	0x0800f11d
 800f0b8:	0800f11d 	.word	0x0800f11d
 800f0bc:	0800f11d 	.word	0x0800f11d
 800f0c0:	2b6e      	cmp	r3, #110	; 0x6e
 800f0c2:	d809      	bhi.n	800f0d8 <_scanf_float+0x134>
 800f0c4:	2b60      	cmp	r3, #96	; 0x60
 800f0c6:	d8b2      	bhi.n	800f02e <_scanf_float+0x8a>
 800f0c8:	2b54      	cmp	r3, #84	; 0x54
 800f0ca:	d077      	beq.n	800f1bc <_scanf_float+0x218>
 800f0cc:	2b59      	cmp	r3, #89	; 0x59
 800f0ce:	d199      	bne.n	800f004 <_scanf_float+0x60>
 800f0d0:	2d07      	cmp	r5, #7
 800f0d2:	d197      	bne.n	800f004 <_scanf_float+0x60>
 800f0d4:	2508      	movs	r5, #8
 800f0d6:	e029      	b.n	800f12c <_scanf_float+0x188>
 800f0d8:	2b74      	cmp	r3, #116	; 0x74
 800f0da:	d06f      	beq.n	800f1bc <_scanf_float+0x218>
 800f0dc:	2b79      	cmp	r3, #121	; 0x79
 800f0de:	e7f6      	b.n	800f0ce <_scanf_float+0x12a>
 800f0e0:	6821      	ldr	r1, [r4, #0]
 800f0e2:	05c8      	lsls	r0, r1, #23
 800f0e4:	d51a      	bpl.n	800f11c <_scanf_float+0x178>
 800f0e6:	9b02      	ldr	r3, [sp, #8]
 800f0e8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f0ec:	6021      	str	r1, [r4, #0]
 800f0ee:	f109 0901 	add.w	r9, r9, #1
 800f0f2:	b11b      	cbz	r3, 800f0fc <_scanf_float+0x158>
 800f0f4:	3b01      	subs	r3, #1
 800f0f6:	3201      	adds	r2, #1
 800f0f8:	9302      	str	r3, [sp, #8]
 800f0fa:	60a2      	str	r2, [r4, #8]
 800f0fc:	68a3      	ldr	r3, [r4, #8]
 800f0fe:	3b01      	subs	r3, #1
 800f100:	60a3      	str	r3, [r4, #8]
 800f102:	6923      	ldr	r3, [r4, #16]
 800f104:	3301      	adds	r3, #1
 800f106:	6123      	str	r3, [r4, #16]
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	3b01      	subs	r3, #1
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	607b      	str	r3, [r7, #4]
 800f110:	f340 8084 	ble.w	800f21c <_scanf_float+0x278>
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	3301      	adds	r3, #1
 800f118:	603b      	str	r3, [r7, #0]
 800f11a:	e766      	b.n	800efea <_scanf_float+0x46>
 800f11c:	eb1a 0f05 	cmn.w	sl, r5
 800f120:	f47f af70 	bne.w	800f004 <_scanf_float+0x60>
 800f124:	6822      	ldr	r2, [r4, #0]
 800f126:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f12a:	6022      	str	r2, [r4, #0]
 800f12c:	f806 3b01 	strb.w	r3, [r6], #1
 800f130:	e7e4      	b.n	800f0fc <_scanf_float+0x158>
 800f132:	6822      	ldr	r2, [r4, #0]
 800f134:	0610      	lsls	r0, r2, #24
 800f136:	f57f af65 	bpl.w	800f004 <_scanf_float+0x60>
 800f13a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f13e:	e7f4      	b.n	800f12a <_scanf_float+0x186>
 800f140:	f1ba 0f00 	cmp.w	sl, #0
 800f144:	d10e      	bne.n	800f164 <_scanf_float+0x1c0>
 800f146:	f1b9 0f00 	cmp.w	r9, #0
 800f14a:	d10e      	bne.n	800f16a <_scanf_float+0x1c6>
 800f14c:	6822      	ldr	r2, [r4, #0]
 800f14e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f152:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f156:	d108      	bne.n	800f16a <_scanf_float+0x1c6>
 800f158:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f15c:	6022      	str	r2, [r4, #0]
 800f15e:	f04f 0a01 	mov.w	sl, #1
 800f162:	e7e3      	b.n	800f12c <_scanf_float+0x188>
 800f164:	f1ba 0f02 	cmp.w	sl, #2
 800f168:	d055      	beq.n	800f216 <_scanf_float+0x272>
 800f16a:	2d01      	cmp	r5, #1
 800f16c:	d002      	beq.n	800f174 <_scanf_float+0x1d0>
 800f16e:	2d04      	cmp	r5, #4
 800f170:	f47f af48 	bne.w	800f004 <_scanf_float+0x60>
 800f174:	3501      	adds	r5, #1
 800f176:	b2ed      	uxtb	r5, r5
 800f178:	e7d8      	b.n	800f12c <_scanf_float+0x188>
 800f17a:	f1ba 0f01 	cmp.w	sl, #1
 800f17e:	f47f af41 	bne.w	800f004 <_scanf_float+0x60>
 800f182:	f04f 0a02 	mov.w	sl, #2
 800f186:	e7d1      	b.n	800f12c <_scanf_float+0x188>
 800f188:	b97d      	cbnz	r5, 800f1aa <_scanf_float+0x206>
 800f18a:	f1b9 0f00 	cmp.w	r9, #0
 800f18e:	f47f af3c 	bne.w	800f00a <_scanf_float+0x66>
 800f192:	6822      	ldr	r2, [r4, #0]
 800f194:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f198:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f19c:	f47f af39 	bne.w	800f012 <_scanf_float+0x6e>
 800f1a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f1a4:	6022      	str	r2, [r4, #0]
 800f1a6:	2501      	movs	r5, #1
 800f1a8:	e7c0      	b.n	800f12c <_scanf_float+0x188>
 800f1aa:	2d03      	cmp	r5, #3
 800f1ac:	d0e2      	beq.n	800f174 <_scanf_float+0x1d0>
 800f1ae:	2d05      	cmp	r5, #5
 800f1b0:	e7de      	b.n	800f170 <_scanf_float+0x1cc>
 800f1b2:	2d02      	cmp	r5, #2
 800f1b4:	f47f af26 	bne.w	800f004 <_scanf_float+0x60>
 800f1b8:	2503      	movs	r5, #3
 800f1ba:	e7b7      	b.n	800f12c <_scanf_float+0x188>
 800f1bc:	2d06      	cmp	r5, #6
 800f1be:	f47f af21 	bne.w	800f004 <_scanf_float+0x60>
 800f1c2:	2507      	movs	r5, #7
 800f1c4:	e7b2      	b.n	800f12c <_scanf_float+0x188>
 800f1c6:	6822      	ldr	r2, [r4, #0]
 800f1c8:	0591      	lsls	r1, r2, #22
 800f1ca:	f57f af1b 	bpl.w	800f004 <_scanf_float+0x60>
 800f1ce:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f1d2:	6022      	str	r2, [r4, #0]
 800f1d4:	f8cd 9004 	str.w	r9, [sp, #4]
 800f1d8:	e7a8      	b.n	800f12c <_scanf_float+0x188>
 800f1da:	6822      	ldr	r2, [r4, #0]
 800f1dc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f1e0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f1e4:	d006      	beq.n	800f1f4 <_scanf_float+0x250>
 800f1e6:	0550      	lsls	r0, r2, #21
 800f1e8:	f57f af0c 	bpl.w	800f004 <_scanf_float+0x60>
 800f1ec:	f1b9 0f00 	cmp.w	r9, #0
 800f1f0:	f43f af0f 	beq.w	800f012 <_scanf_float+0x6e>
 800f1f4:	0591      	lsls	r1, r2, #22
 800f1f6:	bf58      	it	pl
 800f1f8:	9901      	ldrpl	r1, [sp, #4]
 800f1fa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f1fe:	bf58      	it	pl
 800f200:	eba9 0101 	subpl.w	r1, r9, r1
 800f204:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f208:	bf58      	it	pl
 800f20a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f20e:	6022      	str	r2, [r4, #0]
 800f210:	f04f 0900 	mov.w	r9, #0
 800f214:	e78a      	b.n	800f12c <_scanf_float+0x188>
 800f216:	f04f 0a03 	mov.w	sl, #3
 800f21a:	e787      	b.n	800f12c <_scanf_float+0x188>
 800f21c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f220:	4639      	mov	r1, r7
 800f222:	4640      	mov	r0, r8
 800f224:	4798      	blx	r3
 800f226:	2800      	cmp	r0, #0
 800f228:	f43f aedf 	beq.w	800efea <_scanf_float+0x46>
 800f22c:	e6ea      	b.n	800f004 <_scanf_float+0x60>
 800f22e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f232:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f236:	463a      	mov	r2, r7
 800f238:	4640      	mov	r0, r8
 800f23a:	4798      	blx	r3
 800f23c:	6923      	ldr	r3, [r4, #16]
 800f23e:	3b01      	subs	r3, #1
 800f240:	6123      	str	r3, [r4, #16]
 800f242:	e6ec      	b.n	800f01e <_scanf_float+0x7a>
 800f244:	1e6b      	subs	r3, r5, #1
 800f246:	2b06      	cmp	r3, #6
 800f248:	d825      	bhi.n	800f296 <_scanf_float+0x2f2>
 800f24a:	2d02      	cmp	r5, #2
 800f24c:	d836      	bhi.n	800f2bc <_scanf_float+0x318>
 800f24e:	455e      	cmp	r6, fp
 800f250:	f67f aee8 	bls.w	800f024 <_scanf_float+0x80>
 800f254:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f258:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f25c:	463a      	mov	r2, r7
 800f25e:	4640      	mov	r0, r8
 800f260:	4798      	blx	r3
 800f262:	6923      	ldr	r3, [r4, #16]
 800f264:	3b01      	subs	r3, #1
 800f266:	6123      	str	r3, [r4, #16]
 800f268:	e7f1      	b.n	800f24e <_scanf_float+0x2aa>
 800f26a:	9802      	ldr	r0, [sp, #8]
 800f26c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f270:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f274:	9002      	str	r0, [sp, #8]
 800f276:	463a      	mov	r2, r7
 800f278:	4640      	mov	r0, r8
 800f27a:	4798      	blx	r3
 800f27c:	6923      	ldr	r3, [r4, #16]
 800f27e:	3b01      	subs	r3, #1
 800f280:	6123      	str	r3, [r4, #16]
 800f282:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f286:	fa5f fa8a 	uxtb.w	sl, sl
 800f28a:	f1ba 0f02 	cmp.w	sl, #2
 800f28e:	d1ec      	bne.n	800f26a <_scanf_float+0x2c6>
 800f290:	3d03      	subs	r5, #3
 800f292:	b2ed      	uxtb	r5, r5
 800f294:	1b76      	subs	r6, r6, r5
 800f296:	6823      	ldr	r3, [r4, #0]
 800f298:	05da      	lsls	r2, r3, #23
 800f29a:	d52f      	bpl.n	800f2fc <_scanf_float+0x358>
 800f29c:	055b      	lsls	r3, r3, #21
 800f29e:	d510      	bpl.n	800f2c2 <_scanf_float+0x31e>
 800f2a0:	455e      	cmp	r6, fp
 800f2a2:	f67f aebf 	bls.w	800f024 <_scanf_float+0x80>
 800f2a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f2ae:	463a      	mov	r2, r7
 800f2b0:	4640      	mov	r0, r8
 800f2b2:	4798      	blx	r3
 800f2b4:	6923      	ldr	r3, [r4, #16]
 800f2b6:	3b01      	subs	r3, #1
 800f2b8:	6123      	str	r3, [r4, #16]
 800f2ba:	e7f1      	b.n	800f2a0 <_scanf_float+0x2fc>
 800f2bc:	46aa      	mov	sl, r5
 800f2be:	9602      	str	r6, [sp, #8]
 800f2c0:	e7df      	b.n	800f282 <_scanf_float+0x2de>
 800f2c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f2c6:	6923      	ldr	r3, [r4, #16]
 800f2c8:	2965      	cmp	r1, #101	; 0x65
 800f2ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800f2ce:	f106 35ff 	add.w	r5, r6, #4294967295
 800f2d2:	6123      	str	r3, [r4, #16]
 800f2d4:	d00c      	beq.n	800f2f0 <_scanf_float+0x34c>
 800f2d6:	2945      	cmp	r1, #69	; 0x45
 800f2d8:	d00a      	beq.n	800f2f0 <_scanf_float+0x34c>
 800f2da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2de:	463a      	mov	r2, r7
 800f2e0:	4640      	mov	r0, r8
 800f2e2:	4798      	blx	r3
 800f2e4:	6923      	ldr	r3, [r4, #16]
 800f2e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f2ea:	3b01      	subs	r3, #1
 800f2ec:	1eb5      	subs	r5, r6, #2
 800f2ee:	6123      	str	r3, [r4, #16]
 800f2f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2f4:	463a      	mov	r2, r7
 800f2f6:	4640      	mov	r0, r8
 800f2f8:	4798      	blx	r3
 800f2fa:	462e      	mov	r6, r5
 800f2fc:	6825      	ldr	r5, [r4, #0]
 800f2fe:	f015 0510 	ands.w	r5, r5, #16
 800f302:	d158      	bne.n	800f3b6 <_scanf_float+0x412>
 800f304:	7035      	strb	r5, [r6, #0]
 800f306:	6823      	ldr	r3, [r4, #0]
 800f308:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f30c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f310:	d11c      	bne.n	800f34c <_scanf_float+0x3a8>
 800f312:	9b01      	ldr	r3, [sp, #4]
 800f314:	454b      	cmp	r3, r9
 800f316:	eba3 0209 	sub.w	r2, r3, r9
 800f31a:	d124      	bne.n	800f366 <_scanf_float+0x3c2>
 800f31c:	2200      	movs	r2, #0
 800f31e:	4659      	mov	r1, fp
 800f320:	4640      	mov	r0, r8
 800f322:	f001 f80f 	bl	8010344 <_strtod_r>
 800f326:	9b03      	ldr	r3, [sp, #12]
 800f328:	6821      	ldr	r1, [r4, #0]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	f011 0f02 	tst.w	r1, #2
 800f330:	ec57 6b10 	vmov	r6, r7, d0
 800f334:	f103 0204 	add.w	r2, r3, #4
 800f338:	d020      	beq.n	800f37c <_scanf_float+0x3d8>
 800f33a:	9903      	ldr	r1, [sp, #12]
 800f33c:	600a      	str	r2, [r1, #0]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	e9c3 6700 	strd	r6, r7, [r3]
 800f344:	68e3      	ldr	r3, [r4, #12]
 800f346:	3301      	adds	r3, #1
 800f348:	60e3      	str	r3, [r4, #12]
 800f34a:	e66c      	b.n	800f026 <_scanf_float+0x82>
 800f34c:	9b04      	ldr	r3, [sp, #16]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d0e4      	beq.n	800f31c <_scanf_float+0x378>
 800f352:	9905      	ldr	r1, [sp, #20]
 800f354:	230a      	movs	r3, #10
 800f356:	462a      	mov	r2, r5
 800f358:	3101      	adds	r1, #1
 800f35a:	4640      	mov	r0, r8
 800f35c:	f001 f87c 	bl	8010458 <_strtol_r>
 800f360:	9b04      	ldr	r3, [sp, #16]
 800f362:	9e05      	ldr	r6, [sp, #20]
 800f364:	1ac2      	subs	r2, r0, r3
 800f366:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f36a:	429e      	cmp	r6, r3
 800f36c:	bf28      	it	cs
 800f36e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f372:	4912      	ldr	r1, [pc, #72]	; (800f3bc <_scanf_float+0x418>)
 800f374:	4630      	mov	r0, r6
 800f376:	f000 f99d 	bl	800f6b4 <siprintf>
 800f37a:	e7cf      	b.n	800f31c <_scanf_float+0x378>
 800f37c:	f011 0f04 	tst.w	r1, #4
 800f380:	9903      	ldr	r1, [sp, #12]
 800f382:	600a      	str	r2, [r1, #0]
 800f384:	d1db      	bne.n	800f33e <_scanf_float+0x39a>
 800f386:	f8d3 8000 	ldr.w	r8, [r3]
 800f38a:	ee10 2a10 	vmov	r2, s0
 800f38e:	ee10 0a10 	vmov	r0, s0
 800f392:	463b      	mov	r3, r7
 800f394:	4639      	mov	r1, r7
 800f396:	f7f1 fbf1 	bl	8000b7c <__aeabi_dcmpun>
 800f39a:	b128      	cbz	r0, 800f3a8 <_scanf_float+0x404>
 800f39c:	4808      	ldr	r0, [pc, #32]	; (800f3c0 <_scanf_float+0x41c>)
 800f39e:	f000 f983 	bl	800f6a8 <nanf>
 800f3a2:	ed88 0a00 	vstr	s0, [r8]
 800f3a6:	e7cd      	b.n	800f344 <_scanf_float+0x3a0>
 800f3a8:	4630      	mov	r0, r6
 800f3aa:	4639      	mov	r1, r7
 800f3ac:	f7f1 fc44 	bl	8000c38 <__aeabi_d2f>
 800f3b0:	f8c8 0000 	str.w	r0, [r8]
 800f3b4:	e7c6      	b.n	800f344 <_scanf_float+0x3a0>
 800f3b6:	2500      	movs	r5, #0
 800f3b8:	e635      	b.n	800f026 <_scanf_float+0x82>
 800f3ba:	bf00      	nop
 800f3bc:	08014ab0 	.word	0x08014ab0
 800f3c0:	08014f28 	.word	0x08014f28

0800f3c4 <iprintf>:
 800f3c4:	b40f      	push	{r0, r1, r2, r3}
 800f3c6:	4b0a      	ldr	r3, [pc, #40]	; (800f3f0 <iprintf+0x2c>)
 800f3c8:	b513      	push	{r0, r1, r4, lr}
 800f3ca:	681c      	ldr	r4, [r3, #0]
 800f3cc:	b124      	cbz	r4, 800f3d8 <iprintf+0x14>
 800f3ce:	69a3      	ldr	r3, [r4, #24]
 800f3d0:	b913      	cbnz	r3, 800f3d8 <iprintf+0x14>
 800f3d2:	4620      	mov	r0, r4
 800f3d4:	f002 f896 	bl	8011504 <__sinit>
 800f3d8:	ab05      	add	r3, sp, #20
 800f3da:	9a04      	ldr	r2, [sp, #16]
 800f3dc:	68a1      	ldr	r1, [r4, #8]
 800f3de:	9301      	str	r3, [sp, #4]
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	f003 fc1b 	bl	8012c1c <_vfiprintf_r>
 800f3e6:	b002      	add	sp, #8
 800f3e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f3ec:	b004      	add	sp, #16
 800f3ee:	4770      	bx	lr
 800f3f0:	20000020 	.word	0x20000020

0800f3f4 <putchar>:
 800f3f4:	4b09      	ldr	r3, [pc, #36]	; (800f41c <putchar+0x28>)
 800f3f6:	b513      	push	{r0, r1, r4, lr}
 800f3f8:	681c      	ldr	r4, [r3, #0]
 800f3fa:	4601      	mov	r1, r0
 800f3fc:	b134      	cbz	r4, 800f40c <putchar+0x18>
 800f3fe:	69a3      	ldr	r3, [r4, #24]
 800f400:	b923      	cbnz	r3, 800f40c <putchar+0x18>
 800f402:	9001      	str	r0, [sp, #4]
 800f404:	4620      	mov	r0, r4
 800f406:	f002 f87d 	bl	8011504 <__sinit>
 800f40a:	9901      	ldr	r1, [sp, #4]
 800f40c:	68a2      	ldr	r2, [r4, #8]
 800f40e:	4620      	mov	r0, r4
 800f410:	b002      	add	sp, #8
 800f412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f416:	f003 bd31 	b.w	8012e7c <_putc_r>
 800f41a:	bf00      	nop
 800f41c:	20000020 	.word	0x20000020

0800f420 <_puts_r>:
 800f420:	b570      	push	{r4, r5, r6, lr}
 800f422:	460e      	mov	r6, r1
 800f424:	4605      	mov	r5, r0
 800f426:	b118      	cbz	r0, 800f430 <_puts_r+0x10>
 800f428:	6983      	ldr	r3, [r0, #24]
 800f42a:	b90b      	cbnz	r3, 800f430 <_puts_r+0x10>
 800f42c:	f002 f86a 	bl	8011504 <__sinit>
 800f430:	69ab      	ldr	r3, [r5, #24]
 800f432:	68ac      	ldr	r4, [r5, #8]
 800f434:	b913      	cbnz	r3, 800f43c <_puts_r+0x1c>
 800f436:	4628      	mov	r0, r5
 800f438:	f002 f864 	bl	8011504 <__sinit>
 800f43c:	4b2c      	ldr	r3, [pc, #176]	; (800f4f0 <_puts_r+0xd0>)
 800f43e:	429c      	cmp	r4, r3
 800f440:	d120      	bne.n	800f484 <_puts_r+0x64>
 800f442:	686c      	ldr	r4, [r5, #4]
 800f444:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f446:	07db      	lsls	r3, r3, #31
 800f448:	d405      	bmi.n	800f456 <_puts_r+0x36>
 800f44a:	89a3      	ldrh	r3, [r4, #12]
 800f44c:	0598      	lsls	r0, r3, #22
 800f44e:	d402      	bmi.n	800f456 <_puts_r+0x36>
 800f450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f452:	f002 fc68 	bl	8011d26 <__retarget_lock_acquire_recursive>
 800f456:	89a3      	ldrh	r3, [r4, #12]
 800f458:	0719      	lsls	r1, r3, #28
 800f45a:	d51d      	bpl.n	800f498 <_puts_r+0x78>
 800f45c:	6923      	ldr	r3, [r4, #16]
 800f45e:	b1db      	cbz	r3, 800f498 <_puts_r+0x78>
 800f460:	3e01      	subs	r6, #1
 800f462:	68a3      	ldr	r3, [r4, #8]
 800f464:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f468:	3b01      	subs	r3, #1
 800f46a:	60a3      	str	r3, [r4, #8]
 800f46c:	bb39      	cbnz	r1, 800f4be <_puts_r+0x9e>
 800f46e:	2b00      	cmp	r3, #0
 800f470:	da38      	bge.n	800f4e4 <_puts_r+0xc4>
 800f472:	4622      	mov	r2, r4
 800f474:	210a      	movs	r1, #10
 800f476:	4628      	mov	r0, r5
 800f478:	f000 fff0 	bl	801045c <__swbuf_r>
 800f47c:	3001      	adds	r0, #1
 800f47e:	d011      	beq.n	800f4a4 <_puts_r+0x84>
 800f480:	250a      	movs	r5, #10
 800f482:	e011      	b.n	800f4a8 <_puts_r+0x88>
 800f484:	4b1b      	ldr	r3, [pc, #108]	; (800f4f4 <_puts_r+0xd4>)
 800f486:	429c      	cmp	r4, r3
 800f488:	d101      	bne.n	800f48e <_puts_r+0x6e>
 800f48a:	68ac      	ldr	r4, [r5, #8]
 800f48c:	e7da      	b.n	800f444 <_puts_r+0x24>
 800f48e:	4b1a      	ldr	r3, [pc, #104]	; (800f4f8 <_puts_r+0xd8>)
 800f490:	429c      	cmp	r4, r3
 800f492:	bf08      	it	eq
 800f494:	68ec      	ldreq	r4, [r5, #12]
 800f496:	e7d5      	b.n	800f444 <_puts_r+0x24>
 800f498:	4621      	mov	r1, r4
 800f49a:	4628      	mov	r0, r5
 800f49c:	f001 f830 	bl	8010500 <__swsetup_r>
 800f4a0:	2800      	cmp	r0, #0
 800f4a2:	d0dd      	beq.n	800f460 <_puts_r+0x40>
 800f4a4:	f04f 35ff 	mov.w	r5, #4294967295
 800f4a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f4aa:	07da      	lsls	r2, r3, #31
 800f4ac:	d405      	bmi.n	800f4ba <_puts_r+0x9a>
 800f4ae:	89a3      	ldrh	r3, [r4, #12]
 800f4b0:	059b      	lsls	r3, r3, #22
 800f4b2:	d402      	bmi.n	800f4ba <_puts_r+0x9a>
 800f4b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f4b6:	f002 fc37 	bl	8011d28 <__retarget_lock_release_recursive>
 800f4ba:	4628      	mov	r0, r5
 800f4bc:	bd70      	pop	{r4, r5, r6, pc}
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	da04      	bge.n	800f4cc <_puts_r+0xac>
 800f4c2:	69a2      	ldr	r2, [r4, #24]
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	dc06      	bgt.n	800f4d6 <_puts_r+0xb6>
 800f4c8:	290a      	cmp	r1, #10
 800f4ca:	d004      	beq.n	800f4d6 <_puts_r+0xb6>
 800f4cc:	6823      	ldr	r3, [r4, #0]
 800f4ce:	1c5a      	adds	r2, r3, #1
 800f4d0:	6022      	str	r2, [r4, #0]
 800f4d2:	7019      	strb	r1, [r3, #0]
 800f4d4:	e7c5      	b.n	800f462 <_puts_r+0x42>
 800f4d6:	4622      	mov	r2, r4
 800f4d8:	4628      	mov	r0, r5
 800f4da:	f000 ffbf 	bl	801045c <__swbuf_r>
 800f4de:	3001      	adds	r0, #1
 800f4e0:	d1bf      	bne.n	800f462 <_puts_r+0x42>
 800f4e2:	e7df      	b.n	800f4a4 <_puts_r+0x84>
 800f4e4:	6823      	ldr	r3, [r4, #0]
 800f4e6:	250a      	movs	r5, #10
 800f4e8:	1c5a      	adds	r2, r3, #1
 800f4ea:	6022      	str	r2, [r4, #0]
 800f4ec:	701d      	strb	r5, [r3, #0]
 800f4ee:	e7db      	b.n	800f4a8 <_puts_r+0x88>
 800f4f0:	08014cc0 	.word	0x08014cc0
 800f4f4:	08014ce0 	.word	0x08014ce0
 800f4f8:	08014ca0 	.word	0x08014ca0

0800f4fc <puts>:
 800f4fc:	4b02      	ldr	r3, [pc, #8]	; (800f508 <puts+0xc>)
 800f4fe:	4601      	mov	r1, r0
 800f500:	6818      	ldr	r0, [r3, #0]
 800f502:	f7ff bf8d 	b.w	800f420 <_puts_r>
 800f506:	bf00      	nop
 800f508:	20000020 	.word	0x20000020

0800f50c <setbuf>:
 800f50c:	2900      	cmp	r1, #0
 800f50e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f512:	bf0c      	ite	eq
 800f514:	2202      	moveq	r2, #2
 800f516:	2200      	movne	r2, #0
 800f518:	f000 b800 	b.w	800f51c <setvbuf>

0800f51c <setvbuf>:
 800f51c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f520:	461d      	mov	r5, r3
 800f522:	4b5d      	ldr	r3, [pc, #372]	; (800f698 <setvbuf+0x17c>)
 800f524:	681f      	ldr	r7, [r3, #0]
 800f526:	4604      	mov	r4, r0
 800f528:	460e      	mov	r6, r1
 800f52a:	4690      	mov	r8, r2
 800f52c:	b127      	cbz	r7, 800f538 <setvbuf+0x1c>
 800f52e:	69bb      	ldr	r3, [r7, #24]
 800f530:	b913      	cbnz	r3, 800f538 <setvbuf+0x1c>
 800f532:	4638      	mov	r0, r7
 800f534:	f001 ffe6 	bl	8011504 <__sinit>
 800f538:	4b58      	ldr	r3, [pc, #352]	; (800f69c <setvbuf+0x180>)
 800f53a:	429c      	cmp	r4, r3
 800f53c:	d167      	bne.n	800f60e <setvbuf+0xf2>
 800f53e:	687c      	ldr	r4, [r7, #4]
 800f540:	f1b8 0f02 	cmp.w	r8, #2
 800f544:	d006      	beq.n	800f554 <setvbuf+0x38>
 800f546:	f1b8 0f01 	cmp.w	r8, #1
 800f54a:	f200 809f 	bhi.w	800f68c <setvbuf+0x170>
 800f54e:	2d00      	cmp	r5, #0
 800f550:	f2c0 809c 	blt.w	800f68c <setvbuf+0x170>
 800f554:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f556:	07db      	lsls	r3, r3, #31
 800f558:	d405      	bmi.n	800f566 <setvbuf+0x4a>
 800f55a:	89a3      	ldrh	r3, [r4, #12]
 800f55c:	0598      	lsls	r0, r3, #22
 800f55e:	d402      	bmi.n	800f566 <setvbuf+0x4a>
 800f560:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f562:	f002 fbe0 	bl	8011d26 <__retarget_lock_acquire_recursive>
 800f566:	4621      	mov	r1, r4
 800f568:	4638      	mov	r0, r7
 800f56a:	f001 ff37 	bl	80113dc <_fflush_r>
 800f56e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f570:	b141      	cbz	r1, 800f584 <setvbuf+0x68>
 800f572:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f576:	4299      	cmp	r1, r3
 800f578:	d002      	beq.n	800f580 <setvbuf+0x64>
 800f57a:	4638      	mov	r0, r7
 800f57c:	f003 f91e 	bl	80127bc <_free_r>
 800f580:	2300      	movs	r3, #0
 800f582:	6363      	str	r3, [r4, #52]	; 0x34
 800f584:	2300      	movs	r3, #0
 800f586:	61a3      	str	r3, [r4, #24]
 800f588:	6063      	str	r3, [r4, #4]
 800f58a:	89a3      	ldrh	r3, [r4, #12]
 800f58c:	0619      	lsls	r1, r3, #24
 800f58e:	d503      	bpl.n	800f598 <setvbuf+0x7c>
 800f590:	6921      	ldr	r1, [r4, #16]
 800f592:	4638      	mov	r0, r7
 800f594:	f003 f912 	bl	80127bc <_free_r>
 800f598:	89a3      	ldrh	r3, [r4, #12]
 800f59a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800f59e:	f023 0303 	bic.w	r3, r3, #3
 800f5a2:	f1b8 0f02 	cmp.w	r8, #2
 800f5a6:	81a3      	strh	r3, [r4, #12]
 800f5a8:	d06c      	beq.n	800f684 <setvbuf+0x168>
 800f5aa:	ab01      	add	r3, sp, #4
 800f5ac:	466a      	mov	r2, sp
 800f5ae:	4621      	mov	r1, r4
 800f5b0:	4638      	mov	r0, r7
 800f5b2:	f002 fbba 	bl	8011d2a <__swhatbuf_r>
 800f5b6:	89a3      	ldrh	r3, [r4, #12]
 800f5b8:	4318      	orrs	r0, r3
 800f5ba:	81a0      	strh	r0, [r4, #12]
 800f5bc:	2d00      	cmp	r5, #0
 800f5be:	d130      	bne.n	800f622 <setvbuf+0x106>
 800f5c0:	9d00      	ldr	r5, [sp, #0]
 800f5c2:	4628      	mov	r0, r5
 800f5c4:	f002 fc16 	bl	8011df4 <malloc>
 800f5c8:	4606      	mov	r6, r0
 800f5ca:	2800      	cmp	r0, #0
 800f5cc:	d155      	bne.n	800f67a <setvbuf+0x15e>
 800f5ce:	f8dd 9000 	ldr.w	r9, [sp]
 800f5d2:	45a9      	cmp	r9, r5
 800f5d4:	d14a      	bne.n	800f66c <setvbuf+0x150>
 800f5d6:	f04f 35ff 	mov.w	r5, #4294967295
 800f5da:	2200      	movs	r2, #0
 800f5dc:	60a2      	str	r2, [r4, #8]
 800f5de:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800f5e2:	6022      	str	r2, [r4, #0]
 800f5e4:	6122      	str	r2, [r4, #16]
 800f5e6:	2201      	movs	r2, #1
 800f5e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5ec:	6162      	str	r2, [r4, #20]
 800f5ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f5f0:	f043 0302 	orr.w	r3, r3, #2
 800f5f4:	07d2      	lsls	r2, r2, #31
 800f5f6:	81a3      	strh	r3, [r4, #12]
 800f5f8:	d405      	bmi.n	800f606 <setvbuf+0xea>
 800f5fa:	f413 7f00 	tst.w	r3, #512	; 0x200
 800f5fe:	d102      	bne.n	800f606 <setvbuf+0xea>
 800f600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f602:	f002 fb91 	bl	8011d28 <__retarget_lock_release_recursive>
 800f606:	4628      	mov	r0, r5
 800f608:	b003      	add	sp, #12
 800f60a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f60e:	4b24      	ldr	r3, [pc, #144]	; (800f6a0 <setvbuf+0x184>)
 800f610:	429c      	cmp	r4, r3
 800f612:	d101      	bne.n	800f618 <setvbuf+0xfc>
 800f614:	68bc      	ldr	r4, [r7, #8]
 800f616:	e793      	b.n	800f540 <setvbuf+0x24>
 800f618:	4b22      	ldr	r3, [pc, #136]	; (800f6a4 <setvbuf+0x188>)
 800f61a:	429c      	cmp	r4, r3
 800f61c:	bf08      	it	eq
 800f61e:	68fc      	ldreq	r4, [r7, #12]
 800f620:	e78e      	b.n	800f540 <setvbuf+0x24>
 800f622:	2e00      	cmp	r6, #0
 800f624:	d0cd      	beq.n	800f5c2 <setvbuf+0xa6>
 800f626:	69bb      	ldr	r3, [r7, #24]
 800f628:	b913      	cbnz	r3, 800f630 <setvbuf+0x114>
 800f62a:	4638      	mov	r0, r7
 800f62c:	f001 ff6a 	bl	8011504 <__sinit>
 800f630:	f1b8 0f01 	cmp.w	r8, #1
 800f634:	bf08      	it	eq
 800f636:	89a3      	ldrheq	r3, [r4, #12]
 800f638:	6026      	str	r6, [r4, #0]
 800f63a:	bf04      	itt	eq
 800f63c:	f043 0301 	orreq.w	r3, r3, #1
 800f640:	81a3      	strheq	r3, [r4, #12]
 800f642:	89a2      	ldrh	r2, [r4, #12]
 800f644:	f012 0308 	ands.w	r3, r2, #8
 800f648:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800f64c:	d01c      	beq.n	800f688 <setvbuf+0x16c>
 800f64e:	07d3      	lsls	r3, r2, #31
 800f650:	bf41      	itttt	mi
 800f652:	2300      	movmi	r3, #0
 800f654:	426d      	negmi	r5, r5
 800f656:	60a3      	strmi	r3, [r4, #8]
 800f658:	61a5      	strmi	r5, [r4, #24]
 800f65a:	bf58      	it	pl
 800f65c:	60a5      	strpl	r5, [r4, #8]
 800f65e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800f660:	f015 0501 	ands.w	r5, r5, #1
 800f664:	d115      	bne.n	800f692 <setvbuf+0x176>
 800f666:	f412 7f00 	tst.w	r2, #512	; 0x200
 800f66a:	e7c8      	b.n	800f5fe <setvbuf+0xe2>
 800f66c:	4648      	mov	r0, r9
 800f66e:	f002 fbc1 	bl	8011df4 <malloc>
 800f672:	4606      	mov	r6, r0
 800f674:	2800      	cmp	r0, #0
 800f676:	d0ae      	beq.n	800f5d6 <setvbuf+0xba>
 800f678:	464d      	mov	r5, r9
 800f67a:	89a3      	ldrh	r3, [r4, #12]
 800f67c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f680:	81a3      	strh	r3, [r4, #12]
 800f682:	e7d0      	b.n	800f626 <setvbuf+0x10a>
 800f684:	2500      	movs	r5, #0
 800f686:	e7a8      	b.n	800f5da <setvbuf+0xbe>
 800f688:	60a3      	str	r3, [r4, #8]
 800f68a:	e7e8      	b.n	800f65e <setvbuf+0x142>
 800f68c:	f04f 35ff 	mov.w	r5, #4294967295
 800f690:	e7b9      	b.n	800f606 <setvbuf+0xea>
 800f692:	2500      	movs	r5, #0
 800f694:	e7b7      	b.n	800f606 <setvbuf+0xea>
 800f696:	bf00      	nop
 800f698:	20000020 	.word	0x20000020
 800f69c:	08014cc0 	.word	0x08014cc0
 800f6a0:	08014ce0 	.word	0x08014ce0
 800f6a4:	08014ca0 	.word	0x08014ca0

0800f6a8 <nanf>:
 800f6a8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f6b0 <nanf+0x8>
 800f6ac:	4770      	bx	lr
 800f6ae:	bf00      	nop
 800f6b0:	7fc00000 	.word	0x7fc00000

0800f6b4 <siprintf>:
 800f6b4:	b40e      	push	{r1, r2, r3}
 800f6b6:	b500      	push	{lr}
 800f6b8:	b09c      	sub	sp, #112	; 0x70
 800f6ba:	ab1d      	add	r3, sp, #116	; 0x74
 800f6bc:	9002      	str	r0, [sp, #8]
 800f6be:	9006      	str	r0, [sp, #24]
 800f6c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f6c4:	4809      	ldr	r0, [pc, #36]	; (800f6ec <siprintf+0x38>)
 800f6c6:	9107      	str	r1, [sp, #28]
 800f6c8:	9104      	str	r1, [sp, #16]
 800f6ca:	4909      	ldr	r1, [pc, #36]	; (800f6f0 <siprintf+0x3c>)
 800f6cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6d0:	9105      	str	r1, [sp, #20]
 800f6d2:	6800      	ldr	r0, [r0, #0]
 800f6d4:	9301      	str	r3, [sp, #4]
 800f6d6:	a902      	add	r1, sp, #8
 800f6d8:	f003 f976 	bl	80129c8 <_svfiprintf_r>
 800f6dc:	9b02      	ldr	r3, [sp, #8]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	701a      	strb	r2, [r3, #0]
 800f6e2:	b01c      	add	sp, #112	; 0x70
 800f6e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6e8:	b003      	add	sp, #12
 800f6ea:	4770      	bx	lr
 800f6ec:	20000020 	.word	0x20000020
 800f6f0:	ffff0208 	.word	0xffff0208

0800f6f4 <sulp>:
 800f6f4:	b570      	push	{r4, r5, r6, lr}
 800f6f6:	4604      	mov	r4, r0
 800f6f8:	460d      	mov	r5, r1
 800f6fa:	ec45 4b10 	vmov	d0, r4, r5
 800f6fe:	4616      	mov	r6, r2
 800f700:	f002 fefe 	bl	8012500 <__ulp>
 800f704:	ec51 0b10 	vmov	r0, r1, d0
 800f708:	b17e      	cbz	r6, 800f72a <sulp+0x36>
 800f70a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f70e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f712:	2b00      	cmp	r3, #0
 800f714:	dd09      	ble.n	800f72a <sulp+0x36>
 800f716:	051b      	lsls	r3, r3, #20
 800f718:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f71c:	2400      	movs	r4, #0
 800f71e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f722:	4622      	mov	r2, r4
 800f724:	462b      	mov	r3, r5
 800f726:	f7f0 ff8f 	bl	8000648 <__aeabi_dmul>
 800f72a:	bd70      	pop	{r4, r5, r6, pc}
 800f72c:	0000      	movs	r0, r0
	...

0800f730 <_strtod_l>:
 800f730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f734:	b0a3      	sub	sp, #140	; 0x8c
 800f736:	461f      	mov	r7, r3
 800f738:	2300      	movs	r3, #0
 800f73a:	931e      	str	r3, [sp, #120]	; 0x78
 800f73c:	4ba4      	ldr	r3, [pc, #656]	; (800f9d0 <_strtod_l+0x2a0>)
 800f73e:	9219      	str	r2, [sp, #100]	; 0x64
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	9307      	str	r3, [sp, #28]
 800f744:	4604      	mov	r4, r0
 800f746:	4618      	mov	r0, r3
 800f748:	4688      	mov	r8, r1
 800f74a:	f7f0 fd69 	bl	8000220 <strlen>
 800f74e:	f04f 0a00 	mov.w	sl, #0
 800f752:	4605      	mov	r5, r0
 800f754:	f04f 0b00 	mov.w	fp, #0
 800f758:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f75c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f75e:	781a      	ldrb	r2, [r3, #0]
 800f760:	2a2b      	cmp	r2, #43	; 0x2b
 800f762:	d04c      	beq.n	800f7fe <_strtod_l+0xce>
 800f764:	d839      	bhi.n	800f7da <_strtod_l+0xaa>
 800f766:	2a0d      	cmp	r2, #13
 800f768:	d832      	bhi.n	800f7d0 <_strtod_l+0xa0>
 800f76a:	2a08      	cmp	r2, #8
 800f76c:	d832      	bhi.n	800f7d4 <_strtod_l+0xa4>
 800f76e:	2a00      	cmp	r2, #0
 800f770:	d03c      	beq.n	800f7ec <_strtod_l+0xbc>
 800f772:	2300      	movs	r3, #0
 800f774:	930e      	str	r3, [sp, #56]	; 0x38
 800f776:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f778:	7833      	ldrb	r3, [r6, #0]
 800f77a:	2b30      	cmp	r3, #48	; 0x30
 800f77c:	f040 80b4 	bne.w	800f8e8 <_strtod_l+0x1b8>
 800f780:	7873      	ldrb	r3, [r6, #1]
 800f782:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f786:	2b58      	cmp	r3, #88	; 0x58
 800f788:	d16c      	bne.n	800f864 <_strtod_l+0x134>
 800f78a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f78c:	9301      	str	r3, [sp, #4]
 800f78e:	ab1e      	add	r3, sp, #120	; 0x78
 800f790:	9702      	str	r7, [sp, #8]
 800f792:	9300      	str	r3, [sp, #0]
 800f794:	4a8f      	ldr	r2, [pc, #572]	; (800f9d4 <_strtod_l+0x2a4>)
 800f796:	ab1f      	add	r3, sp, #124	; 0x7c
 800f798:	a91d      	add	r1, sp, #116	; 0x74
 800f79a:	4620      	mov	r0, r4
 800f79c:	f001 ffb6 	bl	801170c <__gethex>
 800f7a0:	f010 0707 	ands.w	r7, r0, #7
 800f7a4:	4605      	mov	r5, r0
 800f7a6:	d005      	beq.n	800f7b4 <_strtod_l+0x84>
 800f7a8:	2f06      	cmp	r7, #6
 800f7aa:	d12a      	bne.n	800f802 <_strtod_l+0xd2>
 800f7ac:	3601      	adds	r6, #1
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	961d      	str	r6, [sp, #116]	; 0x74
 800f7b2:	930e      	str	r3, [sp, #56]	; 0x38
 800f7b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	f040 8596 	bne.w	80102e8 <_strtod_l+0xbb8>
 800f7bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7be:	b1db      	cbz	r3, 800f7f8 <_strtod_l+0xc8>
 800f7c0:	4652      	mov	r2, sl
 800f7c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f7c6:	ec43 2b10 	vmov	d0, r2, r3
 800f7ca:	b023      	add	sp, #140	; 0x8c
 800f7cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7d0:	2a20      	cmp	r2, #32
 800f7d2:	d1ce      	bne.n	800f772 <_strtod_l+0x42>
 800f7d4:	3301      	adds	r3, #1
 800f7d6:	931d      	str	r3, [sp, #116]	; 0x74
 800f7d8:	e7c0      	b.n	800f75c <_strtod_l+0x2c>
 800f7da:	2a2d      	cmp	r2, #45	; 0x2d
 800f7dc:	d1c9      	bne.n	800f772 <_strtod_l+0x42>
 800f7de:	2201      	movs	r2, #1
 800f7e0:	920e      	str	r2, [sp, #56]	; 0x38
 800f7e2:	1c5a      	adds	r2, r3, #1
 800f7e4:	921d      	str	r2, [sp, #116]	; 0x74
 800f7e6:	785b      	ldrb	r3, [r3, #1]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d1c4      	bne.n	800f776 <_strtod_l+0x46>
 800f7ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f7ee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	f040 8576 	bne.w	80102e4 <_strtod_l+0xbb4>
 800f7f8:	4652      	mov	r2, sl
 800f7fa:	465b      	mov	r3, fp
 800f7fc:	e7e3      	b.n	800f7c6 <_strtod_l+0x96>
 800f7fe:	2200      	movs	r2, #0
 800f800:	e7ee      	b.n	800f7e0 <_strtod_l+0xb0>
 800f802:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f804:	b13a      	cbz	r2, 800f816 <_strtod_l+0xe6>
 800f806:	2135      	movs	r1, #53	; 0x35
 800f808:	a820      	add	r0, sp, #128	; 0x80
 800f80a:	f002 ff84 	bl	8012716 <__copybits>
 800f80e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f810:	4620      	mov	r0, r4
 800f812:	f002 fb49 	bl	8011ea8 <_Bfree>
 800f816:	3f01      	subs	r7, #1
 800f818:	2f05      	cmp	r7, #5
 800f81a:	d807      	bhi.n	800f82c <_strtod_l+0xfc>
 800f81c:	e8df f007 	tbb	[pc, r7]
 800f820:	1d180b0e 	.word	0x1d180b0e
 800f824:	030e      	.short	0x030e
 800f826:	f04f 0b00 	mov.w	fp, #0
 800f82a:	46da      	mov	sl, fp
 800f82c:	0728      	lsls	r0, r5, #28
 800f82e:	d5c1      	bpl.n	800f7b4 <_strtod_l+0x84>
 800f830:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f834:	e7be      	b.n	800f7b4 <_strtod_l+0x84>
 800f836:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800f83a:	e7f7      	b.n	800f82c <_strtod_l+0xfc>
 800f83c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800f840:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f842:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f846:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f84a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f84e:	e7ed      	b.n	800f82c <_strtod_l+0xfc>
 800f850:	f8df b184 	ldr.w	fp, [pc, #388]	; 800f9d8 <_strtod_l+0x2a8>
 800f854:	f04f 0a00 	mov.w	sl, #0
 800f858:	e7e8      	b.n	800f82c <_strtod_l+0xfc>
 800f85a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f85e:	f04f 3aff 	mov.w	sl, #4294967295
 800f862:	e7e3      	b.n	800f82c <_strtod_l+0xfc>
 800f864:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f866:	1c5a      	adds	r2, r3, #1
 800f868:	921d      	str	r2, [sp, #116]	; 0x74
 800f86a:	785b      	ldrb	r3, [r3, #1]
 800f86c:	2b30      	cmp	r3, #48	; 0x30
 800f86e:	d0f9      	beq.n	800f864 <_strtod_l+0x134>
 800f870:	2b00      	cmp	r3, #0
 800f872:	d09f      	beq.n	800f7b4 <_strtod_l+0x84>
 800f874:	2301      	movs	r3, #1
 800f876:	f04f 0900 	mov.w	r9, #0
 800f87a:	9304      	str	r3, [sp, #16]
 800f87c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f87e:	930a      	str	r3, [sp, #40]	; 0x28
 800f880:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f884:	464f      	mov	r7, r9
 800f886:	220a      	movs	r2, #10
 800f888:	981d      	ldr	r0, [sp, #116]	; 0x74
 800f88a:	7806      	ldrb	r6, [r0, #0]
 800f88c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f890:	b2d9      	uxtb	r1, r3
 800f892:	2909      	cmp	r1, #9
 800f894:	d92a      	bls.n	800f8ec <_strtod_l+0x1bc>
 800f896:	9907      	ldr	r1, [sp, #28]
 800f898:	462a      	mov	r2, r5
 800f89a:	f003 fb94 	bl	8012fc6 <strncmp>
 800f89e:	b398      	cbz	r0, 800f908 <_strtod_l+0x1d8>
 800f8a0:	2000      	movs	r0, #0
 800f8a2:	4633      	mov	r3, r6
 800f8a4:	463d      	mov	r5, r7
 800f8a6:	9007      	str	r0, [sp, #28]
 800f8a8:	4602      	mov	r2, r0
 800f8aa:	2b65      	cmp	r3, #101	; 0x65
 800f8ac:	d001      	beq.n	800f8b2 <_strtod_l+0x182>
 800f8ae:	2b45      	cmp	r3, #69	; 0x45
 800f8b0:	d118      	bne.n	800f8e4 <_strtod_l+0x1b4>
 800f8b2:	b91d      	cbnz	r5, 800f8bc <_strtod_l+0x18c>
 800f8b4:	9b04      	ldr	r3, [sp, #16]
 800f8b6:	4303      	orrs	r3, r0
 800f8b8:	d098      	beq.n	800f7ec <_strtod_l+0xbc>
 800f8ba:	2500      	movs	r5, #0
 800f8bc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800f8c0:	f108 0301 	add.w	r3, r8, #1
 800f8c4:	931d      	str	r3, [sp, #116]	; 0x74
 800f8c6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f8ca:	2b2b      	cmp	r3, #43	; 0x2b
 800f8cc:	d075      	beq.n	800f9ba <_strtod_l+0x28a>
 800f8ce:	2b2d      	cmp	r3, #45	; 0x2d
 800f8d0:	d07b      	beq.n	800f9ca <_strtod_l+0x29a>
 800f8d2:	f04f 0c00 	mov.w	ip, #0
 800f8d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f8da:	2909      	cmp	r1, #9
 800f8dc:	f240 8082 	bls.w	800f9e4 <_strtod_l+0x2b4>
 800f8e0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f8e4:	2600      	movs	r6, #0
 800f8e6:	e09d      	b.n	800fa24 <_strtod_l+0x2f4>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	e7c4      	b.n	800f876 <_strtod_l+0x146>
 800f8ec:	2f08      	cmp	r7, #8
 800f8ee:	bfd8      	it	le
 800f8f0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800f8f2:	f100 0001 	add.w	r0, r0, #1
 800f8f6:	bfda      	itte	le
 800f8f8:	fb02 3301 	mlale	r3, r2, r1, r3
 800f8fc:	9309      	strle	r3, [sp, #36]	; 0x24
 800f8fe:	fb02 3909 	mlagt	r9, r2, r9, r3
 800f902:	3701      	adds	r7, #1
 800f904:	901d      	str	r0, [sp, #116]	; 0x74
 800f906:	e7bf      	b.n	800f888 <_strtod_l+0x158>
 800f908:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f90a:	195a      	adds	r2, r3, r5
 800f90c:	921d      	str	r2, [sp, #116]	; 0x74
 800f90e:	5d5b      	ldrb	r3, [r3, r5]
 800f910:	2f00      	cmp	r7, #0
 800f912:	d037      	beq.n	800f984 <_strtod_l+0x254>
 800f914:	9007      	str	r0, [sp, #28]
 800f916:	463d      	mov	r5, r7
 800f918:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800f91c:	2a09      	cmp	r2, #9
 800f91e:	d912      	bls.n	800f946 <_strtod_l+0x216>
 800f920:	2201      	movs	r2, #1
 800f922:	e7c2      	b.n	800f8aa <_strtod_l+0x17a>
 800f924:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f926:	1c5a      	adds	r2, r3, #1
 800f928:	921d      	str	r2, [sp, #116]	; 0x74
 800f92a:	785b      	ldrb	r3, [r3, #1]
 800f92c:	3001      	adds	r0, #1
 800f92e:	2b30      	cmp	r3, #48	; 0x30
 800f930:	d0f8      	beq.n	800f924 <_strtod_l+0x1f4>
 800f932:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800f936:	2a08      	cmp	r2, #8
 800f938:	f200 84db 	bhi.w	80102f2 <_strtod_l+0xbc2>
 800f93c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f93e:	9007      	str	r0, [sp, #28]
 800f940:	2000      	movs	r0, #0
 800f942:	920a      	str	r2, [sp, #40]	; 0x28
 800f944:	4605      	mov	r5, r0
 800f946:	3b30      	subs	r3, #48	; 0x30
 800f948:	f100 0201 	add.w	r2, r0, #1
 800f94c:	d014      	beq.n	800f978 <_strtod_l+0x248>
 800f94e:	9907      	ldr	r1, [sp, #28]
 800f950:	4411      	add	r1, r2
 800f952:	9107      	str	r1, [sp, #28]
 800f954:	462a      	mov	r2, r5
 800f956:	eb00 0e05 	add.w	lr, r0, r5
 800f95a:	210a      	movs	r1, #10
 800f95c:	4572      	cmp	r2, lr
 800f95e:	d113      	bne.n	800f988 <_strtod_l+0x258>
 800f960:	182a      	adds	r2, r5, r0
 800f962:	2a08      	cmp	r2, #8
 800f964:	f105 0501 	add.w	r5, r5, #1
 800f968:	4405      	add	r5, r0
 800f96a:	dc1c      	bgt.n	800f9a6 <_strtod_l+0x276>
 800f96c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f96e:	220a      	movs	r2, #10
 800f970:	fb02 3301 	mla	r3, r2, r1, r3
 800f974:	9309      	str	r3, [sp, #36]	; 0x24
 800f976:	2200      	movs	r2, #0
 800f978:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f97a:	1c59      	adds	r1, r3, #1
 800f97c:	911d      	str	r1, [sp, #116]	; 0x74
 800f97e:	785b      	ldrb	r3, [r3, #1]
 800f980:	4610      	mov	r0, r2
 800f982:	e7c9      	b.n	800f918 <_strtod_l+0x1e8>
 800f984:	4638      	mov	r0, r7
 800f986:	e7d2      	b.n	800f92e <_strtod_l+0x1fe>
 800f988:	2a08      	cmp	r2, #8
 800f98a:	dc04      	bgt.n	800f996 <_strtod_l+0x266>
 800f98c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f98e:	434e      	muls	r6, r1
 800f990:	9609      	str	r6, [sp, #36]	; 0x24
 800f992:	3201      	adds	r2, #1
 800f994:	e7e2      	b.n	800f95c <_strtod_l+0x22c>
 800f996:	f102 0c01 	add.w	ip, r2, #1
 800f99a:	f1bc 0f10 	cmp.w	ip, #16
 800f99e:	bfd8      	it	le
 800f9a0:	fb01 f909 	mulle.w	r9, r1, r9
 800f9a4:	e7f5      	b.n	800f992 <_strtod_l+0x262>
 800f9a6:	2d10      	cmp	r5, #16
 800f9a8:	bfdc      	itt	le
 800f9aa:	220a      	movle	r2, #10
 800f9ac:	fb02 3909 	mlale	r9, r2, r9, r3
 800f9b0:	e7e1      	b.n	800f976 <_strtod_l+0x246>
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	9307      	str	r3, [sp, #28]
 800f9b6:	2201      	movs	r2, #1
 800f9b8:	e77c      	b.n	800f8b4 <_strtod_l+0x184>
 800f9ba:	f04f 0c00 	mov.w	ip, #0
 800f9be:	f108 0302 	add.w	r3, r8, #2
 800f9c2:	931d      	str	r3, [sp, #116]	; 0x74
 800f9c4:	f898 3002 	ldrb.w	r3, [r8, #2]
 800f9c8:	e785      	b.n	800f8d6 <_strtod_l+0x1a6>
 800f9ca:	f04f 0c01 	mov.w	ip, #1
 800f9ce:	e7f6      	b.n	800f9be <_strtod_l+0x28e>
 800f9d0:	08014d6c 	.word	0x08014d6c
 800f9d4:	08014ab8 	.word	0x08014ab8
 800f9d8:	7ff00000 	.word	0x7ff00000
 800f9dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9de:	1c59      	adds	r1, r3, #1
 800f9e0:	911d      	str	r1, [sp, #116]	; 0x74
 800f9e2:	785b      	ldrb	r3, [r3, #1]
 800f9e4:	2b30      	cmp	r3, #48	; 0x30
 800f9e6:	d0f9      	beq.n	800f9dc <_strtod_l+0x2ac>
 800f9e8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800f9ec:	2908      	cmp	r1, #8
 800f9ee:	f63f af79 	bhi.w	800f8e4 <_strtod_l+0x1b4>
 800f9f2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f9f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9f8:	9308      	str	r3, [sp, #32]
 800f9fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9fc:	1c59      	adds	r1, r3, #1
 800f9fe:	911d      	str	r1, [sp, #116]	; 0x74
 800fa00:	785b      	ldrb	r3, [r3, #1]
 800fa02:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800fa06:	2e09      	cmp	r6, #9
 800fa08:	d937      	bls.n	800fa7a <_strtod_l+0x34a>
 800fa0a:	9e08      	ldr	r6, [sp, #32]
 800fa0c:	1b89      	subs	r1, r1, r6
 800fa0e:	2908      	cmp	r1, #8
 800fa10:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fa14:	dc02      	bgt.n	800fa1c <_strtod_l+0x2ec>
 800fa16:	4576      	cmp	r6, lr
 800fa18:	bfa8      	it	ge
 800fa1a:	4676      	movge	r6, lr
 800fa1c:	f1bc 0f00 	cmp.w	ip, #0
 800fa20:	d000      	beq.n	800fa24 <_strtod_l+0x2f4>
 800fa22:	4276      	negs	r6, r6
 800fa24:	2d00      	cmp	r5, #0
 800fa26:	d14f      	bne.n	800fac8 <_strtod_l+0x398>
 800fa28:	9904      	ldr	r1, [sp, #16]
 800fa2a:	4301      	orrs	r1, r0
 800fa2c:	f47f aec2 	bne.w	800f7b4 <_strtod_l+0x84>
 800fa30:	2a00      	cmp	r2, #0
 800fa32:	f47f aedb 	bne.w	800f7ec <_strtod_l+0xbc>
 800fa36:	2b69      	cmp	r3, #105	; 0x69
 800fa38:	d027      	beq.n	800fa8a <_strtod_l+0x35a>
 800fa3a:	dc24      	bgt.n	800fa86 <_strtod_l+0x356>
 800fa3c:	2b49      	cmp	r3, #73	; 0x49
 800fa3e:	d024      	beq.n	800fa8a <_strtod_l+0x35a>
 800fa40:	2b4e      	cmp	r3, #78	; 0x4e
 800fa42:	f47f aed3 	bne.w	800f7ec <_strtod_l+0xbc>
 800fa46:	499e      	ldr	r1, [pc, #632]	; (800fcc0 <_strtod_l+0x590>)
 800fa48:	a81d      	add	r0, sp, #116	; 0x74
 800fa4a:	f002 f8b7 	bl	8011bbc <__match>
 800fa4e:	2800      	cmp	r0, #0
 800fa50:	f43f aecc 	beq.w	800f7ec <_strtod_l+0xbc>
 800fa54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fa56:	781b      	ldrb	r3, [r3, #0]
 800fa58:	2b28      	cmp	r3, #40	; 0x28
 800fa5a:	d12d      	bne.n	800fab8 <_strtod_l+0x388>
 800fa5c:	4999      	ldr	r1, [pc, #612]	; (800fcc4 <_strtod_l+0x594>)
 800fa5e:	aa20      	add	r2, sp, #128	; 0x80
 800fa60:	a81d      	add	r0, sp, #116	; 0x74
 800fa62:	f002 f8bf 	bl	8011be4 <__hexnan>
 800fa66:	2805      	cmp	r0, #5
 800fa68:	d126      	bne.n	800fab8 <_strtod_l+0x388>
 800fa6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa6c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800fa70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800fa74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800fa78:	e69c      	b.n	800f7b4 <_strtod_l+0x84>
 800fa7a:	210a      	movs	r1, #10
 800fa7c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800fa80:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fa84:	e7b9      	b.n	800f9fa <_strtod_l+0x2ca>
 800fa86:	2b6e      	cmp	r3, #110	; 0x6e
 800fa88:	e7db      	b.n	800fa42 <_strtod_l+0x312>
 800fa8a:	498f      	ldr	r1, [pc, #572]	; (800fcc8 <_strtod_l+0x598>)
 800fa8c:	a81d      	add	r0, sp, #116	; 0x74
 800fa8e:	f002 f895 	bl	8011bbc <__match>
 800fa92:	2800      	cmp	r0, #0
 800fa94:	f43f aeaa 	beq.w	800f7ec <_strtod_l+0xbc>
 800fa98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fa9a:	498c      	ldr	r1, [pc, #560]	; (800fccc <_strtod_l+0x59c>)
 800fa9c:	3b01      	subs	r3, #1
 800fa9e:	a81d      	add	r0, sp, #116	; 0x74
 800faa0:	931d      	str	r3, [sp, #116]	; 0x74
 800faa2:	f002 f88b 	bl	8011bbc <__match>
 800faa6:	b910      	cbnz	r0, 800faae <_strtod_l+0x37e>
 800faa8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800faaa:	3301      	adds	r3, #1
 800faac:	931d      	str	r3, [sp, #116]	; 0x74
 800faae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800fcdc <_strtod_l+0x5ac>
 800fab2:	f04f 0a00 	mov.w	sl, #0
 800fab6:	e67d      	b.n	800f7b4 <_strtod_l+0x84>
 800fab8:	4885      	ldr	r0, [pc, #532]	; (800fcd0 <_strtod_l+0x5a0>)
 800faba:	f003 fa29 	bl	8012f10 <nan>
 800fabe:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fac2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800fac6:	e675      	b.n	800f7b4 <_strtod_l+0x84>
 800fac8:	9b07      	ldr	r3, [sp, #28]
 800faca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800facc:	1af3      	subs	r3, r6, r3
 800face:	2f00      	cmp	r7, #0
 800fad0:	bf08      	it	eq
 800fad2:	462f      	moveq	r7, r5
 800fad4:	2d10      	cmp	r5, #16
 800fad6:	9308      	str	r3, [sp, #32]
 800fad8:	46a8      	mov	r8, r5
 800fada:	bfa8      	it	ge
 800fadc:	f04f 0810 	movge.w	r8, #16
 800fae0:	f7f0 fd38 	bl	8000554 <__aeabi_ui2d>
 800fae4:	2d09      	cmp	r5, #9
 800fae6:	4682      	mov	sl, r0
 800fae8:	468b      	mov	fp, r1
 800faea:	dd13      	ble.n	800fb14 <_strtod_l+0x3e4>
 800faec:	4b79      	ldr	r3, [pc, #484]	; (800fcd4 <_strtod_l+0x5a4>)
 800faee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800faf2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800faf6:	f7f0 fda7 	bl	8000648 <__aeabi_dmul>
 800fafa:	4682      	mov	sl, r0
 800fafc:	4648      	mov	r0, r9
 800fafe:	468b      	mov	fp, r1
 800fb00:	f7f0 fd28 	bl	8000554 <__aeabi_ui2d>
 800fb04:	4602      	mov	r2, r0
 800fb06:	460b      	mov	r3, r1
 800fb08:	4650      	mov	r0, sl
 800fb0a:	4659      	mov	r1, fp
 800fb0c:	f7f0 fbe6 	bl	80002dc <__adddf3>
 800fb10:	4682      	mov	sl, r0
 800fb12:	468b      	mov	fp, r1
 800fb14:	2d0f      	cmp	r5, #15
 800fb16:	dc38      	bgt.n	800fb8a <_strtod_l+0x45a>
 800fb18:	9b08      	ldr	r3, [sp, #32]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	f43f ae4a 	beq.w	800f7b4 <_strtod_l+0x84>
 800fb20:	dd24      	ble.n	800fb6c <_strtod_l+0x43c>
 800fb22:	2b16      	cmp	r3, #22
 800fb24:	dc0b      	bgt.n	800fb3e <_strtod_l+0x40e>
 800fb26:	4d6b      	ldr	r5, [pc, #428]	; (800fcd4 <_strtod_l+0x5a4>)
 800fb28:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800fb2c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800fb30:	4652      	mov	r2, sl
 800fb32:	465b      	mov	r3, fp
 800fb34:	f7f0 fd88 	bl	8000648 <__aeabi_dmul>
 800fb38:	4682      	mov	sl, r0
 800fb3a:	468b      	mov	fp, r1
 800fb3c:	e63a      	b.n	800f7b4 <_strtod_l+0x84>
 800fb3e:	9a08      	ldr	r2, [sp, #32]
 800fb40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fb44:	4293      	cmp	r3, r2
 800fb46:	db20      	blt.n	800fb8a <_strtod_l+0x45a>
 800fb48:	4c62      	ldr	r4, [pc, #392]	; (800fcd4 <_strtod_l+0x5a4>)
 800fb4a:	f1c5 050f 	rsb	r5, r5, #15
 800fb4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fb52:	4652      	mov	r2, sl
 800fb54:	465b      	mov	r3, fp
 800fb56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb5a:	f7f0 fd75 	bl	8000648 <__aeabi_dmul>
 800fb5e:	9b08      	ldr	r3, [sp, #32]
 800fb60:	1b5d      	subs	r5, r3, r5
 800fb62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fb66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fb6a:	e7e3      	b.n	800fb34 <_strtod_l+0x404>
 800fb6c:	9b08      	ldr	r3, [sp, #32]
 800fb6e:	3316      	adds	r3, #22
 800fb70:	db0b      	blt.n	800fb8a <_strtod_l+0x45a>
 800fb72:	9b07      	ldr	r3, [sp, #28]
 800fb74:	4a57      	ldr	r2, [pc, #348]	; (800fcd4 <_strtod_l+0x5a4>)
 800fb76:	1b9e      	subs	r6, r3, r6
 800fb78:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800fb7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fb80:	4650      	mov	r0, sl
 800fb82:	4659      	mov	r1, fp
 800fb84:	f7f0 fe8a 	bl	800089c <__aeabi_ddiv>
 800fb88:	e7d6      	b.n	800fb38 <_strtod_l+0x408>
 800fb8a:	9b08      	ldr	r3, [sp, #32]
 800fb8c:	eba5 0808 	sub.w	r8, r5, r8
 800fb90:	4498      	add	r8, r3
 800fb92:	f1b8 0f00 	cmp.w	r8, #0
 800fb96:	dd71      	ble.n	800fc7c <_strtod_l+0x54c>
 800fb98:	f018 030f 	ands.w	r3, r8, #15
 800fb9c:	d00a      	beq.n	800fbb4 <_strtod_l+0x484>
 800fb9e:	494d      	ldr	r1, [pc, #308]	; (800fcd4 <_strtod_l+0x5a4>)
 800fba0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fba4:	4652      	mov	r2, sl
 800fba6:	465b      	mov	r3, fp
 800fba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbac:	f7f0 fd4c 	bl	8000648 <__aeabi_dmul>
 800fbb0:	4682      	mov	sl, r0
 800fbb2:	468b      	mov	fp, r1
 800fbb4:	f038 080f 	bics.w	r8, r8, #15
 800fbb8:	d04d      	beq.n	800fc56 <_strtod_l+0x526>
 800fbba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fbbe:	dd22      	ble.n	800fc06 <_strtod_l+0x4d6>
 800fbc0:	2500      	movs	r5, #0
 800fbc2:	462e      	mov	r6, r5
 800fbc4:	9509      	str	r5, [sp, #36]	; 0x24
 800fbc6:	9507      	str	r5, [sp, #28]
 800fbc8:	2322      	movs	r3, #34	; 0x22
 800fbca:	f8df b110 	ldr.w	fp, [pc, #272]	; 800fcdc <_strtod_l+0x5ac>
 800fbce:	6023      	str	r3, [r4, #0]
 800fbd0:	f04f 0a00 	mov.w	sl, #0
 800fbd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	f43f adec 	beq.w	800f7b4 <_strtod_l+0x84>
 800fbdc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fbde:	4620      	mov	r0, r4
 800fbe0:	f002 f962 	bl	8011ea8 <_Bfree>
 800fbe4:	9907      	ldr	r1, [sp, #28]
 800fbe6:	4620      	mov	r0, r4
 800fbe8:	f002 f95e 	bl	8011ea8 <_Bfree>
 800fbec:	4631      	mov	r1, r6
 800fbee:	4620      	mov	r0, r4
 800fbf0:	f002 f95a 	bl	8011ea8 <_Bfree>
 800fbf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fbf6:	4620      	mov	r0, r4
 800fbf8:	f002 f956 	bl	8011ea8 <_Bfree>
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	4620      	mov	r0, r4
 800fc00:	f002 f952 	bl	8011ea8 <_Bfree>
 800fc04:	e5d6      	b.n	800f7b4 <_strtod_l+0x84>
 800fc06:	2300      	movs	r3, #0
 800fc08:	ea4f 1828 	mov.w	r8, r8, asr #4
 800fc0c:	4650      	mov	r0, sl
 800fc0e:	4659      	mov	r1, fp
 800fc10:	4699      	mov	r9, r3
 800fc12:	f1b8 0f01 	cmp.w	r8, #1
 800fc16:	dc21      	bgt.n	800fc5c <_strtod_l+0x52c>
 800fc18:	b10b      	cbz	r3, 800fc1e <_strtod_l+0x4ee>
 800fc1a:	4682      	mov	sl, r0
 800fc1c:	468b      	mov	fp, r1
 800fc1e:	4b2e      	ldr	r3, [pc, #184]	; (800fcd8 <_strtod_l+0x5a8>)
 800fc20:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800fc24:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800fc28:	4652      	mov	r2, sl
 800fc2a:	465b      	mov	r3, fp
 800fc2c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800fc30:	f7f0 fd0a 	bl	8000648 <__aeabi_dmul>
 800fc34:	4b29      	ldr	r3, [pc, #164]	; (800fcdc <_strtod_l+0x5ac>)
 800fc36:	460a      	mov	r2, r1
 800fc38:	400b      	ands	r3, r1
 800fc3a:	4929      	ldr	r1, [pc, #164]	; (800fce0 <_strtod_l+0x5b0>)
 800fc3c:	428b      	cmp	r3, r1
 800fc3e:	4682      	mov	sl, r0
 800fc40:	d8be      	bhi.n	800fbc0 <_strtod_l+0x490>
 800fc42:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800fc46:	428b      	cmp	r3, r1
 800fc48:	bf86      	itte	hi
 800fc4a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800fce4 <_strtod_l+0x5b4>
 800fc4e:	f04f 3aff 	movhi.w	sl, #4294967295
 800fc52:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800fc56:	2300      	movs	r3, #0
 800fc58:	9304      	str	r3, [sp, #16]
 800fc5a:	e081      	b.n	800fd60 <_strtod_l+0x630>
 800fc5c:	f018 0f01 	tst.w	r8, #1
 800fc60:	d007      	beq.n	800fc72 <_strtod_l+0x542>
 800fc62:	4b1d      	ldr	r3, [pc, #116]	; (800fcd8 <_strtod_l+0x5a8>)
 800fc64:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc6c:	f7f0 fcec 	bl	8000648 <__aeabi_dmul>
 800fc70:	2301      	movs	r3, #1
 800fc72:	f109 0901 	add.w	r9, r9, #1
 800fc76:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fc7a:	e7ca      	b.n	800fc12 <_strtod_l+0x4e2>
 800fc7c:	d0eb      	beq.n	800fc56 <_strtod_l+0x526>
 800fc7e:	f1c8 0800 	rsb	r8, r8, #0
 800fc82:	f018 020f 	ands.w	r2, r8, #15
 800fc86:	d00a      	beq.n	800fc9e <_strtod_l+0x56e>
 800fc88:	4b12      	ldr	r3, [pc, #72]	; (800fcd4 <_strtod_l+0x5a4>)
 800fc8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fc8e:	4650      	mov	r0, sl
 800fc90:	4659      	mov	r1, fp
 800fc92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc96:	f7f0 fe01 	bl	800089c <__aeabi_ddiv>
 800fc9a:	4682      	mov	sl, r0
 800fc9c:	468b      	mov	fp, r1
 800fc9e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800fca2:	d0d8      	beq.n	800fc56 <_strtod_l+0x526>
 800fca4:	f1b8 0f1f 	cmp.w	r8, #31
 800fca8:	dd1e      	ble.n	800fce8 <_strtod_l+0x5b8>
 800fcaa:	2500      	movs	r5, #0
 800fcac:	462e      	mov	r6, r5
 800fcae:	9509      	str	r5, [sp, #36]	; 0x24
 800fcb0:	9507      	str	r5, [sp, #28]
 800fcb2:	2322      	movs	r3, #34	; 0x22
 800fcb4:	f04f 0a00 	mov.w	sl, #0
 800fcb8:	f04f 0b00 	mov.w	fp, #0
 800fcbc:	6023      	str	r3, [r4, #0]
 800fcbe:	e789      	b.n	800fbd4 <_strtod_l+0x4a4>
 800fcc0:	08014a89 	.word	0x08014a89
 800fcc4:	08014acc 	.word	0x08014acc
 800fcc8:	08014a81 	.word	0x08014a81
 800fccc:	08014c0c 	.word	0x08014c0c
 800fcd0:	08014f28 	.word	0x08014f28
 800fcd4:	08014e08 	.word	0x08014e08
 800fcd8:	08014de0 	.word	0x08014de0
 800fcdc:	7ff00000 	.word	0x7ff00000
 800fce0:	7ca00000 	.word	0x7ca00000
 800fce4:	7fefffff 	.word	0x7fefffff
 800fce8:	f018 0310 	ands.w	r3, r8, #16
 800fcec:	bf18      	it	ne
 800fcee:	236a      	movne	r3, #106	; 0x6a
 800fcf0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80100a8 <_strtod_l+0x978>
 800fcf4:	9304      	str	r3, [sp, #16]
 800fcf6:	4650      	mov	r0, sl
 800fcf8:	4659      	mov	r1, fp
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	f018 0f01 	tst.w	r8, #1
 800fd00:	d004      	beq.n	800fd0c <_strtod_l+0x5dc>
 800fd02:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fd06:	f7f0 fc9f 	bl	8000648 <__aeabi_dmul>
 800fd0a:	2301      	movs	r3, #1
 800fd0c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800fd10:	f109 0908 	add.w	r9, r9, #8
 800fd14:	d1f2      	bne.n	800fcfc <_strtod_l+0x5cc>
 800fd16:	b10b      	cbz	r3, 800fd1c <_strtod_l+0x5ec>
 800fd18:	4682      	mov	sl, r0
 800fd1a:	468b      	mov	fp, r1
 800fd1c:	9b04      	ldr	r3, [sp, #16]
 800fd1e:	b1bb      	cbz	r3, 800fd50 <_strtod_l+0x620>
 800fd20:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800fd24:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	4659      	mov	r1, fp
 800fd2c:	dd10      	ble.n	800fd50 <_strtod_l+0x620>
 800fd2e:	2b1f      	cmp	r3, #31
 800fd30:	f340 8128 	ble.w	800ff84 <_strtod_l+0x854>
 800fd34:	2b34      	cmp	r3, #52	; 0x34
 800fd36:	bfde      	ittt	le
 800fd38:	3b20      	suble	r3, #32
 800fd3a:	f04f 32ff 	movle.w	r2, #4294967295
 800fd3e:	fa02 f303 	lslle.w	r3, r2, r3
 800fd42:	f04f 0a00 	mov.w	sl, #0
 800fd46:	bfcc      	ite	gt
 800fd48:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800fd4c:	ea03 0b01 	andle.w	fp, r3, r1
 800fd50:	2200      	movs	r2, #0
 800fd52:	2300      	movs	r3, #0
 800fd54:	4650      	mov	r0, sl
 800fd56:	4659      	mov	r1, fp
 800fd58:	f7f0 fede 	bl	8000b18 <__aeabi_dcmpeq>
 800fd5c:	2800      	cmp	r0, #0
 800fd5e:	d1a4      	bne.n	800fcaa <_strtod_l+0x57a>
 800fd60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd62:	9300      	str	r3, [sp, #0]
 800fd64:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fd66:	462b      	mov	r3, r5
 800fd68:	463a      	mov	r2, r7
 800fd6a:	4620      	mov	r0, r4
 800fd6c:	f002 f908 	bl	8011f80 <__s2b>
 800fd70:	9009      	str	r0, [sp, #36]	; 0x24
 800fd72:	2800      	cmp	r0, #0
 800fd74:	f43f af24 	beq.w	800fbc0 <_strtod_l+0x490>
 800fd78:	9b07      	ldr	r3, [sp, #28]
 800fd7a:	1b9e      	subs	r6, r3, r6
 800fd7c:	9b08      	ldr	r3, [sp, #32]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	bfb4      	ite	lt
 800fd82:	4633      	movlt	r3, r6
 800fd84:	2300      	movge	r3, #0
 800fd86:	9310      	str	r3, [sp, #64]	; 0x40
 800fd88:	9b08      	ldr	r3, [sp, #32]
 800fd8a:	2500      	movs	r5, #0
 800fd8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fd90:	9318      	str	r3, [sp, #96]	; 0x60
 800fd92:	462e      	mov	r6, r5
 800fd94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd96:	4620      	mov	r0, r4
 800fd98:	6859      	ldr	r1, [r3, #4]
 800fd9a:	f002 f845 	bl	8011e28 <_Balloc>
 800fd9e:	9007      	str	r0, [sp, #28]
 800fda0:	2800      	cmp	r0, #0
 800fda2:	f43f af11 	beq.w	800fbc8 <_strtod_l+0x498>
 800fda6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fda8:	691a      	ldr	r2, [r3, #16]
 800fdaa:	3202      	adds	r2, #2
 800fdac:	f103 010c 	add.w	r1, r3, #12
 800fdb0:	0092      	lsls	r2, r2, #2
 800fdb2:	300c      	adds	r0, #12
 800fdb4:	f7fe fc76 	bl	800e6a4 <memcpy>
 800fdb8:	ec4b ab10 	vmov	d0, sl, fp
 800fdbc:	aa20      	add	r2, sp, #128	; 0x80
 800fdbe:	a91f      	add	r1, sp, #124	; 0x7c
 800fdc0:	4620      	mov	r0, r4
 800fdc2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800fdc6:	f002 fc17 	bl	80125f8 <__d2b>
 800fdca:	901e      	str	r0, [sp, #120]	; 0x78
 800fdcc:	2800      	cmp	r0, #0
 800fdce:	f43f aefb 	beq.w	800fbc8 <_strtod_l+0x498>
 800fdd2:	2101      	movs	r1, #1
 800fdd4:	4620      	mov	r0, r4
 800fdd6:	f002 f96d 	bl	80120b4 <__i2b>
 800fdda:	4606      	mov	r6, r0
 800fddc:	2800      	cmp	r0, #0
 800fdde:	f43f aef3 	beq.w	800fbc8 <_strtod_l+0x498>
 800fde2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fde4:	9904      	ldr	r1, [sp, #16]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	bfab      	itete	ge
 800fdea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800fdec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800fdee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800fdf0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800fdf4:	bfac      	ite	ge
 800fdf6:	eb03 0902 	addge.w	r9, r3, r2
 800fdfa:	1ad7      	sublt	r7, r2, r3
 800fdfc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800fdfe:	eba3 0801 	sub.w	r8, r3, r1
 800fe02:	4490      	add	r8, r2
 800fe04:	4ba3      	ldr	r3, [pc, #652]	; (8010094 <_strtod_l+0x964>)
 800fe06:	f108 38ff 	add.w	r8, r8, #4294967295
 800fe0a:	4598      	cmp	r8, r3
 800fe0c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800fe10:	f280 80cc 	bge.w	800ffac <_strtod_l+0x87c>
 800fe14:	eba3 0308 	sub.w	r3, r3, r8
 800fe18:	2b1f      	cmp	r3, #31
 800fe1a:	eba2 0203 	sub.w	r2, r2, r3
 800fe1e:	f04f 0101 	mov.w	r1, #1
 800fe22:	f300 80b6 	bgt.w	800ff92 <_strtod_l+0x862>
 800fe26:	fa01 f303 	lsl.w	r3, r1, r3
 800fe2a:	9311      	str	r3, [sp, #68]	; 0x44
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	930c      	str	r3, [sp, #48]	; 0x30
 800fe30:	eb09 0802 	add.w	r8, r9, r2
 800fe34:	9b04      	ldr	r3, [sp, #16]
 800fe36:	45c1      	cmp	r9, r8
 800fe38:	4417      	add	r7, r2
 800fe3a:	441f      	add	r7, r3
 800fe3c:	464b      	mov	r3, r9
 800fe3e:	bfa8      	it	ge
 800fe40:	4643      	movge	r3, r8
 800fe42:	42bb      	cmp	r3, r7
 800fe44:	bfa8      	it	ge
 800fe46:	463b      	movge	r3, r7
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	bfc2      	ittt	gt
 800fe4c:	eba8 0803 	subgt.w	r8, r8, r3
 800fe50:	1aff      	subgt	r7, r7, r3
 800fe52:	eba9 0903 	subgt.w	r9, r9, r3
 800fe56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	dd17      	ble.n	800fe8c <_strtod_l+0x75c>
 800fe5c:	4631      	mov	r1, r6
 800fe5e:	461a      	mov	r2, r3
 800fe60:	4620      	mov	r0, r4
 800fe62:	f002 f9e3 	bl	801222c <__pow5mult>
 800fe66:	4606      	mov	r6, r0
 800fe68:	2800      	cmp	r0, #0
 800fe6a:	f43f aead 	beq.w	800fbc8 <_strtod_l+0x498>
 800fe6e:	4601      	mov	r1, r0
 800fe70:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fe72:	4620      	mov	r0, r4
 800fe74:	f002 f934 	bl	80120e0 <__multiply>
 800fe78:	900f      	str	r0, [sp, #60]	; 0x3c
 800fe7a:	2800      	cmp	r0, #0
 800fe7c:	f43f aea4 	beq.w	800fbc8 <_strtod_l+0x498>
 800fe80:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fe82:	4620      	mov	r0, r4
 800fe84:	f002 f810 	bl	8011ea8 <_Bfree>
 800fe88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fe8a:	931e      	str	r3, [sp, #120]	; 0x78
 800fe8c:	f1b8 0f00 	cmp.w	r8, #0
 800fe90:	f300 8091 	bgt.w	800ffb6 <_strtod_l+0x886>
 800fe94:	9b08      	ldr	r3, [sp, #32]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	dd08      	ble.n	800feac <_strtod_l+0x77c>
 800fe9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fe9c:	9907      	ldr	r1, [sp, #28]
 800fe9e:	4620      	mov	r0, r4
 800fea0:	f002 f9c4 	bl	801222c <__pow5mult>
 800fea4:	9007      	str	r0, [sp, #28]
 800fea6:	2800      	cmp	r0, #0
 800fea8:	f43f ae8e 	beq.w	800fbc8 <_strtod_l+0x498>
 800feac:	2f00      	cmp	r7, #0
 800feae:	dd08      	ble.n	800fec2 <_strtod_l+0x792>
 800feb0:	9907      	ldr	r1, [sp, #28]
 800feb2:	463a      	mov	r2, r7
 800feb4:	4620      	mov	r0, r4
 800feb6:	f002 fa13 	bl	80122e0 <__lshift>
 800feba:	9007      	str	r0, [sp, #28]
 800febc:	2800      	cmp	r0, #0
 800febe:	f43f ae83 	beq.w	800fbc8 <_strtod_l+0x498>
 800fec2:	f1b9 0f00 	cmp.w	r9, #0
 800fec6:	dd08      	ble.n	800feda <_strtod_l+0x7aa>
 800fec8:	4631      	mov	r1, r6
 800feca:	464a      	mov	r2, r9
 800fecc:	4620      	mov	r0, r4
 800fece:	f002 fa07 	bl	80122e0 <__lshift>
 800fed2:	4606      	mov	r6, r0
 800fed4:	2800      	cmp	r0, #0
 800fed6:	f43f ae77 	beq.w	800fbc8 <_strtod_l+0x498>
 800feda:	9a07      	ldr	r2, [sp, #28]
 800fedc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fede:	4620      	mov	r0, r4
 800fee0:	f002 fa86 	bl	80123f0 <__mdiff>
 800fee4:	4605      	mov	r5, r0
 800fee6:	2800      	cmp	r0, #0
 800fee8:	f43f ae6e 	beq.w	800fbc8 <_strtod_l+0x498>
 800feec:	68c3      	ldr	r3, [r0, #12]
 800feee:	930f      	str	r3, [sp, #60]	; 0x3c
 800fef0:	2300      	movs	r3, #0
 800fef2:	60c3      	str	r3, [r0, #12]
 800fef4:	4631      	mov	r1, r6
 800fef6:	f002 fa5f 	bl	80123b8 <__mcmp>
 800fefa:	2800      	cmp	r0, #0
 800fefc:	da65      	bge.n	800ffca <_strtod_l+0x89a>
 800fefe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ff00:	ea53 030a 	orrs.w	r3, r3, sl
 800ff04:	f040 8087 	bne.w	8010016 <_strtod_l+0x8e6>
 800ff08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	f040 8082 	bne.w	8010016 <_strtod_l+0x8e6>
 800ff12:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ff16:	0d1b      	lsrs	r3, r3, #20
 800ff18:	051b      	lsls	r3, r3, #20
 800ff1a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ff1e:	d97a      	bls.n	8010016 <_strtod_l+0x8e6>
 800ff20:	696b      	ldr	r3, [r5, #20]
 800ff22:	b913      	cbnz	r3, 800ff2a <_strtod_l+0x7fa>
 800ff24:	692b      	ldr	r3, [r5, #16]
 800ff26:	2b01      	cmp	r3, #1
 800ff28:	dd75      	ble.n	8010016 <_strtod_l+0x8e6>
 800ff2a:	4629      	mov	r1, r5
 800ff2c:	2201      	movs	r2, #1
 800ff2e:	4620      	mov	r0, r4
 800ff30:	f002 f9d6 	bl	80122e0 <__lshift>
 800ff34:	4631      	mov	r1, r6
 800ff36:	4605      	mov	r5, r0
 800ff38:	f002 fa3e 	bl	80123b8 <__mcmp>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	dd6a      	ble.n	8010016 <_strtod_l+0x8e6>
 800ff40:	9904      	ldr	r1, [sp, #16]
 800ff42:	4a55      	ldr	r2, [pc, #340]	; (8010098 <_strtod_l+0x968>)
 800ff44:	465b      	mov	r3, fp
 800ff46:	2900      	cmp	r1, #0
 800ff48:	f000 8085 	beq.w	8010056 <_strtod_l+0x926>
 800ff4c:	ea02 010b 	and.w	r1, r2, fp
 800ff50:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ff54:	dc7f      	bgt.n	8010056 <_strtod_l+0x926>
 800ff56:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ff5a:	f77f aeaa 	ble.w	800fcb2 <_strtod_l+0x582>
 800ff5e:	4a4f      	ldr	r2, [pc, #316]	; (801009c <_strtod_l+0x96c>)
 800ff60:	2300      	movs	r3, #0
 800ff62:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800ff66:	4650      	mov	r0, sl
 800ff68:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800ff6c:	4659      	mov	r1, fp
 800ff6e:	f7f0 fb6b 	bl	8000648 <__aeabi_dmul>
 800ff72:	460b      	mov	r3, r1
 800ff74:	4303      	orrs	r3, r0
 800ff76:	bf08      	it	eq
 800ff78:	2322      	moveq	r3, #34	; 0x22
 800ff7a:	4682      	mov	sl, r0
 800ff7c:	468b      	mov	fp, r1
 800ff7e:	bf08      	it	eq
 800ff80:	6023      	streq	r3, [r4, #0]
 800ff82:	e62b      	b.n	800fbdc <_strtod_l+0x4ac>
 800ff84:	f04f 32ff 	mov.w	r2, #4294967295
 800ff88:	fa02 f303 	lsl.w	r3, r2, r3
 800ff8c:	ea03 0a0a 	and.w	sl, r3, sl
 800ff90:	e6de      	b.n	800fd50 <_strtod_l+0x620>
 800ff92:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ff96:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ff9a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ff9e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ffa2:	fa01 f308 	lsl.w	r3, r1, r8
 800ffa6:	930c      	str	r3, [sp, #48]	; 0x30
 800ffa8:	9111      	str	r1, [sp, #68]	; 0x44
 800ffaa:	e741      	b.n	800fe30 <_strtod_l+0x700>
 800ffac:	2300      	movs	r3, #0
 800ffae:	930c      	str	r3, [sp, #48]	; 0x30
 800ffb0:	2301      	movs	r3, #1
 800ffb2:	9311      	str	r3, [sp, #68]	; 0x44
 800ffb4:	e73c      	b.n	800fe30 <_strtod_l+0x700>
 800ffb6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ffb8:	4642      	mov	r2, r8
 800ffba:	4620      	mov	r0, r4
 800ffbc:	f002 f990 	bl	80122e0 <__lshift>
 800ffc0:	901e      	str	r0, [sp, #120]	; 0x78
 800ffc2:	2800      	cmp	r0, #0
 800ffc4:	f47f af66 	bne.w	800fe94 <_strtod_l+0x764>
 800ffc8:	e5fe      	b.n	800fbc8 <_strtod_l+0x498>
 800ffca:	465f      	mov	r7, fp
 800ffcc:	d16e      	bne.n	80100ac <_strtod_l+0x97c>
 800ffce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ffd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ffd4:	b342      	cbz	r2, 8010028 <_strtod_l+0x8f8>
 800ffd6:	4a32      	ldr	r2, [pc, #200]	; (80100a0 <_strtod_l+0x970>)
 800ffd8:	4293      	cmp	r3, r2
 800ffda:	d128      	bne.n	801002e <_strtod_l+0x8fe>
 800ffdc:	9b04      	ldr	r3, [sp, #16]
 800ffde:	4650      	mov	r0, sl
 800ffe0:	b1eb      	cbz	r3, 801001e <_strtod_l+0x8ee>
 800ffe2:	4a2d      	ldr	r2, [pc, #180]	; (8010098 <_strtod_l+0x968>)
 800ffe4:	403a      	ands	r2, r7
 800ffe6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ffea:	f04f 31ff 	mov.w	r1, #4294967295
 800ffee:	d819      	bhi.n	8010024 <_strtod_l+0x8f4>
 800fff0:	0d12      	lsrs	r2, r2, #20
 800fff2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800fff6:	fa01 f303 	lsl.w	r3, r1, r3
 800fffa:	4298      	cmp	r0, r3
 800fffc:	d117      	bne.n	801002e <_strtod_l+0x8fe>
 800fffe:	4b29      	ldr	r3, [pc, #164]	; (80100a4 <_strtod_l+0x974>)
 8010000:	429f      	cmp	r7, r3
 8010002:	d102      	bne.n	801000a <_strtod_l+0x8da>
 8010004:	3001      	adds	r0, #1
 8010006:	f43f addf 	beq.w	800fbc8 <_strtod_l+0x498>
 801000a:	4b23      	ldr	r3, [pc, #140]	; (8010098 <_strtod_l+0x968>)
 801000c:	403b      	ands	r3, r7
 801000e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010012:	f04f 0a00 	mov.w	sl, #0
 8010016:	9b04      	ldr	r3, [sp, #16]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d1a0      	bne.n	800ff5e <_strtod_l+0x82e>
 801001c:	e5de      	b.n	800fbdc <_strtod_l+0x4ac>
 801001e:	f04f 33ff 	mov.w	r3, #4294967295
 8010022:	e7ea      	b.n	800fffa <_strtod_l+0x8ca>
 8010024:	460b      	mov	r3, r1
 8010026:	e7e8      	b.n	800fffa <_strtod_l+0x8ca>
 8010028:	ea53 030a 	orrs.w	r3, r3, sl
 801002c:	d088      	beq.n	800ff40 <_strtod_l+0x810>
 801002e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010030:	b1db      	cbz	r3, 801006a <_strtod_l+0x93a>
 8010032:	423b      	tst	r3, r7
 8010034:	d0ef      	beq.n	8010016 <_strtod_l+0x8e6>
 8010036:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010038:	9a04      	ldr	r2, [sp, #16]
 801003a:	4650      	mov	r0, sl
 801003c:	4659      	mov	r1, fp
 801003e:	b1c3      	cbz	r3, 8010072 <_strtod_l+0x942>
 8010040:	f7ff fb58 	bl	800f6f4 <sulp>
 8010044:	4602      	mov	r2, r0
 8010046:	460b      	mov	r3, r1
 8010048:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801004c:	f7f0 f946 	bl	80002dc <__adddf3>
 8010050:	4682      	mov	sl, r0
 8010052:	468b      	mov	fp, r1
 8010054:	e7df      	b.n	8010016 <_strtod_l+0x8e6>
 8010056:	4013      	ands	r3, r2
 8010058:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801005c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010060:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010064:	f04f 3aff 	mov.w	sl, #4294967295
 8010068:	e7d5      	b.n	8010016 <_strtod_l+0x8e6>
 801006a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801006c:	ea13 0f0a 	tst.w	r3, sl
 8010070:	e7e0      	b.n	8010034 <_strtod_l+0x904>
 8010072:	f7ff fb3f 	bl	800f6f4 <sulp>
 8010076:	4602      	mov	r2, r0
 8010078:	460b      	mov	r3, r1
 801007a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801007e:	f7f0 f92b 	bl	80002d8 <__aeabi_dsub>
 8010082:	2200      	movs	r2, #0
 8010084:	2300      	movs	r3, #0
 8010086:	4682      	mov	sl, r0
 8010088:	468b      	mov	fp, r1
 801008a:	f7f0 fd45 	bl	8000b18 <__aeabi_dcmpeq>
 801008e:	2800      	cmp	r0, #0
 8010090:	d0c1      	beq.n	8010016 <_strtod_l+0x8e6>
 8010092:	e60e      	b.n	800fcb2 <_strtod_l+0x582>
 8010094:	fffffc02 	.word	0xfffffc02
 8010098:	7ff00000 	.word	0x7ff00000
 801009c:	39500000 	.word	0x39500000
 80100a0:	000fffff 	.word	0x000fffff
 80100a4:	7fefffff 	.word	0x7fefffff
 80100a8:	08014ae0 	.word	0x08014ae0
 80100ac:	4631      	mov	r1, r6
 80100ae:	4628      	mov	r0, r5
 80100b0:	f002 fafe 	bl	80126b0 <__ratio>
 80100b4:	ec59 8b10 	vmov	r8, r9, d0
 80100b8:	ee10 0a10 	vmov	r0, s0
 80100bc:	2200      	movs	r2, #0
 80100be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80100c2:	4649      	mov	r1, r9
 80100c4:	f7f0 fd3c 	bl	8000b40 <__aeabi_dcmple>
 80100c8:	2800      	cmp	r0, #0
 80100ca:	d07c      	beq.n	80101c6 <_strtod_l+0xa96>
 80100cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d04c      	beq.n	801016c <_strtod_l+0xa3c>
 80100d2:	4b95      	ldr	r3, [pc, #596]	; (8010328 <_strtod_l+0xbf8>)
 80100d4:	2200      	movs	r2, #0
 80100d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80100da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010328 <_strtod_l+0xbf8>
 80100de:	f04f 0800 	mov.w	r8, #0
 80100e2:	4b92      	ldr	r3, [pc, #584]	; (801032c <_strtod_l+0xbfc>)
 80100e4:	403b      	ands	r3, r7
 80100e6:	9311      	str	r3, [sp, #68]	; 0x44
 80100e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80100ea:	4b91      	ldr	r3, [pc, #580]	; (8010330 <_strtod_l+0xc00>)
 80100ec:	429a      	cmp	r2, r3
 80100ee:	f040 80b2 	bne.w	8010256 <_strtod_l+0xb26>
 80100f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80100f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80100fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80100fe:	ec4b ab10 	vmov	d0, sl, fp
 8010102:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8010106:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801010a:	f002 f9f9 	bl	8012500 <__ulp>
 801010e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010112:	ec53 2b10 	vmov	r2, r3, d0
 8010116:	f7f0 fa97 	bl	8000648 <__aeabi_dmul>
 801011a:	4652      	mov	r2, sl
 801011c:	465b      	mov	r3, fp
 801011e:	f7f0 f8dd 	bl	80002dc <__adddf3>
 8010122:	460b      	mov	r3, r1
 8010124:	4981      	ldr	r1, [pc, #516]	; (801032c <_strtod_l+0xbfc>)
 8010126:	4a83      	ldr	r2, [pc, #524]	; (8010334 <_strtod_l+0xc04>)
 8010128:	4019      	ands	r1, r3
 801012a:	4291      	cmp	r1, r2
 801012c:	4682      	mov	sl, r0
 801012e:	d95e      	bls.n	80101ee <_strtod_l+0xabe>
 8010130:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010132:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010136:	4293      	cmp	r3, r2
 8010138:	d103      	bne.n	8010142 <_strtod_l+0xa12>
 801013a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801013c:	3301      	adds	r3, #1
 801013e:	f43f ad43 	beq.w	800fbc8 <_strtod_l+0x498>
 8010142:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8010340 <_strtod_l+0xc10>
 8010146:	f04f 3aff 	mov.w	sl, #4294967295
 801014a:	991e      	ldr	r1, [sp, #120]	; 0x78
 801014c:	4620      	mov	r0, r4
 801014e:	f001 feab 	bl	8011ea8 <_Bfree>
 8010152:	9907      	ldr	r1, [sp, #28]
 8010154:	4620      	mov	r0, r4
 8010156:	f001 fea7 	bl	8011ea8 <_Bfree>
 801015a:	4631      	mov	r1, r6
 801015c:	4620      	mov	r0, r4
 801015e:	f001 fea3 	bl	8011ea8 <_Bfree>
 8010162:	4629      	mov	r1, r5
 8010164:	4620      	mov	r0, r4
 8010166:	f001 fe9f 	bl	8011ea8 <_Bfree>
 801016a:	e613      	b.n	800fd94 <_strtod_l+0x664>
 801016c:	f1ba 0f00 	cmp.w	sl, #0
 8010170:	d11b      	bne.n	80101aa <_strtod_l+0xa7a>
 8010172:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010176:	b9f3      	cbnz	r3, 80101b6 <_strtod_l+0xa86>
 8010178:	4b6b      	ldr	r3, [pc, #428]	; (8010328 <_strtod_l+0xbf8>)
 801017a:	2200      	movs	r2, #0
 801017c:	4640      	mov	r0, r8
 801017e:	4649      	mov	r1, r9
 8010180:	f7f0 fcd4 	bl	8000b2c <__aeabi_dcmplt>
 8010184:	b9d0      	cbnz	r0, 80101bc <_strtod_l+0xa8c>
 8010186:	4640      	mov	r0, r8
 8010188:	4649      	mov	r1, r9
 801018a:	4b6b      	ldr	r3, [pc, #428]	; (8010338 <_strtod_l+0xc08>)
 801018c:	2200      	movs	r2, #0
 801018e:	f7f0 fa5b 	bl	8000648 <__aeabi_dmul>
 8010192:	4680      	mov	r8, r0
 8010194:	4689      	mov	r9, r1
 8010196:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801019a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801019e:	931b      	str	r3, [sp, #108]	; 0x6c
 80101a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80101a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80101a8:	e79b      	b.n	80100e2 <_strtod_l+0x9b2>
 80101aa:	f1ba 0f01 	cmp.w	sl, #1
 80101ae:	d102      	bne.n	80101b6 <_strtod_l+0xa86>
 80101b0:	2f00      	cmp	r7, #0
 80101b2:	f43f ad7e 	beq.w	800fcb2 <_strtod_l+0x582>
 80101b6:	4b61      	ldr	r3, [pc, #388]	; (801033c <_strtod_l+0xc0c>)
 80101b8:	2200      	movs	r2, #0
 80101ba:	e78c      	b.n	80100d6 <_strtod_l+0x9a6>
 80101bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8010338 <_strtod_l+0xc08>
 80101c0:	f04f 0800 	mov.w	r8, #0
 80101c4:	e7e7      	b.n	8010196 <_strtod_l+0xa66>
 80101c6:	4b5c      	ldr	r3, [pc, #368]	; (8010338 <_strtod_l+0xc08>)
 80101c8:	4640      	mov	r0, r8
 80101ca:	4649      	mov	r1, r9
 80101cc:	2200      	movs	r2, #0
 80101ce:	f7f0 fa3b 	bl	8000648 <__aeabi_dmul>
 80101d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80101d4:	4680      	mov	r8, r0
 80101d6:	4689      	mov	r9, r1
 80101d8:	b933      	cbnz	r3, 80101e8 <_strtod_l+0xab8>
 80101da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80101de:	9012      	str	r0, [sp, #72]	; 0x48
 80101e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80101e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80101e6:	e7dd      	b.n	80101a4 <_strtod_l+0xa74>
 80101e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80101ec:	e7f9      	b.n	80101e2 <_strtod_l+0xab2>
 80101ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80101f2:	9b04      	ldr	r3, [sp, #16]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d1a8      	bne.n	801014a <_strtod_l+0xa1a>
 80101f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80101fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80101fe:	0d1b      	lsrs	r3, r3, #20
 8010200:	051b      	lsls	r3, r3, #20
 8010202:	429a      	cmp	r2, r3
 8010204:	d1a1      	bne.n	801014a <_strtod_l+0xa1a>
 8010206:	4640      	mov	r0, r8
 8010208:	4649      	mov	r1, r9
 801020a:	f7f0 fd65 	bl	8000cd8 <__aeabi_d2lz>
 801020e:	f7f0 f9ed 	bl	80005ec <__aeabi_l2d>
 8010212:	4602      	mov	r2, r0
 8010214:	460b      	mov	r3, r1
 8010216:	4640      	mov	r0, r8
 8010218:	4649      	mov	r1, r9
 801021a:	f7f0 f85d 	bl	80002d8 <__aeabi_dsub>
 801021e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010220:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010224:	ea43 030a 	orr.w	r3, r3, sl
 8010228:	4313      	orrs	r3, r2
 801022a:	4680      	mov	r8, r0
 801022c:	4689      	mov	r9, r1
 801022e:	d053      	beq.n	80102d8 <_strtod_l+0xba8>
 8010230:	a335      	add	r3, pc, #212	; (adr r3, 8010308 <_strtod_l+0xbd8>)
 8010232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010236:	f7f0 fc79 	bl	8000b2c <__aeabi_dcmplt>
 801023a:	2800      	cmp	r0, #0
 801023c:	f47f acce 	bne.w	800fbdc <_strtod_l+0x4ac>
 8010240:	a333      	add	r3, pc, #204	; (adr r3, 8010310 <_strtod_l+0xbe0>)
 8010242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010246:	4640      	mov	r0, r8
 8010248:	4649      	mov	r1, r9
 801024a:	f7f0 fc8d 	bl	8000b68 <__aeabi_dcmpgt>
 801024e:	2800      	cmp	r0, #0
 8010250:	f43f af7b 	beq.w	801014a <_strtod_l+0xa1a>
 8010254:	e4c2      	b.n	800fbdc <_strtod_l+0x4ac>
 8010256:	9b04      	ldr	r3, [sp, #16]
 8010258:	b333      	cbz	r3, 80102a8 <_strtod_l+0xb78>
 801025a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801025c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010260:	d822      	bhi.n	80102a8 <_strtod_l+0xb78>
 8010262:	a32d      	add	r3, pc, #180	; (adr r3, 8010318 <_strtod_l+0xbe8>)
 8010264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010268:	4640      	mov	r0, r8
 801026a:	4649      	mov	r1, r9
 801026c:	f7f0 fc68 	bl	8000b40 <__aeabi_dcmple>
 8010270:	b1a0      	cbz	r0, 801029c <_strtod_l+0xb6c>
 8010272:	4649      	mov	r1, r9
 8010274:	4640      	mov	r0, r8
 8010276:	f7f0 fcbf 	bl	8000bf8 <__aeabi_d2uiz>
 801027a:	2801      	cmp	r0, #1
 801027c:	bf38      	it	cc
 801027e:	2001      	movcc	r0, #1
 8010280:	f7f0 f968 	bl	8000554 <__aeabi_ui2d>
 8010284:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010286:	4680      	mov	r8, r0
 8010288:	4689      	mov	r9, r1
 801028a:	bb13      	cbnz	r3, 80102d2 <_strtod_l+0xba2>
 801028c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010290:	9014      	str	r0, [sp, #80]	; 0x50
 8010292:	9315      	str	r3, [sp, #84]	; 0x54
 8010294:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010298:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801029c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801029e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80102a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80102a4:	1a9b      	subs	r3, r3, r2
 80102a6:	930d      	str	r3, [sp, #52]	; 0x34
 80102a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80102ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80102b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80102b4:	f002 f924 	bl	8012500 <__ulp>
 80102b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80102bc:	ec53 2b10 	vmov	r2, r3, d0
 80102c0:	f7f0 f9c2 	bl	8000648 <__aeabi_dmul>
 80102c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80102c8:	f7f0 f808 	bl	80002dc <__adddf3>
 80102cc:	4682      	mov	sl, r0
 80102ce:	468b      	mov	fp, r1
 80102d0:	e78f      	b.n	80101f2 <_strtod_l+0xac2>
 80102d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80102d6:	e7dd      	b.n	8010294 <_strtod_l+0xb64>
 80102d8:	a311      	add	r3, pc, #68	; (adr r3, 8010320 <_strtod_l+0xbf0>)
 80102da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102de:	f7f0 fc25 	bl	8000b2c <__aeabi_dcmplt>
 80102e2:	e7b4      	b.n	801024e <_strtod_l+0xb1e>
 80102e4:	2300      	movs	r3, #0
 80102e6:	930e      	str	r3, [sp, #56]	; 0x38
 80102e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80102ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80102ec:	6013      	str	r3, [r2, #0]
 80102ee:	f7ff ba65 	b.w	800f7bc <_strtod_l+0x8c>
 80102f2:	2b65      	cmp	r3, #101	; 0x65
 80102f4:	f43f ab5d 	beq.w	800f9b2 <_strtod_l+0x282>
 80102f8:	2b45      	cmp	r3, #69	; 0x45
 80102fa:	f43f ab5a 	beq.w	800f9b2 <_strtod_l+0x282>
 80102fe:	2201      	movs	r2, #1
 8010300:	f7ff bb92 	b.w	800fa28 <_strtod_l+0x2f8>
 8010304:	f3af 8000 	nop.w
 8010308:	94a03595 	.word	0x94a03595
 801030c:	3fdfffff 	.word	0x3fdfffff
 8010310:	35afe535 	.word	0x35afe535
 8010314:	3fe00000 	.word	0x3fe00000
 8010318:	ffc00000 	.word	0xffc00000
 801031c:	41dfffff 	.word	0x41dfffff
 8010320:	94a03595 	.word	0x94a03595
 8010324:	3fcfffff 	.word	0x3fcfffff
 8010328:	3ff00000 	.word	0x3ff00000
 801032c:	7ff00000 	.word	0x7ff00000
 8010330:	7fe00000 	.word	0x7fe00000
 8010334:	7c9fffff 	.word	0x7c9fffff
 8010338:	3fe00000 	.word	0x3fe00000
 801033c:	bff00000 	.word	0xbff00000
 8010340:	7fefffff 	.word	0x7fefffff

08010344 <_strtod_r>:
 8010344:	4b01      	ldr	r3, [pc, #4]	; (801034c <_strtod_r+0x8>)
 8010346:	f7ff b9f3 	b.w	800f730 <_strtod_l>
 801034a:	bf00      	nop
 801034c:	20000088 	.word	0x20000088

08010350 <_strtol_l.isra.0>:
 8010350:	2b01      	cmp	r3, #1
 8010352:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010356:	d001      	beq.n	801035c <_strtol_l.isra.0+0xc>
 8010358:	2b24      	cmp	r3, #36	; 0x24
 801035a:	d906      	bls.n	801036a <_strtol_l.isra.0+0x1a>
 801035c:	f7fe f978 	bl	800e650 <__errno>
 8010360:	2316      	movs	r3, #22
 8010362:	6003      	str	r3, [r0, #0]
 8010364:	2000      	movs	r0, #0
 8010366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801036a:	4f3a      	ldr	r7, [pc, #232]	; (8010454 <_strtol_l.isra.0+0x104>)
 801036c:	468e      	mov	lr, r1
 801036e:	4676      	mov	r6, lr
 8010370:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010374:	5de5      	ldrb	r5, [r4, r7]
 8010376:	f015 0508 	ands.w	r5, r5, #8
 801037a:	d1f8      	bne.n	801036e <_strtol_l.isra.0+0x1e>
 801037c:	2c2d      	cmp	r4, #45	; 0x2d
 801037e:	d134      	bne.n	80103ea <_strtol_l.isra.0+0x9a>
 8010380:	f89e 4000 	ldrb.w	r4, [lr]
 8010384:	f04f 0801 	mov.w	r8, #1
 8010388:	f106 0e02 	add.w	lr, r6, #2
 801038c:	2b00      	cmp	r3, #0
 801038e:	d05c      	beq.n	801044a <_strtol_l.isra.0+0xfa>
 8010390:	2b10      	cmp	r3, #16
 8010392:	d10c      	bne.n	80103ae <_strtol_l.isra.0+0x5e>
 8010394:	2c30      	cmp	r4, #48	; 0x30
 8010396:	d10a      	bne.n	80103ae <_strtol_l.isra.0+0x5e>
 8010398:	f89e 4000 	ldrb.w	r4, [lr]
 801039c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80103a0:	2c58      	cmp	r4, #88	; 0x58
 80103a2:	d14d      	bne.n	8010440 <_strtol_l.isra.0+0xf0>
 80103a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80103a8:	2310      	movs	r3, #16
 80103aa:	f10e 0e02 	add.w	lr, lr, #2
 80103ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80103b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80103b6:	2600      	movs	r6, #0
 80103b8:	fbbc f9f3 	udiv	r9, ip, r3
 80103bc:	4635      	mov	r5, r6
 80103be:	fb03 ca19 	mls	sl, r3, r9, ip
 80103c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80103c6:	2f09      	cmp	r7, #9
 80103c8:	d818      	bhi.n	80103fc <_strtol_l.isra.0+0xac>
 80103ca:	463c      	mov	r4, r7
 80103cc:	42a3      	cmp	r3, r4
 80103ce:	dd24      	ble.n	801041a <_strtol_l.isra.0+0xca>
 80103d0:	2e00      	cmp	r6, #0
 80103d2:	db1f      	blt.n	8010414 <_strtol_l.isra.0+0xc4>
 80103d4:	45a9      	cmp	r9, r5
 80103d6:	d31d      	bcc.n	8010414 <_strtol_l.isra.0+0xc4>
 80103d8:	d101      	bne.n	80103de <_strtol_l.isra.0+0x8e>
 80103da:	45a2      	cmp	sl, r4
 80103dc:	db1a      	blt.n	8010414 <_strtol_l.isra.0+0xc4>
 80103de:	fb05 4503 	mla	r5, r5, r3, r4
 80103e2:	2601      	movs	r6, #1
 80103e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80103e8:	e7eb      	b.n	80103c2 <_strtol_l.isra.0+0x72>
 80103ea:	2c2b      	cmp	r4, #43	; 0x2b
 80103ec:	bf08      	it	eq
 80103ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80103f2:	46a8      	mov	r8, r5
 80103f4:	bf08      	it	eq
 80103f6:	f106 0e02 	addeq.w	lr, r6, #2
 80103fa:	e7c7      	b.n	801038c <_strtol_l.isra.0+0x3c>
 80103fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010400:	2f19      	cmp	r7, #25
 8010402:	d801      	bhi.n	8010408 <_strtol_l.isra.0+0xb8>
 8010404:	3c37      	subs	r4, #55	; 0x37
 8010406:	e7e1      	b.n	80103cc <_strtol_l.isra.0+0x7c>
 8010408:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801040c:	2f19      	cmp	r7, #25
 801040e:	d804      	bhi.n	801041a <_strtol_l.isra.0+0xca>
 8010410:	3c57      	subs	r4, #87	; 0x57
 8010412:	e7db      	b.n	80103cc <_strtol_l.isra.0+0x7c>
 8010414:	f04f 36ff 	mov.w	r6, #4294967295
 8010418:	e7e4      	b.n	80103e4 <_strtol_l.isra.0+0x94>
 801041a:	2e00      	cmp	r6, #0
 801041c:	da05      	bge.n	801042a <_strtol_l.isra.0+0xda>
 801041e:	2322      	movs	r3, #34	; 0x22
 8010420:	6003      	str	r3, [r0, #0]
 8010422:	4665      	mov	r5, ip
 8010424:	b942      	cbnz	r2, 8010438 <_strtol_l.isra.0+0xe8>
 8010426:	4628      	mov	r0, r5
 8010428:	e79d      	b.n	8010366 <_strtol_l.isra.0+0x16>
 801042a:	f1b8 0f00 	cmp.w	r8, #0
 801042e:	d000      	beq.n	8010432 <_strtol_l.isra.0+0xe2>
 8010430:	426d      	negs	r5, r5
 8010432:	2a00      	cmp	r2, #0
 8010434:	d0f7      	beq.n	8010426 <_strtol_l.isra.0+0xd6>
 8010436:	b10e      	cbz	r6, 801043c <_strtol_l.isra.0+0xec>
 8010438:	f10e 31ff 	add.w	r1, lr, #4294967295
 801043c:	6011      	str	r1, [r2, #0]
 801043e:	e7f2      	b.n	8010426 <_strtol_l.isra.0+0xd6>
 8010440:	2430      	movs	r4, #48	; 0x30
 8010442:	2b00      	cmp	r3, #0
 8010444:	d1b3      	bne.n	80103ae <_strtol_l.isra.0+0x5e>
 8010446:	2308      	movs	r3, #8
 8010448:	e7b1      	b.n	80103ae <_strtol_l.isra.0+0x5e>
 801044a:	2c30      	cmp	r4, #48	; 0x30
 801044c:	d0a4      	beq.n	8010398 <_strtol_l.isra.0+0x48>
 801044e:	230a      	movs	r3, #10
 8010450:	e7ad      	b.n	80103ae <_strtol_l.isra.0+0x5e>
 8010452:	bf00      	nop
 8010454:	08014b09 	.word	0x08014b09

08010458 <_strtol_r>:
 8010458:	f7ff bf7a 	b.w	8010350 <_strtol_l.isra.0>

0801045c <__swbuf_r>:
 801045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801045e:	460e      	mov	r6, r1
 8010460:	4614      	mov	r4, r2
 8010462:	4605      	mov	r5, r0
 8010464:	b118      	cbz	r0, 801046e <__swbuf_r+0x12>
 8010466:	6983      	ldr	r3, [r0, #24]
 8010468:	b90b      	cbnz	r3, 801046e <__swbuf_r+0x12>
 801046a:	f001 f84b 	bl	8011504 <__sinit>
 801046e:	4b21      	ldr	r3, [pc, #132]	; (80104f4 <__swbuf_r+0x98>)
 8010470:	429c      	cmp	r4, r3
 8010472:	d12b      	bne.n	80104cc <__swbuf_r+0x70>
 8010474:	686c      	ldr	r4, [r5, #4]
 8010476:	69a3      	ldr	r3, [r4, #24]
 8010478:	60a3      	str	r3, [r4, #8]
 801047a:	89a3      	ldrh	r3, [r4, #12]
 801047c:	071a      	lsls	r2, r3, #28
 801047e:	d52f      	bpl.n	80104e0 <__swbuf_r+0x84>
 8010480:	6923      	ldr	r3, [r4, #16]
 8010482:	b36b      	cbz	r3, 80104e0 <__swbuf_r+0x84>
 8010484:	6923      	ldr	r3, [r4, #16]
 8010486:	6820      	ldr	r0, [r4, #0]
 8010488:	1ac0      	subs	r0, r0, r3
 801048a:	6963      	ldr	r3, [r4, #20]
 801048c:	b2f6      	uxtb	r6, r6
 801048e:	4283      	cmp	r3, r0
 8010490:	4637      	mov	r7, r6
 8010492:	dc04      	bgt.n	801049e <__swbuf_r+0x42>
 8010494:	4621      	mov	r1, r4
 8010496:	4628      	mov	r0, r5
 8010498:	f000 ffa0 	bl	80113dc <_fflush_r>
 801049c:	bb30      	cbnz	r0, 80104ec <__swbuf_r+0x90>
 801049e:	68a3      	ldr	r3, [r4, #8]
 80104a0:	3b01      	subs	r3, #1
 80104a2:	60a3      	str	r3, [r4, #8]
 80104a4:	6823      	ldr	r3, [r4, #0]
 80104a6:	1c5a      	adds	r2, r3, #1
 80104a8:	6022      	str	r2, [r4, #0]
 80104aa:	701e      	strb	r6, [r3, #0]
 80104ac:	6963      	ldr	r3, [r4, #20]
 80104ae:	3001      	adds	r0, #1
 80104b0:	4283      	cmp	r3, r0
 80104b2:	d004      	beq.n	80104be <__swbuf_r+0x62>
 80104b4:	89a3      	ldrh	r3, [r4, #12]
 80104b6:	07db      	lsls	r3, r3, #31
 80104b8:	d506      	bpl.n	80104c8 <__swbuf_r+0x6c>
 80104ba:	2e0a      	cmp	r6, #10
 80104bc:	d104      	bne.n	80104c8 <__swbuf_r+0x6c>
 80104be:	4621      	mov	r1, r4
 80104c0:	4628      	mov	r0, r5
 80104c2:	f000 ff8b 	bl	80113dc <_fflush_r>
 80104c6:	b988      	cbnz	r0, 80104ec <__swbuf_r+0x90>
 80104c8:	4638      	mov	r0, r7
 80104ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104cc:	4b0a      	ldr	r3, [pc, #40]	; (80104f8 <__swbuf_r+0x9c>)
 80104ce:	429c      	cmp	r4, r3
 80104d0:	d101      	bne.n	80104d6 <__swbuf_r+0x7a>
 80104d2:	68ac      	ldr	r4, [r5, #8]
 80104d4:	e7cf      	b.n	8010476 <__swbuf_r+0x1a>
 80104d6:	4b09      	ldr	r3, [pc, #36]	; (80104fc <__swbuf_r+0xa0>)
 80104d8:	429c      	cmp	r4, r3
 80104da:	bf08      	it	eq
 80104dc:	68ec      	ldreq	r4, [r5, #12]
 80104de:	e7ca      	b.n	8010476 <__swbuf_r+0x1a>
 80104e0:	4621      	mov	r1, r4
 80104e2:	4628      	mov	r0, r5
 80104e4:	f000 f80c 	bl	8010500 <__swsetup_r>
 80104e8:	2800      	cmp	r0, #0
 80104ea:	d0cb      	beq.n	8010484 <__swbuf_r+0x28>
 80104ec:	f04f 37ff 	mov.w	r7, #4294967295
 80104f0:	e7ea      	b.n	80104c8 <__swbuf_r+0x6c>
 80104f2:	bf00      	nop
 80104f4:	08014cc0 	.word	0x08014cc0
 80104f8:	08014ce0 	.word	0x08014ce0
 80104fc:	08014ca0 	.word	0x08014ca0

08010500 <__swsetup_r>:
 8010500:	4b32      	ldr	r3, [pc, #200]	; (80105cc <__swsetup_r+0xcc>)
 8010502:	b570      	push	{r4, r5, r6, lr}
 8010504:	681d      	ldr	r5, [r3, #0]
 8010506:	4606      	mov	r6, r0
 8010508:	460c      	mov	r4, r1
 801050a:	b125      	cbz	r5, 8010516 <__swsetup_r+0x16>
 801050c:	69ab      	ldr	r3, [r5, #24]
 801050e:	b913      	cbnz	r3, 8010516 <__swsetup_r+0x16>
 8010510:	4628      	mov	r0, r5
 8010512:	f000 fff7 	bl	8011504 <__sinit>
 8010516:	4b2e      	ldr	r3, [pc, #184]	; (80105d0 <__swsetup_r+0xd0>)
 8010518:	429c      	cmp	r4, r3
 801051a:	d10f      	bne.n	801053c <__swsetup_r+0x3c>
 801051c:	686c      	ldr	r4, [r5, #4]
 801051e:	89a3      	ldrh	r3, [r4, #12]
 8010520:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010524:	0719      	lsls	r1, r3, #28
 8010526:	d42c      	bmi.n	8010582 <__swsetup_r+0x82>
 8010528:	06dd      	lsls	r5, r3, #27
 801052a:	d411      	bmi.n	8010550 <__swsetup_r+0x50>
 801052c:	2309      	movs	r3, #9
 801052e:	6033      	str	r3, [r6, #0]
 8010530:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010534:	81a3      	strh	r3, [r4, #12]
 8010536:	f04f 30ff 	mov.w	r0, #4294967295
 801053a:	e03e      	b.n	80105ba <__swsetup_r+0xba>
 801053c:	4b25      	ldr	r3, [pc, #148]	; (80105d4 <__swsetup_r+0xd4>)
 801053e:	429c      	cmp	r4, r3
 8010540:	d101      	bne.n	8010546 <__swsetup_r+0x46>
 8010542:	68ac      	ldr	r4, [r5, #8]
 8010544:	e7eb      	b.n	801051e <__swsetup_r+0x1e>
 8010546:	4b24      	ldr	r3, [pc, #144]	; (80105d8 <__swsetup_r+0xd8>)
 8010548:	429c      	cmp	r4, r3
 801054a:	bf08      	it	eq
 801054c:	68ec      	ldreq	r4, [r5, #12]
 801054e:	e7e6      	b.n	801051e <__swsetup_r+0x1e>
 8010550:	0758      	lsls	r0, r3, #29
 8010552:	d512      	bpl.n	801057a <__swsetup_r+0x7a>
 8010554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010556:	b141      	cbz	r1, 801056a <__swsetup_r+0x6a>
 8010558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801055c:	4299      	cmp	r1, r3
 801055e:	d002      	beq.n	8010566 <__swsetup_r+0x66>
 8010560:	4630      	mov	r0, r6
 8010562:	f002 f92b 	bl	80127bc <_free_r>
 8010566:	2300      	movs	r3, #0
 8010568:	6363      	str	r3, [r4, #52]	; 0x34
 801056a:	89a3      	ldrh	r3, [r4, #12]
 801056c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010570:	81a3      	strh	r3, [r4, #12]
 8010572:	2300      	movs	r3, #0
 8010574:	6063      	str	r3, [r4, #4]
 8010576:	6923      	ldr	r3, [r4, #16]
 8010578:	6023      	str	r3, [r4, #0]
 801057a:	89a3      	ldrh	r3, [r4, #12]
 801057c:	f043 0308 	orr.w	r3, r3, #8
 8010580:	81a3      	strh	r3, [r4, #12]
 8010582:	6923      	ldr	r3, [r4, #16]
 8010584:	b94b      	cbnz	r3, 801059a <__swsetup_r+0x9a>
 8010586:	89a3      	ldrh	r3, [r4, #12]
 8010588:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801058c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010590:	d003      	beq.n	801059a <__swsetup_r+0x9a>
 8010592:	4621      	mov	r1, r4
 8010594:	4630      	mov	r0, r6
 8010596:	f001 fbed 	bl	8011d74 <__smakebuf_r>
 801059a:	89a0      	ldrh	r0, [r4, #12]
 801059c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80105a0:	f010 0301 	ands.w	r3, r0, #1
 80105a4:	d00a      	beq.n	80105bc <__swsetup_r+0xbc>
 80105a6:	2300      	movs	r3, #0
 80105a8:	60a3      	str	r3, [r4, #8]
 80105aa:	6963      	ldr	r3, [r4, #20]
 80105ac:	425b      	negs	r3, r3
 80105ae:	61a3      	str	r3, [r4, #24]
 80105b0:	6923      	ldr	r3, [r4, #16]
 80105b2:	b943      	cbnz	r3, 80105c6 <__swsetup_r+0xc6>
 80105b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80105b8:	d1ba      	bne.n	8010530 <__swsetup_r+0x30>
 80105ba:	bd70      	pop	{r4, r5, r6, pc}
 80105bc:	0781      	lsls	r1, r0, #30
 80105be:	bf58      	it	pl
 80105c0:	6963      	ldrpl	r3, [r4, #20]
 80105c2:	60a3      	str	r3, [r4, #8]
 80105c4:	e7f4      	b.n	80105b0 <__swsetup_r+0xb0>
 80105c6:	2000      	movs	r0, #0
 80105c8:	e7f7      	b.n	80105ba <__swsetup_r+0xba>
 80105ca:	bf00      	nop
 80105cc:	20000020 	.word	0x20000020
 80105d0:	08014cc0 	.word	0x08014cc0
 80105d4:	08014ce0 	.word	0x08014ce0
 80105d8:	08014ca0 	.word	0x08014ca0

080105dc <quorem>:
 80105dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105e0:	6903      	ldr	r3, [r0, #16]
 80105e2:	690c      	ldr	r4, [r1, #16]
 80105e4:	42a3      	cmp	r3, r4
 80105e6:	4607      	mov	r7, r0
 80105e8:	f2c0 8081 	blt.w	80106ee <quorem+0x112>
 80105ec:	3c01      	subs	r4, #1
 80105ee:	f101 0814 	add.w	r8, r1, #20
 80105f2:	f100 0514 	add.w	r5, r0, #20
 80105f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80105fa:	9301      	str	r3, [sp, #4]
 80105fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010600:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010604:	3301      	adds	r3, #1
 8010606:	429a      	cmp	r2, r3
 8010608:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801060c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010610:	fbb2 f6f3 	udiv	r6, r2, r3
 8010614:	d331      	bcc.n	801067a <quorem+0x9e>
 8010616:	f04f 0e00 	mov.w	lr, #0
 801061a:	4640      	mov	r0, r8
 801061c:	46ac      	mov	ip, r5
 801061e:	46f2      	mov	sl, lr
 8010620:	f850 2b04 	ldr.w	r2, [r0], #4
 8010624:	b293      	uxth	r3, r2
 8010626:	fb06 e303 	mla	r3, r6, r3, lr
 801062a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801062e:	b29b      	uxth	r3, r3
 8010630:	ebaa 0303 	sub.w	r3, sl, r3
 8010634:	0c12      	lsrs	r2, r2, #16
 8010636:	f8dc a000 	ldr.w	sl, [ip]
 801063a:	fb06 e202 	mla	r2, r6, r2, lr
 801063e:	fa13 f38a 	uxtah	r3, r3, sl
 8010642:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010646:	fa1f fa82 	uxth.w	sl, r2
 801064a:	f8dc 2000 	ldr.w	r2, [ip]
 801064e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010652:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010656:	b29b      	uxth	r3, r3
 8010658:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801065c:	4581      	cmp	r9, r0
 801065e:	f84c 3b04 	str.w	r3, [ip], #4
 8010662:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010666:	d2db      	bcs.n	8010620 <quorem+0x44>
 8010668:	f855 300b 	ldr.w	r3, [r5, fp]
 801066c:	b92b      	cbnz	r3, 801067a <quorem+0x9e>
 801066e:	9b01      	ldr	r3, [sp, #4]
 8010670:	3b04      	subs	r3, #4
 8010672:	429d      	cmp	r5, r3
 8010674:	461a      	mov	r2, r3
 8010676:	d32e      	bcc.n	80106d6 <quorem+0xfa>
 8010678:	613c      	str	r4, [r7, #16]
 801067a:	4638      	mov	r0, r7
 801067c:	f001 fe9c 	bl	80123b8 <__mcmp>
 8010680:	2800      	cmp	r0, #0
 8010682:	db24      	blt.n	80106ce <quorem+0xf2>
 8010684:	3601      	adds	r6, #1
 8010686:	4628      	mov	r0, r5
 8010688:	f04f 0c00 	mov.w	ip, #0
 801068c:	f858 2b04 	ldr.w	r2, [r8], #4
 8010690:	f8d0 e000 	ldr.w	lr, [r0]
 8010694:	b293      	uxth	r3, r2
 8010696:	ebac 0303 	sub.w	r3, ip, r3
 801069a:	0c12      	lsrs	r2, r2, #16
 801069c:	fa13 f38e 	uxtah	r3, r3, lr
 80106a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80106a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80106a8:	b29b      	uxth	r3, r3
 80106aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80106ae:	45c1      	cmp	r9, r8
 80106b0:	f840 3b04 	str.w	r3, [r0], #4
 80106b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80106b8:	d2e8      	bcs.n	801068c <quorem+0xb0>
 80106ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80106be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80106c2:	b922      	cbnz	r2, 80106ce <quorem+0xf2>
 80106c4:	3b04      	subs	r3, #4
 80106c6:	429d      	cmp	r5, r3
 80106c8:	461a      	mov	r2, r3
 80106ca:	d30a      	bcc.n	80106e2 <quorem+0x106>
 80106cc:	613c      	str	r4, [r7, #16]
 80106ce:	4630      	mov	r0, r6
 80106d0:	b003      	add	sp, #12
 80106d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106d6:	6812      	ldr	r2, [r2, #0]
 80106d8:	3b04      	subs	r3, #4
 80106da:	2a00      	cmp	r2, #0
 80106dc:	d1cc      	bne.n	8010678 <quorem+0x9c>
 80106de:	3c01      	subs	r4, #1
 80106e0:	e7c7      	b.n	8010672 <quorem+0x96>
 80106e2:	6812      	ldr	r2, [r2, #0]
 80106e4:	3b04      	subs	r3, #4
 80106e6:	2a00      	cmp	r2, #0
 80106e8:	d1f0      	bne.n	80106cc <quorem+0xf0>
 80106ea:	3c01      	subs	r4, #1
 80106ec:	e7eb      	b.n	80106c6 <quorem+0xea>
 80106ee:	2000      	movs	r0, #0
 80106f0:	e7ee      	b.n	80106d0 <quorem+0xf4>
 80106f2:	0000      	movs	r0, r0
 80106f4:	0000      	movs	r0, r0
	...

080106f8 <_dtoa_r>:
 80106f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106fc:	ed2d 8b02 	vpush	{d8}
 8010700:	ec57 6b10 	vmov	r6, r7, d0
 8010704:	b095      	sub	sp, #84	; 0x54
 8010706:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010708:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801070c:	9105      	str	r1, [sp, #20]
 801070e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8010712:	4604      	mov	r4, r0
 8010714:	9209      	str	r2, [sp, #36]	; 0x24
 8010716:	930f      	str	r3, [sp, #60]	; 0x3c
 8010718:	b975      	cbnz	r5, 8010738 <_dtoa_r+0x40>
 801071a:	2010      	movs	r0, #16
 801071c:	f001 fb6a 	bl	8011df4 <malloc>
 8010720:	4602      	mov	r2, r0
 8010722:	6260      	str	r0, [r4, #36]	; 0x24
 8010724:	b920      	cbnz	r0, 8010730 <_dtoa_r+0x38>
 8010726:	4bb2      	ldr	r3, [pc, #712]	; (80109f0 <_dtoa_r+0x2f8>)
 8010728:	21ea      	movs	r1, #234	; 0xea
 801072a:	48b2      	ldr	r0, [pc, #712]	; (80109f4 <_dtoa_r+0x2fc>)
 801072c:	f002 fc7c 	bl	8013028 <__assert_func>
 8010730:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010734:	6005      	str	r5, [r0, #0]
 8010736:	60c5      	str	r5, [r0, #12]
 8010738:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801073a:	6819      	ldr	r1, [r3, #0]
 801073c:	b151      	cbz	r1, 8010754 <_dtoa_r+0x5c>
 801073e:	685a      	ldr	r2, [r3, #4]
 8010740:	604a      	str	r2, [r1, #4]
 8010742:	2301      	movs	r3, #1
 8010744:	4093      	lsls	r3, r2
 8010746:	608b      	str	r3, [r1, #8]
 8010748:	4620      	mov	r0, r4
 801074a:	f001 fbad 	bl	8011ea8 <_Bfree>
 801074e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010750:	2200      	movs	r2, #0
 8010752:	601a      	str	r2, [r3, #0]
 8010754:	1e3b      	subs	r3, r7, #0
 8010756:	bfb9      	ittee	lt
 8010758:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801075c:	9303      	strlt	r3, [sp, #12]
 801075e:	2300      	movge	r3, #0
 8010760:	f8c8 3000 	strge.w	r3, [r8]
 8010764:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010768:	4ba3      	ldr	r3, [pc, #652]	; (80109f8 <_dtoa_r+0x300>)
 801076a:	bfbc      	itt	lt
 801076c:	2201      	movlt	r2, #1
 801076e:	f8c8 2000 	strlt.w	r2, [r8]
 8010772:	ea33 0309 	bics.w	r3, r3, r9
 8010776:	d11b      	bne.n	80107b0 <_dtoa_r+0xb8>
 8010778:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801077a:	f242 730f 	movw	r3, #9999	; 0x270f
 801077e:	6013      	str	r3, [r2, #0]
 8010780:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010784:	4333      	orrs	r3, r6
 8010786:	f000 857a 	beq.w	801127e <_dtoa_r+0xb86>
 801078a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801078c:	b963      	cbnz	r3, 80107a8 <_dtoa_r+0xb0>
 801078e:	4b9b      	ldr	r3, [pc, #620]	; (80109fc <_dtoa_r+0x304>)
 8010790:	e024      	b.n	80107dc <_dtoa_r+0xe4>
 8010792:	4b9b      	ldr	r3, [pc, #620]	; (8010a00 <_dtoa_r+0x308>)
 8010794:	9300      	str	r3, [sp, #0]
 8010796:	3308      	adds	r3, #8
 8010798:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801079a:	6013      	str	r3, [r2, #0]
 801079c:	9800      	ldr	r0, [sp, #0]
 801079e:	b015      	add	sp, #84	; 0x54
 80107a0:	ecbd 8b02 	vpop	{d8}
 80107a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107a8:	4b94      	ldr	r3, [pc, #592]	; (80109fc <_dtoa_r+0x304>)
 80107aa:	9300      	str	r3, [sp, #0]
 80107ac:	3303      	adds	r3, #3
 80107ae:	e7f3      	b.n	8010798 <_dtoa_r+0xa0>
 80107b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80107b4:	2200      	movs	r2, #0
 80107b6:	ec51 0b17 	vmov	r0, r1, d7
 80107ba:	2300      	movs	r3, #0
 80107bc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80107c0:	f7f0 f9aa 	bl	8000b18 <__aeabi_dcmpeq>
 80107c4:	4680      	mov	r8, r0
 80107c6:	b158      	cbz	r0, 80107e0 <_dtoa_r+0xe8>
 80107c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80107ca:	2301      	movs	r3, #1
 80107cc:	6013      	str	r3, [r2, #0]
 80107ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	f000 8551 	beq.w	8011278 <_dtoa_r+0xb80>
 80107d6:	488b      	ldr	r0, [pc, #556]	; (8010a04 <_dtoa_r+0x30c>)
 80107d8:	6018      	str	r0, [r3, #0]
 80107da:	1e43      	subs	r3, r0, #1
 80107dc:	9300      	str	r3, [sp, #0]
 80107de:	e7dd      	b.n	801079c <_dtoa_r+0xa4>
 80107e0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80107e4:	aa12      	add	r2, sp, #72	; 0x48
 80107e6:	a913      	add	r1, sp, #76	; 0x4c
 80107e8:	4620      	mov	r0, r4
 80107ea:	f001 ff05 	bl	80125f8 <__d2b>
 80107ee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80107f2:	4683      	mov	fp, r0
 80107f4:	2d00      	cmp	r5, #0
 80107f6:	d07c      	beq.n	80108f2 <_dtoa_r+0x1fa>
 80107f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107fa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80107fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010802:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8010806:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801080a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801080e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010812:	4b7d      	ldr	r3, [pc, #500]	; (8010a08 <_dtoa_r+0x310>)
 8010814:	2200      	movs	r2, #0
 8010816:	4630      	mov	r0, r6
 8010818:	4639      	mov	r1, r7
 801081a:	f7ef fd5d 	bl	80002d8 <__aeabi_dsub>
 801081e:	a36e      	add	r3, pc, #440	; (adr r3, 80109d8 <_dtoa_r+0x2e0>)
 8010820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010824:	f7ef ff10 	bl	8000648 <__aeabi_dmul>
 8010828:	a36d      	add	r3, pc, #436	; (adr r3, 80109e0 <_dtoa_r+0x2e8>)
 801082a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801082e:	f7ef fd55 	bl	80002dc <__adddf3>
 8010832:	4606      	mov	r6, r0
 8010834:	4628      	mov	r0, r5
 8010836:	460f      	mov	r7, r1
 8010838:	f7ef fe9c 	bl	8000574 <__aeabi_i2d>
 801083c:	a36a      	add	r3, pc, #424	; (adr r3, 80109e8 <_dtoa_r+0x2f0>)
 801083e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010842:	f7ef ff01 	bl	8000648 <__aeabi_dmul>
 8010846:	4602      	mov	r2, r0
 8010848:	460b      	mov	r3, r1
 801084a:	4630      	mov	r0, r6
 801084c:	4639      	mov	r1, r7
 801084e:	f7ef fd45 	bl	80002dc <__adddf3>
 8010852:	4606      	mov	r6, r0
 8010854:	460f      	mov	r7, r1
 8010856:	f7f0 f9a7 	bl	8000ba8 <__aeabi_d2iz>
 801085a:	2200      	movs	r2, #0
 801085c:	4682      	mov	sl, r0
 801085e:	2300      	movs	r3, #0
 8010860:	4630      	mov	r0, r6
 8010862:	4639      	mov	r1, r7
 8010864:	f7f0 f962 	bl	8000b2c <__aeabi_dcmplt>
 8010868:	b148      	cbz	r0, 801087e <_dtoa_r+0x186>
 801086a:	4650      	mov	r0, sl
 801086c:	f7ef fe82 	bl	8000574 <__aeabi_i2d>
 8010870:	4632      	mov	r2, r6
 8010872:	463b      	mov	r3, r7
 8010874:	f7f0 f950 	bl	8000b18 <__aeabi_dcmpeq>
 8010878:	b908      	cbnz	r0, 801087e <_dtoa_r+0x186>
 801087a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801087e:	f1ba 0f16 	cmp.w	sl, #22
 8010882:	d854      	bhi.n	801092e <_dtoa_r+0x236>
 8010884:	4b61      	ldr	r3, [pc, #388]	; (8010a0c <_dtoa_r+0x314>)
 8010886:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801088a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801088e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010892:	f7f0 f94b 	bl	8000b2c <__aeabi_dcmplt>
 8010896:	2800      	cmp	r0, #0
 8010898:	d04b      	beq.n	8010932 <_dtoa_r+0x23a>
 801089a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801089e:	2300      	movs	r3, #0
 80108a0:	930e      	str	r3, [sp, #56]	; 0x38
 80108a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80108a4:	1b5d      	subs	r5, r3, r5
 80108a6:	1e6b      	subs	r3, r5, #1
 80108a8:	9304      	str	r3, [sp, #16]
 80108aa:	bf43      	ittte	mi
 80108ac:	2300      	movmi	r3, #0
 80108ae:	f1c5 0801 	rsbmi	r8, r5, #1
 80108b2:	9304      	strmi	r3, [sp, #16]
 80108b4:	f04f 0800 	movpl.w	r8, #0
 80108b8:	f1ba 0f00 	cmp.w	sl, #0
 80108bc:	db3b      	blt.n	8010936 <_dtoa_r+0x23e>
 80108be:	9b04      	ldr	r3, [sp, #16]
 80108c0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80108c4:	4453      	add	r3, sl
 80108c6:	9304      	str	r3, [sp, #16]
 80108c8:	2300      	movs	r3, #0
 80108ca:	9306      	str	r3, [sp, #24]
 80108cc:	9b05      	ldr	r3, [sp, #20]
 80108ce:	2b09      	cmp	r3, #9
 80108d0:	d869      	bhi.n	80109a6 <_dtoa_r+0x2ae>
 80108d2:	2b05      	cmp	r3, #5
 80108d4:	bfc4      	itt	gt
 80108d6:	3b04      	subgt	r3, #4
 80108d8:	9305      	strgt	r3, [sp, #20]
 80108da:	9b05      	ldr	r3, [sp, #20]
 80108dc:	f1a3 0302 	sub.w	r3, r3, #2
 80108e0:	bfcc      	ite	gt
 80108e2:	2500      	movgt	r5, #0
 80108e4:	2501      	movle	r5, #1
 80108e6:	2b03      	cmp	r3, #3
 80108e8:	d869      	bhi.n	80109be <_dtoa_r+0x2c6>
 80108ea:	e8df f003 	tbb	[pc, r3]
 80108ee:	4e2c      	.short	0x4e2c
 80108f0:	5a4c      	.short	0x5a4c
 80108f2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80108f6:	441d      	add	r5, r3
 80108f8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80108fc:	2b20      	cmp	r3, #32
 80108fe:	bfc1      	itttt	gt
 8010900:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010904:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010908:	fa09 f303 	lslgt.w	r3, r9, r3
 801090c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010910:	bfda      	itte	le
 8010912:	f1c3 0320 	rsble	r3, r3, #32
 8010916:	fa06 f003 	lslle.w	r0, r6, r3
 801091a:	4318      	orrgt	r0, r3
 801091c:	f7ef fe1a 	bl	8000554 <__aeabi_ui2d>
 8010920:	2301      	movs	r3, #1
 8010922:	4606      	mov	r6, r0
 8010924:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010928:	3d01      	subs	r5, #1
 801092a:	9310      	str	r3, [sp, #64]	; 0x40
 801092c:	e771      	b.n	8010812 <_dtoa_r+0x11a>
 801092e:	2301      	movs	r3, #1
 8010930:	e7b6      	b.n	80108a0 <_dtoa_r+0x1a8>
 8010932:	900e      	str	r0, [sp, #56]	; 0x38
 8010934:	e7b5      	b.n	80108a2 <_dtoa_r+0x1aa>
 8010936:	f1ca 0300 	rsb	r3, sl, #0
 801093a:	9306      	str	r3, [sp, #24]
 801093c:	2300      	movs	r3, #0
 801093e:	eba8 080a 	sub.w	r8, r8, sl
 8010942:	930d      	str	r3, [sp, #52]	; 0x34
 8010944:	e7c2      	b.n	80108cc <_dtoa_r+0x1d4>
 8010946:	2300      	movs	r3, #0
 8010948:	9308      	str	r3, [sp, #32]
 801094a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801094c:	2b00      	cmp	r3, #0
 801094e:	dc39      	bgt.n	80109c4 <_dtoa_r+0x2cc>
 8010950:	f04f 0901 	mov.w	r9, #1
 8010954:	f8cd 9004 	str.w	r9, [sp, #4]
 8010958:	464b      	mov	r3, r9
 801095a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801095e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010960:	2200      	movs	r2, #0
 8010962:	6042      	str	r2, [r0, #4]
 8010964:	2204      	movs	r2, #4
 8010966:	f102 0614 	add.w	r6, r2, #20
 801096a:	429e      	cmp	r6, r3
 801096c:	6841      	ldr	r1, [r0, #4]
 801096e:	d92f      	bls.n	80109d0 <_dtoa_r+0x2d8>
 8010970:	4620      	mov	r0, r4
 8010972:	f001 fa59 	bl	8011e28 <_Balloc>
 8010976:	9000      	str	r0, [sp, #0]
 8010978:	2800      	cmp	r0, #0
 801097a:	d14b      	bne.n	8010a14 <_dtoa_r+0x31c>
 801097c:	4b24      	ldr	r3, [pc, #144]	; (8010a10 <_dtoa_r+0x318>)
 801097e:	4602      	mov	r2, r0
 8010980:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010984:	e6d1      	b.n	801072a <_dtoa_r+0x32>
 8010986:	2301      	movs	r3, #1
 8010988:	e7de      	b.n	8010948 <_dtoa_r+0x250>
 801098a:	2300      	movs	r3, #0
 801098c:	9308      	str	r3, [sp, #32]
 801098e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010990:	eb0a 0903 	add.w	r9, sl, r3
 8010994:	f109 0301 	add.w	r3, r9, #1
 8010998:	2b01      	cmp	r3, #1
 801099a:	9301      	str	r3, [sp, #4]
 801099c:	bfb8      	it	lt
 801099e:	2301      	movlt	r3, #1
 80109a0:	e7dd      	b.n	801095e <_dtoa_r+0x266>
 80109a2:	2301      	movs	r3, #1
 80109a4:	e7f2      	b.n	801098c <_dtoa_r+0x294>
 80109a6:	2501      	movs	r5, #1
 80109a8:	2300      	movs	r3, #0
 80109aa:	9305      	str	r3, [sp, #20]
 80109ac:	9508      	str	r5, [sp, #32]
 80109ae:	f04f 39ff 	mov.w	r9, #4294967295
 80109b2:	2200      	movs	r2, #0
 80109b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80109b8:	2312      	movs	r3, #18
 80109ba:	9209      	str	r2, [sp, #36]	; 0x24
 80109bc:	e7cf      	b.n	801095e <_dtoa_r+0x266>
 80109be:	2301      	movs	r3, #1
 80109c0:	9308      	str	r3, [sp, #32]
 80109c2:	e7f4      	b.n	80109ae <_dtoa_r+0x2b6>
 80109c4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80109c8:	f8cd 9004 	str.w	r9, [sp, #4]
 80109cc:	464b      	mov	r3, r9
 80109ce:	e7c6      	b.n	801095e <_dtoa_r+0x266>
 80109d0:	3101      	adds	r1, #1
 80109d2:	6041      	str	r1, [r0, #4]
 80109d4:	0052      	lsls	r2, r2, #1
 80109d6:	e7c6      	b.n	8010966 <_dtoa_r+0x26e>
 80109d8:	636f4361 	.word	0x636f4361
 80109dc:	3fd287a7 	.word	0x3fd287a7
 80109e0:	8b60c8b3 	.word	0x8b60c8b3
 80109e4:	3fc68a28 	.word	0x3fc68a28
 80109e8:	509f79fb 	.word	0x509f79fb
 80109ec:	3fd34413 	.word	0x3fd34413
 80109f0:	08014c16 	.word	0x08014c16
 80109f4:	08014c2d 	.word	0x08014c2d
 80109f8:	7ff00000 	.word	0x7ff00000
 80109fc:	08014c12 	.word	0x08014c12
 8010a00:	08014c09 	.word	0x08014c09
 8010a04:	08014a8d 	.word	0x08014a8d
 8010a08:	3ff80000 	.word	0x3ff80000
 8010a0c:	08014e08 	.word	0x08014e08
 8010a10:	08014c8c 	.word	0x08014c8c
 8010a14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a16:	9a00      	ldr	r2, [sp, #0]
 8010a18:	601a      	str	r2, [r3, #0]
 8010a1a:	9b01      	ldr	r3, [sp, #4]
 8010a1c:	2b0e      	cmp	r3, #14
 8010a1e:	f200 80ad 	bhi.w	8010b7c <_dtoa_r+0x484>
 8010a22:	2d00      	cmp	r5, #0
 8010a24:	f000 80aa 	beq.w	8010b7c <_dtoa_r+0x484>
 8010a28:	f1ba 0f00 	cmp.w	sl, #0
 8010a2c:	dd36      	ble.n	8010a9c <_dtoa_r+0x3a4>
 8010a2e:	4ac3      	ldr	r2, [pc, #780]	; (8010d3c <_dtoa_r+0x644>)
 8010a30:	f00a 030f 	and.w	r3, sl, #15
 8010a34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010a38:	ed93 7b00 	vldr	d7, [r3]
 8010a3c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010a40:	ea4f 172a 	mov.w	r7, sl, asr #4
 8010a44:	eeb0 8a47 	vmov.f32	s16, s14
 8010a48:	eef0 8a67 	vmov.f32	s17, s15
 8010a4c:	d016      	beq.n	8010a7c <_dtoa_r+0x384>
 8010a4e:	4bbc      	ldr	r3, [pc, #752]	; (8010d40 <_dtoa_r+0x648>)
 8010a50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010a54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010a58:	f7ef ff20 	bl	800089c <__aeabi_ddiv>
 8010a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a60:	f007 070f 	and.w	r7, r7, #15
 8010a64:	2503      	movs	r5, #3
 8010a66:	4eb6      	ldr	r6, [pc, #728]	; (8010d40 <_dtoa_r+0x648>)
 8010a68:	b957      	cbnz	r7, 8010a80 <_dtoa_r+0x388>
 8010a6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010a6e:	ec53 2b18 	vmov	r2, r3, d8
 8010a72:	f7ef ff13 	bl	800089c <__aeabi_ddiv>
 8010a76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010a7a:	e029      	b.n	8010ad0 <_dtoa_r+0x3d8>
 8010a7c:	2502      	movs	r5, #2
 8010a7e:	e7f2      	b.n	8010a66 <_dtoa_r+0x36e>
 8010a80:	07f9      	lsls	r1, r7, #31
 8010a82:	d508      	bpl.n	8010a96 <_dtoa_r+0x39e>
 8010a84:	ec51 0b18 	vmov	r0, r1, d8
 8010a88:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010a8c:	f7ef fddc 	bl	8000648 <__aeabi_dmul>
 8010a90:	ec41 0b18 	vmov	d8, r0, r1
 8010a94:	3501      	adds	r5, #1
 8010a96:	107f      	asrs	r7, r7, #1
 8010a98:	3608      	adds	r6, #8
 8010a9a:	e7e5      	b.n	8010a68 <_dtoa_r+0x370>
 8010a9c:	f000 80a6 	beq.w	8010bec <_dtoa_r+0x4f4>
 8010aa0:	f1ca 0600 	rsb	r6, sl, #0
 8010aa4:	4ba5      	ldr	r3, [pc, #660]	; (8010d3c <_dtoa_r+0x644>)
 8010aa6:	4fa6      	ldr	r7, [pc, #664]	; (8010d40 <_dtoa_r+0x648>)
 8010aa8:	f006 020f 	and.w	r2, r6, #15
 8010aac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ab4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010ab8:	f7ef fdc6 	bl	8000648 <__aeabi_dmul>
 8010abc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ac0:	1136      	asrs	r6, r6, #4
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	2502      	movs	r5, #2
 8010ac6:	2e00      	cmp	r6, #0
 8010ac8:	f040 8085 	bne.w	8010bd6 <_dtoa_r+0x4de>
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d1d2      	bne.n	8010a76 <_dtoa_r+0x37e>
 8010ad0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	f000 808c 	beq.w	8010bf0 <_dtoa_r+0x4f8>
 8010ad8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010adc:	4b99      	ldr	r3, [pc, #612]	; (8010d44 <_dtoa_r+0x64c>)
 8010ade:	2200      	movs	r2, #0
 8010ae0:	4630      	mov	r0, r6
 8010ae2:	4639      	mov	r1, r7
 8010ae4:	f7f0 f822 	bl	8000b2c <__aeabi_dcmplt>
 8010ae8:	2800      	cmp	r0, #0
 8010aea:	f000 8081 	beq.w	8010bf0 <_dtoa_r+0x4f8>
 8010aee:	9b01      	ldr	r3, [sp, #4]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d07d      	beq.n	8010bf0 <_dtoa_r+0x4f8>
 8010af4:	f1b9 0f00 	cmp.w	r9, #0
 8010af8:	dd3c      	ble.n	8010b74 <_dtoa_r+0x47c>
 8010afa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010afe:	9307      	str	r3, [sp, #28]
 8010b00:	2200      	movs	r2, #0
 8010b02:	4b91      	ldr	r3, [pc, #580]	; (8010d48 <_dtoa_r+0x650>)
 8010b04:	4630      	mov	r0, r6
 8010b06:	4639      	mov	r1, r7
 8010b08:	f7ef fd9e 	bl	8000648 <__aeabi_dmul>
 8010b0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b10:	3501      	adds	r5, #1
 8010b12:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8010b16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010b1a:	4628      	mov	r0, r5
 8010b1c:	f7ef fd2a 	bl	8000574 <__aeabi_i2d>
 8010b20:	4632      	mov	r2, r6
 8010b22:	463b      	mov	r3, r7
 8010b24:	f7ef fd90 	bl	8000648 <__aeabi_dmul>
 8010b28:	4b88      	ldr	r3, [pc, #544]	; (8010d4c <_dtoa_r+0x654>)
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	f7ef fbd6 	bl	80002dc <__adddf3>
 8010b30:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8010b34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b38:	9303      	str	r3, [sp, #12]
 8010b3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d15c      	bne.n	8010bfa <_dtoa_r+0x502>
 8010b40:	4b83      	ldr	r3, [pc, #524]	; (8010d50 <_dtoa_r+0x658>)
 8010b42:	2200      	movs	r2, #0
 8010b44:	4630      	mov	r0, r6
 8010b46:	4639      	mov	r1, r7
 8010b48:	f7ef fbc6 	bl	80002d8 <__aeabi_dsub>
 8010b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010b50:	4606      	mov	r6, r0
 8010b52:	460f      	mov	r7, r1
 8010b54:	f7f0 f808 	bl	8000b68 <__aeabi_dcmpgt>
 8010b58:	2800      	cmp	r0, #0
 8010b5a:	f040 8296 	bne.w	801108a <_dtoa_r+0x992>
 8010b5e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010b62:	4630      	mov	r0, r6
 8010b64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b68:	4639      	mov	r1, r7
 8010b6a:	f7ef ffdf 	bl	8000b2c <__aeabi_dcmplt>
 8010b6e:	2800      	cmp	r0, #0
 8010b70:	f040 8288 	bne.w	8011084 <_dtoa_r+0x98c>
 8010b74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010b78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010b7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	f2c0 8158 	blt.w	8010e34 <_dtoa_r+0x73c>
 8010b84:	f1ba 0f0e 	cmp.w	sl, #14
 8010b88:	f300 8154 	bgt.w	8010e34 <_dtoa_r+0x73c>
 8010b8c:	4b6b      	ldr	r3, [pc, #428]	; (8010d3c <_dtoa_r+0x644>)
 8010b8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010b92:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	f280 80e3 	bge.w	8010d64 <_dtoa_r+0x66c>
 8010b9e:	9b01      	ldr	r3, [sp, #4]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	f300 80df 	bgt.w	8010d64 <_dtoa_r+0x66c>
 8010ba6:	f040 826d 	bne.w	8011084 <_dtoa_r+0x98c>
 8010baa:	4b69      	ldr	r3, [pc, #420]	; (8010d50 <_dtoa_r+0x658>)
 8010bac:	2200      	movs	r2, #0
 8010bae:	4640      	mov	r0, r8
 8010bb0:	4649      	mov	r1, r9
 8010bb2:	f7ef fd49 	bl	8000648 <__aeabi_dmul>
 8010bb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010bba:	f7ef ffcb 	bl	8000b54 <__aeabi_dcmpge>
 8010bbe:	9e01      	ldr	r6, [sp, #4]
 8010bc0:	4637      	mov	r7, r6
 8010bc2:	2800      	cmp	r0, #0
 8010bc4:	f040 8243 	bne.w	801104e <_dtoa_r+0x956>
 8010bc8:	9d00      	ldr	r5, [sp, #0]
 8010bca:	2331      	movs	r3, #49	; 0x31
 8010bcc:	f805 3b01 	strb.w	r3, [r5], #1
 8010bd0:	f10a 0a01 	add.w	sl, sl, #1
 8010bd4:	e23f      	b.n	8011056 <_dtoa_r+0x95e>
 8010bd6:	07f2      	lsls	r2, r6, #31
 8010bd8:	d505      	bpl.n	8010be6 <_dtoa_r+0x4ee>
 8010bda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bde:	f7ef fd33 	bl	8000648 <__aeabi_dmul>
 8010be2:	3501      	adds	r5, #1
 8010be4:	2301      	movs	r3, #1
 8010be6:	1076      	asrs	r6, r6, #1
 8010be8:	3708      	adds	r7, #8
 8010bea:	e76c      	b.n	8010ac6 <_dtoa_r+0x3ce>
 8010bec:	2502      	movs	r5, #2
 8010bee:	e76f      	b.n	8010ad0 <_dtoa_r+0x3d8>
 8010bf0:	9b01      	ldr	r3, [sp, #4]
 8010bf2:	f8cd a01c 	str.w	sl, [sp, #28]
 8010bf6:	930c      	str	r3, [sp, #48]	; 0x30
 8010bf8:	e78d      	b.n	8010b16 <_dtoa_r+0x41e>
 8010bfa:	9900      	ldr	r1, [sp, #0]
 8010bfc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010bfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c00:	4b4e      	ldr	r3, [pc, #312]	; (8010d3c <_dtoa_r+0x644>)
 8010c02:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010c06:	4401      	add	r1, r0
 8010c08:	9102      	str	r1, [sp, #8]
 8010c0a:	9908      	ldr	r1, [sp, #32]
 8010c0c:	eeb0 8a47 	vmov.f32	s16, s14
 8010c10:	eef0 8a67 	vmov.f32	s17, s15
 8010c14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010c1c:	2900      	cmp	r1, #0
 8010c1e:	d045      	beq.n	8010cac <_dtoa_r+0x5b4>
 8010c20:	494c      	ldr	r1, [pc, #304]	; (8010d54 <_dtoa_r+0x65c>)
 8010c22:	2000      	movs	r0, #0
 8010c24:	f7ef fe3a 	bl	800089c <__aeabi_ddiv>
 8010c28:	ec53 2b18 	vmov	r2, r3, d8
 8010c2c:	f7ef fb54 	bl	80002d8 <__aeabi_dsub>
 8010c30:	9d00      	ldr	r5, [sp, #0]
 8010c32:	ec41 0b18 	vmov	d8, r0, r1
 8010c36:	4639      	mov	r1, r7
 8010c38:	4630      	mov	r0, r6
 8010c3a:	f7ef ffb5 	bl	8000ba8 <__aeabi_d2iz>
 8010c3e:	900c      	str	r0, [sp, #48]	; 0x30
 8010c40:	f7ef fc98 	bl	8000574 <__aeabi_i2d>
 8010c44:	4602      	mov	r2, r0
 8010c46:	460b      	mov	r3, r1
 8010c48:	4630      	mov	r0, r6
 8010c4a:	4639      	mov	r1, r7
 8010c4c:	f7ef fb44 	bl	80002d8 <__aeabi_dsub>
 8010c50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c52:	3330      	adds	r3, #48	; 0x30
 8010c54:	f805 3b01 	strb.w	r3, [r5], #1
 8010c58:	ec53 2b18 	vmov	r2, r3, d8
 8010c5c:	4606      	mov	r6, r0
 8010c5e:	460f      	mov	r7, r1
 8010c60:	f7ef ff64 	bl	8000b2c <__aeabi_dcmplt>
 8010c64:	2800      	cmp	r0, #0
 8010c66:	d165      	bne.n	8010d34 <_dtoa_r+0x63c>
 8010c68:	4632      	mov	r2, r6
 8010c6a:	463b      	mov	r3, r7
 8010c6c:	4935      	ldr	r1, [pc, #212]	; (8010d44 <_dtoa_r+0x64c>)
 8010c6e:	2000      	movs	r0, #0
 8010c70:	f7ef fb32 	bl	80002d8 <__aeabi_dsub>
 8010c74:	ec53 2b18 	vmov	r2, r3, d8
 8010c78:	f7ef ff58 	bl	8000b2c <__aeabi_dcmplt>
 8010c7c:	2800      	cmp	r0, #0
 8010c7e:	f040 80b9 	bne.w	8010df4 <_dtoa_r+0x6fc>
 8010c82:	9b02      	ldr	r3, [sp, #8]
 8010c84:	429d      	cmp	r5, r3
 8010c86:	f43f af75 	beq.w	8010b74 <_dtoa_r+0x47c>
 8010c8a:	4b2f      	ldr	r3, [pc, #188]	; (8010d48 <_dtoa_r+0x650>)
 8010c8c:	ec51 0b18 	vmov	r0, r1, d8
 8010c90:	2200      	movs	r2, #0
 8010c92:	f7ef fcd9 	bl	8000648 <__aeabi_dmul>
 8010c96:	4b2c      	ldr	r3, [pc, #176]	; (8010d48 <_dtoa_r+0x650>)
 8010c98:	ec41 0b18 	vmov	d8, r0, r1
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	4630      	mov	r0, r6
 8010ca0:	4639      	mov	r1, r7
 8010ca2:	f7ef fcd1 	bl	8000648 <__aeabi_dmul>
 8010ca6:	4606      	mov	r6, r0
 8010ca8:	460f      	mov	r7, r1
 8010caa:	e7c4      	b.n	8010c36 <_dtoa_r+0x53e>
 8010cac:	ec51 0b17 	vmov	r0, r1, d7
 8010cb0:	f7ef fcca 	bl	8000648 <__aeabi_dmul>
 8010cb4:	9b02      	ldr	r3, [sp, #8]
 8010cb6:	9d00      	ldr	r5, [sp, #0]
 8010cb8:	930c      	str	r3, [sp, #48]	; 0x30
 8010cba:	ec41 0b18 	vmov	d8, r0, r1
 8010cbe:	4639      	mov	r1, r7
 8010cc0:	4630      	mov	r0, r6
 8010cc2:	f7ef ff71 	bl	8000ba8 <__aeabi_d2iz>
 8010cc6:	9011      	str	r0, [sp, #68]	; 0x44
 8010cc8:	f7ef fc54 	bl	8000574 <__aeabi_i2d>
 8010ccc:	4602      	mov	r2, r0
 8010cce:	460b      	mov	r3, r1
 8010cd0:	4630      	mov	r0, r6
 8010cd2:	4639      	mov	r1, r7
 8010cd4:	f7ef fb00 	bl	80002d8 <__aeabi_dsub>
 8010cd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010cda:	3330      	adds	r3, #48	; 0x30
 8010cdc:	f805 3b01 	strb.w	r3, [r5], #1
 8010ce0:	9b02      	ldr	r3, [sp, #8]
 8010ce2:	429d      	cmp	r5, r3
 8010ce4:	4606      	mov	r6, r0
 8010ce6:	460f      	mov	r7, r1
 8010ce8:	f04f 0200 	mov.w	r2, #0
 8010cec:	d134      	bne.n	8010d58 <_dtoa_r+0x660>
 8010cee:	4b19      	ldr	r3, [pc, #100]	; (8010d54 <_dtoa_r+0x65c>)
 8010cf0:	ec51 0b18 	vmov	r0, r1, d8
 8010cf4:	f7ef faf2 	bl	80002dc <__adddf3>
 8010cf8:	4602      	mov	r2, r0
 8010cfa:	460b      	mov	r3, r1
 8010cfc:	4630      	mov	r0, r6
 8010cfe:	4639      	mov	r1, r7
 8010d00:	f7ef ff32 	bl	8000b68 <__aeabi_dcmpgt>
 8010d04:	2800      	cmp	r0, #0
 8010d06:	d175      	bne.n	8010df4 <_dtoa_r+0x6fc>
 8010d08:	ec53 2b18 	vmov	r2, r3, d8
 8010d0c:	4911      	ldr	r1, [pc, #68]	; (8010d54 <_dtoa_r+0x65c>)
 8010d0e:	2000      	movs	r0, #0
 8010d10:	f7ef fae2 	bl	80002d8 <__aeabi_dsub>
 8010d14:	4602      	mov	r2, r0
 8010d16:	460b      	mov	r3, r1
 8010d18:	4630      	mov	r0, r6
 8010d1a:	4639      	mov	r1, r7
 8010d1c:	f7ef ff06 	bl	8000b2c <__aeabi_dcmplt>
 8010d20:	2800      	cmp	r0, #0
 8010d22:	f43f af27 	beq.w	8010b74 <_dtoa_r+0x47c>
 8010d26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010d28:	1e6b      	subs	r3, r5, #1
 8010d2a:	930c      	str	r3, [sp, #48]	; 0x30
 8010d2c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010d30:	2b30      	cmp	r3, #48	; 0x30
 8010d32:	d0f8      	beq.n	8010d26 <_dtoa_r+0x62e>
 8010d34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010d38:	e04a      	b.n	8010dd0 <_dtoa_r+0x6d8>
 8010d3a:	bf00      	nop
 8010d3c:	08014e08 	.word	0x08014e08
 8010d40:	08014de0 	.word	0x08014de0
 8010d44:	3ff00000 	.word	0x3ff00000
 8010d48:	40240000 	.word	0x40240000
 8010d4c:	401c0000 	.word	0x401c0000
 8010d50:	40140000 	.word	0x40140000
 8010d54:	3fe00000 	.word	0x3fe00000
 8010d58:	4baf      	ldr	r3, [pc, #700]	; (8011018 <_dtoa_r+0x920>)
 8010d5a:	f7ef fc75 	bl	8000648 <__aeabi_dmul>
 8010d5e:	4606      	mov	r6, r0
 8010d60:	460f      	mov	r7, r1
 8010d62:	e7ac      	b.n	8010cbe <_dtoa_r+0x5c6>
 8010d64:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010d68:	9d00      	ldr	r5, [sp, #0]
 8010d6a:	4642      	mov	r2, r8
 8010d6c:	464b      	mov	r3, r9
 8010d6e:	4630      	mov	r0, r6
 8010d70:	4639      	mov	r1, r7
 8010d72:	f7ef fd93 	bl	800089c <__aeabi_ddiv>
 8010d76:	f7ef ff17 	bl	8000ba8 <__aeabi_d2iz>
 8010d7a:	9002      	str	r0, [sp, #8]
 8010d7c:	f7ef fbfa 	bl	8000574 <__aeabi_i2d>
 8010d80:	4642      	mov	r2, r8
 8010d82:	464b      	mov	r3, r9
 8010d84:	f7ef fc60 	bl	8000648 <__aeabi_dmul>
 8010d88:	4602      	mov	r2, r0
 8010d8a:	460b      	mov	r3, r1
 8010d8c:	4630      	mov	r0, r6
 8010d8e:	4639      	mov	r1, r7
 8010d90:	f7ef faa2 	bl	80002d8 <__aeabi_dsub>
 8010d94:	9e02      	ldr	r6, [sp, #8]
 8010d96:	9f01      	ldr	r7, [sp, #4]
 8010d98:	3630      	adds	r6, #48	; 0x30
 8010d9a:	f805 6b01 	strb.w	r6, [r5], #1
 8010d9e:	9e00      	ldr	r6, [sp, #0]
 8010da0:	1bae      	subs	r6, r5, r6
 8010da2:	42b7      	cmp	r7, r6
 8010da4:	4602      	mov	r2, r0
 8010da6:	460b      	mov	r3, r1
 8010da8:	d137      	bne.n	8010e1a <_dtoa_r+0x722>
 8010daa:	f7ef fa97 	bl	80002dc <__adddf3>
 8010dae:	4642      	mov	r2, r8
 8010db0:	464b      	mov	r3, r9
 8010db2:	4606      	mov	r6, r0
 8010db4:	460f      	mov	r7, r1
 8010db6:	f7ef fed7 	bl	8000b68 <__aeabi_dcmpgt>
 8010dba:	b9c8      	cbnz	r0, 8010df0 <_dtoa_r+0x6f8>
 8010dbc:	4642      	mov	r2, r8
 8010dbe:	464b      	mov	r3, r9
 8010dc0:	4630      	mov	r0, r6
 8010dc2:	4639      	mov	r1, r7
 8010dc4:	f7ef fea8 	bl	8000b18 <__aeabi_dcmpeq>
 8010dc8:	b110      	cbz	r0, 8010dd0 <_dtoa_r+0x6d8>
 8010dca:	9b02      	ldr	r3, [sp, #8]
 8010dcc:	07d9      	lsls	r1, r3, #31
 8010dce:	d40f      	bmi.n	8010df0 <_dtoa_r+0x6f8>
 8010dd0:	4620      	mov	r0, r4
 8010dd2:	4659      	mov	r1, fp
 8010dd4:	f001 f868 	bl	8011ea8 <_Bfree>
 8010dd8:	2300      	movs	r3, #0
 8010dda:	702b      	strb	r3, [r5, #0]
 8010ddc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010dde:	f10a 0001 	add.w	r0, sl, #1
 8010de2:	6018      	str	r0, [r3, #0]
 8010de4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	f43f acd8 	beq.w	801079c <_dtoa_r+0xa4>
 8010dec:	601d      	str	r5, [r3, #0]
 8010dee:	e4d5      	b.n	801079c <_dtoa_r+0xa4>
 8010df0:	f8cd a01c 	str.w	sl, [sp, #28]
 8010df4:	462b      	mov	r3, r5
 8010df6:	461d      	mov	r5, r3
 8010df8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010dfc:	2a39      	cmp	r2, #57	; 0x39
 8010dfe:	d108      	bne.n	8010e12 <_dtoa_r+0x71a>
 8010e00:	9a00      	ldr	r2, [sp, #0]
 8010e02:	429a      	cmp	r2, r3
 8010e04:	d1f7      	bne.n	8010df6 <_dtoa_r+0x6fe>
 8010e06:	9a07      	ldr	r2, [sp, #28]
 8010e08:	9900      	ldr	r1, [sp, #0]
 8010e0a:	3201      	adds	r2, #1
 8010e0c:	9207      	str	r2, [sp, #28]
 8010e0e:	2230      	movs	r2, #48	; 0x30
 8010e10:	700a      	strb	r2, [r1, #0]
 8010e12:	781a      	ldrb	r2, [r3, #0]
 8010e14:	3201      	adds	r2, #1
 8010e16:	701a      	strb	r2, [r3, #0]
 8010e18:	e78c      	b.n	8010d34 <_dtoa_r+0x63c>
 8010e1a:	4b7f      	ldr	r3, [pc, #508]	; (8011018 <_dtoa_r+0x920>)
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	f7ef fc13 	bl	8000648 <__aeabi_dmul>
 8010e22:	2200      	movs	r2, #0
 8010e24:	2300      	movs	r3, #0
 8010e26:	4606      	mov	r6, r0
 8010e28:	460f      	mov	r7, r1
 8010e2a:	f7ef fe75 	bl	8000b18 <__aeabi_dcmpeq>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	d09b      	beq.n	8010d6a <_dtoa_r+0x672>
 8010e32:	e7cd      	b.n	8010dd0 <_dtoa_r+0x6d8>
 8010e34:	9a08      	ldr	r2, [sp, #32]
 8010e36:	2a00      	cmp	r2, #0
 8010e38:	f000 80c4 	beq.w	8010fc4 <_dtoa_r+0x8cc>
 8010e3c:	9a05      	ldr	r2, [sp, #20]
 8010e3e:	2a01      	cmp	r2, #1
 8010e40:	f300 80a8 	bgt.w	8010f94 <_dtoa_r+0x89c>
 8010e44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010e46:	2a00      	cmp	r2, #0
 8010e48:	f000 80a0 	beq.w	8010f8c <_dtoa_r+0x894>
 8010e4c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010e50:	9e06      	ldr	r6, [sp, #24]
 8010e52:	4645      	mov	r5, r8
 8010e54:	9a04      	ldr	r2, [sp, #16]
 8010e56:	2101      	movs	r1, #1
 8010e58:	441a      	add	r2, r3
 8010e5a:	4620      	mov	r0, r4
 8010e5c:	4498      	add	r8, r3
 8010e5e:	9204      	str	r2, [sp, #16]
 8010e60:	f001 f928 	bl	80120b4 <__i2b>
 8010e64:	4607      	mov	r7, r0
 8010e66:	2d00      	cmp	r5, #0
 8010e68:	dd0b      	ble.n	8010e82 <_dtoa_r+0x78a>
 8010e6a:	9b04      	ldr	r3, [sp, #16]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	dd08      	ble.n	8010e82 <_dtoa_r+0x78a>
 8010e70:	42ab      	cmp	r3, r5
 8010e72:	9a04      	ldr	r2, [sp, #16]
 8010e74:	bfa8      	it	ge
 8010e76:	462b      	movge	r3, r5
 8010e78:	eba8 0803 	sub.w	r8, r8, r3
 8010e7c:	1aed      	subs	r5, r5, r3
 8010e7e:	1ad3      	subs	r3, r2, r3
 8010e80:	9304      	str	r3, [sp, #16]
 8010e82:	9b06      	ldr	r3, [sp, #24]
 8010e84:	b1fb      	cbz	r3, 8010ec6 <_dtoa_r+0x7ce>
 8010e86:	9b08      	ldr	r3, [sp, #32]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	f000 809f 	beq.w	8010fcc <_dtoa_r+0x8d4>
 8010e8e:	2e00      	cmp	r6, #0
 8010e90:	dd11      	ble.n	8010eb6 <_dtoa_r+0x7be>
 8010e92:	4639      	mov	r1, r7
 8010e94:	4632      	mov	r2, r6
 8010e96:	4620      	mov	r0, r4
 8010e98:	f001 f9c8 	bl	801222c <__pow5mult>
 8010e9c:	465a      	mov	r2, fp
 8010e9e:	4601      	mov	r1, r0
 8010ea0:	4607      	mov	r7, r0
 8010ea2:	4620      	mov	r0, r4
 8010ea4:	f001 f91c 	bl	80120e0 <__multiply>
 8010ea8:	4659      	mov	r1, fp
 8010eaa:	9007      	str	r0, [sp, #28]
 8010eac:	4620      	mov	r0, r4
 8010eae:	f000 fffb 	bl	8011ea8 <_Bfree>
 8010eb2:	9b07      	ldr	r3, [sp, #28]
 8010eb4:	469b      	mov	fp, r3
 8010eb6:	9b06      	ldr	r3, [sp, #24]
 8010eb8:	1b9a      	subs	r2, r3, r6
 8010eba:	d004      	beq.n	8010ec6 <_dtoa_r+0x7ce>
 8010ebc:	4659      	mov	r1, fp
 8010ebe:	4620      	mov	r0, r4
 8010ec0:	f001 f9b4 	bl	801222c <__pow5mult>
 8010ec4:	4683      	mov	fp, r0
 8010ec6:	2101      	movs	r1, #1
 8010ec8:	4620      	mov	r0, r4
 8010eca:	f001 f8f3 	bl	80120b4 <__i2b>
 8010ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	4606      	mov	r6, r0
 8010ed4:	dd7c      	ble.n	8010fd0 <_dtoa_r+0x8d8>
 8010ed6:	461a      	mov	r2, r3
 8010ed8:	4601      	mov	r1, r0
 8010eda:	4620      	mov	r0, r4
 8010edc:	f001 f9a6 	bl	801222c <__pow5mult>
 8010ee0:	9b05      	ldr	r3, [sp, #20]
 8010ee2:	2b01      	cmp	r3, #1
 8010ee4:	4606      	mov	r6, r0
 8010ee6:	dd76      	ble.n	8010fd6 <_dtoa_r+0x8de>
 8010ee8:	2300      	movs	r3, #0
 8010eea:	9306      	str	r3, [sp, #24]
 8010eec:	6933      	ldr	r3, [r6, #16]
 8010eee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010ef2:	6918      	ldr	r0, [r3, #16]
 8010ef4:	f001 f88e 	bl	8012014 <__hi0bits>
 8010ef8:	f1c0 0020 	rsb	r0, r0, #32
 8010efc:	9b04      	ldr	r3, [sp, #16]
 8010efe:	4418      	add	r0, r3
 8010f00:	f010 001f 	ands.w	r0, r0, #31
 8010f04:	f000 8086 	beq.w	8011014 <_dtoa_r+0x91c>
 8010f08:	f1c0 0320 	rsb	r3, r0, #32
 8010f0c:	2b04      	cmp	r3, #4
 8010f0e:	dd7f      	ble.n	8011010 <_dtoa_r+0x918>
 8010f10:	f1c0 001c 	rsb	r0, r0, #28
 8010f14:	9b04      	ldr	r3, [sp, #16]
 8010f16:	4403      	add	r3, r0
 8010f18:	4480      	add	r8, r0
 8010f1a:	4405      	add	r5, r0
 8010f1c:	9304      	str	r3, [sp, #16]
 8010f1e:	f1b8 0f00 	cmp.w	r8, #0
 8010f22:	dd05      	ble.n	8010f30 <_dtoa_r+0x838>
 8010f24:	4659      	mov	r1, fp
 8010f26:	4642      	mov	r2, r8
 8010f28:	4620      	mov	r0, r4
 8010f2a:	f001 f9d9 	bl	80122e0 <__lshift>
 8010f2e:	4683      	mov	fp, r0
 8010f30:	9b04      	ldr	r3, [sp, #16]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	dd05      	ble.n	8010f42 <_dtoa_r+0x84a>
 8010f36:	4631      	mov	r1, r6
 8010f38:	461a      	mov	r2, r3
 8010f3a:	4620      	mov	r0, r4
 8010f3c:	f001 f9d0 	bl	80122e0 <__lshift>
 8010f40:	4606      	mov	r6, r0
 8010f42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d069      	beq.n	801101c <_dtoa_r+0x924>
 8010f48:	4631      	mov	r1, r6
 8010f4a:	4658      	mov	r0, fp
 8010f4c:	f001 fa34 	bl	80123b8 <__mcmp>
 8010f50:	2800      	cmp	r0, #0
 8010f52:	da63      	bge.n	801101c <_dtoa_r+0x924>
 8010f54:	2300      	movs	r3, #0
 8010f56:	4659      	mov	r1, fp
 8010f58:	220a      	movs	r2, #10
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f000 ffc6 	bl	8011eec <__multadd>
 8010f60:	9b08      	ldr	r3, [sp, #32]
 8010f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010f66:	4683      	mov	fp, r0
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	f000 818f 	beq.w	801128c <_dtoa_r+0xb94>
 8010f6e:	4639      	mov	r1, r7
 8010f70:	2300      	movs	r3, #0
 8010f72:	220a      	movs	r2, #10
 8010f74:	4620      	mov	r0, r4
 8010f76:	f000 ffb9 	bl	8011eec <__multadd>
 8010f7a:	f1b9 0f00 	cmp.w	r9, #0
 8010f7e:	4607      	mov	r7, r0
 8010f80:	f300 808e 	bgt.w	80110a0 <_dtoa_r+0x9a8>
 8010f84:	9b05      	ldr	r3, [sp, #20]
 8010f86:	2b02      	cmp	r3, #2
 8010f88:	dc50      	bgt.n	801102c <_dtoa_r+0x934>
 8010f8a:	e089      	b.n	80110a0 <_dtoa_r+0x9a8>
 8010f8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010f8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010f92:	e75d      	b.n	8010e50 <_dtoa_r+0x758>
 8010f94:	9b01      	ldr	r3, [sp, #4]
 8010f96:	1e5e      	subs	r6, r3, #1
 8010f98:	9b06      	ldr	r3, [sp, #24]
 8010f9a:	42b3      	cmp	r3, r6
 8010f9c:	bfbf      	itttt	lt
 8010f9e:	9b06      	ldrlt	r3, [sp, #24]
 8010fa0:	9606      	strlt	r6, [sp, #24]
 8010fa2:	1af2      	sublt	r2, r6, r3
 8010fa4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8010fa6:	bfb6      	itet	lt
 8010fa8:	189b      	addlt	r3, r3, r2
 8010faa:	1b9e      	subge	r6, r3, r6
 8010fac:	930d      	strlt	r3, [sp, #52]	; 0x34
 8010fae:	9b01      	ldr	r3, [sp, #4]
 8010fb0:	bfb8      	it	lt
 8010fb2:	2600      	movlt	r6, #0
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	bfb5      	itete	lt
 8010fb8:	eba8 0503 	sublt.w	r5, r8, r3
 8010fbc:	9b01      	ldrge	r3, [sp, #4]
 8010fbe:	2300      	movlt	r3, #0
 8010fc0:	4645      	movge	r5, r8
 8010fc2:	e747      	b.n	8010e54 <_dtoa_r+0x75c>
 8010fc4:	9e06      	ldr	r6, [sp, #24]
 8010fc6:	9f08      	ldr	r7, [sp, #32]
 8010fc8:	4645      	mov	r5, r8
 8010fca:	e74c      	b.n	8010e66 <_dtoa_r+0x76e>
 8010fcc:	9a06      	ldr	r2, [sp, #24]
 8010fce:	e775      	b.n	8010ebc <_dtoa_r+0x7c4>
 8010fd0:	9b05      	ldr	r3, [sp, #20]
 8010fd2:	2b01      	cmp	r3, #1
 8010fd4:	dc18      	bgt.n	8011008 <_dtoa_r+0x910>
 8010fd6:	9b02      	ldr	r3, [sp, #8]
 8010fd8:	b9b3      	cbnz	r3, 8011008 <_dtoa_r+0x910>
 8010fda:	9b03      	ldr	r3, [sp, #12]
 8010fdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010fe0:	b9a3      	cbnz	r3, 801100c <_dtoa_r+0x914>
 8010fe2:	9b03      	ldr	r3, [sp, #12]
 8010fe4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010fe8:	0d1b      	lsrs	r3, r3, #20
 8010fea:	051b      	lsls	r3, r3, #20
 8010fec:	b12b      	cbz	r3, 8010ffa <_dtoa_r+0x902>
 8010fee:	9b04      	ldr	r3, [sp, #16]
 8010ff0:	3301      	adds	r3, #1
 8010ff2:	9304      	str	r3, [sp, #16]
 8010ff4:	f108 0801 	add.w	r8, r8, #1
 8010ff8:	2301      	movs	r3, #1
 8010ffa:	9306      	str	r3, [sp, #24]
 8010ffc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	f47f af74 	bne.w	8010eec <_dtoa_r+0x7f4>
 8011004:	2001      	movs	r0, #1
 8011006:	e779      	b.n	8010efc <_dtoa_r+0x804>
 8011008:	2300      	movs	r3, #0
 801100a:	e7f6      	b.n	8010ffa <_dtoa_r+0x902>
 801100c:	9b02      	ldr	r3, [sp, #8]
 801100e:	e7f4      	b.n	8010ffa <_dtoa_r+0x902>
 8011010:	d085      	beq.n	8010f1e <_dtoa_r+0x826>
 8011012:	4618      	mov	r0, r3
 8011014:	301c      	adds	r0, #28
 8011016:	e77d      	b.n	8010f14 <_dtoa_r+0x81c>
 8011018:	40240000 	.word	0x40240000
 801101c:	9b01      	ldr	r3, [sp, #4]
 801101e:	2b00      	cmp	r3, #0
 8011020:	dc38      	bgt.n	8011094 <_dtoa_r+0x99c>
 8011022:	9b05      	ldr	r3, [sp, #20]
 8011024:	2b02      	cmp	r3, #2
 8011026:	dd35      	ble.n	8011094 <_dtoa_r+0x99c>
 8011028:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801102c:	f1b9 0f00 	cmp.w	r9, #0
 8011030:	d10d      	bne.n	801104e <_dtoa_r+0x956>
 8011032:	4631      	mov	r1, r6
 8011034:	464b      	mov	r3, r9
 8011036:	2205      	movs	r2, #5
 8011038:	4620      	mov	r0, r4
 801103a:	f000 ff57 	bl	8011eec <__multadd>
 801103e:	4601      	mov	r1, r0
 8011040:	4606      	mov	r6, r0
 8011042:	4658      	mov	r0, fp
 8011044:	f001 f9b8 	bl	80123b8 <__mcmp>
 8011048:	2800      	cmp	r0, #0
 801104a:	f73f adbd 	bgt.w	8010bc8 <_dtoa_r+0x4d0>
 801104e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011050:	9d00      	ldr	r5, [sp, #0]
 8011052:	ea6f 0a03 	mvn.w	sl, r3
 8011056:	f04f 0800 	mov.w	r8, #0
 801105a:	4631      	mov	r1, r6
 801105c:	4620      	mov	r0, r4
 801105e:	f000 ff23 	bl	8011ea8 <_Bfree>
 8011062:	2f00      	cmp	r7, #0
 8011064:	f43f aeb4 	beq.w	8010dd0 <_dtoa_r+0x6d8>
 8011068:	f1b8 0f00 	cmp.w	r8, #0
 801106c:	d005      	beq.n	801107a <_dtoa_r+0x982>
 801106e:	45b8      	cmp	r8, r7
 8011070:	d003      	beq.n	801107a <_dtoa_r+0x982>
 8011072:	4641      	mov	r1, r8
 8011074:	4620      	mov	r0, r4
 8011076:	f000 ff17 	bl	8011ea8 <_Bfree>
 801107a:	4639      	mov	r1, r7
 801107c:	4620      	mov	r0, r4
 801107e:	f000 ff13 	bl	8011ea8 <_Bfree>
 8011082:	e6a5      	b.n	8010dd0 <_dtoa_r+0x6d8>
 8011084:	2600      	movs	r6, #0
 8011086:	4637      	mov	r7, r6
 8011088:	e7e1      	b.n	801104e <_dtoa_r+0x956>
 801108a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801108c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011090:	4637      	mov	r7, r6
 8011092:	e599      	b.n	8010bc8 <_dtoa_r+0x4d0>
 8011094:	9b08      	ldr	r3, [sp, #32]
 8011096:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801109a:	2b00      	cmp	r3, #0
 801109c:	f000 80fd 	beq.w	801129a <_dtoa_r+0xba2>
 80110a0:	2d00      	cmp	r5, #0
 80110a2:	dd05      	ble.n	80110b0 <_dtoa_r+0x9b8>
 80110a4:	4639      	mov	r1, r7
 80110a6:	462a      	mov	r2, r5
 80110a8:	4620      	mov	r0, r4
 80110aa:	f001 f919 	bl	80122e0 <__lshift>
 80110ae:	4607      	mov	r7, r0
 80110b0:	9b06      	ldr	r3, [sp, #24]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d05c      	beq.n	8011170 <_dtoa_r+0xa78>
 80110b6:	6879      	ldr	r1, [r7, #4]
 80110b8:	4620      	mov	r0, r4
 80110ba:	f000 feb5 	bl	8011e28 <_Balloc>
 80110be:	4605      	mov	r5, r0
 80110c0:	b928      	cbnz	r0, 80110ce <_dtoa_r+0x9d6>
 80110c2:	4b80      	ldr	r3, [pc, #512]	; (80112c4 <_dtoa_r+0xbcc>)
 80110c4:	4602      	mov	r2, r0
 80110c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80110ca:	f7ff bb2e 	b.w	801072a <_dtoa_r+0x32>
 80110ce:	693a      	ldr	r2, [r7, #16]
 80110d0:	3202      	adds	r2, #2
 80110d2:	0092      	lsls	r2, r2, #2
 80110d4:	f107 010c 	add.w	r1, r7, #12
 80110d8:	300c      	adds	r0, #12
 80110da:	f7fd fae3 	bl	800e6a4 <memcpy>
 80110de:	2201      	movs	r2, #1
 80110e0:	4629      	mov	r1, r5
 80110e2:	4620      	mov	r0, r4
 80110e4:	f001 f8fc 	bl	80122e0 <__lshift>
 80110e8:	9b00      	ldr	r3, [sp, #0]
 80110ea:	3301      	adds	r3, #1
 80110ec:	9301      	str	r3, [sp, #4]
 80110ee:	9b00      	ldr	r3, [sp, #0]
 80110f0:	444b      	add	r3, r9
 80110f2:	9307      	str	r3, [sp, #28]
 80110f4:	9b02      	ldr	r3, [sp, #8]
 80110f6:	f003 0301 	and.w	r3, r3, #1
 80110fa:	46b8      	mov	r8, r7
 80110fc:	9306      	str	r3, [sp, #24]
 80110fe:	4607      	mov	r7, r0
 8011100:	9b01      	ldr	r3, [sp, #4]
 8011102:	4631      	mov	r1, r6
 8011104:	3b01      	subs	r3, #1
 8011106:	4658      	mov	r0, fp
 8011108:	9302      	str	r3, [sp, #8]
 801110a:	f7ff fa67 	bl	80105dc <quorem>
 801110e:	4603      	mov	r3, r0
 8011110:	3330      	adds	r3, #48	; 0x30
 8011112:	9004      	str	r0, [sp, #16]
 8011114:	4641      	mov	r1, r8
 8011116:	4658      	mov	r0, fp
 8011118:	9308      	str	r3, [sp, #32]
 801111a:	f001 f94d 	bl	80123b8 <__mcmp>
 801111e:	463a      	mov	r2, r7
 8011120:	4681      	mov	r9, r0
 8011122:	4631      	mov	r1, r6
 8011124:	4620      	mov	r0, r4
 8011126:	f001 f963 	bl	80123f0 <__mdiff>
 801112a:	68c2      	ldr	r2, [r0, #12]
 801112c:	9b08      	ldr	r3, [sp, #32]
 801112e:	4605      	mov	r5, r0
 8011130:	bb02      	cbnz	r2, 8011174 <_dtoa_r+0xa7c>
 8011132:	4601      	mov	r1, r0
 8011134:	4658      	mov	r0, fp
 8011136:	f001 f93f 	bl	80123b8 <__mcmp>
 801113a:	9b08      	ldr	r3, [sp, #32]
 801113c:	4602      	mov	r2, r0
 801113e:	4629      	mov	r1, r5
 8011140:	4620      	mov	r0, r4
 8011142:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8011146:	f000 feaf 	bl	8011ea8 <_Bfree>
 801114a:	9b05      	ldr	r3, [sp, #20]
 801114c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801114e:	9d01      	ldr	r5, [sp, #4]
 8011150:	ea43 0102 	orr.w	r1, r3, r2
 8011154:	9b06      	ldr	r3, [sp, #24]
 8011156:	430b      	orrs	r3, r1
 8011158:	9b08      	ldr	r3, [sp, #32]
 801115a:	d10d      	bne.n	8011178 <_dtoa_r+0xa80>
 801115c:	2b39      	cmp	r3, #57	; 0x39
 801115e:	d029      	beq.n	80111b4 <_dtoa_r+0xabc>
 8011160:	f1b9 0f00 	cmp.w	r9, #0
 8011164:	dd01      	ble.n	801116a <_dtoa_r+0xa72>
 8011166:	9b04      	ldr	r3, [sp, #16]
 8011168:	3331      	adds	r3, #49	; 0x31
 801116a:	9a02      	ldr	r2, [sp, #8]
 801116c:	7013      	strb	r3, [r2, #0]
 801116e:	e774      	b.n	801105a <_dtoa_r+0x962>
 8011170:	4638      	mov	r0, r7
 8011172:	e7b9      	b.n	80110e8 <_dtoa_r+0x9f0>
 8011174:	2201      	movs	r2, #1
 8011176:	e7e2      	b.n	801113e <_dtoa_r+0xa46>
 8011178:	f1b9 0f00 	cmp.w	r9, #0
 801117c:	db06      	blt.n	801118c <_dtoa_r+0xa94>
 801117e:	9905      	ldr	r1, [sp, #20]
 8011180:	ea41 0909 	orr.w	r9, r1, r9
 8011184:	9906      	ldr	r1, [sp, #24]
 8011186:	ea59 0101 	orrs.w	r1, r9, r1
 801118a:	d120      	bne.n	80111ce <_dtoa_r+0xad6>
 801118c:	2a00      	cmp	r2, #0
 801118e:	ddec      	ble.n	801116a <_dtoa_r+0xa72>
 8011190:	4659      	mov	r1, fp
 8011192:	2201      	movs	r2, #1
 8011194:	4620      	mov	r0, r4
 8011196:	9301      	str	r3, [sp, #4]
 8011198:	f001 f8a2 	bl	80122e0 <__lshift>
 801119c:	4631      	mov	r1, r6
 801119e:	4683      	mov	fp, r0
 80111a0:	f001 f90a 	bl	80123b8 <__mcmp>
 80111a4:	2800      	cmp	r0, #0
 80111a6:	9b01      	ldr	r3, [sp, #4]
 80111a8:	dc02      	bgt.n	80111b0 <_dtoa_r+0xab8>
 80111aa:	d1de      	bne.n	801116a <_dtoa_r+0xa72>
 80111ac:	07da      	lsls	r2, r3, #31
 80111ae:	d5dc      	bpl.n	801116a <_dtoa_r+0xa72>
 80111b0:	2b39      	cmp	r3, #57	; 0x39
 80111b2:	d1d8      	bne.n	8011166 <_dtoa_r+0xa6e>
 80111b4:	9a02      	ldr	r2, [sp, #8]
 80111b6:	2339      	movs	r3, #57	; 0x39
 80111b8:	7013      	strb	r3, [r2, #0]
 80111ba:	462b      	mov	r3, r5
 80111bc:	461d      	mov	r5, r3
 80111be:	3b01      	subs	r3, #1
 80111c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80111c4:	2a39      	cmp	r2, #57	; 0x39
 80111c6:	d050      	beq.n	801126a <_dtoa_r+0xb72>
 80111c8:	3201      	adds	r2, #1
 80111ca:	701a      	strb	r2, [r3, #0]
 80111cc:	e745      	b.n	801105a <_dtoa_r+0x962>
 80111ce:	2a00      	cmp	r2, #0
 80111d0:	dd03      	ble.n	80111da <_dtoa_r+0xae2>
 80111d2:	2b39      	cmp	r3, #57	; 0x39
 80111d4:	d0ee      	beq.n	80111b4 <_dtoa_r+0xabc>
 80111d6:	3301      	adds	r3, #1
 80111d8:	e7c7      	b.n	801116a <_dtoa_r+0xa72>
 80111da:	9a01      	ldr	r2, [sp, #4]
 80111dc:	9907      	ldr	r1, [sp, #28]
 80111de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80111e2:	428a      	cmp	r2, r1
 80111e4:	d02a      	beq.n	801123c <_dtoa_r+0xb44>
 80111e6:	4659      	mov	r1, fp
 80111e8:	2300      	movs	r3, #0
 80111ea:	220a      	movs	r2, #10
 80111ec:	4620      	mov	r0, r4
 80111ee:	f000 fe7d 	bl	8011eec <__multadd>
 80111f2:	45b8      	cmp	r8, r7
 80111f4:	4683      	mov	fp, r0
 80111f6:	f04f 0300 	mov.w	r3, #0
 80111fa:	f04f 020a 	mov.w	r2, #10
 80111fe:	4641      	mov	r1, r8
 8011200:	4620      	mov	r0, r4
 8011202:	d107      	bne.n	8011214 <_dtoa_r+0xb1c>
 8011204:	f000 fe72 	bl	8011eec <__multadd>
 8011208:	4680      	mov	r8, r0
 801120a:	4607      	mov	r7, r0
 801120c:	9b01      	ldr	r3, [sp, #4]
 801120e:	3301      	adds	r3, #1
 8011210:	9301      	str	r3, [sp, #4]
 8011212:	e775      	b.n	8011100 <_dtoa_r+0xa08>
 8011214:	f000 fe6a 	bl	8011eec <__multadd>
 8011218:	4639      	mov	r1, r7
 801121a:	4680      	mov	r8, r0
 801121c:	2300      	movs	r3, #0
 801121e:	220a      	movs	r2, #10
 8011220:	4620      	mov	r0, r4
 8011222:	f000 fe63 	bl	8011eec <__multadd>
 8011226:	4607      	mov	r7, r0
 8011228:	e7f0      	b.n	801120c <_dtoa_r+0xb14>
 801122a:	f1b9 0f00 	cmp.w	r9, #0
 801122e:	9a00      	ldr	r2, [sp, #0]
 8011230:	bfcc      	ite	gt
 8011232:	464d      	movgt	r5, r9
 8011234:	2501      	movle	r5, #1
 8011236:	4415      	add	r5, r2
 8011238:	f04f 0800 	mov.w	r8, #0
 801123c:	4659      	mov	r1, fp
 801123e:	2201      	movs	r2, #1
 8011240:	4620      	mov	r0, r4
 8011242:	9301      	str	r3, [sp, #4]
 8011244:	f001 f84c 	bl	80122e0 <__lshift>
 8011248:	4631      	mov	r1, r6
 801124a:	4683      	mov	fp, r0
 801124c:	f001 f8b4 	bl	80123b8 <__mcmp>
 8011250:	2800      	cmp	r0, #0
 8011252:	dcb2      	bgt.n	80111ba <_dtoa_r+0xac2>
 8011254:	d102      	bne.n	801125c <_dtoa_r+0xb64>
 8011256:	9b01      	ldr	r3, [sp, #4]
 8011258:	07db      	lsls	r3, r3, #31
 801125a:	d4ae      	bmi.n	80111ba <_dtoa_r+0xac2>
 801125c:	462b      	mov	r3, r5
 801125e:	461d      	mov	r5, r3
 8011260:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011264:	2a30      	cmp	r2, #48	; 0x30
 8011266:	d0fa      	beq.n	801125e <_dtoa_r+0xb66>
 8011268:	e6f7      	b.n	801105a <_dtoa_r+0x962>
 801126a:	9a00      	ldr	r2, [sp, #0]
 801126c:	429a      	cmp	r2, r3
 801126e:	d1a5      	bne.n	80111bc <_dtoa_r+0xac4>
 8011270:	f10a 0a01 	add.w	sl, sl, #1
 8011274:	2331      	movs	r3, #49	; 0x31
 8011276:	e779      	b.n	801116c <_dtoa_r+0xa74>
 8011278:	4b13      	ldr	r3, [pc, #76]	; (80112c8 <_dtoa_r+0xbd0>)
 801127a:	f7ff baaf 	b.w	80107dc <_dtoa_r+0xe4>
 801127e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011280:	2b00      	cmp	r3, #0
 8011282:	f47f aa86 	bne.w	8010792 <_dtoa_r+0x9a>
 8011286:	4b11      	ldr	r3, [pc, #68]	; (80112cc <_dtoa_r+0xbd4>)
 8011288:	f7ff baa8 	b.w	80107dc <_dtoa_r+0xe4>
 801128c:	f1b9 0f00 	cmp.w	r9, #0
 8011290:	dc03      	bgt.n	801129a <_dtoa_r+0xba2>
 8011292:	9b05      	ldr	r3, [sp, #20]
 8011294:	2b02      	cmp	r3, #2
 8011296:	f73f aec9 	bgt.w	801102c <_dtoa_r+0x934>
 801129a:	9d00      	ldr	r5, [sp, #0]
 801129c:	4631      	mov	r1, r6
 801129e:	4658      	mov	r0, fp
 80112a0:	f7ff f99c 	bl	80105dc <quorem>
 80112a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80112a8:	f805 3b01 	strb.w	r3, [r5], #1
 80112ac:	9a00      	ldr	r2, [sp, #0]
 80112ae:	1aaa      	subs	r2, r5, r2
 80112b0:	4591      	cmp	r9, r2
 80112b2:	ddba      	ble.n	801122a <_dtoa_r+0xb32>
 80112b4:	4659      	mov	r1, fp
 80112b6:	2300      	movs	r3, #0
 80112b8:	220a      	movs	r2, #10
 80112ba:	4620      	mov	r0, r4
 80112bc:	f000 fe16 	bl	8011eec <__multadd>
 80112c0:	4683      	mov	fp, r0
 80112c2:	e7eb      	b.n	801129c <_dtoa_r+0xba4>
 80112c4:	08014c8c 	.word	0x08014c8c
 80112c8:	08014a8c 	.word	0x08014a8c
 80112cc:	08014c09 	.word	0x08014c09

080112d0 <__sflush_r>:
 80112d0:	898a      	ldrh	r2, [r1, #12]
 80112d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112d6:	4605      	mov	r5, r0
 80112d8:	0710      	lsls	r0, r2, #28
 80112da:	460c      	mov	r4, r1
 80112dc:	d458      	bmi.n	8011390 <__sflush_r+0xc0>
 80112de:	684b      	ldr	r3, [r1, #4]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	dc05      	bgt.n	80112f0 <__sflush_r+0x20>
 80112e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	dc02      	bgt.n	80112f0 <__sflush_r+0x20>
 80112ea:	2000      	movs	r0, #0
 80112ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80112f2:	2e00      	cmp	r6, #0
 80112f4:	d0f9      	beq.n	80112ea <__sflush_r+0x1a>
 80112f6:	2300      	movs	r3, #0
 80112f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80112fc:	682f      	ldr	r7, [r5, #0]
 80112fe:	602b      	str	r3, [r5, #0]
 8011300:	d032      	beq.n	8011368 <__sflush_r+0x98>
 8011302:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011304:	89a3      	ldrh	r3, [r4, #12]
 8011306:	075a      	lsls	r2, r3, #29
 8011308:	d505      	bpl.n	8011316 <__sflush_r+0x46>
 801130a:	6863      	ldr	r3, [r4, #4]
 801130c:	1ac0      	subs	r0, r0, r3
 801130e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011310:	b10b      	cbz	r3, 8011316 <__sflush_r+0x46>
 8011312:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011314:	1ac0      	subs	r0, r0, r3
 8011316:	2300      	movs	r3, #0
 8011318:	4602      	mov	r2, r0
 801131a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801131c:	6a21      	ldr	r1, [r4, #32]
 801131e:	4628      	mov	r0, r5
 8011320:	47b0      	blx	r6
 8011322:	1c43      	adds	r3, r0, #1
 8011324:	89a3      	ldrh	r3, [r4, #12]
 8011326:	d106      	bne.n	8011336 <__sflush_r+0x66>
 8011328:	6829      	ldr	r1, [r5, #0]
 801132a:	291d      	cmp	r1, #29
 801132c:	d82c      	bhi.n	8011388 <__sflush_r+0xb8>
 801132e:	4a2a      	ldr	r2, [pc, #168]	; (80113d8 <__sflush_r+0x108>)
 8011330:	40ca      	lsrs	r2, r1
 8011332:	07d6      	lsls	r6, r2, #31
 8011334:	d528      	bpl.n	8011388 <__sflush_r+0xb8>
 8011336:	2200      	movs	r2, #0
 8011338:	6062      	str	r2, [r4, #4]
 801133a:	04d9      	lsls	r1, r3, #19
 801133c:	6922      	ldr	r2, [r4, #16]
 801133e:	6022      	str	r2, [r4, #0]
 8011340:	d504      	bpl.n	801134c <__sflush_r+0x7c>
 8011342:	1c42      	adds	r2, r0, #1
 8011344:	d101      	bne.n	801134a <__sflush_r+0x7a>
 8011346:	682b      	ldr	r3, [r5, #0]
 8011348:	b903      	cbnz	r3, 801134c <__sflush_r+0x7c>
 801134a:	6560      	str	r0, [r4, #84]	; 0x54
 801134c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801134e:	602f      	str	r7, [r5, #0]
 8011350:	2900      	cmp	r1, #0
 8011352:	d0ca      	beq.n	80112ea <__sflush_r+0x1a>
 8011354:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011358:	4299      	cmp	r1, r3
 801135a:	d002      	beq.n	8011362 <__sflush_r+0x92>
 801135c:	4628      	mov	r0, r5
 801135e:	f001 fa2d 	bl	80127bc <_free_r>
 8011362:	2000      	movs	r0, #0
 8011364:	6360      	str	r0, [r4, #52]	; 0x34
 8011366:	e7c1      	b.n	80112ec <__sflush_r+0x1c>
 8011368:	6a21      	ldr	r1, [r4, #32]
 801136a:	2301      	movs	r3, #1
 801136c:	4628      	mov	r0, r5
 801136e:	47b0      	blx	r6
 8011370:	1c41      	adds	r1, r0, #1
 8011372:	d1c7      	bne.n	8011304 <__sflush_r+0x34>
 8011374:	682b      	ldr	r3, [r5, #0]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d0c4      	beq.n	8011304 <__sflush_r+0x34>
 801137a:	2b1d      	cmp	r3, #29
 801137c:	d001      	beq.n	8011382 <__sflush_r+0xb2>
 801137e:	2b16      	cmp	r3, #22
 8011380:	d101      	bne.n	8011386 <__sflush_r+0xb6>
 8011382:	602f      	str	r7, [r5, #0]
 8011384:	e7b1      	b.n	80112ea <__sflush_r+0x1a>
 8011386:	89a3      	ldrh	r3, [r4, #12]
 8011388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801138c:	81a3      	strh	r3, [r4, #12]
 801138e:	e7ad      	b.n	80112ec <__sflush_r+0x1c>
 8011390:	690f      	ldr	r7, [r1, #16]
 8011392:	2f00      	cmp	r7, #0
 8011394:	d0a9      	beq.n	80112ea <__sflush_r+0x1a>
 8011396:	0793      	lsls	r3, r2, #30
 8011398:	680e      	ldr	r6, [r1, #0]
 801139a:	bf08      	it	eq
 801139c:	694b      	ldreq	r3, [r1, #20]
 801139e:	600f      	str	r7, [r1, #0]
 80113a0:	bf18      	it	ne
 80113a2:	2300      	movne	r3, #0
 80113a4:	eba6 0807 	sub.w	r8, r6, r7
 80113a8:	608b      	str	r3, [r1, #8]
 80113aa:	f1b8 0f00 	cmp.w	r8, #0
 80113ae:	dd9c      	ble.n	80112ea <__sflush_r+0x1a>
 80113b0:	6a21      	ldr	r1, [r4, #32]
 80113b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80113b4:	4643      	mov	r3, r8
 80113b6:	463a      	mov	r2, r7
 80113b8:	4628      	mov	r0, r5
 80113ba:	47b0      	blx	r6
 80113bc:	2800      	cmp	r0, #0
 80113be:	dc06      	bgt.n	80113ce <__sflush_r+0xfe>
 80113c0:	89a3      	ldrh	r3, [r4, #12]
 80113c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80113c6:	81a3      	strh	r3, [r4, #12]
 80113c8:	f04f 30ff 	mov.w	r0, #4294967295
 80113cc:	e78e      	b.n	80112ec <__sflush_r+0x1c>
 80113ce:	4407      	add	r7, r0
 80113d0:	eba8 0800 	sub.w	r8, r8, r0
 80113d4:	e7e9      	b.n	80113aa <__sflush_r+0xda>
 80113d6:	bf00      	nop
 80113d8:	20400001 	.word	0x20400001

080113dc <_fflush_r>:
 80113dc:	b538      	push	{r3, r4, r5, lr}
 80113de:	690b      	ldr	r3, [r1, #16]
 80113e0:	4605      	mov	r5, r0
 80113e2:	460c      	mov	r4, r1
 80113e4:	b913      	cbnz	r3, 80113ec <_fflush_r+0x10>
 80113e6:	2500      	movs	r5, #0
 80113e8:	4628      	mov	r0, r5
 80113ea:	bd38      	pop	{r3, r4, r5, pc}
 80113ec:	b118      	cbz	r0, 80113f6 <_fflush_r+0x1a>
 80113ee:	6983      	ldr	r3, [r0, #24]
 80113f0:	b90b      	cbnz	r3, 80113f6 <_fflush_r+0x1a>
 80113f2:	f000 f887 	bl	8011504 <__sinit>
 80113f6:	4b14      	ldr	r3, [pc, #80]	; (8011448 <_fflush_r+0x6c>)
 80113f8:	429c      	cmp	r4, r3
 80113fa:	d11b      	bne.n	8011434 <_fflush_r+0x58>
 80113fc:	686c      	ldr	r4, [r5, #4]
 80113fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d0ef      	beq.n	80113e6 <_fflush_r+0xa>
 8011406:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011408:	07d0      	lsls	r0, r2, #31
 801140a:	d404      	bmi.n	8011416 <_fflush_r+0x3a>
 801140c:	0599      	lsls	r1, r3, #22
 801140e:	d402      	bmi.n	8011416 <_fflush_r+0x3a>
 8011410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011412:	f000 fc88 	bl	8011d26 <__retarget_lock_acquire_recursive>
 8011416:	4628      	mov	r0, r5
 8011418:	4621      	mov	r1, r4
 801141a:	f7ff ff59 	bl	80112d0 <__sflush_r>
 801141e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011420:	07da      	lsls	r2, r3, #31
 8011422:	4605      	mov	r5, r0
 8011424:	d4e0      	bmi.n	80113e8 <_fflush_r+0xc>
 8011426:	89a3      	ldrh	r3, [r4, #12]
 8011428:	059b      	lsls	r3, r3, #22
 801142a:	d4dd      	bmi.n	80113e8 <_fflush_r+0xc>
 801142c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801142e:	f000 fc7b 	bl	8011d28 <__retarget_lock_release_recursive>
 8011432:	e7d9      	b.n	80113e8 <_fflush_r+0xc>
 8011434:	4b05      	ldr	r3, [pc, #20]	; (801144c <_fflush_r+0x70>)
 8011436:	429c      	cmp	r4, r3
 8011438:	d101      	bne.n	801143e <_fflush_r+0x62>
 801143a:	68ac      	ldr	r4, [r5, #8]
 801143c:	e7df      	b.n	80113fe <_fflush_r+0x22>
 801143e:	4b04      	ldr	r3, [pc, #16]	; (8011450 <_fflush_r+0x74>)
 8011440:	429c      	cmp	r4, r3
 8011442:	bf08      	it	eq
 8011444:	68ec      	ldreq	r4, [r5, #12]
 8011446:	e7da      	b.n	80113fe <_fflush_r+0x22>
 8011448:	08014cc0 	.word	0x08014cc0
 801144c:	08014ce0 	.word	0x08014ce0
 8011450:	08014ca0 	.word	0x08014ca0

08011454 <std>:
 8011454:	2300      	movs	r3, #0
 8011456:	b510      	push	{r4, lr}
 8011458:	4604      	mov	r4, r0
 801145a:	e9c0 3300 	strd	r3, r3, [r0]
 801145e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011462:	6083      	str	r3, [r0, #8]
 8011464:	8181      	strh	r1, [r0, #12]
 8011466:	6643      	str	r3, [r0, #100]	; 0x64
 8011468:	81c2      	strh	r2, [r0, #14]
 801146a:	6183      	str	r3, [r0, #24]
 801146c:	4619      	mov	r1, r3
 801146e:	2208      	movs	r2, #8
 8011470:	305c      	adds	r0, #92	; 0x5c
 8011472:	f7fd f925 	bl	800e6c0 <memset>
 8011476:	4b05      	ldr	r3, [pc, #20]	; (801148c <std+0x38>)
 8011478:	6263      	str	r3, [r4, #36]	; 0x24
 801147a:	4b05      	ldr	r3, [pc, #20]	; (8011490 <std+0x3c>)
 801147c:	62a3      	str	r3, [r4, #40]	; 0x28
 801147e:	4b05      	ldr	r3, [pc, #20]	; (8011494 <std+0x40>)
 8011480:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011482:	4b05      	ldr	r3, [pc, #20]	; (8011498 <std+0x44>)
 8011484:	6224      	str	r4, [r4, #32]
 8011486:	6323      	str	r3, [r4, #48]	; 0x30
 8011488:	bd10      	pop	{r4, pc}
 801148a:	bf00      	nop
 801148c:	08012f41 	.word	0x08012f41
 8011490:	08012f63 	.word	0x08012f63
 8011494:	08012f9b 	.word	0x08012f9b
 8011498:	08012fbf 	.word	0x08012fbf

0801149c <_cleanup_r>:
 801149c:	4901      	ldr	r1, [pc, #4]	; (80114a4 <_cleanup_r+0x8>)
 801149e:	f000 b8af 	b.w	8011600 <_fwalk_reent>
 80114a2:	bf00      	nop
 80114a4:	080113dd 	.word	0x080113dd

080114a8 <__sfmoreglue>:
 80114a8:	b570      	push	{r4, r5, r6, lr}
 80114aa:	1e4a      	subs	r2, r1, #1
 80114ac:	2568      	movs	r5, #104	; 0x68
 80114ae:	4355      	muls	r5, r2
 80114b0:	460e      	mov	r6, r1
 80114b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80114b6:	f001 f9d1 	bl	801285c <_malloc_r>
 80114ba:	4604      	mov	r4, r0
 80114bc:	b140      	cbz	r0, 80114d0 <__sfmoreglue+0x28>
 80114be:	2100      	movs	r1, #0
 80114c0:	e9c0 1600 	strd	r1, r6, [r0]
 80114c4:	300c      	adds	r0, #12
 80114c6:	60a0      	str	r0, [r4, #8]
 80114c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80114cc:	f7fd f8f8 	bl	800e6c0 <memset>
 80114d0:	4620      	mov	r0, r4
 80114d2:	bd70      	pop	{r4, r5, r6, pc}

080114d4 <__sfp_lock_acquire>:
 80114d4:	4801      	ldr	r0, [pc, #4]	; (80114dc <__sfp_lock_acquire+0x8>)
 80114d6:	f000 bc26 	b.w	8011d26 <__retarget_lock_acquire_recursive>
 80114da:	bf00      	nop
 80114dc:	200093d0 	.word	0x200093d0

080114e0 <__sfp_lock_release>:
 80114e0:	4801      	ldr	r0, [pc, #4]	; (80114e8 <__sfp_lock_release+0x8>)
 80114e2:	f000 bc21 	b.w	8011d28 <__retarget_lock_release_recursive>
 80114e6:	bf00      	nop
 80114e8:	200093d0 	.word	0x200093d0

080114ec <__sinit_lock_acquire>:
 80114ec:	4801      	ldr	r0, [pc, #4]	; (80114f4 <__sinit_lock_acquire+0x8>)
 80114ee:	f000 bc1a 	b.w	8011d26 <__retarget_lock_acquire_recursive>
 80114f2:	bf00      	nop
 80114f4:	200093cb 	.word	0x200093cb

080114f8 <__sinit_lock_release>:
 80114f8:	4801      	ldr	r0, [pc, #4]	; (8011500 <__sinit_lock_release+0x8>)
 80114fa:	f000 bc15 	b.w	8011d28 <__retarget_lock_release_recursive>
 80114fe:	bf00      	nop
 8011500:	200093cb 	.word	0x200093cb

08011504 <__sinit>:
 8011504:	b510      	push	{r4, lr}
 8011506:	4604      	mov	r4, r0
 8011508:	f7ff fff0 	bl	80114ec <__sinit_lock_acquire>
 801150c:	69a3      	ldr	r3, [r4, #24]
 801150e:	b11b      	cbz	r3, 8011518 <__sinit+0x14>
 8011510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011514:	f7ff bff0 	b.w	80114f8 <__sinit_lock_release>
 8011518:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801151c:	6523      	str	r3, [r4, #80]	; 0x50
 801151e:	4b13      	ldr	r3, [pc, #76]	; (801156c <__sinit+0x68>)
 8011520:	4a13      	ldr	r2, [pc, #76]	; (8011570 <__sinit+0x6c>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	62a2      	str	r2, [r4, #40]	; 0x28
 8011526:	42a3      	cmp	r3, r4
 8011528:	bf04      	itt	eq
 801152a:	2301      	moveq	r3, #1
 801152c:	61a3      	streq	r3, [r4, #24]
 801152e:	4620      	mov	r0, r4
 8011530:	f000 f820 	bl	8011574 <__sfp>
 8011534:	6060      	str	r0, [r4, #4]
 8011536:	4620      	mov	r0, r4
 8011538:	f000 f81c 	bl	8011574 <__sfp>
 801153c:	60a0      	str	r0, [r4, #8]
 801153e:	4620      	mov	r0, r4
 8011540:	f000 f818 	bl	8011574 <__sfp>
 8011544:	2200      	movs	r2, #0
 8011546:	60e0      	str	r0, [r4, #12]
 8011548:	2104      	movs	r1, #4
 801154a:	6860      	ldr	r0, [r4, #4]
 801154c:	f7ff ff82 	bl	8011454 <std>
 8011550:	68a0      	ldr	r0, [r4, #8]
 8011552:	2201      	movs	r2, #1
 8011554:	2109      	movs	r1, #9
 8011556:	f7ff ff7d 	bl	8011454 <std>
 801155a:	68e0      	ldr	r0, [r4, #12]
 801155c:	2202      	movs	r2, #2
 801155e:	2112      	movs	r1, #18
 8011560:	f7ff ff78 	bl	8011454 <std>
 8011564:	2301      	movs	r3, #1
 8011566:	61a3      	str	r3, [r4, #24]
 8011568:	e7d2      	b.n	8011510 <__sinit+0xc>
 801156a:	bf00      	nop
 801156c:	08014a78 	.word	0x08014a78
 8011570:	0801149d 	.word	0x0801149d

08011574 <__sfp>:
 8011574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011576:	4607      	mov	r7, r0
 8011578:	f7ff ffac 	bl	80114d4 <__sfp_lock_acquire>
 801157c:	4b1e      	ldr	r3, [pc, #120]	; (80115f8 <__sfp+0x84>)
 801157e:	681e      	ldr	r6, [r3, #0]
 8011580:	69b3      	ldr	r3, [r6, #24]
 8011582:	b913      	cbnz	r3, 801158a <__sfp+0x16>
 8011584:	4630      	mov	r0, r6
 8011586:	f7ff ffbd 	bl	8011504 <__sinit>
 801158a:	3648      	adds	r6, #72	; 0x48
 801158c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011590:	3b01      	subs	r3, #1
 8011592:	d503      	bpl.n	801159c <__sfp+0x28>
 8011594:	6833      	ldr	r3, [r6, #0]
 8011596:	b30b      	cbz	r3, 80115dc <__sfp+0x68>
 8011598:	6836      	ldr	r6, [r6, #0]
 801159a:	e7f7      	b.n	801158c <__sfp+0x18>
 801159c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80115a0:	b9d5      	cbnz	r5, 80115d8 <__sfp+0x64>
 80115a2:	4b16      	ldr	r3, [pc, #88]	; (80115fc <__sfp+0x88>)
 80115a4:	60e3      	str	r3, [r4, #12]
 80115a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80115aa:	6665      	str	r5, [r4, #100]	; 0x64
 80115ac:	f000 fbba 	bl	8011d24 <__retarget_lock_init_recursive>
 80115b0:	f7ff ff96 	bl	80114e0 <__sfp_lock_release>
 80115b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80115b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80115bc:	6025      	str	r5, [r4, #0]
 80115be:	61a5      	str	r5, [r4, #24]
 80115c0:	2208      	movs	r2, #8
 80115c2:	4629      	mov	r1, r5
 80115c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80115c8:	f7fd f87a 	bl	800e6c0 <memset>
 80115cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80115d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80115d4:	4620      	mov	r0, r4
 80115d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115d8:	3468      	adds	r4, #104	; 0x68
 80115da:	e7d9      	b.n	8011590 <__sfp+0x1c>
 80115dc:	2104      	movs	r1, #4
 80115de:	4638      	mov	r0, r7
 80115e0:	f7ff ff62 	bl	80114a8 <__sfmoreglue>
 80115e4:	4604      	mov	r4, r0
 80115e6:	6030      	str	r0, [r6, #0]
 80115e8:	2800      	cmp	r0, #0
 80115ea:	d1d5      	bne.n	8011598 <__sfp+0x24>
 80115ec:	f7ff ff78 	bl	80114e0 <__sfp_lock_release>
 80115f0:	230c      	movs	r3, #12
 80115f2:	603b      	str	r3, [r7, #0]
 80115f4:	e7ee      	b.n	80115d4 <__sfp+0x60>
 80115f6:	bf00      	nop
 80115f8:	08014a78 	.word	0x08014a78
 80115fc:	ffff0001 	.word	0xffff0001

08011600 <_fwalk_reent>:
 8011600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011604:	4606      	mov	r6, r0
 8011606:	4688      	mov	r8, r1
 8011608:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801160c:	2700      	movs	r7, #0
 801160e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011612:	f1b9 0901 	subs.w	r9, r9, #1
 8011616:	d505      	bpl.n	8011624 <_fwalk_reent+0x24>
 8011618:	6824      	ldr	r4, [r4, #0]
 801161a:	2c00      	cmp	r4, #0
 801161c:	d1f7      	bne.n	801160e <_fwalk_reent+0xe>
 801161e:	4638      	mov	r0, r7
 8011620:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011624:	89ab      	ldrh	r3, [r5, #12]
 8011626:	2b01      	cmp	r3, #1
 8011628:	d907      	bls.n	801163a <_fwalk_reent+0x3a>
 801162a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801162e:	3301      	adds	r3, #1
 8011630:	d003      	beq.n	801163a <_fwalk_reent+0x3a>
 8011632:	4629      	mov	r1, r5
 8011634:	4630      	mov	r0, r6
 8011636:	47c0      	blx	r8
 8011638:	4307      	orrs	r7, r0
 801163a:	3568      	adds	r5, #104	; 0x68
 801163c:	e7e9      	b.n	8011612 <_fwalk_reent+0x12>

0801163e <rshift>:
 801163e:	6903      	ldr	r3, [r0, #16]
 8011640:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011644:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011648:	ea4f 1261 	mov.w	r2, r1, asr #5
 801164c:	f100 0414 	add.w	r4, r0, #20
 8011650:	dd45      	ble.n	80116de <rshift+0xa0>
 8011652:	f011 011f 	ands.w	r1, r1, #31
 8011656:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801165a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801165e:	d10c      	bne.n	801167a <rshift+0x3c>
 8011660:	f100 0710 	add.w	r7, r0, #16
 8011664:	4629      	mov	r1, r5
 8011666:	42b1      	cmp	r1, r6
 8011668:	d334      	bcc.n	80116d4 <rshift+0x96>
 801166a:	1a9b      	subs	r3, r3, r2
 801166c:	009b      	lsls	r3, r3, #2
 801166e:	1eea      	subs	r2, r5, #3
 8011670:	4296      	cmp	r6, r2
 8011672:	bf38      	it	cc
 8011674:	2300      	movcc	r3, #0
 8011676:	4423      	add	r3, r4
 8011678:	e015      	b.n	80116a6 <rshift+0x68>
 801167a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801167e:	f1c1 0820 	rsb	r8, r1, #32
 8011682:	40cf      	lsrs	r7, r1
 8011684:	f105 0e04 	add.w	lr, r5, #4
 8011688:	46a1      	mov	r9, r4
 801168a:	4576      	cmp	r6, lr
 801168c:	46f4      	mov	ip, lr
 801168e:	d815      	bhi.n	80116bc <rshift+0x7e>
 8011690:	1a9b      	subs	r3, r3, r2
 8011692:	009a      	lsls	r2, r3, #2
 8011694:	3a04      	subs	r2, #4
 8011696:	3501      	adds	r5, #1
 8011698:	42ae      	cmp	r6, r5
 801169a:	bf38      	it	cc
 801169c:	2200      	movcc	r2, #0
 801169e:	18a3      	adds	r3, r4, r2
 80116a0:	50a7      	str	r7, [r4, r2]
 80116a2:	b107      	cbz	r7, 80116a6 <rshift+0x68>
 80116a4:	3304      	adds	r3, #4
 80116a6:	1b1a      	subs	r2, r3, r4
 80116a8:	42a3      	cmp	r3, r4
 80116aa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80116ae:	bf08      	it	eq
 80116b0:	2300      	moveq	r3, #0
 80116b2:	6102      	str	r2, [r0, #16]
 80116b4:	bf08      	it	eq
 80116b6:	6143      	streq	r3, [r0, #20]
 80116b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116bc:	f8dc c000 	ldr.w	ip, [ip]
 80116c0:	fa0c fc08 	lsl.w	ip, ip, r8
 80116c4:	ea4c 0707 	orr.w	r7, ip, r7
 80116c8:	f849 7b04 	str.w	r7, [r9], #4
 80116cc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80116d0:	40cf      	lsrs	r7, r1
 80116d2:	e7da      	b.n	801168a <rshift+0x4c>
 80116d4:	f851 cb04 	ldr.w	ip, [r1], #4
 80116d8:	f847 cf04 	str.w	ip, [r7, #4]!
 80116dc:	e7c3      	b.n	8011666 <rshift+0x28>
 80116de:	4623      	mov	r3, r4
 80116e0:	e7e1      	b.n	80116a6 <rshift+0x68>

080116e2 <__hexdig_fun>:
 80116e2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80116e6:	2b09      	cmp	r3, #9
 80116e8:	d802      	bhi.n	80116f0 <__hexdig_fun+0xe>
 80116ea:	3820      	subs	r0, #32
 80116ec:	b2c0      	uxtb	r0, r0
 80116ee:	4770      	bx	lr
 80116f0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80116f4:	2b05      	cmp	r3, #5
 80116f6:	d801      	bhi.n	80116fc <__hexdig_fun+0x1a>
 80116f8:	3847      	subs	r0, #71	; 0x47
 80116fa:	e7f7      	b.n	80116ec <__hexdig_fun+0xa>
 80116fc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011700:	2b05      	cmp	r3, #5
 8011702:	d801      	bhi.n	8011708 <__hexdig_fun+0x26>
 8011704:	3827      	subs	r0, #39	; 0x27
 8011706:	e7f1      	b.n	80116ec <__hexdig_fun+0xa>
 8011708:	2000      	movs	r0, #0
 801170a:	4770      	bx	lr

0801170c <__gethex>:
 801170c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011710:	ed2d 8b02 	vpush	{d8}
 8011714:	b089      	sub	sp, #36	; 0x24
 8011716:	ee08 0a10 	vmov	s16, r0
 801171a:	9304      	str	r3, [sp, #16]
 801171c:	4bbc      	ldr	r3, [pc, #752]	; (8011a10 <__gethex+0x304>)
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	9301      	str	r3, [sp, #4]
 8011722:	4618      	mov	r0, r3
 8011724:	468b      	mov	fp, r1
 8011726:	4690      	mov	r8, r2
 8011728:	f7ee fd7a 	bl	8000220 <strlen>
 801172c:	9b01      	ldr	r3, [sp, #4]
 801172e:	f8db 2000 	ldr.w	r2, [fp]
 8011732:	4403      	add	r3, r0
 8011734:	4682      	mov	sl, r0
 8011736:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801173a:	9305      	str	r3, [sp, #20]
 801173c:	1c93      	adds	r3, r2, #2
 801173e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011742:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011746:	32fe      	adds	r2, #254	; 0xfe
 8011748:	18d1      	adds	r1, r2, r3
 801174a:	461f      	mov	r7, r3
 801174c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011750:	9100      	str	r1, [sp, #0]
 8011752:	2830      	cmp	r0, #48	; 0x30
 8011754:	d0f8      	beq.n	8011748 <__gethex+0x3c>
 8011756:	f7ff ffc4 	bl	80116e2 <__hexdig_fun>
 801175a:	4604      	mov	r4, r0
 801175c:	2800      	cmp	r0, #0
 801175e:	d13a      	bne.n	80117d6 <__gethex+0xca>
 8011760:	9901      	ldr	r1, [sp, #4]
 8011762:	4652      	mov	r2, sl
 8011764:	4638      	mov	r0, r7
 8011766:	f001 fc2e 	bl	8012fc6 <strncmp>
 801176a:	4605      	mov	r5, r0
 801176c:	2800      	cmp	r0, #0
 801176e:	d168      	bne.n	8011842 <__gethex+0x136>
 8011770:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011774:	eb07 060a 	add.w	r6, r7, sl
 8011778:	f7ff ffb3 	bl	80116e2 <__hexdig_fun>
 801177c:	2800      	cmp	r0, #0
 801177e:	d062      	beq.n	8011846 <__gethex+0x13a>
 8011780:	4633      	mov	r3, r6
 8011782:	7818      	ldrb	r0, [r3, #0]
 8011784:	2830      	cmp	r0, #48	; 0x30
 8011786:	461f      	mov	r7, r3
 8011788:	f103 0301 	add.w	r3, r3, #1
 801178c:	d0f9      	beq.n	8011782 <__gethex+0x76>
 801178e:	f7ff ffa8 	bl	80116e2 <__hexdig_fun>
 8011792:	2301      	movs	r3, #1
 8011794:	fab0 f480 	clz	r4, r0
 8011798:	0964      	lsrs	r4, r4, #5
 801179a:	4635      	mov	r5, r6
 801179c:	9300      	str	r3, [sp, #0]
 801179e:	463a      	mov	r2, r7
 80117a0:	4616      	mov	r6, r2
 80117a2:	3201      	adds	r2, #1
 80117a4:	7830      	ldrb	r0, [r6, #0]
 80117a6:	f7ff ff9c 	bl	80116e2 <__hexdig_fun>
 80117aa:	2800      	cmp	r0, #0
 80117ac:	d1f8      	bne.n	80117a0 <__gethex+0x94>
 80117ae:	9901      	ldr	r1, [sp, #4]
 80117b0:	4652      	mov	r2, sl
 80117b2:	4630      	mov	r0, r6
 80117b4:	f001 fc07 	bl	8012fc6 <strncmp>
 80117b8:	b980      	cbnz	r0, 80117dc <__gethex+0xd0>
 80117ba:	b94d      	cbnz	r5, 80117d0 <__gethex+0xc4>
 80117bc:	eb06 050a 	add.w	r5, r6, sl
 80117c0:	462a      	mov	r2, r5
 80117c2:	4616      	mov	r6, r2
 80117c4:	3201      	adds	r2, #1
 80117c6:	7830      	ldrb	r0, [r6, #0]
 80117c8:	f7ff ff8b 	bl	80116e2 <__hexdig_fun>
 80117cc:	2800      	cmp	r0, #0
 80117ce:	d1f8      	bne.n	80117c2 <__gethex+0xb6>
 80117d0:	1bad      	subs	r5, r5, r6
 80117d2:	00ad      	lsls	r5, r5, #2
 80117d4:	e004      	b.n	80117e0 <__gethex+0xd4>
 80117d6:	2400      	movs	r4, #0
 80117d8:	4625      	mov	r5, r4
 80117da:	e7e0      	b.n	801179e <__gethex+0x92>
 80117dc:	2d00      	cmp	r5, #0
 80117de:	d1f7      	bne.n	80117d0 <__gethex+0xc4>
 80117e0:	7833      	ldrb	r3, [r6, #0]
 80117e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80117e6:	2b50      	cmp	r3, #80	; 0x50
 80117e8:	d13b      	bne.n	8011862 <__gethex+0x156>
 80117ea:	7873      	ldrb	r3, [r6, #1]
 80117ec:	2b2b      	cmp	r3, #43	; 0x2b
 80117ee:	d02c      	beq.n	801184a <__gethex+0x13e>
 80117f0:	2b2d      	cmp	r3, #45	; 0x2d
 80117f2:	d02e      	beq.n	8011852 <__gethex+0x146>
 80117f4:	1c71      	adds	r1, r6, #1
 80117f6:	f04f 0900 	mov.w	r9, #0
 80117fa:	7808      	ldrb	r0, [r1, #0]
 80117fc:	f7ff ff71 	bl	80116e2 <__hexdig_fun>
 8011800:	1e43      	subs	r3, r0, #1
 8011802:	b2db      	uxtb	r3, r3
 8011804:	2b18      	cmp	r3, #24
 8011806:	d82c      	bhi.n	8011862 <__gethex+0x156>
 8011808:	f1a0 0210 	sub.w	r2, r0, #16
 801180c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011810:	f7ff ff67 	bl	80116e2 <__hexdig_fun>
 8011814:	1e43      	subs	r3, r0, #1
 8011816:	b2db      	uxtb	r3, r3
 8011818:	2b18      	cmp	r3, #24
 801181a:	d91d      	bls.n	8011858 <__gethex+0x14c>
 801181c:	f1b9 0f00 	cmp.w	r9, #0
 8011820:	d000      	beq.n	8011824 <__gethex+0x118>
 8011822:	4252      	negs	r2, r2
 8011824:	4415      	add	r5, r2
 8011826:	f8cb 1000 	str.w	r1, [fp]
 801182a:	b1e4      	cbz	r4, 8011866 <__gethex+0x15a>
 801182c:	9b00      	ldr	r3, [sp, #0]
 801182e:	2b00      	cmp	r3, #0
 8011830:	bf14      	ite	ne
 8011832:	2700      	movne	r7, #0
 8011834:	2706      	moveq	r7, #6
 8011836:	4638      	mov	r0, r7
 8011838:	b009      	add	sp, #36	; 0x24
 801183a:	ecbd 8b02 	vpop	{d8}
 801183e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011842:	463e      	mov	r6, r7
 8011844:	4625      	mov	r5, r4
 8011846:	2401      	movs	r4, #1
 8011848:	e7ca      	b.n	80117e0 <__gethex+0xd4>
 801184a:	f04f 0900 	mov.w	r9, #0
 801184e:	1cb1      	adds	r1, r6, #2
 8011850:	e7d3      	b.n	80117fa <__gethex+0xee>
 8011852:	f04f 0901 	mov.w	r9, #1
 8011856:	e7fa      	b.n	801184e <__gethex+0x142>
 8011858:	230a      	movs	r3, #10
 801185a:	fb03 0202 	mla	r2, r3, r2, r0
 801185e:	3a10      	subs	r2, #16
 8011860:	e7d4      	b.n	801180c <__gethex+0x100>
 8011862:	4631      	mov	r1, r6
 8011864:	e7df      	b.n	8011826 <__gethex+0x11a>
 8011866:	1bf3      	subs	r3, r6, r7
 8011868:	3b01      	subs	r3, #1
 801186a:	4621      	mov	r1, r4
 801186c:	2b07      	cmp	r3, #7
 801186e:	dc0b      	bgt.n	8011888 <__gethex+0x17c>
 8011870:	ee18 0a10 	vmov	r0, s16
 8011874:	f000 fad8 	bl	8011e28 <_Balloc>
 8011878:	4604      	mov	r4, r0
 801187a:	b940      	cbnz	r0, 801188e <__gethex+0x182>
 801187c:	4b65      	ldr	r3, [pc, #404]	; (8011a14 <__gethex+0x308>)
 801187e:	4602      	mov	r2, r0
 8011880:	21de      	movs	r1, #222	; 0xde
 8011882:	4865      	ldr	r0, [pc, #404]	; (8011a18 <__gethex+0x30c>)
 8011884:	f001 fbd0 	bl	8013028 <__assert_func>
 8011888:	3101      	adds	r1, #1
 801188a:	105b      	asrs	r3, r3, #1
 801188c:	e7ee      	b.n	801186c <__gethex+0x160>
 801188e:	f100 0914 	add.w	r9, r0, #20
 8011892:	f04f 0b00 	mov.w	fp, #0
 8011896:	f1ca 0301 	rsb	r3, sl, #1
 801189a:	f8cd 9008 	str.w	r9, [sp, #8]
 801189e:	f8cd b000 	str.w	fp, [sp]
 80118a2:	9306      	str	r3, [sp, #24]
 80118a4:	42b7      	cmp	r7, r6
 80118a6:	d340      	bcc.n	801192a <__gethex+0x21e>
 80118a8:	9802      	ldr	r0, [sp, #8]
 80118aa:	9b00      	ldr	r3, [sp, #0]
 80118ac:	f840 3b04 	str.w	r3, [r0], #4
 80118b0:	eba0 0009 	sub.w	r0, r0, r9
 80118b4:	1080      	asrs	r0, r0, #2
 80118b6:	0146      	lsls	r6, r0, #5
 80118b8:	6120      	str	r0, [r4, #16]
 80118ba:	4618      	mov	r0, r3
 80118bc:	f000 fbaa 	bl	8012014 <__hi0bits>
 80118c0:	1a30      	subs	r0, r6, r0
 80118c2:	f8d8 6000 	ldr.w	r6, [r8]
 80118c6:	42b0      	cmp	r0, r6
 80118c8:	dd63      	ble.n	8011992 <__gethex+0x286>
 80118ca:	1b87      	subs	r7, r0, r6
 80118cc:	4639      	mov	r1, r7
 80118ce:	4620      	mov	r0, r4
 80118d0:	f000 ff44 	bl	801275c <__any_on>
 80118d4:	4682      	mov	sl, r0
 80118d6:	b1a8      	cbz	r0, 8011904 <__gethex+0x1f8>
 80118d8:	1e7b      	subs	r3, r7, #1
 80118da:	1159      	asrs	r1, r3, #5
 80118dc:	f003 021f 	and.w	r2, r3, #31
 80118e0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80118e4:	f04f 0a01 	mov.w	sl, #1
 80118e8:	fa0a f202 	lsl.w	r2, sl, r2
 80118ec:	420a      	tst	r2, r1
 80118ee:	d009      	beq.n	8011904 <__gethex+0x1f8>
 80118f0:	4553      	cmp	r3, sl
 80118f2:	dd05      	ble.n	8011900 <__gethex+0x1f4>
 80118f4:	1eb9      	subs	r1, r7, #2
 80118f6:	4620      	mov	r0, r4
 80118f8:	f000 ff30 	bl	801275c <__any_on>
 80118fc:	2800      	cmp	r0, #0
 80118fe:	d145      	bne.n	801198c <__gethex+0x280>
 8011900:	f04f 0a02 	mov.w	sl, #2
 8011904:	4639      	mov	r1, r7
 8011906:	4620      	mov	r0, r4
 8011908:	f7ff fe99 	bl	801163e <rshift>
 801190c:	443d      	add	r5, r7
 801190e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011912:	42ab      	cmp	r3, r5
 8011914:	da4c      	bge.n	80119b0 <__gethex+0x2a4>
 8011916:	ee18 0a10 	vmov	r0, s16
 801191a:	4621      	mov	r1, r4
 801191c:	f000 fac4 	bl	8011ea8 <_Bfree>
 8011920:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011922:	2300      	movs	r3, #0
 8011924:	6013      	str	r3, [r2, #0]
 8011926:	27a3      	movs	r7, #163	; 0xa3
 8011928:	e785      	b.n	8011836 <__gethex+0x12a>
 801192a:	1e73      	subs	r3, r6, #1
 801192c:	9a05      	ldr	r2, [sp, #20]
 801192e:	9303      	str	r3, [sp, #12]
 8011930:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011934:	4293      	cmp	r3, r2
 8011936:	d019      	beq.n	801196c <__gethex+0x260>
 8011938:	f1bb 0f20 	cmp.w	fp, #32
 801193c:	d107      	bne.n	801194e <__gethex+0x242>
 801193e:	9b02      	ldr	r3, [sp, #8]
 8011940:	9a00      	ldr	r2, [sp, #0]
 8011942:	f843 2b04 	str.w	r2, [r3], #4
 8011946:	9302      	str	r3, [sp, #8]
 8011948:	2300      	movs	r3, #0
 801194a:	9300      	str	r3, [sp, #0]
 801194c:	469b      	mov	fp, r3
 801194e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011952:	f7ff fec6 	bl	80116e2 <__hexdig_fun>
 8011956:	9b00      	ldr	r3, [sp, #0]
 8011958:	f000 000f 	and.w	r0, r0, #15
 801195c:	fa00 f00b 	lsl.w	r0, r0, fp
 8011960:	4303      	orrs	r3, r0
 8011962:	9300      	str	r3, [sp, #0]
 8011964:	f10b 0b04 	add.w	fp, fp, #4
 8011968:	9b03      	ldr	r3, [sp, #12]
 801196a:	e00d      	b.n	8011988 <__gethex+0x27c>
 801196c:	9b03      	ldr	r3, [sp, #12]
 801196e:	9a06      	ldr	r2, [sp, #24]
 8011970:	4413      	add	r3, r2
 8011972:	42bb      	cmp	r3, r7
 8011974:	d3e0      	bcc.n	8011938 <__gethex+0x22c>
 8011976:	4618      	mov	r0, r3
 8011978:	9901      	ldr	r1, [sp, #4]
 801197a:	9307      	str	r3, [sp, #28]
 801197c:	4652      	mov	r2, sl
 801197e:	f001 fb22 	bl	8012fc6 <strncmp>
 8011982:	9b07      	ldr	r3, [sp, #28]
 8011984:	2800      	cmp	r0, #0
 8011986:	d1d7      	bne.n	8011938 <__gethex+0x22c>
 8011988:	461e      	mov	r6, r3
 801198a:	e78b      	b.n	80118a4 <__gethex+0x198>
 801198c:	f04f 0a03 	mov.w	sl, #3
 8011990:	e7b8      	b.n	8011904 <__gethex+0x1f8>
 8011992:	da0a      	bge.n	80119aa <__gethex+0x29e>
 8011994:	1a37      	subs	r7, r6, r0
 8011996:	4621      	mov	r1, r4
 8011998:	ee18 0a10 	vmov	r0, s16
 801199c:	463a      	mov	r2, r7
 801199e:	f000 fc9f 	bl	80122e0 <__lshift>
 80119a2:	1bed      	subs	r5, r5, r7
 80119a4:	4604      	mov	r4, r0
 80119a6:	f100 0914 	add.w	r9, r0, #20
 80119aa:	f04f 0a00 	mov.w	sl, #0
 80119ae:	e7ae      	b.n	801190e <__gethex+0x202>
 80119b0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80119b4:	42a8      	cmp	r0, r5
 80119b6:	dd72      	ble.n	8011a9e <__gethex+0x392>
 80119b8:	1b45      	subs	r5, r0, r5
 80119ba:	42ae      	cmp	r6, r5
 80119bc:	dc36      	bgt.n	8011a2c <__gethex+0x320>
 80119be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80119c2:	2b02      	cmp	r3, #2
 80119c4:	d02a      	beq.n	8011a1c <__gethex+0x310>
 80119c6:	2b03      	cmp	r3, #3
 80119c8:	d02c      	beq.n	8011a24 <__gethex+0x318>
 80119ca:	2b01      	cmp	r3, #1
 80119cc:	d115      	bne.n	80119fa <__gethex+0x2ee>
 80119ce:	42ae      	cmp	r6, r5
 80119d0:	d113      	bne.n	80119fa <__gethex+0x2ee>
 80119d2:	2e01      	cmp	r6, #1
 80119d4:	d10b      	bne.n	80119ee <__gethex+0x2e2>
 80119d6:	9a04      	ldr	r2, [sp, #16]
 80119d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80119dc:	6013      	str	r3, [r2, #0]
 80119de:	2301      	movs	r3, #1
 80119e0:	6123      	str	r3, [r4, #16]
 80119e2:	f8c9 3000 	str.w	r3, [r9]
 80119e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80119e8:	2762      	movs	r7, #98	; 0x62
 80119ea:	601c      	str	r4, [r3, #0]
 80119ec:	e723      	b.n	8011836 <__gethex+0x12a>
 80119ee:	1e71      	subs	r1, r6, #1
 80119f0:	4620      	mov	r0, r4
 80119f2:	f000 feb3 	bl	801275c <__any_on>
 80119f6:	2800      	cmp	r0, #0
 80119f8:	d1ed      	bne.n	80119d6 <__gethex+0x2ca>
 80119fa:	ee18 0a10 	vmov	r0, s16
 80119fe:	4621      	mov	r1, r4
 8011a00:	f000 fa52 	bl	8011ea8 <_Bfree>
 8011a04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011a06:	2300      	movs	r3, #0
 8011a08:	6013      	str	r3, [r2, #0]
 8011a0a:	2750      	movs	r7, #80	; 0x50
 8011a0c:	e713      	b.n	8011836 <__gethex+0x12a>
 8011a0e:	bf00      	nop
 8011a10:	08014d6c 	.word	0x08014d6c
 8011a14:	08014c8c 	.word	0x08014c8c
 8011a18:	08014d00 	.word	0x08014d00
 8011a1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d1eb      	bne.n	80119fa <__gethex+0x2ee>
 8011a22:	e7d8      	b.n	80119d6 <__gethex+0x2ca>
 8011a24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d1d5      	bne.n	80119d6 <__gethex+0x2ca>
 8011a2a:	e7e6      	b.n	80119fa <__gethex+0x2ee>
 8011a2c:	1e6f      	subs	r7, r5, #1
 8011a2e:	f1ba 0f00 	cmp.w	sl, #0
 8011a32:	d131      	bne.n	8011a98 <__gethex+0x38c>
 8011a34:	b127      	cbz	r7, 8011a40 <__gethex+0x334>
 8011a36:	4639      	mov	r1, r7
 8011a38:	4620      	mov	r0, r4
 8011a3a:	f000 fe8f 	bl	801275c <__any_on>
 8011a3e:	4682      	mov	sl, r0
 8011a40:	117b      	asrs	r3, r7, #5
 8011a42:	2101      	movs	r1, #1
 8011a44:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011a48:	f007 071f 	and.w	r7, r7, #31
 8011a4c:	fa01 f707 	lsl.w	r7, r1, r7
 8011a50:	421f      	tst	r7, r3
 8011a52:	4629      	mov	r1, r5
 8011a54:	4620      	mov	r0, r4
 8011a56:	bf18      	it	ne
 8011a58:	f04a 0a02 	orrne.w	sl, sl, #2
 8011a5c:	1b76      	subs	r6, r6, r5
 8011a5e:	f7ff fdee 	bl	801163e <rshift>
 8011a62:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011a66:	2702      	movs	r7, #2
 8011a68:	f1ba 0f00 	cmp.w	sl, #0
 8011a6c:	d048      	beq.n	8011b00 <__gethex+0x3f4>
 8011a6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a72:	2b02      	cmp	r3, #2
 8011a74:	d015      	beq.n	8011aa2 <__gethex+0x396>
 8011a76:	2b03      	cmp	r3, #3
 8011a78:	d017      	beq.n	8011aaa <__gethex+0x39e>
 8011a7a:	2b01      	cmp	r3, #1
 8011a7c:	d109      	bne.n	8011a92 <__gethex+0x386>
 8011a7e:	f01a 0f02 	tst.w	sl, #2
 8011a82:	d006      	beq.n	8011a92 <__gethex+0x386>
 8011a84:	f8d9 0000 	ldr.w	r0, [r9]
 8011a88:	ea4a 0a00 	orr.w	sl, sl, r0
 8011a8c:	f01a 0f01 	tst.w	sl, #1
 8011a90:	d10e      	bne.n	8011ab0 <__gethex+0x3a4>
 8011a92:	f047 0710 	orr.w	r7, r7, #16
 8011a96:	e033      	b.n	8011b00 <__gethex+0x3f4>
 8011a98:	f04f 0a01 	mov.w	sl, #1
 8011a9c:	e7d0      	b.n	8011a40 <__gethex+0x334>
 8011a9e:	2701      	movs	r7, #1
 8011aa0:	e7e2      	b.n	8011a68 <__gethex+0x35c>
 8011aa2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011aa4:	f1c3 0301 	rsb	r3, r3, #1
 8011aa8:	9315      	str	r3, [sp, #84]	; 0x54
 8011aaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d0f0      	beq.n	8011a92 <__gethex+0x386>
 8011ab0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011ab4:	f104 0314 	add.w	r3, r4, #20
 8011ab8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011abc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011ac0:	f04f 0c00 	mov.w	ip, #0
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f853 2b04 	ldr.w	r2, [r3], #4
 8011aca:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011ace:	d01c      	beq.n	8011b0a <__gethex+0x3fe>
 8011ad0:	3201      	adds	r2, #1
 8011ad2:	6002      	str	r2, [r0, #0]
 8011ad4:	2f02      	cmp	r7, #2
 8011ad6:	f104 0314 	add.w	r3, r4, #20
 8011ada:	d13f      	bne.n	8011b5c <__gethex+0x450>
 8011adc:	f8d8 2000 	ldr.w	r2, [r8]
 8011ae0:	3a01      	subs	r2, #1
 8011ae2:	42b2      	cmp	r2, r6
 8011ae4:	d10a      	bne.n	8011afc <__gethex+0x3f0>
 8011ae6:	1171      	asrs	r1, r6, #5
 8011ae8:	2201      	movs	r2, #1
 8011aea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011aee:	f006 061f 	and.w	r6, r6, #31
 8011af2:	fa02 f606 	lsl.w	r6, r2, r6
 8011af6:	421e      	tst	r6, r3
 8011af8:	bf18      	it	ne
 8011afa:	4617      	movne	r7, r2
 8011afc:	f047 0720 	orr.w	r7, r7, #32
 8011b00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b02:	601c      	str	r4, [r3, #0]
 8011b04:	9b04      	ldr	r3, [sp, #16]
 8011b06:	601d      	str	r5, [r3, #0]
 8011b08:	e695      	b.n	8011836 <__gethex+0x12a>
 8011b0a:	4299      	cmp	r1, r3
 8011b0c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011b10:	d8d8      	bhi.n	8011ac4 <__gethex+0x3b8>
 8011b12:	68a3      	ldr	r3, [r4, #8]
 8011b14:	459b      	cmp	fp, r3
 8011b16:	db19      	blt.n	8011b4c <__gethex+0x440>
 8011b18:	6861      	ldr	r1, [r4, #4]
 8011b1a:	ee18 0a10 	vmov	r0, s16
 8011b1e:	3101      	adds	r1, #1
 8011b20:	f000 f982 	bl	8011e28 <_Balloc>
 8011b24:	4681      	mov	r9, r0
 8011b26:	b918      	cbnz	r0, 8011b30 <__gethex+0x424>
 8011b28:	4b1a      	ldr	r3, [pc, #104]	; (8011b94 <__gethex+0x488>)
 8011b2a:	4602      	mov	r2, r0
 8011b2c:	2184      	movs	r1, #132	; 0x84
 8011b2e:	e6a8      	b.n	8011882 <__gethex+0x176>
 8011b30:	6922      	ldr	r2, [r4, #16]
 8011b32:	3202      	adds	r2, #2
 8011b34:	f104 010c 	add.w	r1, r4, #12
 8011b38:	0092      	lsls	r2, r2, #2
 8011b3a:	300c      	adds	r0, #12
 8011b3c:	f7fc fdb2 	bl	800e6a4 <memcpy>
 8011b40:	4621      	mov	r1, r4
 8011b42:	ee18 0a10 	vmov	r0, s16
 8011b46:	f000 f9af 	bl	8011ea8 <_Bfree>
 8011b4a:	464c      	mov	r4, r9
 8011b4c:	6923      	ldr	r3, [r4, #16]
 8011b4e:	1c5a      	adds	r2, r3, #1
 8011b50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011b54:	6122      	str	r2, [r4, #16]
 8011b56:	2201      	movs	r2, #1
 8011b58:	615a      	str	r2, [r3, #20]
 8011b5a:	e7bb      	b.n	8011ad4 <__gethex+0x3c8>
 8011b5c:	6922      	ldr	r2, [r4, #16]
 8011b5e:	455a      	cmp	r2, fp
 8011b60:	dd0b      	ble.n	8011b7a <__gethex+0x46e>
 8011b62:	2101      	movs	r1, #1
 8011b64:	4620      	mov	r0, r4
 8011b66:	f7ff fd6a 	bl	801163e <rshift>
 8011b6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b6e:	3501      	adds	r5, #1
 8011b70:	42ab      	cmp	r3, r5
 8011b72:	f6ff aed0 	blt.w	8011916 <__gethex+0x20a>
 8011b76:	2701      	movs	r7, #1
 8011b78:	e7c0      	b.n	8011afc <__gethex+0x3f0>
 8011b7a:	f016 061f 	ands.w	r6, r6, #31
 8011b7e:	d0fa      	beq.n	8011b76 <__gethex+0x46a>
 8011b80:	449a      	add	sl, r3
 8011b82:	f1c6 0620 	rsb	r6, r6, #32
 8011b86:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8011b8a:	f000 fa43 	bl	8012014 <__hi0bits>
 8011b8e:	42b0      	cmp	r0, r6
 8011b90:	dbe7      	blt.n	8011b62 <__gethex+0x456>
 8011b92:	e7f0      	b.n	8011b76 <__gethex+0x46a>
 8011b94:	08014c8c 	.word	0x08014c8c

08011b98 <L_shift>:
 8011b98:	f1c2 0208 	rsb	r2, r2, #8
 8011b9c:	0092      	lsls	r2, r2, #2
 8011b9e:	b570      	push	{r4, r5, r6, lr}
 8011ba0:	f1c2 0620 	rsb	r6, r2, #32
 8011ba4:	6843      	ldr	r3, [r0, #4]
 8011ba6:	6804      	ldr	r4, [r0, #0]
 8011ba8:	fa03 f506 	lsl.w	r5, r3, r6
 8011bac:	432c      	orrs	r4, r5
 8011bae:	40d3      	lsrs	r3, r2
 8011bb0:	6004      	str	r4, [r0, #0]
 8011bb2:	f840 3f04 	str.w	r3, [r0, #4]!
 8011bb6:	4288      	cmp	r0, r1
 8011bb8:	d3f4      	bcc.n	8011ba4 <L_shift+0xc>
 8011bba:	bd70      	pop	{r4, r5, r6, pc}

08011bbc <__match>:
 8011bbc:	b530      	push	{r4, r5, lr}
 8011bbe:	6803      	ldr	r3, [r0, #0]
 8011bc0:	3301      	adds	r3, #1
 8011bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011bc6:	b914      	cbnz	r4, 8011bce <__match+0x12>
 8011bc8:	6003      	str	r3, [r0, #0]
 8011bca:	2001      	movs	r0, #1
 8011bcc:	bd30      	pop	{r4, r5, pc}
 8011bce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bd2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011bd6:	2d19      	cmp	r5, #25
 8011bd8:	bf98      	it	ls
 8011bda:	3220      	addls	r2, #32
 8011bdc:	42a2      	cmp	r2, r4
 8011bde:	d0f0      	beq.n	8011bc2 <__match+0x6>
 8011be0:	2000      	movs	r0, #0
 8011be2:	e7f3      	b.n	8011bcc <__match+0x10>

08011be4 <__hexnan>:
 8011be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011be8:	680b      	ldr	r3, [r1, #0]
 8011bea:	6801      	ldr	r1, [r0, #0]
 8011bec:	115e      	asrs	r6, r3, #5
 8011bee:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011bf2:	f013 031f 	ands.w	r3, r3, #31
 8011bf6:	b087      	sub	sp, #28
 8011bf8:	bf18      	it	ne
 8011bfa:	3604      	addne	r6, #4
 8011bfc:	2500      	movs	r5, #0
 8011bfe:	1f37      	subs	r7, r6, #4
 8011c00:	4682      	mov	sl, r0
 8011c02:	4690      	mov	r8, r2
 8011c04:	9301      	str	r3, [sp, #4]
 8011c06:	f846 5c04 	str.w	r5, [r6, #-4]
 8011c0a:	46b9      	mov	r9, r7
 8011c0c:	463c      	mov	r4, r7
 8011c0e:	9502      	str	r5, [sp, #8]
 8011c10:	46ab      	mov	fp, r5
 8011c12:	784a      	ldrb	r2, [r1, #1]
 8011c14:	1c4b      	adds	r3, r1, #1
 8011c16:	9303      	str	r3, [sp, #12]
 8011c18:	b342      	cbz	r2, 8011c6c <__hexnan+0x88>
 8011c1a:	4610      	mov	r0, r2
 8011c1c:	9105      	str	r1, [sp, #20]
 8011c1e:	9204      	str	r2, [sp, #16]
 8011c20:	f7ff fd5f 	bl	80116e2 <__hexdig_fun>
 8011c24:	2800      	cmp	r0, #0
 8011c26:	d14f      	bne.n	8011cc8 <__hexnan+0xe4>
 8011c28:	9a04      	ldr	r2, [sp, #16]
 8011c2a:	9905      	ldr	r1, [sp, #20]
 8011c2c:	2a20      	cmp	r2, #32
 8011c2e:	d818      	bhi.n	8011c62 <__hexnan+0x7e>
 8011c30:	9b02      	ldr	r3, [sp, #8]
 8011c32:	459b      	cmp	fp, r3
 8011c34:	dd13      	ble.n	8011c5e <__hexnan+0x7a>
 8011c36:	454c      	cmp	r4, r9
 8011c38:	d206      	bcs.n	8011c48 <__hexnan+0x64>
 8011c3a:	2d07      	cmp	r5, #7
 8011c3c:	dc04      	bgt.n	8011c48 <__hexnan+0x64>
 8011c3e:	462a      	mov	r2, r5
 8011c40:	4649      	mov	r1, r9
 8011c42:	4620      	mov	r0, r4
 8011c44:	f7ff ffa8 	bl	8011b98 <L_shift>
 8011c48:	4544      	cmp	r4, r8
 8011c4a:	d950      	bls.n	8011cee <__hexnan+0x10a>
 8011c4c:	2300      	movs	r3, #0
 8011c4e:	f1a4 0904 	sub.w	r9, r4, #4
 8011c52:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c56:	f8cd b008 	str.w	fp, [sp, #8]
 8011c5a:	464c      	mov	r4, r9
 8011c5c:	461d      	mov	r5, r3
 8011c5e:	9903      	ldr	r1, [sp, #12]
 8011c60:	e7d7      	b.n	8011c12 <__hexnan+0x2e>
 8011c62:	2a29      	cmp	r2, #41	; 0x29
 8011c64:	d156      	bne.n	8011d14 <__hexnan+0x130>
 8011c66:	3102      	adds	r1, #2
 8011c68:	f8ca 1000 	str.w	r1, [sl]
 8011c6c:	f1bb 0f00 	cmp.w	fp, #0
 8011c70:	d050      	beq.n	8011d14 <__hexnan+0x130>
 8011c72:	454c      	cmp	r4, r9
 8011c74:	d206      	bcs.n	8011c84 <__hexnan+0xa0>
 8011c76:	2d07      	cmp	r5, #7
 8011c78:	dc04      	bgt.n	8011c84 <__hexnan+0xa0>
 8011c7a:	462a      	mov	r2, r5
 8011c7c:	4649      	mov	r1, r9
 8011c7e:	4620      	mov	r0, r4
 8011c80:	f7ff ff8a 	bl	8011b98 <L_shift>
 8011c84:	4544      	cmp	r4, r8
 8011c86:	d934      	bls.n	8011cf2 <__hexnan+0x10e>
 8011c88:	f1a8 0204 	sub.w	r2, r8, #4
 8011c8c:	4623      	mov	r3, r4
 8011c8e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011c92:	f842 1f04 	str.w	r1, [r2, #4]!
 8011c96:	429f      	cmp	r7, r3
 8011c98:	d2f9      	bcs.n	8011c8e <__hexnan+0xaa>
 8011c9a:	1b3b      	subs	r3, r7, r4
 8011c9c:	f023 0303 	bic.w	r3, r3, #3
 8011ca0:	3304      	adds	r3, #4
 8011ca2:	3401      	adds	r4, #1
 8011ca4:	3e03      	subs	r6, #3
 8011ca6:	42b4      	cmp	r4, r6
 8011ca8:	bf88      	it	hi
 8011caa:	2304      	movhi	r3, #4
 8011cac:	4443      	add	r3, r8
 8011cae:	2200      	movs	r2, #0
 8011cb0:	f843 2b04 	str.w	r2, [r3], #4
 8011cb4:	429f      	cmp	r7, r3
 8011cb6:	d2fb      	bcs.n	8011cb0 <__hexnan+0xcc>
 8011cb8:	683b      	ldr	r3, [r7, #0]
 8011cba:	b91b      	cbnz	r3, 8011cc4 <__hexnan+0xe0>
 8011cbc:	4547      	cmp	r7, r8
 8011cbe:	d127      	bne.n	8011d10 <__hexnan+0x12c>
 8011cc0:	2301      	movs	r3, #1
 8011cc2:	603b      	str	r3, [r7, #0]
 8011cc4:	2005      	movs	r0, #5
 8011cc6:	e026      	b.n	8011d16 <__hexnan+0x132>
 8011cc8:	3501      	adds	r5, #1
 8011cca:	2d08      	cmp	r5, #8
 8011ccc:	f10b 0b01 	add.w	fp, fp, #1
 8011cd0:	dd06      	ble.n	8011ce0 <__hexnan+0xfc>
 8011cd2:	4544      	cmp	r4, r8
 8011cd4:	d9c3      	bls.n	8011c5e <__hexnan+0x7a>
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	f844 3c04 	str.w	r3, [r4, #-4]
 8011cdc:	2501      	movs	r5, #1
 8011cde:	3c04      	subs	r4, #4
 8011ce0:	6822      	ldr	r2, [r4, #0]
 8011ce2:	f000 000f 	and.w	r0, r0, #15
 8011ce6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011cea:	6022      	str	r2, [r4, #0]
 8011cec:	e7b7      	b.n	8011c5e <__hexnan+0x7a>
 8011cee:	2508      	movs	r5, #8
 8011cf0:	e7b5      	b.n	8011c5e <__hexnan+0x7a>
 8011cf2:	9b01      	ldr	r3, [sp, #4]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d0df      	beq.n	8011cb8 <__hexnan+0xd4>
 8011cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8011cfc:	f1c3 0320 	rsb	r3, r3, #32
 8011d00:	fa22 f303 	lsr.w	r3, r2, r3
 8011d04:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011d08:	401a      	ands	r2, r3
 8011d0a:	f846 2c04 	str.w	r2, [r6, #-4]
 8011d0e:	e7d3      	b.n	8011cb8 <__hexnan+0xd4>
 8011d10:	3f04      	subs	r7, #4
 8011d12:	e7d1      	b.n	8011cb8 <__hexnan+0xd4>
 8011d14:	2004      	movs	r0, #4
 8011d16:	b007      	add	sp, #28
 8011d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011d1c <_localeconv_r>:
 8011d1c:	4800      	ldr	r0, [pc, #0]	; (8011d20 <_localeconv_r+0x4>)
 8011d1e:	4770      	bx	lr
 8011d20:	20000178 	.word	0x20000178

08011d24 <__retarget_lock_init_recursive>:
 8011d24:	4770      	bx	lr

08011d26 <__retarget_lock_acquire_recursive>:
 8011d26:	4770      	bx	lr

08011d28 <__retarget_lock_release_recursive>:
 8011d28:	4770      	bx	lr

08011d2a <__swhatbuf_r>:
 8011d2a:	b570      	push	{r4, r5, r6, lr}
 8011d2c:	460e      	mov	r6, r1
 8011d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d32:	2900      	cmp	r1, #0
 8011d34:	b096      	sub	sp, #88	; 0x58
 8011d36:	4614      	mov	r4, r2
 8011d38:	461d      	mov	r5, r3
 8011d3a:	da07      	bge.n	8011d4c <__swhatbuf_r+0x22>
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	602b      	str	r3, [r5, #0]
 8011d40:	89b3      	ldrh	r3, [r6, #12]
 8011d42:	061a      	lsls	r2, r3, #24
 8011d44:	d410      	bmi.n	8011d68 <__swhatbuf_r+0x3e>
 8011d46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d4a:	e00e      	b.n	8011d6a <__swhatbuf_r+0x40>
 8011d4c:	466a      	mov	r2, sp
 8011d4e:	f001 f9ab 	bl	80130a8 <_fstat_r>
 8011d52:	2800      	cmp	r0, #0
 8011d54:	dbf2      	blt.n	8011d3c <__swhatbuf_r+0x12>
 8011d56:	9a01      	ldr	r2, [sp, #4]
 8011d58:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011d5c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011d60:	425a      	negs	r2, r3
 8011d62:	415a      	adcs	r2, r3
 8011d64:	602a      	str	r2, [r5, #0]
 8011d66:	e7ee      	b.n	8011d46 <__swhatbuf_r+0x1c>
 8011d68:	2340      	movs	r3, #64	; 0x40
 8011d6a:	2000      	movs	r0, #0
 8011d6c:	6023      	str	r3, [r4, #0]
 8011d6e:	b016      	add	sp, #88	; 0x58
 8011d70:	bd70      	pop	{r4, r5, r6, pc}
	...

08011d74 <__smakebuf_r>:
 8011d74:	898b      	ldrh	r3, [r1, #12]
 8011d76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011d78:	079d      	lsls	r5, r3, #30
 8011d7a:	4606      	mov	r6, r0
 8011d7c:	460c      	mov	r4, r1
 8011d7e:	d507      	bpl.n	8011d90 <__smakebuf_r+0x1c>
 8011d80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011d84:	6023      	str	r3, [r4, #0]
 8011d86:	6123      	str	r3, [r4, #16]
 8011d88:	2301      	movs	r3, #1
 8011d8a:	6163      	str	r3, [r4, #20]
 8011d8c:	b002      	add	sp, #8
 8011d8e:	bd70      	pop	{r4, r5, r6, pc}
 8011d90:	ab01      	add	r3, sp, #4
 8011d92:	466a      	mov	r2, sp
 8011d94:	f7ff ffc9 	bl	8011d2a <__swhatbuf_r>
 8011d98:	9900      	ldr	r1, [sp, #0]
 8011d9a:	4605      	mov	r5, r0
 8011d9c:	4630      	mov	r0, r6
 8011d9e:	f000 fd5d 	bl	801285c <_malloc_r>
 8011da2:	b948      	cbnz	r0, 8011db8 <__smakebuf_r+0x44>
 8011da4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011da8:	059a      	lsls	r2, r3, #22
 8011daa:	d4ef      	bmi.n	8011d8c <__smakebuf_r+0x18>
 8011dac:	f023 0303 	bic.w	r3, r3, #3
 8011db0:	f043 0302 	orr.w	r3, r3, #2
 8011db4:	81a3      	strh	r3, [r4, #12]
 8011db6:	e7e3      	b.n	8011d80 <__smakebuf_r+0xc>
 8011db8:	4b0d      	ldr	r3, [pc, #52]	; (8011df0 <__smakebuf_r+0x7c>)
 8011dba:	62b3      	str	r3, [r6, #40]	; 0x28
 8011dbc:	89a3      	ldrh	r3, [r4, #12]
 8011dbe:	6020      	str	r0, [r4, #0]
 8011dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011dc4:	81a3      	strh	r3, [r4, #12]
 8011dc6:	9b00      	ldr	r3, [sp, #0]
 8011dc8:	6163      	str	r3, [r4, #20]
 8011dca:	9b01      	ldr	r3, [sp, #4]
 8011dcc:	6120      	str	r0, [r4, #16]
 8011dce:	b15b      	cbz	r3, 8011de8 <__smakebuf_r+0x74>
 8011dd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011dd4:	4630      	mov	r0, r6
 8011dd6:	f001 f979 	bl	80130cc <_isatty_r>
 8011dda:	b128      	cbz	r0, 8011de8 <__smakebuf_r+0x74>
 8011ddc:	89a3      	ldrh	r3, [r4, #12]
 8011dde:	f023 0303 	bic.w	r3, r3, #3
 8011de2:	f043 0301 	orr.w	r3, r3, #1
 8011de6:	81a3      	strh	r3, [r4, #12]
 8011de8:	89a0      	ldrh	r0, [r4, #12]
 8011dea:	4305      	orrs	r5, r0
 8011dec:	81a5      	strh	r5, [r4, #12]
 8011dee:	e7cd      	b.n	8011d8c <__smakebuf_r+0x18>
 8011df0:	0801149d 	.word	0x0801149d

08011df4 <malloc>:
 8011df4:	4b02      	ldr	r3, [pc, #8]	; (8011e00 <malloc+0xc>)
 8011df6:	4601      	mov	r1, r0
 8011df8:	6818      	ldr	r0, [r3, #0]
 8011dfa:	f000 bd2f 	b.w	801285c <_malloc_r>
 8011dfe:	bf00      	nop
 8011e00:	20000020 	.word	0x20000020

08011e04 <__ascii_mbtowc>:
 8011e04:	b082      	sub	sp, #8
 8011e06:	b901      	cbnz	r1, 8011e0a <__ascii_mbtowc+0x6>
 8011e08:	a901      	add	r1, sp, #4
 8011e0a:	b142      	cbz	r2, 8011e1e <__ascii_mbtowc+0x1a>
 8011e0c:	b14b      	cbz	r3, 8011e22 <__ascii_mbtowc+0x1e>
 8011e0e:	7813      	ldrb	r3, [r2, #0]
 8011e10:	600b      	str	r3, [r1, #0]
 8011e12:	7812      	ldrb	r2, [r2, #0]
 8011e14:	1e10      	subs	r0, r2, #0
 8011e16:	bf18      	it	ne
 8011e18:	2001      	movne	r0, #1
 8011e1a:	b002      	add	sp, #8
 8011e1c:	4770      	bx	lr
 8011e1e:	4610      	mov	r0, r2
 8011e20:	e7fb      	b.n	8011e1a <__ascii_mbtowc+0x16>
 8011e22:	f06f 0001 	mvn.w	r0, #1
 8011e26:	e7f8      	b.n	8011e1a <__ascii_mbtowc+0x16>

08011e28 <_Balloc>:
 8011e28:	b570      	push	{r4, r5, r6, lr}
 8011e2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011e2c:	4604      	mov	r4, r0
 8011e2e:	460d      	mov	r5, r1
 8011e30:	b976      	cbnz	r6, 8011e50 <_Balloc+0x28>
 8011e32:	2010      	movs	r0, #16
 8011e34:	f7ff ffde 	bl	8011df4 <malloc>
 8011e38:	4602      	mov	r2, r0
 8011e3a:	6260      	str	r0, [r4, #36]	; 0x24
 8011e3c:	b920      	cbnz	r0, 8011e48 <_Balloc+0x20>
 8011e3e:	4b18      	ldr	r3, [pc, #96]	; (8011ea0 <_Balloc+0x78>)
 8011e40:	4818      	ldr	r0, [pc, #96]	; (8011ea4 <_Balloc+0x7c>)
 8011e42:	2166      	movs	r1, #102	; 0x66
 8011e44:	f001 f8f0 	bl	8013028 <__assert_func>
 8011e48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011e4c:	6006      	str	r6, [r0, #0]
 8011e4e:	60c6      	str	r6, [r0, #12]
 8011e50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011e52:	68f3      	ldr	r3, [r6, #12]
 8011e54:	b183      	cbz	r3, 8011e78 <_Balloc+0x50>
 8011e56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e58:	68db      	ldr	r3, [r3, #12]
 8011e5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011e5e:	b9b8      	cbnz	r0, 8011e90 <_Balloc+0x68>
 8011e60:	2101      	movs	r1, #1
 8011e62:	fa01 f605 	lsl.w	r6, r1, r5
 8011e66:	1d72      	adds	r2, r6, #5
 8011e68:	0092      	lsls	r2, r2, #2
 8011e6a:	4620      	mov	r0, r4
 8011e6c:	f000 fc97 	bl	801279e <_calloc_r>
 8011e70:	b160      	cbz	r0, 8011e8c <_Balloc+0x64>
 8011e72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011e76:	e00e      	b.n	8011e96 <_Balloc+0x6e>
 8011e78:	2221      	movs	r2, #33	; 0x21
 8011e7a:	2104      	movs	r1, #4
 8011e7c:	4620      	mov	r0, r4
 8011e7e:	f000 fc8e 	bl	801279e <_calloc_r>
 8011e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e84:	60f0      	str	r0, [r6, #12]
 8011e86:	68db      	ldr	r3, [r3, #12]
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d1e4      	bne.n	8011e56 <_Balloc+0x2e>
 8011e8c:	2000      	movs	r0, #0
 8011e8e:	bd70      	pop	{r4, r5, r6, pc}
 8011e90:	6802      	ldr	r2, [r0, #0]
 8011e92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011e96:	2300      	movs	r3, #0
 8011e98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011e9c:	e7f7      	b.n	8011e8e <_Balloc+0x66>
 8011e9e:	bf00      	nop
 8011ea0:	08014c16 	.word	0x08014c16
 8011ea4:	08014d80 	.word	0x08014d80

08011ea8 <_Bfree>:
 8011ea8:	b570      	push	{r4, r5, r6, lr}
 8011eaa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011eac:	4605      	mov	r5, r0
 8011eae:	460c      	mov	r4, r1
 8011eb0:	b976      	cbnz	r6, 8011ed0 <_Bfree+0x28>
 8011eb2:	2010      	movs	r0, #16
 8011eb4:	f7ff ff9e 	bl	8011df4 <malloc>
 8011eb8:	4602      	mov	r2, r0
 8011eba:	6268      	str	r0, [r5, #36]	; 0x24
 8011ebc:	b920      	cbnz	r0, 8011ec8 <_Bfree+0x20>
 8011ebe:	4b09      	ldr	r3, [pc, #36]	; (8011ee4 <_Bfree+0x3c>)
 8011ec0:	4809      	ldr	r0, [pc, #36]	; (8011ee8 <_Bfree+0x40>)
 8011ec2:	218a      	movs	r1, #138	; 0x8a
 8011ec4:	f001 f8b0 	bl	8013028 <__assert_func>
 8011ec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ecc:	6006      	str	r6, [r0, #0]
 8011ece:	60c6      	str	r6, [r0, #12]
 8011ed0:	b13c      	cbz	r4, 8011ee2 <_Bfree+0x3a>
 8011ed2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011ed4:	6862      	ldr	r2, [r4, #4]
 8011ed6:	68db      	ldr	r3, [r3, #12]
 8011ed8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011edc:	6021      	str	r1, [r4, #0]
 8011ede:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011ee2:	bd70      	pop	{r4, r5, r6, pc}
 8011ee4:	08014c16 	.word	0x08014c16
 8011ee8:	08014d80 	.word	0x08014d80

08011eec <__multadd>:
 8011eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ef0:	690e      	ldr	r6, [r1, #16]
 8011ef2:	4607      	mov	r7, r0
 8011ef4:	4698      	mov	r8, r3
 8011ef6:	460c      	mov	r4, r1
 8011ef8:	f101 0014 	add.w	r0, r1, #20
 8011efc:	2300      	movs	r3, #0
 8011efe:	6805      	ldr	r5, [r0, #0]
 8011f00:	b2a9      	uxth	r1, r5
 8011f02:	fb02 8101 	mla	r1, r2, r1, r8
 8011f06:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8011f0a:	0c2d      	lsrs	r5, r5, #16
 8011f0c:	fb02 c505 	mla	r5, r2, r5, ip
 8011f10:	b289      	uxth	r1, r1
 8011f12:	3301      	adds	r3, #1
 8011f14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8011f18:	429e      	cmp	r6, r3
 8011f1a:	f840 1b04 	str.w	r1, [r0], #4
 8011f1e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8011f22:	dcec      	bgt.n	8011efe <__multadd+0x12>
 8011f24:	f1b8 0f00 	cmp.w	r8, #0
 8011f28:	d022      	beq.n	8011f70 <__multadd+0x84>
 8011f2a:	68a3      	ldr	r3, [r4, #8]
 8011f2c:	42b3      	cmp	r3, r6
 8011f2e:	dc19      	bgt.n	8011f64 <__multadd+0x78>
 8011f30:	6861      	ldr	r1, [r4, #4]
 8011f32:	4638      	mov	r0, r7
 8011f34:	3101      	adds	r1, #1
 8011f36:	f7ff ff77 	bl	8011e28 <_Balloc>
 8011f3a:	4605      	mov	r5, r0
 8011f3c:	b928      	cbnz	r0, 8011f4a <__multadd+0x5e>
 8011f3e:	4602      	mov	r2, r0
 8011f40:	4b0d      	ldr	r3, [pc, #52]	; (8011f78 <__multadd+0x8c>)
 8011f42:	480e      	ldr	r0, [pc, #56]	; (8011f7c <__multadd+0x90>)
 8011f44:	21b5      	movs	r1, #181	; 0xb5
 8011f46:	f001 f86f 	bl	8013028 <__assert_func>
 8011f4a:	6922      	ldr	r2, [r4, #16]
 8011f4c:	3202      	adds	r2, #2
 8011f4e:	f104 010c 	add.w	r1, r4, #12
 8011f52:	0092      	lsls	r2, r2, #2
 8011f54:	300c      	adds	r0, #12
 8011f56:	f7fc fba5 	bl	800e6a4 <memcpy>
 8011f5a:	4621      	mov	r1, r4
 8011f5c:	4638      	mov	r0, r7
 8011f5e:	f7ff ffa3 	bl	8011ea8 <_Bfree>
 8011f62:	462c      	mov	r4, r5
 8011f64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8011f68:	3601      	adds	r6, #1
 8011f6a:	f8c3 8014 	str.w	r8, [r3, #20]
 8011f6e:	6126      	str	r6, [r4, #16]
 8011f70:	4620      	mov	r0, r4
 8011f72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f76:	bf00      	nop
 8011f78:	08014c8c 	.word	0x08014c8c
 8011f7c:	08014d80 	.word	0x08014d80

08011f80 <__s2b>:
 8011f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f84:	460c      	mov	r4, r1
 8011f86:	4615      	mov	r5, r2
 8011f88:	461f      	mov	r7, r3
 8011f8a:	2209      	movs	r2, #9
 8011f8c:	3308      	adds	r3, #8
 8011f8e:	4606      	mov	r6, r0
 8011f90:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f94:	2100      	movs	r1, #0
 8011f96:	2201      	movs	r2, #1
 8011f98:	429a      	cmp	r2, r3
 8011f9a:	db09      	blt.n	8011fb0 <__s2b+0x30>
 8011f9c:	4630      	mov	r0, r6
 8011f9e:	f7ff ff43 	bl	8011e28 <_Balloc>
 8011fa2:	b940      	cbnz	r0, 8011fb6 <__s2b+0x36>
 8011fa4:	4602      	mov	r2, r0
 8011fa6:	4b19      	ldr	r3, [pc, #100]	; (801200c <__s2b+0x8c>)
 8011fa8:	4819      	ldr	r0, [pc, #100]	; (8012010 <__s2b+0x90>)
 8011faa:	21ce      	movs	r1, #206	; 0xce
 8011fac:	f001 f83c 	bl	8013028 <__assert_func>
 8011fb0:	0052      	lsls	r2, r2, #1
 8011fb2:	3101      	adds	r1, #1
 8011fb4:	e7f0      	b.n	8011f98 <__s2b+0x18>
 8011fb6:	9b08      	ldr	r3, [sp, #32]
 8011fb8:	6143      	str	r3, [r0, #20]
 8011fba:	2d09      	cmp	r5, #9
 8011fbc:	f04f 0301 	mov.w	r3, #1
 8011fc0:	6103      	str	r3, [r0, #16]
 8011fc2:	dd16      	ble.n	8011ff2 <__s2b+0x72>
 8011fc4:	f104 0909 	add.w	r9, r4, #9
 8011fc8:	46c8      	mov	r8, r9
 8011fca:	442c      	add	r4, r5
 8011fcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011fd0:	4601      	mov	r1, r0
 8011fd2:	3b30      	subs	r3, #48	; 0x30
 8011fd4:	220a      	movs	r2, #10
 8011fd6:	4630      	mov	r0, r6
 8011fd8:	f7ff ff88 	bl	8011eec <__multadd>
 8011fdc:	45a0      	cmp	r8, r4
 8011fde:	d1f5      	bne.n	8011fcc <__s2b+0x4c>
 8011fe0:	f1a5 0408 	sub.w	r4, r5, #8
 8011fe4:	444c      	add	r4, r9
 8011fe6:	1b2d      	subs	r5, r5, r4
 8011fe8:	1963      	adds	r3, r4, r5
 8011fea:	42bb      	cmp	r3, r7
 8011fec:	db04      	blt.n	8011ff8 <__s2b+0x78>
 8011fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ff2:	340a      	adds	r4, #10
 8011ff4:	2509      	movs	r5, #9
 8011ff6:	e7f6      	b.n	8011fe6 <__s2b+0x66>
 8011ff8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011ffc:	4601      	mov	r1, r0
 8011ffe:	3b30      	subs	r3, #48	; 0x30
 8012000:	220a      	movs	r2, #10
 8012002:	4630      	mov	r0, r6
 8012004:	f7ff ff72 	bl	8011eec <__multadd>
 8012008:	e7ee      	b.n	8011fe8 <__s2b+0x68>
 801200a:	bf00      	nop
 801200c:	08014c8c 	.word	0x08014c8c
 8012010:	08014d80 	.word	0x08014d80

08012014 <__hi0bits>:
 8012014:	0c03      	lsrs	r3, r0, #16
 8012016:	041b      	lsls	r3, r3, #16
 8012018:	b9d3      	cbnz	r3, 8012050 <__hi0bits+0x3c>
 801201a:	0400      	lsls	r0, r0, #16
 801201c:	2310      	movs	r3, #16
 801201e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012022:	bf04      	itt	eq
 8012024:	0200      	lsleq	r0, r0, #8
 8012026:	3308      	addeq	r3, #8
 8012028:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801202c:	bf04      	itt	eq
 801202e:	0100      	lsleq	r0, r0, #4
 8012030:	3304      	addeq	r3, #4
 8012032:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012036:	bf04      	itt	eq
 8012038:	0080      	lsleq	r0, r0, #2
 801203a:	3302      	addeq	r3, #2
 801203c:	2800      	cmp	r0, #0
 801203e:	db05      	blt.n	801204c <__hi0bits+0x38>
 8012040:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012044:	f103 0301 	add.w	r3, r3, #1
 8012048:	bf08      	it	eq
 801204a:	2320      	moveq	r3, #32
 801204c:	4618      	mov	r0, r3
 801204e:	4770      	bx	lr
 8012050:	2300      	movs	r3, #0
 8012052:	e7e4      	b.n	801201e <__hi0bits+0xa>

08012054 <__lo0bits>:
 8012054:	6803      	ldr	r3, [r0, #0]
 8012056:	f013 0207 	ands.w	r2, r3, #7
 801205a:	4601      	mov	r1, r0
 801205c:	d00b      	beq.n	8012076 <__lo0bits+0x22>
 801205e:	07da      	lsls	r2, r3, #31
 8012060:	d424      	bmi.n	80120ac <__lo0bits+0x58>
 8012062:	0798      	lsls	r0, r3, #30
 8012064:	bf49      	itett	mi
 8012066:	085b      	lsrmi	r3, r3, #1
 8012068:	089b      	lsrpl	r3, r3, #2
 801206a:	2001      	movmi	r0, #1
 801206c:	600b      	strmi	r3, [r1, #0]
 801206e:	bf5c      	itt	pl
 8012070:	600b      	strpl	r3, [r1, #0]
 8012072:	2002      	movpl	r0, #2
 8012074:	4770      	bx	lr
 8012076:	b298      	uxth	r0, r3
 8012078:	b9b0      	cbnz	r0, 80120a8 <__lo0bits+0x54>
 801207a:	0c1b      	lsrs	r3, r3, #16
 801207c:	2010      	movs	r0, #16
 801207e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012082:	bf04      	itt	eq
 8012084:	0a1b      	lsreq	r3, r3, #8
 8012086:	3008      	addeq	r0, #8
 8012088:	071a      	lsls	r2, r3, #28
 801208a:	bf04      	itt	eq
 801208c:	091b      	lsreq	r3, r3, #4
 801208e:	3004      	addeq	r0, #4
 8012090:	079a      	lsls	r2, r3, #30
 8012092:	bf04      	itt	eq
 8012094:	089b      	lsreq	r3, r3, #2
 8012096:	3002      	addeq	r0, #2
 8012098:	07da      	lsls	r2, r3, #31
 801209a:	d403      	bmi.n	80120a4 <__lo0bits+0x50>
 801209c:	085b      	lsrs	r3, r3, #1
 801209e:	f100 0001 	add.w	r0, r0, #1
 80120a2:	d005      	beq.n	80120b0 <__lo0bits+0x5c>
 80120a4:	600b      	str	r3, [r1, #0]
 80120a6:	4770      	bx	lr
 80120a8:	4610      	mov	r0, r2
 80120aa:	e7e8      	b.n	801207e <__lo0bits+0x2a>
 80120ac:	2000      	movs	r0, #0
 80120ae:	4770      	bx	lr
 80120b0:	2020      	movs	r0, #32
 80120b2:	4770      	bx	lr

080120b4 <__i2b>:
 80120b4:	b510      	push	{r4, lr}
 80120b6:	460c      	mov	r4, r1
 80120b8:	2101      	movs	r1, #1
 80120ba:	f7ff feb5 	bl	8011e28 <_Balloc>
 80120be:	4602      	mov	r2, r0
 80120c0:	b928      	cbnz	r0, 80120ce <__i2b+0x1a>
 80120c2:	4b05      	ldr	r3, [pc, #20]	; (80120d8 <__i2b+0x24>)
 80120c4:	4805      	ldr	r0, [pc, #20]	; (80120dc <__i2b+0x28>)
 80120c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80120ca:	f000 ffad 	bl	8013028 <__assert_func>
 80120ce:	2301      	movs	r3, #1
 80120d0:	6144      	str	r4, [r0, #20]
 80120d2:	6103      	str	r3, [r0, #16]
 80120d4:	bd10      	pop	{r4, pc}
 80120d6:	bf00      	nop
 80120d8:	08014c8c 	.word	0x08014c8c
 80120dc:	08014d80 	.word	0x08014d80

080120e0 <__multiply>:
 80120e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120e4:	4614      	mov	r4, r2
 80120e6:	690a      	ldr	r2, [r1, #16]
 80120e8:	6923      	ldr	r3, [r4, #16]
 80120ea:	429a      	cmp	r2, r3
 80120ec:	bfb8      	it	lt
 80120ee:	460b      	movlt	r3, r1
 80120f0:	460d      	mov	r5, r1
 80120f2:	bfbc      	itt	lt
 80120f4:	4625      	movlt	r5, r4
 80120f6:	461c      	movlt	r4, r3
 80120f8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80120fc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012100:	68ab      	ldr	r3, [r5, #8]
 8012102:	6869      	ldr	r1, [r5, #4]
 8012104:	eb0a 0709 	add.w	r7, sl, r9
 8012108:	42bb      	cmp	r3, r7
 801210a:	b085      	sub	sp, #20
 801210c:	bfb8      	it	lt
 801210e:	3101      	addlt	r1, #1
 8012110:	f7ff fe8a 	bl	8011e28 <_Balloc>
 8012114:	b930      	cbnz	r0, 8012124 <__multiply+0x44>
 8012116:	4602      	mov	r2, r0
 8012118:	4b42      	ldr	r3, [pc, #264]	; (8012224 <__multiply+0x144>)
 801211a:	4843      	ldr	r0, [pc, #268]	; (8012228 <__multiply+0x148>)
 801211c:	f240 115d 	movw	r1, #349	; 0x15d
 8012120:	f000 ff82 	bl	8013028 <__assert_func>
 8012124:	f100 0614 	add.w	r6, r0, #20
 8012128:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801212c:	4633      	mov	r3, r6
 801212e:	2200      	movs	r2, #0
 8012130:	4543      	cmp	r3, r8
 8012132:	d31e      	bcc.n	8012172 <__multiply+0x92>
 8012134:	f105 0c14 	add.w	ip, r5, #20
 8012138:	f104 0314 	add.w	r3, r4, #20
 801213c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8012140:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8012144:	9202      	str	r2, [sp, #8]
 8012146:	ebac 0205 	sub.w	r2, ip, r5
 801214a:	3a15      	subs	r2, #21
 801214c:	f022 0203 	bic.w	r2, r2, #3
 8012150:	3204      	adds	r2, #4
 8012152:	f105 0115 	add.w	r1, r5, #21
 8012156:	458c      	cmp	ip, r1
 8012158:	bf38      	it	cc
 801215a:	2204      	movcc	r2, #4
 801215c:	9201      	str	r2, [sp, #4]
 801215e:	9a02      	ldr	r2, [sp, #8]
 8012160:	9303      	str	r3, [sp, #12]
 8012162:	429a      	cmp	r2, r3
 8012164:	d808      	bhi.n	8012178 <__multiply+0x98>
 8012166:	2f00      	cmp	r7, #0
 8012168:	dc55      	bgt.n	8012216 <__multiply+0x136>
 801216a:	6107      	str	r7, [r0, #16]
 801216c:	b005      	add	sp, #20
 801216e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012172:	f843 2b04 	str.w	r2, [r3], #4
 8012176:	e7db      	b.n	8012130 <__multiply+0x50>
 8012178:	f8b3 a000 	ldrh.w	sl, [r3]
 801217c:	f1ba 0f00 	cmp.w	sl, #0
 8012180:	d020      	beq.n	80121c4 <__multiply+0xe4>
 8012182:	f105 0e14 	add.w	lr, r5, #20
 8012186:	46b1      	mov	r9, r6
 8012188:	2200      	movs	r2, #0
 801218a:	f85e 4b04 	ldr.w	r4, [lr], #4
 801218e:	f8d9 b000 	ldr.w	fp, [r9]
 8012192:	b2a1      	uxth	r1, r4
 8012194:	fa1f fb8b 	uxth.w	fp, fp
 8012198:	fb0a b101 	mla	r1, sl, r1, fp
 801219c:	4411      	add	r1, r2
 801219e:	f8d9 2000 	ldr.w	r2, [r9]
 80121a2:	0c24      	lsrs	r4, r4, #16
 80121a4:	0c12      	lsrs	r2, r2, #16
 80121a6:	fb0a 2404 	mla	r4, sl, r4, r2
 80121aa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80121ae:	b289      	uxth	r1, r1
 80121b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80121b4:	45f4      	cmp	ip, lr
 80121b6:	f849 1b04 	str.w	r1, [r9], #4
 80121ba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80121be:	d8e4      	bhi.n	801218a <__multiply+0xaa>
 80121c0:	9901      	ldr	r1, [sp, #4]
 80121c2:	5072      	str	r2, [r6, r1]
 80121c4:	9a03      	ldr	r2, [sp, #12]
 80121c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80121ca:	3304      	adds	r3, #4
 80121cc:	f1b9 0f00 	cmp.w	r9, #0
 80121d0:	d01f      	beq.n	8012212 <__multiply+0x132>
 80121d2:	6834      	ldr	r4, [r6, #0]
 80121d4:	f105 0114 	add.w	r1, r5, #20
 80121d8:	46b6      	mov	lr, r6
 80121da:	f04f 0a00 	mov.w	sl, #0
 80121de:	880a      	ldrh	r2, [r1, #0]
 80121e0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80121e4:	fb09 b202 	mla	r2, r9, r2, fp
 80121e8:	4492      	add	sl, r2
 80121ea:	b2a4      	uxth	r4, r4
 80121ec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80121f0:	f84e 4b04 	str.w	r4, [lr], #4
 80121f4:	f851 4b04 	ldr.w	r4, [r1], #4
 80121f8:	f8be 2000 	ldrh.w	r2, [lr]
 80121fc:	0c24      	lsrs	r4, r4, #16
 80121fe:	fb09 2404 	mla	r4, r9, r4, r2
 8012202:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012206:	458c      	cmp	ip, r1
 8012208:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801220c:	d8e7      	bhi.n	80121de <__multiply+0xfe>
 801220e:	9a01      	ldr	r2, [sp, #4]
 8012210:	50b4      	str	r4, [r6, r2]
 8012212:	3604      	adds	r6, #4
 8012214:	e7a3      	b.n	801215e <__multiply+0x7e>
 8012216:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801221a:	2b00      	cmp	r3, #0
 801221c:	d1a5      	bne.n	801216a <__multiply+0x8a>
 801221e:	3f01      	subs	r7, #1
 8012220:	e7a1      	b.n	8012166 <__multiply+0x86>
 8012222:	bf00      	nop
 8012224:	08014c8c 	.word	0x08014c8c
 8012228:	08014d80 	.word	0x08014d80

0801222c <__pow5mult>:
 801222c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012230:	4615      	mov	r5, r2
 8012232:	f012 0203 	ands.w	r2, r2, #3
 8012236:	4606      	mov	r6, r0
 8012238:	460f      	mov	r7, r1
 801223a:	d007      	beq.n	801224c <__pow5mult+0x20>
 801223c:	4c25      	ldr	r4, [pc, #148]	; (80122d4 <__pow5mult+0xa8>)
 801223e:	3a01      	subs	r2, #1
 8012240:	2300      	movs	r3, #0
 8012242:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012246:	f7ff fe51 	bl	8011eec <__multadd>
 801224a:	4607      	mov	r7, r0
 801224c:	10ad      	asrs	r5, r5, #2
 801224e:	d03d      	beq.n	80122cc <__pow5mult+0xa0>
 8012250:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012252:	b97c      	cbnz	r4, 8012274 <__pow5mult+0x48>
 8012254:	2010      	movs	r0, #16
 8012256:	f7ff fdcd 	bl	8011df4 <malloc>
 801225a:	4602      	mov	r2, r0
 801225c:	6270      	str	r0, [r6, #36]	; 0x24
 801225e:	b928      	cbnz	r0, 801226c <__pow5mult+0x40>
 8012260:	4b1d      	ldr	r3, [pc, #116]	; (80122d8 <__pow5mult+0xac>)
 8012262:	481e      	ldr	r0, [pc, #120]	; (80122dc <__pow5mult+0xb0>)
 8012264:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012268:	f000 fede 	bl	8013028 <__assert_func>
 801226c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012270:	6004      	str	r4, [r0, #0]
 8012272:	60c4      	str	r4, [r0, #12]
 8012274:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012278:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801227c:	b94c      	cbnz	r4, 8012292 <__pow5mult+0x66>
 801227e:	f240 2171 	movw	r1, #625	; 0x271
 8012282:	4630      	mov	r0, r6
 8012284:	f7ff ff16 	bl	80120b4 <__i2b>
 8012288:	2300      	movs	r3, #0
 801228a:	f8c8 0008 	str.w	r0, [r8, #8]
 801228e:	4604      	mov	r4, r0
 8012290:	6003      	str	r3, [r0, #0]
 8012292:	f04f 0900 	mov.w	r9, #0
 8012296:	07eb      	lsls	r3, r5, #31
 8012298:	d50a      	bpl.n	80122b0 <__pow5mult+0x84>
 801229a:	4639      	mov	r1, r7
 801229c:	4622      	mov	r2, r4
 801229e:	4630      	mov	r0, r6
 80122a0:	f7ff ff1e 	bl	80120e0 <__multiply>
 80122a4:	4639      	mov	r1, r7
 80122a6:	4680      	mov	r8, r0
 80122a8:	4630      	mov	r0, r6
 80122aa:	f7ff fdfd 	bl	8011ea8 <_Bfree>
 80122ae:	4647      	mov	r7, r8
 80122b0:	106d      	asrs	r5, r5, #1
 80122b2:	d00b      	beq.n	80122cc <__pow5mult+0xa0>
 80122b4:	6820      	ldr	r0, [r4, #0]
 80122b6:	b938      	cbnz	r0, 80122c8 <__pow5mult+0x9c>
 80122b8:	4622      	mov	r2, r4
 80122ba:	4621      	mov	r1, r4
 80122bc:	4630      	mov	r0, r6
 80122be:	f7ff ff0f 	bl	80120e0 <__multiply>
 80122c2:	6020      	str	r0, [r4, #0]
 80122c4:	f8c0 9000 	str.w	r9, [r0]
 80122c8:	4604      	mov	r4, r0
 80122ca:	e7e4      	b.n	8012296 <__pow5mult+0x6a>
 80122cc:	4638      	mov	r0, r7
 80122ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122d2:	bf00      	nop
 80122d4:	08014ed0 	.word	0x08014ed0
 80122d8:	08014c16 	.word	0x08014c16
 80122dc:	08014d80 	.word	0x08014d80

080122e0 <__lshift>:
 80122e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122e4:	460c      	mov	r4, r1
 80122e6:	6849      	ldr	r1, [r1, #4]
 80122e8:	6923      	ldr	r3, [r4, #16]
 80122ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80122ee:	68a3      	ldr	r3, [r4, #8]
 80122f0:	4607      	mov	r7, r0
 80122f2:	4691      	mov	r9, r2
 80122f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80122f8:	f108 0601 	add.w	r6, r8, #1
 80122fc:	42b3      	cmp	r3, r6
 80122fe:	db0b      	blt.n	8012318 <__lshift+0x38>
 8012300:	4638      	mov	r0, r7
 8012302:	f7ff fd91 	bl	8011e28 <_Balloc>
 8012306:	4605      	mov	r5, r0
 8012308:	b948      	cbnz	r0, 801231e <__lshift+0x3e>
 801230a:	4602      	mov	r2, r0
 801230c:	4b28      	ldr	r3, [pc, #160]	; (80123b0 <__lshift+0xd0>)
 801230e:	4829      	ldr	r0, [pc, #164]	; (80123b4 <__lshift+0xd4>)
 8012310:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012314:	f000 fe88 	bl	8013028 <__assert_func>
 8012318:	3101      	adds	r1, #1
 801231a:	005b      	lsls	r3, r3, #1
 801231c:	e7ee      	b.n	80122fc <__lshift+0x1c>
 801231e:	2300      	movs	r3, #0
 8012320:	f100 0114 	add.w	r1, r0, #20
 8012324:	f100 0210 	add.w	r2, r0, #16
 8012328:	4618      	mov	r0, r3
 801232a:	4553      	cmp	r3, sl
 801232c:	db33      	blt.n	8012396 <__lshift+0xb6>
 801232e:	6920      	ldr	r0, [r4, #16]
 8012330:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012334:	f104 0314 	add.w	r3, r4, #20
 8012338:	f019 091f 	ands.w	r9, r9, #31
 801233c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012340:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012344:	d02b      	beq.n	801239e <__lshift+0xbe>
 8012346:	f1c9 0e20 	rsb	lr, r9, #32
 801234a:	468a      	mov	sl, r1
 801234c:	2200      	movs	r2, #0
 801234e:	6818      	ldr	r0, [r3, #0]
 8012350:	fa00 f009 	lsl.w	r0, r0, r9
 8012354:	4302      	orrs	r2, r0
 8012356:	f84a 2b04 	str.w	r2, [sl], #4
 801235a:	f853 2b04 	ldr.w	r2, [r3], #4
 801235e:	459c      	cmp	ip, r3
 8012360:	fa22 f20e 	lsr.w	r2, r2, lr
 8012364:	d8f3      	bhi.n	801234e <__lshift+0x6e>
 8012366:	ebac 0304 	sub.w	r3, ip, r4
 801236a:	3b15      	subs	r3, #21
 801236c:	f023 0303 	bic.w	r3, r3, #3
 8012370:	3304      	adds	r3, #4
 8012372:	f104 0015 	add.w	r0, r4, #21
 8012376:	4584      	cmp	ip, r0
 8012378:	bf38      	it	cc
 801237a:	2304      	movcc	r3, #4
 801237c:	50ca      	str	r2, [r1, r3]
 801237e:	b10a      	cbz	r2, 8012384 <__lshift+0xa4>
 8012380:	f108 0602 	add.w	r6, r8, #2
 8012384:	3e01      	subs	r6, #1
 8012386:	4638      	mov	r0, r7
 8012388:	612e      	str	r6, [r5, #16]
 801238a:	4621      	mov	r1, r4
 801238c:	f7ff fd8c 	bl	8011ea8 <_Bfree>
 8012390:	4628      	mov	r0, r5
 8012392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012396:	f842 0f04 	str.w	r0, [r2, #4]!
 801239a:	3301      	adds	r3, #1
 801239c:	e7c5      	b.n	801232a <__lshift+0x4a>
 801239e:	3904      	subs	r1, #4
 80123a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80123a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80123a8:	459c      	cmp	ip, r3
 80123aa:	d8f9      	bhi.n	80123a0 <__lshift+0xc0>
 80123ac:	e7ea      	b.n	8012384 <__lshift+0xa4>
 80123ae:	bf00      	nop
 80123b0:	08014c8c 	.word	0x08014c8c
 80123b4:	08014d80 	.word	0x08014d80

080123b8 <__mcmp>:
 80123b8:	b530      	push	{r4, r5, lr}
 80123ba:	6902      	ldr	r2, [r0, #16]
 80123bc:	690c      	ldr	r4, [r1, #16]
 80123be:	1b12      	subs	r2, r2, r4
 80123c0:	d10e      	bne.n	80123e0 <__mcmp+0x28>
 80123c2:	f100 0314 	add.w	r3, r0, #20
 80123c6:	3114      	adds	r1, #20
 80123c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80123cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80123d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80123d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80123d8:	42a5      	cmp	r5, r4
 80123da:	d003      	beq.n	80123e4 <__mcmp+0x2c>
 80123dc:	d305      	bcc.n	80123ea <__mcmp+0x32>
 80123de:	2201      	movs	r2, #1
 80123e0:	4610      	mov	r0, r2
 80123e2:	bd30      	pop	{r4, r5, pc}
 80123e4:	4283      	cmp	r3, r0
 80123e6:	d3f3      	bcc.n	80123d0 <__mcmp+0x18>
 80123e8:	e7fa      	b.n	80123e0 <__mcmp+0x28>
 80123ea:	f04f 32ff 	mov.w	r2, #4294967295
 80123ee:	e7f7      	b.n	80123e0 <__mcmp+0x28>

080123f0 <__mdiff>:
 80123f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123f4:	460c      	mov	r4, r1
 80123f6:	4606      	mov	r6, r0
 80123f8:	4611      	mov	r1, r2
 80123fa:	4620      	mov	r0, r4
 80123fc:	4617      	mov	r7, r2
 80123fe:	f7ff ffdb 	bl	80123b8 <__mcmp>
 8012402:	1e05      	subs	r5, r0, #0
 8012404:	d110      	bne.n	8012428 <__mdiff+0x38>
 8012406:	4629      	mov	r1, r5
 8012408:	4630      	mov	r0, r6
 801240a:	f7ff fd0d 	bl	8011e28 <_Balloc>
 801240e:	b930      	cbnz	r0, 801241e <__mdiff+0x2e>
 8012410:	4b39      	ldr	r3, [pc, #228]	; (80124f8 <__mdiff+0x108>)
 8012412:	4602      	mov	r2, r0
 8012414:	f240 2132 	movw	r1, #562	; 0x232
 8012418:	4838      	ldr	r0, [pc, #224]	; (80124fc <__mdiff+0x10c>)
 801241a:	f000 fe05 	bl	8013028 <__assert_func>
 801241e:	2301      	movs	r3, #1
 8012420:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012424:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012428:	bfa4      	itt	ge
 801242a:	463b      	movge	r3, r7
 801242c:	4627      	movge	r7, r4
 801242e:	4630      	mov	r0, r6
 8012430:	6879      	ldr	r1, [r7, #4]
 8012432:	bfa6      	itte	ge
 8012434:	461c      	movge	r4, r3
 8012436:	2500      	movge	r5, #0
 8012438:	2501      	movlt	r5, #1
 801243a:	f7ff fcf5 	bl	8011e28 <_Balloc>
 801243e:	b920      	cbnz	r0, 801244a <__mdiff+0x5a>
 8012440:	4b2d      	ldr	r3, [pc, #180]	; (80124f8 <__mdiff+0x108>)
 8012442:	4602      	mov	r2, r0
 8012444:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012448:	e7e6      	b.n	8012418 <__mdiff+0x28>
 801244a:	693e      	ldr	r6, [r7, #16]
 801244c:	60c5      	str	r5, [r0, #12]
 801244e:	6925      	ldr	r5, [r4, #16]
 8012450:	f107 0114 	add.w	r1, r7, #20
 8012454:	f104 0914 	add.w	r9, r4, #20
 8012458:	f100 0e14 	add.w	lr, r0, #20
 801245c:	f107 0210 	add.w	r2, r7, #16
 8012460:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012464:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012468:	46f2      	mov	sl, lr
 801246a:	2700      	movs	r7, #0
 801246c:	f859 3b04 	ldr.w	r3, [r9], #4
 8012470:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012474:	fa1f f883 	uxth.w	r8, r3
 8012478:	fa17 f78b 	uxtah	r7, r7, fp
 801247c:	0c1b      	lsrs	r3, r3, #16
 801247e:	eba7 0808 	sub.w	r8, r7, r8
 8012482:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012486:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801248a:	fa1f f888 	uxth.w	r8, r8
 801248e:	141f      	asrs	r7, r3, #16
 8012490:	454d      	cmp	r5, r9
 8012492:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012496:	f84a 3b04 	str.w	r3, [sl], #4
 801249a:	d8e7      	bhi.n	801246c <__mdiff+0x7c>
 801249c:	1b2b      	subs	r3, r5, r4
 801249e:	3b15      	subs	r3, #21
 80124a0:	f023 0303 	bic.w	r3, r3, #3
 80124a4:	3304      	adds	r3, #4
 80124a6:	3415      	adds	r4, #21
 80124a8:	42a5      	cmp	r5, r4
 80124aa:	bf38      	it	cc
 80124ac:	2304      	movcc	r3, #4
 80124ae:	4419      	add	r1, r3
 80124b0:	4473      	add	r3, lr
 80124b2:	469e      	mov	lr, r3
 80124b4:	460d      	mov	r5, r1
 80124b6:	4565      	cmp	r5, ip
 80124b8:	d30e      	bcc.n	80124d8 <__mdiff+0xe8>
 80124ba:	f10c 0203 	add.w	r2, ip, #3
 80124be:	1a52      	subs	r2, r2, r1
 80124c0:	f022 0203 	bic.w	r2, r2, #3
 80124c4:	3903      	subs	r1, #3
 80124c6:	458c      	cmp	ip, r1
 80124c8:	bf38      	it	cc
 80124ca:	2200      	movcc	r2, #0
 80124cc:	441a      	add	r2, r3
 80124ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80124d2:	b17b      	cbz	r3, 80124f4 <__mdiff+0x104>
 80124d4:	6106      	str	r6, [r0, #16]
 80124d6:	e7a5      	b.n	8012424 <__mdiff+0x34>
 80124d8:	f855 8b04 	ldr.w	r8, [r5], #4
 80124dc:	fa17 f488 	uxtah	r4, r7, r8
 80124e0:	1422      	asrs	r2, r4, #16
 80124e2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80124e6:	b2a4      	uxth	r4, r4
 80124e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80124ec:	f84e 4b04 	str.w	r4, [lr], #4
 80124f0:	1417      	asrs	r7, r2, #16
 80124f2:	e7e0      	b.n	80124b6 <__mdiff+0xc6>
 80124f4:	3e01      	subs	r6, #1
 80124f6:	e7ea      	b.n	80124ce <__mdiff+0xde>
 80124f8:	08014c8c 	.word	0x08014c8c
 80124fc:	08014d80 	.word	0x08014d80

08012500 <__ulp>:
 8012500:	b082      	sub	sp, #8
 8012502:	ed8d 0b00 	vstr	d0, [sp]
 8012506:	9b01      	ldr	r3, [sp, #4]
 8012508:	4912      	ldr	r1, [pc, #72]	; (8012554 <__ulp+0x54>)
 801250a:	4019      	ands	r1, r3
 801250c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012510:	2900      	cmp	r1, #0
 8012512:	dd05      	ble.n	8012520 <__ulp+0x20>
 8012514:	2200      	movs	r2, #0
 8012516:	460b      	mov	r3, r1
 8012518:	ec43 2b10 	vmov	d0, r2, r3
 801251c:	b002      	add	sp, #8
 801251e:	4770      	bx	lr
 8012520:	4249      	negs	r1, r1
 8012522:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012526:	ea4f 5021 	mov.w	r0, r1, asr #20
 801252a:	f04f 0200 	mov.w	r2, #0
 801252e:	f04f 0300 	mov.w	r3, #0
 8012532:	da04      	bge.n	801253e <__ulp+0x3e>
 8012534:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012538:	fa41 f300 	asr.w	r3, r1, r0
 801253c:	e7ec      	b.n	8012518 <__ulp+0x18>
 801253e:	f1a0 0114 	sub.w	r1, r0, #20
 8012542:	291e      	cmp	r1, #30
 8012544:	bfda      	itte	le
 8012546:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801254a:	fa20 f101 	lsrle.w	r1, r0, r1
 801254e:	2101      	movgt	r1, #1
 8012550:	460a      	mov	r2, r1
 8012552:	e7e1      	b.n	8012518 <__ulp+0x18>
 8012554:	7ff00000 	.word	0x7ff00000

08012558 <__b2d>:
 8012558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801255a:	6905      	ldr	r5, [r0, #16]
 801255c:	f100 0714 	add.w	r7, r0, #20
 8012560:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012564:	1f2e      	subs	r6, r5, #4
 8012566:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801256a:	4620      	mov	r0, r4
 801256c:	f7ff fd52 	bl	8012014 <__hi0bits>
 8012570:	f1c0 0320 	rsb	r3, r0, #32
 8012574:	280a      	cmp	r0, #10
 8012576:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80125f4 <__b2d+0x9c>
 801257a:	600b      	str	r3, [r1, #0]
 801257c:	dc14      	bgt.n	80125a8 <__b2d+0x50>
 801257e:	f1c0 0e0b 	rsb	lr, r0, #11
 8012582:	fa24 f10e 	lsr.w	r1, r4, lr
 8012586:	42b7      	cmp	r7, r6
 8012588:	ea41 030c 	orr.w	r3, r1, ip
 801258c:	bf34      	ite	cc
 801258e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012592:	2100      	movcs	r1, #0
 8012594:	3015      	adds	r0, #21
 8012596:	fa04 f000 	lsl.w	r0, r4, r0
 801259a:	fa21 f10e 	lsr.w	r1, r1, lr
 801259e:	ea40 0201 	orr.w	r2, r0, r1
 80125a2:	ec43 2b10 	vmov	d0, r2, r3
 80125a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125a8:	42b7      	cmp	r7, r6
 80125aa:	bf3a      	itte	cc
 80125ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80125b0:	f1a5 0608 	subcc.w	r6, r5, #8
 80125b4:	2100      	movcs	r1, #0
 80125b6:	380b      	subs	r0, #11
 80125b8:	d017      	beq.n	80125ea <__b2d+0x92>
 80125ba:	f1c0 0c20 	rsb	ip, r0, #32
 80125be:	fa04 f500 	lsl.w	r5, r4, r0
 80125c2:	42be      	cmp	r6, r7
 80125c4:	fa21 f40c 	lsr.w	r4, r1, ip
 80125c8:	ea45 0504 	orr.w	r5, r5, r4
 80125cc:	bf8c      	ite	hi
 80125ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80125d2:	2400      	movls	r4, #0
 80125d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80125d8:	fa01 f000 	lsl.w	r0, r1, r0
 80125dc:	fa24 f40c 	lsr.w	r4, r4, ip
 80125e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80125e4:	ea40 0204 	orr.w	r2, r0, r4
 80125e8:	e7db      	b.n	80125a2 <__b2d+0x4a>
 80125ea:	ea44 030c 	orr.w	r3, r4, ip
 80125ee:	460a      	mov	r2, r1
 80125f0:	e7d7      	b.n	80125a2 <__b2d+0x4a>
 80125f2:	bf00      	nop
 80125f4:	3ff00000 	.word	0x3ff00000

080125f8 <__d2b>:
 80125f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80125fc:	4689      	mov	r9, r1
 80125fe:	2101      	movs	r1, #1
 8012600:	ec57 6b10 	vmov	r6, r7, d0
 8012604:	4690      	mov	r8, r2
 8012606:	f7ff fc0f 	bl	8011e28 <_Balloc>
 801260a:	4604      	mov	r4, r0
 801260c:	b930      	cbnz	r0, 801261c <__d2b+0x24>
 801260e:	4602      	mov	r2, r0
 8012610:	4b25      	ldr	r3, [pc, #148]	; (80126a8 <__d2b+0xb0>)
 8012612:	4826      	ldr	r0, [pc, #152]	; (80126ac <__d2b+0xb4>)
 8012614:	f240 310a 	movw	r1, #778	; 0x30a
 8012618:	f000 fd06 	bl	8013028 <__assert_func>
 801261c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012620:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012624:	bb35      	cbnz	r5, 8012674 <__d2b+0x7c>
 8012626:	2e00      	cmp	r6, #0
 8012628:	9301      	str	r3, [sp, #4]
 801262a:	d028      	beq.n	801267e <__d2b+0x86>
 801262c:	4668      	mov	r0, sp
 801262e:	9600      	str	r6, [sp, #0]
 8012630:	f7ff fd10 	bl	8012054 <__lo0bits>
 8012634:	9900      	ldr	r1, [sp, #0]
 8012636:	b300      	cbz	r0, 801267a <__d2b+0x82>
 8012638:	9a01      	ldr	r2, [sp, #4]
 801263a:	f1c0 0320 	rsb	r3, r0, #32
 801263e:	fa02 f303 	lsl.w	r3, r2, r3
 8012642:	430b      	orrs	r3, r1
 8012644:	40c2      	lsrs	r2, r0
 8012646:	6163      	str	r3, [r4, #20]
 8012648:	9201      	str	r2, [sp, #4]
 801264a:	9b01      	ldr	r3, [sp, #4]
 801264c:	61a3      	str	r3, [r4, #24]
 801264e:	2b00      	cmp	r3, #0
 8012650:	bf14      	ite	ne
 8012652:	2202      	movne	r2, #2
 8012654:	2201      	moveq	r2, #1
 8012656:	6122      	str	r2, [r4, #16]
 8012658:	b1d5      	cbz	r5, 8012690 <__d2b+0x98>
 801265a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801265e:	4405      	add	r5, r0
 8012660:	f8c9 5000 	str.w	r5, [r9]
 8012664:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012668:	f8c8 0000 	str.w	r0, [r8]
 801266c:	4620      	mov	r0, r4
 801266e:	b003      	add	sp, #12
 8012670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012678:	e7d5      	b.n	8012626 <__d2b+0x2e>
 801267a:	6161      	str	r1, [r4, #20]
 801267c:	e7e5      	b.n	801264a <__d2b+0x52>
 801267e:	a801      	add	r0, sp, #4
 8012680:	f7ff fce8 	bl	8012054 <__lo0bits>
 8012684:	9b01      	ldr	r3, [sp, #4]
 8012686:	6163      	str	r3, [r4, #20]
 8012688:	2201      	movs	r2, #1
 801268a:	6122      	str	r2, [r4, #16]
 801268c:	3020      	adds	r0, #32
 801268e:	e7e3      	b.n	8012658 <__d2b+0x60>
 8012690:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012694:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012698:	f8c9 0000 	str.w	r0, [r9]
 801269c:	6918      	ldr	r0, [r3, #16]
 801269e:	f7ff fcb9 	bl	8012014 <__hi0bits>
 80126a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80126a6:	e7df      	b.n	8012668 <__d2b+0x70>
 80126a8:	08014c8c 	.word	0x08014c8c
 80126ac:	08014d80 	.word	0x08014d80

080126b0 <__ratio>:
 80126b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126b4:	4688      	mov	r8, r1
 80126b6:	4669      	mov	r1, sp
 80126b8:	4681      	mov	r9, r0
 80126ba:	f7ff ff4d 	bl	8012558 <__b2d>
 80126be:	a901      	add	r1, sp, #4
 80126c0:	4640      	mov	r0, r8
 80126c2:	ec55 4b10 	vmov	r4, r5, d0
 80126c6:	f7ff ff47 	bl	8012558 <__b2d>
 80126ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80126ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80126d2:	eba3 0c02 	sub.w	ip, r3, r2
 80126d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80126da:	1a9b      	subs	r3, r3, r2
 80126dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80126e0:	ec51 0b10 	vmov	r0, r1, d0
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	bfd6      	itet	le
 80126e8:	460a      	movle	r2, r1
 80126ea:	462a      	movgt	r2, r5
 80126ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80126f0:	468b      	mov	fp, r1
 80126f2:	462f      	mov	r7, r5
 80126f4:	bfd4      	ite	le
 80126f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80126fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80126fe:	4620      	mov	r0, r4
 8012700:	ee10 2a10 	vmov	r2, s0
 8012704:	465b      	mov	r3, fp
 8012706:	4639      	mov	r1, r7
 8012708:	f7ee f8c8 	bl	800089c <__aeabi_ddiv>
 801270c:	ec41 0b10 	vmov	d0, r0, r1
 8012710:	b003      	add	sp, #12
 8012712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012716 <__copybits>:
 8012716:	3901      	subs	r1, #1
 8012718:	b570      	push	{r4, r5, r6, lr}
 801271a:	1149      	asrs	r1, r1, #5
 801271c:	6914      	ldr	r4, [r2, #16]
 801271e:	3101      	adds	r1, #1
 8012720:	f102 0314 	add.w	r3, r2, #20
 8012724:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012728:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801272c:	1f05      	subs	r5, r0, #4
 801272e:	42a3      	cmp	r3, r4
 8012730:	d30c      	bcc.n	801274c <__copybits+0x36>
 8012732:	1aa3      	subs	r3, r4, r2
 8012734:	3b11      	subs	r3, #17
 8012736:	f023 0303 	bic.w	r3, r3, #3
 801273a:	3211      	adds	r2, #17
 801273c:	42a2      	cmp	r2, r4
 801273e:	bf88      	it	hi
 8012740:	2300      	movhi	r3, #0
 8012742:	4418      	add	r0, r3
 8012744:	2300      	movs	r3, #0
 8012746:	4288      	cmp	r0, r1
 8012748:	d305      	bcc.n	8012756 <__copybits+0x40>
 801274a:	bd70      	pop	{r4, r5, r6, pc}
 801274c:	f853 6b04 	ldr.w	r6, [r3], #4
 8012750:	f845 6f04 	str.w	r6, [r5, #4]!
 8012754:	e7eb      	b.n	801272e <__copybits+0x18>
 8012756:	f840 3b04 	str.w	r3, [r0], #4
 801275a:	e7f4      	b.n	8012746 <__copybits+0x30>

0801275c <__any_on>:
 801275c:	f100 0214 	add.w	r2, r0, #20
 8012760:	6900      	ldr	r0, [r0, #16]
 8012762:	114b      	asrs	r3, r1, #5
 8012764:	4298      	cmp	r0, r3
 8012766:	b510      	push	{r4, lr}
 8012768:	db11      	blt.n	801278e <__any_on+0x32>
 801276a:	dd0a      	ble.n	8012782 <__any_on+0x26>
 801276c:	f011 011f 	ands.w	r1, r1, #31
 8012770:	d007      	beq.n	8012782 <__any_on+0x26>
 8012772:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012776:	fa24 f001 	lsr.w	r0, r4, r1
 801277a:	fa00 f101 	lsl.w	r1, r0, r1
 801277e:	428c      	cmp	r4, r1
 8012780:	d10b      	bne.n	801279a <__any_on+0x3e>
 8012782:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012786:	4293      	cmp	r3, r2
 8012788:	d803      	bhi.n	8012792 <__any_on+0x36>
 801278a:	2000      	movs	r0, #0
 801278c:	bd10      	pop	{r4, pc}
 801278e:	4603      	mov	r3, r0
 8012790:	e7f7      	b.n	8012782 <__any_on+0x26>
 8012792:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012796:	2900      	cmp	r1, #0
 8012798:	d0f5      	beq.n	8012786 <__any_on+0x2a>
 801279a:	2001      	movs	r0, #1
 801279c:	e7f6      	b.n	801278c <__any_on+0x30>

0801279e <_calloc_r>:
 801279e:	b513      	push	{r0, r1, r4, lr}
 80127a0:	434a      	muls	r2, r1
 80127a2:	4611      	mov	r1, r2
 80127a4:	9201      	str	r2, [sp, #4]
 80127a6:	f000 f859 	bl	801285c <_malloc_r>
 80127aa:	4604      	mov	r4, r0
 80127ac:	b118      	cbz	r0, 80127b6 <_calloc_r+0x18>
 80127ae:	9a01      	ldr	r2, [sp, #4]
 80127b0:	2100      	movs	r1, #0
 80127b2:	f7fb ff85 	bl	800e6c0 <memset>
 80127b6:	4620      	mov	r0, r4
 80127b8:	b002      	add	sp, #8
 80127ba:	bd10      	pop	{r4, pc}

080127bc <_free_r>:
 80127bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80127be:	2900      	cmp	r1, #0
 80127c0:	d048      	beq.n	8012854 <_free_r+0x98>
 80127c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80127c6:	9001      	str	r0, [sp, #4]
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	f1a1 0404 	sub.w	r4, r1, #4
 80127ce:	bfb8      	it	lt
 80127d0:	18e4      	addlt	r4, r4, r3
 80127d2:	f000 fcb7 	bl	8013144 <__malloc_lock>
 80127d6:	4a20      	ldr	r2, [pc, #128]	; (8012858 <_free_r+0x9c>)
 80127d8:	9801      	ldr	r0, [sp, #4]
 80127da:	6813      	ldr	r3, [r2, #0]
 80127dc:	4615      	mov	r5, r2
 80127de:	b933      	cbnz	r3, 80127ee <_free_r+0x32>
 80127e0:	6063      	str	r3, [r4, #4]
 80127e2:	6014      	str	r4, [r2, #0]
 80127e4:	b003      	add	sp, #12
 80127e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80127ea:	f000 bcb1 	b.w	8013150 <__malloc_unlock>
 80127ee:	42a3      	cmp	r3, r4
 80127f0:	d90b      	bls.n	801280a <_free_r+0x4e>
 80127f2:	6821      	ldr	r1, [r4, #0]
 80127f4:	1862      	adds	r2, r4, r1
 80127f6:	4293      	cmp	r3, r2
 80127f8:	bf04      	itt	eq
 80127fa:	681a      	ldreq	r2, [r3, #0]
 80127fc:	685b      	ldreq	r3, [r3, #4]
 80127fe:	6063      	str	r3, [r4, #4]
 8012800:	bf04      	itt	eq
 8012802:	1852      	addeq	r2, r2, r1
 8012804:	6022      	streq	r2, [r4, #0]
 8012806:	602c      	str	r4, [r5, #0]
 8012808:	e7ec      	b.n	80127e4 <_free_r+0x28>
 801280a:	461a      	mov	r2, r3
 801280c:	685b      	ldr	r3, [r3, #4]
 801280e:	b10b      	cbz	r3, 8012814 <_free_r+0x58>
 8012810:	42a3      	cmp	r3, r4
 8012812:	d9fa      	bls.n	801280a <_free_r+0x4e>
 8012814:	6811      	ldr	r1, [r2, #0]
 8012816:	1855      	adds	r5, r2, r1
 8012818:	42a5      	cmp	r5, r4
 801281a:	d10b      	bne.n	8012834 <_free_r+0x78>
 801281c:	6824      	ldr	r4, [r4, #0]
 801281e:	4421      	add	r1, r4
 8012820:	1854      	adds	r4, r2, r1
 8012822:	42a3      	cmp	r3, r4
 8012824:	6011      	str	r1, [r2, #0]
 8012826:	d1dd      	bne.n	80127e4 <_free_r+0x28>
 8012828:	681c      	ldr	r4, [r3, #0]
 801282a:	685b      	ldr	r3, [r3, #4]
 801282c:	6053      	str	r3, [r2, #4]
 801282e:	4421      	add	r1, r4
 8012830:	6011      	str	r1, [r2, #0]
 8012832:	e7d7      	b.n	80127e4 <_free_r+0x28>
 8012834:	d902      	bls.n	801283c <_free_r+0x80>
 8012836:	230c      	movs	r3, #12
 8012838:	6003      	str	r3, [r0, #0]
 801283a:	e7d3      	b.n	80127e4 <_free_r+0x28>
 801283c:	6825      	ldr	r5, [r4, #0]
 801283e:	1961      	adds	r1, r4, r5
 8012840:	428b      	cmp	r3, r1
 8012842:	bf04      	itt	eq
 8012844:	6819      	ldreq	r1, [r3, #0]
 8012846:	685b      	ldreq	r3, [r3, #4]
 8012848:	6063      	str	r3, [r4, #4]
 801284a:	bf04      	itt	eq
 801284c:	1949      	addeq	r1, r1, r5
 801284e:	6021      	streq	r1, [r4, #0]
 8012850:	6054      	str	r4, [r2, #4]
 8012852:	e7c7      	b.n	80127e4 <_free_r+0x28>
 8012854:	b003      	add	sp, #12
 8012856:	bd30      	pop	{r4, r5, pc}
 8012858:	200002b8 	.word	0x200002b8

0801285c <_malloc_r>:
 801285c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801285e:	1ccd      	adds	r5, r1, #3
 8012860:	f025 0503 	bic.w	r5, r5, #3
 8012864:	3508      	adds	r5, #8
 8012866:	2d0c      	cmp	r5, #12
 8012868:	bf38      	it	cc
 801286a:	250c      	movcc	r5, #12
 801286c:	2d00      	cmp	r5, #0
 801286e:	4606      	mov	r6, r0
 8012870:	db01      	blt.n	8012876 <_malloc_r+0x1a>
 8012872:	42a9      	cmp	r1, r5
 8012874:	d903      	bls.n	801287e <_malloc_r+0x22>
 8012876:	230c      	movs	r3, #12
 8012878:	6033      	str	r3, [r6, #0]
 801287a:	2000      	movs	r0, #0
 801287c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801287e:	f000 fc61 	bl	8013144 <__malloc_lock>
 8012882:	4921      	ldr	r1, [pc, #132]	; (8012908 <_malloc_r+0xac>)
 8012884:	680a      	ldr	r2, [r1, #0]
 8012886:	4614      	mov	r4, r2
 8012888:	b99c      	cbnz	r4, 80128b2 <_malloc_r+0x56>
 801288a:	4f20      	ldr	r7, [pc, #128]	; (801290c <_malloc_r+0xb0>)
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	b923      	cbnz	r3, 801289a <_malloc_r+0x3e>
 8012890:	4621      	mov	r1, r4
 8012892:	4630      	mov	r0, r6
 8012894:	f000 fb44 	bl	8012f20 <_sbrk_r>
 8012898:	6038      	str	r0, [r7, #0]
 801289a:	4629      	mov	r1, r5
 801289c:	4630      	mov	r0, r6
 801289e:	f000 fb3f 	bl	8012f20 <_sbrk_r>
 80128a2:	1c43      	adds	r3, r0, #1
 80128a4:	d123      	bne.n	80128ee <_malloc_r+0x92>
 80128a6:	230c      	movs	r3, #12
 80128a8:	6033      	str	r3, [r6, #0]
 80128aa:	4630      	mov	r0, r6
 80128ac:	f000 fc50 	bl	8013150 <__malloc_unlock>
 80128b0:	e7e3      	b.n	801287a <_malloc_r+0x1e>
 80128b2:	6823      	ldr	r3, [r4, #0]
 80128b4:	1b5b      	subs	r3, r3, r5
 80128b6:	d417      	bmi.n	80128e8 <_malloc_r+0x8c>
 80128b8:	2b0b      	cmp	r3, #11
 80128ba:	d903      	bls.n	80128c4 <_malloc_r+0x68>
 80128bc:	6023      	str	r3, [r4, #0]
 80128be:	441c      	add	r4, r3
 80128c0:	6025      	str	r5, [r4, #0]
 80128c2:	e004      	b.n	80128ce <_malloc_r+0x72>
 80128c4:	6863      	ldr	r3, [r4, #4]
 80128c6:	42a2      	cmp	r2, r4
 80128c8:	bf0c      	ite	eq
 80128ca:	600b      	streq	r3, [r1, #0]
 80128cc:	6053      	strne	r3, [r2, #4]
 80128ce:	4630      	mov	r0, r6
 80128d0:	f000 fc3e 	bl	8013150 <__malloc_unlock>
 80128d4:	f104 000b 	add.w	r0, r4, #11
 80128d8:	1d23      	adds	r3, r4, #4
 80128da:	f020 0007 	bic.w	r0, r0, #7
 80128de:	1ac2      	subs	r2, r0, r3
 80128e0:	d0cc      	beq.n	801287c <_malloc_r+0x20>
 80128e2:	1a1b      	subs	r3, r3, r0
 80128e4:	50a3      	str	r3, [r4, r2]
 80128e6:	e7c9      	b.n	801287c <_malloc_r+0x20>
 80128e8:	4622      	mov	r2, r4
 80128ea:	6864      	ldr	r4, [r4, #4]
 80128ec:	e7cc      	b.n	8012888 <_malloc_r+0x2c>
 80128ee:	1cc4      	adds	r4, r0, #3
 80128f0:	f024 0403 	bic.w	r4, r4, #3
 80128f4:	42a0      	cmp	r0, r4
 80128f6:	d0e3      	beq.n	80128c0 <_malloc_r+0x64>
 80128f8:	1a21      	subs	r1, r4, r0
 80128fa:	4630      	mov	r0, r6
 80128fc:	f000 fb10 	bl	8012f20 <_sbrk_r>
 8012900:	3001      	adds	r0, #1
 8012902:	d1dd      	bne.n	80128c0 <_malloc_r+0x64>
 8012904:	e7cf      	b.n	80128a6 <_malloc_r+0x4a>
 8012906:	bf00      	nop
 8012908:	200002b8 	.word	0x200002b8
 801290c:	200002bc 	.word	0x200002bc

08012910 <__ssputs_r>:
 8012910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012914:	688e      	ldr	r6, [r1, #8]
 8012916:	429e      	cmp	r6, r3
 8012918:	4682      	mov	sl, r0
 801291a:	460c      	mov	r4, r1
 801291c:	4690      	mov	r8, r2
 801291e:	461f      	mov	r7, r3
 8012920:	d838      	bhi.n	8012994 <__ssputs_r+0x84>
 8012922:	898a      	ldrh	r2, [r1, #12]
 8012924:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012928:	d032      	beq.n	8012990 <__ssputs_r+0x80>
 801292a:	6825      	ldr	r5, [r4, #0]
 801292c:	6909      	ldr	r1, [r1, #16]
 801292e:	eba5 0901 	sub.w	r9, r5, r1
 8012932:	6965      	ldr	r5, [r4, #20]
 8012934:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012938:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801293c:	3301      	adds	r3, #1
 801293e:	444b      	add	r3, r9
 8012940:	106d      	asrs	r5, r5, #1
 8012942:	429d      	cmp	r5, r3
 8012944:	bf38      	it	cc
 8012946:	461d      	movcc	r5, r3
 8012948:	0553      	lsls	r3, r2, #21
 801294a:	d531      	bpl.n	80129b0 <__ssputs_r+0xa0>
 801294c:	4629      	mov	r1, r5
 801294e:	f7ff ff85 	bl	801285c <_malloc_r>
 8012952:	4606      	mov	r6, r0
 8012954:	b950      	cbnz	r0, 801296c <__ssputs_r+0x5c>
 8012956:	230c      	movs	r3, #12
 8012958:	f8ca 3000 	str.w	r3, [sl]
 801295c:	89a3      	ldrh	r3, [r4, #12]
 801295e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012962:	81a3      	strh	r3, [r4, #12]
 8012964:	f04f 30ff 	mov.w	r0, #4294967295
 8012968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801296c:	6921      	ldr	r1, [r4, #16]
 801296e:	464a      	mov	r2, r9
 8012970:	f7fb fe98 	bl	800e6a4 <memcpy>
 8012974:	89a3      	ldrh	r3, [r4, #12]
 8012976:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801297a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801297e:	81a3      	strh	r3, [r4, #12]
 8012980:	6126      	str	r6, [r4, #16]
 8012982:	6165      	str	r5, [r4, #20]
 8012984:	444e      	add	r6, r9
 8012986:	eba5 0509 	sub.w	r5, r5, r9
 801298a:	6026      	str	r6, [r4, #0]
 801298c:	60a5      	str	r5, [r4, #8]
 801298e:	463e      	mov	r6, r7
 8012990:	42be      	cmp	r6, r7
 8012992:	d900      	bls.n	8012996 <__ssputs_r+0x86>
 8012994:	463e      	mov	r6, r7
 8012996:	4632      	mov	r2, r6
 8012998:	6820      	ldr	r0, [r4, #0]
 801299a:	4641      	mov	r1, r8
 801299c:	f000 fbb8 	bl	8013110 <memmove>
 80129a0:	68a3      	ldr	r3, [r4, #8]
 80129a2:	6822      	ldr	r2, [r4, #0]
 80129a4:	1b9b      	subs	r3, r3, r6
 80129a6:	4432      	add	r2, r6
 80129a8:	60a3      	str	r3, [r4, #8]
 80129aa:	6022      	str	r2, [r4, #0]
 80129ac:	2000      	movs	r0, #0
 80129ae:	e7db      	b.n	8012968 <__ssputs_r+0x58>
 80129b0:	462a      	mov	r2, r5
 80129b2:	f000 fbd3 	bl	801315c <_realloc_r>
 80129b6:	4606      	mov	r6, r0
 80129b8:	2800      	cmp	r0, #0
 80129ba:	d1e1      	bne.n	8012980 <__ssputs_r+0x70>
 80129bc:	6921      	ldr	r1, [r4, #16]
 80129be:	4650      	mov	r0, sl
 80129c0:	f7ff fefc 	bl	80127bc <_free_r>
 80129c4:	e7c7      	b.n	8012956 <__ssputs_r+0x46>
	...

080129c8 <_svfiprintf_r>:
 80129c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129cc:	4698      	mov	r8, r3
 80129ce:	898b      	ldrh	r3, [r1, #12]
 80129d0:	061b      	lsls	r3, r3, #24
 80129d2:	b09d      	sub	sp, #116	; 0x74
 80129d4:	4607      	mov	r7, r0
 80129d6:	460d      	mov	r5, r1
 80129d8:	4614      	mov	r4, r2
 80129da:	d50e      	bpl.n	80129fa <_svfiprintf_r+0x32>
 80129dc:	690b      	ldr	r3, [r1, #16]
 80129de:	b963      	cbnz	r3, 80129fa <_svfiprintf_r+0x32>
 80129e0:	2140      	movs	r1, #64	; 0x40
 80129e2:	f7ff ff3b 	bl	801285c <_malloc_r>
 80129e6:	6028      	str	r0, [r5, #0]
 80129e8:	6128      	str	r0, [r5, #16]
 80129ea:	b920      	cbnz	r0, 80129f6 <_svfiprintf_r+0x2e>
 80129ec:	230c      	movs	r3, #12
 80129ee:	603b      	str	r3, [r7, #0]
 80129f0:	f04f 30ff 	mov.w	r0, #4294967295
 80129f4:	e0d1      	b.n	8012b9a <_svfiprintf_r+0x1d2>
 80129f6:	2340      	movs	r3, #64	; 0x40
 80129f8:	616b      	str	r3, [r5, #20]
 80129fa:	2300      	movs	r3, #0
 80129fc:	9309      	str	r3, [sp, #36]	; 0x24
 80129fe:	2320      	movs	r3, #32
 8012a00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012a04:	f8cd 800c 	str.w	r8, [sp, #12]
 8012a08:	2330      	movs	r3, #48	; 0x30
 8012a0a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012bb4 <_svfiprintf_r+0x1ec>
 8012a0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012a12:	f04f 0901 	mov.w	r9, #1
 8012a16:	4623      	mov	r3, r4
 8012a18:	469a      	mov	sl, r3
 8012a1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a1e:	b10a      	cbz	r2, 8012a24 <_svfiprintf_r+0x5c>
 8012a20:	2a25      	cmp	r2, #37	; 0x25
 8012a22:	d1f9      	bne.n	8012a18 <_svfiprintf_r+0x50>
 8012a24:	ebba 0b04 	subs.w	fp, sl, r4
 8012a28:	d00b      	beq.n	8012a42 <_svfiprintf_r+0x7a>
 8012a2a:	465b      	mov	r3, fp
 8012a2c:	4622      	mov	r2, r4
 8012a2e:	4629      	mov	r1, r5
 8012a30:	4638      	mov	r0, r7
 8012a32:	f7ff ff6d 	bl	8012910 <__ssputs_r>
 8012a36:	3001      	adds	r0, #1
 8012a38:	f000 80aa 	beq.w	8012b90 <_svfiprintf_r+0x1c8>
 8012a3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012a3e:	445a      	add	r2, fp
 8012a40:	9209      	str	r2, [sp, #36]	; 0x24
 8012a42:	f89a 3000 	ldrb.w	r3, [sl]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	f000 80a2 	beq.w	8012b90 <_svfiprintf_r+0x1c8>
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8012a52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012a56:	f10a 0a01 	add.w	sl, sl, #1
 8012a5a:	9304      	str	r3, [sp, #16]
 8012a5c:	9307      	str	r3, [sp, #28]
 8012a5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012a62:	931a      	str	r3, [sp, #104]	; 0x68
 8012a64:	4654      	mov	r4, sl
 8012a66:	2205      	movs	r2, #5
 8012a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a6c:	4851      	ldr	r0, [pc, #324]	; (8012bb4 <_svfiprintf_r+0x1ec>)
 8012a6e:	f7ed fbdf 	bl	8000230 <memchr>
 8012a72:	9a04      	ldr	r2, [sp, #16]
 8012a74:	b9d8      	cbnz	r0, 8012aae <_svfiprintf_r+0xe6>
 8012a76:	06d0      	lsls	r0, r2, #27
 8012a78:	bf44      	itt	mi
 8012a7a:	2320      	movmi	r3, #32
 8012a7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012a80:	0711      	lsls	r1, r2, #28
 8012a82:	bf44      	itt	mi
 8012a84:	232b      	movmi	r3, #43	; 0x2b
 8012a86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012a8a:	f89a 3000 	ldrb.w	r3, [sl]
 8012a8e:	2b2a      	cmp	r3, #42	; 0x2a
 8012a90:	d015      	beq.n	8012abe <_svfiprintf_r+0xf6>
 8012a92:	9a07      	ldr	r2, [sp, #28]
 8012a94:	4654      	mov	r4, sl
 8012a96:	2000      	movs	r0, #0
 8012a98:	f04f 0c0a 	mov.w	ip, #10
 8012a9c:	4621      	mov	r1, r4
 8012a9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012aa2:	3b30      	subs	r3, #48	; 0x30
 8012aa4:	2b09      	cmp	r3, #9
 8012aa6:	d94e      	bls.n	8012b46 <_svfiprintf_r+0x17e>
 8012aa8:	b1b0      	cbz	r0, 8012ad8 <_svfiprintf_r+0x110>
 8012aaa:	9207      	str	r2, [sp, #28]
 8012aac:	e014      	b.n	8012ad8 <_svfiprintf_r+0x110>
 8012aae:	eba0 0308 	sub.w	r3, r0, r8
 8012ab2:	fa09 f303 	lsl.w	r3, r9, r3
 8012ab6:	4313      	orrs	r3, r2
 8012ab8:	9304      	str	r3, [sp, #16]
 8012aba:	46a2      	mov	sl, r4
 8012abc:	e7d2      	b.n	8012a64 <_svfiprintf_r+0x9c>
 8012abe:	9b03      	ldr	r3, [sp, #12]
 8012ac0:	1d19      	adds	r1, r3, #4
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	9103      	str	r1, [sp, #12]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	bfbb      	ittet	lt
 8012aca:	425b      	neglt	r3, r3
 8012acc:	f042 0202 	orrlt.w	r2, r2, #2
 8012ad0:	9307      	strge	r3, [sp, #28]
 8012ad2:	9307      	strlt	r3, [sp, #28]
 8012ad4:	bfb8      	it	lt
 8012ad6:	9204      	strlt	r2, [sp, #16]
 8012ad8:	7823      	ldrb	r3, [r4, #0]
 8012ada:	2b2e      	cmp	r3, #46	; 0x2e
 8012adc:	d10c      	bne.n	8012af8 <_svfiprintf_r+0x130>
 8012ade:	7863      	ldrb	r3, [r4, #1]
 8012ae0:	2b2a      	cmp	r3, #42	; 0x2a
 8012ae2:	d135      	bne.n	8012b50 <_svfiprintf_r+0x188>
 8012ae4:	9b03      	ldr	r3, [sp, #12]
 8012ae6:	1d1a      	adds	r2, r3, #4
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	9203      	str	r2, [sp, #12]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	bfb8      	it	lt
 8012af0:	f04f 33ff 	movlt.w	r3, #4294967295
 8012af4:	3402      	adds	r4, #2
 8012af6:	9305      	str	r3, [sp, #20]
 8012af8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012bc4 <_svfiprintf_r+0x1fc>
 8012afc:	7821      	ldrb	r1, [r4, #0]
 8012afe:	2203      	movs	r2, #3
 8012b00:	4650      	mov	r0, sl
 8012b02:	f7ed fb95 	bl	8000230 <memchr>
 8012b06:	b140      	cbz	r0, 8012b1a <_svfiprintf_r+0x152>
 8012b08:	2340      	movs	r3, #64	; 0x40
 8012b0a:	eba0 000a 	sub.w	r0, r0, sl
 8012b0e:	fa03 f000 	lsl.w	r0, r3, r0
 8012b12:	9b04      	ldr	r3, [sp, #16]
 8012b14:	4303      	orrs	r3, r0
 8012b16:	3401      	adds	r4, #1
 8012b18:	9304      	str	r3, [sp, #16]
 8012b1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b1e:	4826      	ldr	r0, [pc, #152]	; (8012bb8 <_svfiprintf_r+0x1f0>)
 8012b20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012b24:	2206      	movs	r2, #6
 8012b26:	f7ed fb83 	bl	8000230 <memchr>
 8012b2a:	2800      	cmp	r0, #0
 8012b2c:	d038      	beq.n	8012ba0 <_svfiprintf_r+0x1d8>
 8012b2e:	4b23      	ldr	r3, [pc, #140]	; (8012bbc <_svfiprintf_r+0x1f4>)
 8012b30:	bb1b      	cbnz	r3, 8012b7a <_svfiprintf_r+0x1b2>
 8012b32:	9b03      	ldr	r3, [sp, #12]
 8012b34:	3307      	adds	r3, #7
 8012b36:	f023 0307 	bic.w	r3, r3, #7
 8012b3a:	3308      	adds	r3, #8
 8012b3c:	9303      	str	r3, [sp, #12]
 8012b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b40:	4433      	add	r3, r6
 8012b42:	9309      	str	r3, [sp, #36]	; 0x24
 8012b44:	e767      	b.n	8012a16 <_svfiprintf_r+0x4e>
 8012b46:	fb0c 3202 	mla	r2, ip, r2, r3
 8012b4a:	460c      	mov	r4, r1
 8012b4c:	2001      	movs	r0, #1
 8012b4e:	e7a5      	b.n	8012a9c <_svfiprintf_r+0xd4>
 8012b50:	2300      	movs	r3, #0
 8012b52:	3401      	adds	r4, #1
 8012b54:	9305      	str	r3, [sp, #20]
 8012b56:	4619      	mov	r1, r3
 8012b58:	f04f 0c0a 	mov.w	ip, #10
 8012b5c:	4620      	mov	r0, r4
 8012b5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012b62:	3a30      	subs	r2, #48	; 0x30
 8012b64:	2a09      	cmp	r2, #9
 8012b66:	d903      	bls.n	8012b70 <_svfiprintf_r+0x1a8>
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d0c5      	beq.n	8012af8 <_svfiprintf_r+0x130>
 8012b6c:	9105      	str	r1, [sp, #20]
 8012b6e:	e7c3      	b.n	8012af8 <_svfiprintf_r+0x130>
 8012b70:	fb0c 2101 	mla	r1, ip, r1, r2
 8012b74:	4604      	mov	r4, r0
 8012b76:	2301      	movs	r3, #1
 8012b78:	e7f0      	b.n	8012b5c <_svfiprintf_r+0x194>
 8012b7a:	ab03      	add	r3, sp, #12
 8012b7c:	9300      	str	r3, [sp, #0]
 8012b7e:	462a      	mov	r2, r5
 8012b80:	4b0f      	ldr	r3, [pc, #60]	; (8012bc0 <_svfiprintf_r+0x1f8>)
 8012b82:	a904      	add	r1, sp, #16
 8012b84:	4638      	mov	r0, r7
 8012b86:	f7fb fe43 	bl	800e810 <_printf_float>
 8012b8a:	1c42      	adds	r2, r0, #1
 8012b8c:	4606      	mov	r6, r0
 8012b8e:	d1d6      	bne.n	8012b3e <_svfiprintf_r+0x176>
 8012b90:	89ab      	ldrh	r3, [r5, #12]
 8012b92:	065b      	lsls	r3, r3, #25
 8012b94:	f53f af2c 	bmi.w	80129f0 <_svfiprintf_r+0x28>
 8012b98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012b9a:	b01d      	add	sp, #116	; 0x74
 8012b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ba0:	ab03      	add	r3, sp, #12
 8012ba2:	9300      	str	r3, [sp, #0]
 8012ba4:	462a      	mov	r2, r5
 8012ba6:	4b06      	ldr	r3, [pc, #24]	; (8012bc0 <_svfiprintf_r+0x1f8>)
 8012ba8:	a904      	add	r1, sp, #16
 8012baa:	4638      	mov	r0, r7
 8012bac:	f7fc f8d4 	bl	800ed58 <_printf_i>
 8012bb0:	e7eb      	b.n	8012b8a <_svfiprintf_r+0x1c2>
 8012bb2:	bf00      	nop
 8012bb4:	08014edc 	.word	0x08014edc
 8012bb8:	08014ee6 	.word	0x08014ee6
 8012bbc:	0800e811 	.word	0x0800e811
 8012bc0:	08012911 	.word	0x08012911
 8012bc4:	08014ee2 	.word	0x08014ee2

08012bc8 <__sfputc_r>:
 8012bc8:	6893      	ldr	r3, [r2, #8]
 8012bca:	3b01      	subs	r3, #1
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	b410      	push	{r4}
 8012bd0:	6093      	str	r3, [r2, #8]
 8012bd2:	da08      	bge.n	8012be6 <__sfputc_r+0x1e>
 8012bd4:	6994      	ldr	r4, [r2, #24]
 8012bd6:	42a3      	cmp	r3, r4
 8012bd8:	db01      	blt.n	8012bde <__sfputc_r+0x16>
 8012bda:	290a      	cmp	r1, #10
 8012bdc:	d103      	bne.n	8012be6 <__sfputc_r+0x1e>
 8012bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012be2:	f7fd bc3b 	b.w	801045c <__swbuf_r>
 8012be6:	6813      	ldr	r3, [r2, #0]
 8012be8:	1c58      	adds	r0, r3, #1
 8012bea:	6010      	str	r0, [r2, #0]
 8012bec:	7019      	strb	r1, [r3, #0]
 8012bee:	4608      	mov	r0, r1
 8012bf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012bf4:	4770      	bx	lr

08012bf6 <__sfputs_r>:
 8012bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bf8:	4606      	mov	r6, r0
 8012bfa:	460f      	mov	r7, r1
 8012bfc:	4614      	mov	r4, r2
 8012bfe:	18d5      	adds	r5, r2, r3
 8012c00:	42ac      	cmp	r4, r5
 8012c02:	d101      	bne.n	8012c08 <__sfputs_r+0x12>
 8012c04:	2000      	movs	r0, #0
 8012c06:	e007      	b.n	8012c18 <__sfputs_r+0x22>
 8012c08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c0c:	463a      	mov	r2, r7
 8012c0e:	4630      	mov	r0, r6
 8012c10:	f7ff ffda 	bl	8012bc8 <__sfputc_r>
 8012c14:	1c43      	adds	r3, r0, #1
 8012c16:	d1f3      	bne.n	8012c00 <__sfputs_r+0xa>
 8012c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012c1c <_vfiprintf_r>:
 8012c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c20:	460d      	mov	r5, r1
 8012c22:	b09d      	sub	sp, #116	; 0x74
 8012c24:	4614      	mov	r4, r2
 8012c26:	4698      	mov	r8, r3
 8012c28:	4606      	mov	r6, r0
 8012c2a:	b118      	cbz	r0, 8012c34 <_vfiprintf_r+0x18>
 8012c2c:	6983      	ldr	r3, [r0, #24]
 8012c2e:	b90b      	cbnz	r3, 8012c34 <_vfiprintf_r+0x18>
 8012c30:	f7fe fc68 	bl	8011504 <__sinit>
 8012c34:	4b89      	ldr	r3, [pc, #548]	; (8012e5c <_vfiprintf_r+0x240>)
 8012c36:	429d      	cmp	r5, r3
 8012c38:	d11b      	bne.n	8012c72 <_vfiprintf_r+0x56>
 8012c3a:	6875      	ldr	r5, [r6, #4]
 8012c3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012c3e:	07d9      	lsls	r1, r3, #31
 8012c40:	d405      	bmi.n	8012c4e <_vfiprintf_r+0x32>
 8012c42:	89ab      	ldrh	r3, [r5, #12]
 8012c44:	059a      	lsls	r2, r3, #22
 8012c46:	d402      	bmi.n	8012c4e <_vfiprintf_r+0x32>
 8012c48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012c4a:	f7ff f86c 	bl	8011d26 <__retarget_lock_acquire_recursive>
 8012c4e:	89ab      	ldrh	r3, [r5, #12]
 8012c50:	071b      	lsls	r3, r3, #28
 8012c52:	d501      	bpl.n	8012c58 <_vfiprintf_r+0x3c>
 8012c54:	692b      	ldr	r3, [r5, #16]
 8012c56:	b9eb      	cbnz	r3, 8012c94 <_vfiprintf_r+0x78>
 8012c58:	4629      	mov	r1, r5
 8012c5a:	4630      	mov	r0, r6
 8012c5c:	f7fd fc50 	bl	8010500 <__swsetup_r>
 8012c60:	b1c0      	cbz	r0, 8012c94 <_vfiprintf_r+0x78>
 8012c62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012c64:	07dc      	lsls	r4, r3, #31
 8012c66:	d50e      	bpl.n	8012c86 <_vfiprintf_r+0x6a>
 8012c68:	f04f 30ff 	mov.w	r0, #4294967295
 8012c6c:	b01d      	add	sp, #116	; 0x74
 8012c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c72:	4b7b      	ldr	r3, [pc, #492]	; (8012e60 <_vfiprintf_r+0x244>)
 8012c74:	429d      	cmp	r5, r3
 8012c76:	d101      	bne.n	8012c7c <_vfiprintf_r+0x60>
 8012c78:	68b5      	ldr	r5, [r6, #8]
 8012c7a:	e7df      	b.n	8012c3c <_vfiprintf_r+0x20>
 8012c7c:	4b79      	ldr	r3, [pc, #484]	; (8012e64 <_vfiprintf_r+0x248>)
 8012c7e:	429d      	cmp	r5, r3
 8012c80:	bf08      	it	eq
 8012c82:	68f5      	ldreq	r5, [r6, #12]
 8012c84:	e7da      	b.n	8012c3c <_vfiprintf_r+0x20>
 8012c86:	89ab      	ldrh	r3, [r5, #12]
 8012c88:	0598      	lsls	r0, r3, #22
 8012c8a:	d4ed      	bmi.n	8012c68 <_vfiprintf_r+0x4c>
 8012c8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012c8e:	f7ff f84b 	bl	8011d28 <__retarget_lock_release_recursive>
 8012c92:	e7e9      	b.n	8012c68 <_vfiprintf_r+0x4c>
 8012c94:	2300      	movs	r3, #0
 8012c96:	9309      	str	r3, [sp, #36]	; 0x24
 8012c98:	2320      	movs	r3, #32
 8012c9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ca2:	2330      	movs	r3, #48	; 0x30
 8012ca4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012e68 <_vfiprintf_r+0x24c>
 8012ca8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012cac:	f04f 0901 	mov.w	r9, #1
 8012cb0:	4623      	mov	r3, r4
 8012cb2:	469a      	mov	sl, r3
 8012cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012cb8:	b10a      	cbz	r2, 8012cbe <_vfiprintf_r+0xa2>
 8012cba:	2a25      	cmp	r2, #37	; 0x25
 8012cbc:	d1f9      	bne.n	8012cb2 <_vfiprintf_r+0x96>
 8012cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8012cc2:	d00b      	beq.n	8012cdc <_vfiprintf_r+0xc0>
 8012cc4:	465b      	mov	r3, fp
 8012cc6:	4622      	mov	r2, r4
 8012cc8:	4629      	mov	r1, r5
 8012cca:	4630      	mov	r0, r6
 8012ccc:	f7ff ff93 	bl	8012bf6 <__sfputs_r>
 8012cd0:	3001      	adds	r0, #1
 8012cd2:	f000 80aa 	beq.w	8012e2a <_vfiprintf_r+0x20e>
 8012cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012cd8:	445a      	add	r2, fp
 8012cda:	9209      	str	r2, [sp, #36]	; 0x24
 8012cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	f000 80a2 	beq.w	8012e2a <_vfiprintf_r+0x20e>
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8012cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012cf0:	f10a 0a01 	add.w	sl, sl, #1
 8012cf4:	9304      	str	r3, [sp, #16]
 8012cf6:	9307      	str	r3, [sp, #28]
 8012cf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012cfc:	931a      	str	r3, [sp, #104]	; 0x68
 8012cfe:	4654      	mov	r4, sl
 8012d00:	2205      	movs	r2, #5
 8012d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d06:	4858      	ldr	r0, [pc, #352]	; (8012e68 <_vfiprintf_r+0x24c>)
 8012d08:	f7ed fa92 	bl	8000230 <memchr>
 8012d0c:	9a04      	ldr	r2, [sp, #16]
 8012d0e:	b9d8      	cbnz	r0, 8012d48 <_vfiprintf_r+0x12c>
 8012d10:	06d1      	lsls	r1, r2, #27
 8012d12:	bf44      	itt	mi
 8012d14:	2320      	movmi	r3, #32
 8012d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012d1a:	0713      	lsls	r3, r2, #28
 8012d1c:	bf44      	itt	mi
 8012d1e:	232b      	movmi	r3, #43	; 0x2b
 8012d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012d24:	f89a 3000 	ldrb.w	r3, [sl]
 8012d28:	2b2a      	cmp	r3, #42	; 0x2a
 8012d2a:	d015      	beq.n	8012d58 <_vfiprintf_r+0x13c>
 8012d2c:	9a07      	ldr	r2, [sp, #28]
 8012d2e:	4654      	mov	r4, sl
 8012d30:	2000      	movs	r0, #0
 8012d32:	f04f 0c0a 	mov.w	ip, #10
 8012d36:	4621      	mov	r1, r4
 8012d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d3c:	3b30      	subs	r3, #48	; 0x30
 8012d3e:	2b09      	cmp	r3, #9
 8012d40:	d94e      	bls.n	8012de0 <_vfiprintf_r+0x1c4>
 8012d42:	b1b0      	cbz	r0, 8012d72 <_vfiprintf_r+0x156>
 8012d44:	9207      	str	r2, [sp, #28]
 8012d46:	e014      	b.n	8012d72 <_vfiprintf_r+0x156>
 8012d48:	eba0 0308 	sub.w	r3, r0, r8
 8012d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8012d50:	4313      	orrs	r3, r2
 8012d52:	9304      	str	r3, [sp, #16]
 8012d54:	46a2      	mov	sl, r4
 8012d56:	e7d2      	b.n	8012cfe <_vfiprintf_r+0xe2>
 8012d58:	9b03      	ldr	r3, [sp, #12]
 8012d5a:	1d19      	adds	r1, r3, #4
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	9103      	str	r1, [sp, #12]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	bfbb      	ittet	lt
 8012d64:	425b      	neglt	r3, r3
 8012d66:	f042 0202 	orrlt.w	r2, r2, #2
 8012d6a:	9307      	strge	r3, [sp, #28]
 8012d6c:	9307      	strlt	r3, [sp, #28]
 8012d6e:	bfb8      	it	lt
 8012d70:	9204      	strlt	r2, [sp, #16]
 8012d72:	7823      	ldrb	r3, [r4, #0]
 8012d74:	2b2e      	cmp	r3, #46	; 0x2e
 8012d76:	d10c      	bne.n	8012d92 <_vfiprintf_r+0x176>
 8012d78:	7863      	ldrb	r3, [r4, #1]
 8012d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8012d7c:	d135      	bne.n	8012dea <_vfiprintf_r+0x1ce>
 8012d7e:	9b03      	ldr	r3, [sp, #12]
 8012d80:	1d1a      	adds	r2, r3, #4
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	9203      	str	r2, [sp, #12]
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	bfb8      	it	lt
 8012d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8012d8e:	3402      	adds	r4, #2
 8012d90:	9305      	str	r3, [sp, #20]
 8012d92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012e78 <_vfiprintf_r+0x25c>
 8012d96:	7821      	ldrb	r1, [r4, #0]
 8012d98:	2203      	movs	r2, #3
 8012d9a:	4650      	mov	r0, sl
 8012d9c:	f7ed fa48 	bl	8000230 <memchr>
 8012da0:	b140      	cbz	r0, 8012db4 <_vfiprintf_r+0x198>
 8012da2:	2340      	movs	r3, #64	; 0x40
 8012da4:	eba0 000a 	sub.w	r0, r0, sl
 8012da8:	fa03 f000 	lsl.w	r0, r3, r0
 8012dac:	9b04      	ldr	r3, [sp, #16]
 8012dae:	4303      	orrs	r3, r0
 8012db0:	3401      	adds	r4, #1
 8012db2:	9304      	str	r3, [sp, #16]
 8012db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012db8:	482c      	ldr	r0, [pc, #176]	; (8012e6c <_vfiprintf_r+0x250>)
 8012dba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012dbe:	2206      	movs	r2, #6
 8012dc0:	f7ed fa36 	bl	8000230 <memchr>
 8012dc4:	2800      	cmp	r0, #0
 8012dc6:	d03f      	beq.n	8012e48 <_vfiprintf_r+0x22c>
 8012dc8:	4b29      	ldr	r3, [pc, #164]	; (8012e70 <_vfiprintf_r+0x254>)
 8012dca:	bb1b      	cbnz	r3, 8012e14 <_vfiprintf_r+0x1f8>
 8012dcc:	9b03      	ldr	r3, [sp, #12]
 8012dce:	3307      	adds	r3, #7
 8012dd0:	f023 0307 	bic.w	r3, r3, #7
 8012dd4:	3308      	adds	r3, #8
 8012dd6:	9303      	str	r3, [sp, #12]
 8012dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012dda:	443b      	add	r3, r7
 8012ddc:	9309      	str	r3, [sp, #36]	; 0x24
 8012dde:	e767      	b.n	8012cb0 <_vfiprintf_r+0x94>
 8012de0:	fb0c 3202 	mla	r2, ip, r2, r3
 8012de4:	460c      	mov	r4, r1
 8012de6:	2001      	movs	r0, #1
 8012de8:	e7a5      	b.n	8012d36 <_vfiprintf_r+0x11a>
 8012dea:	2300      	movs	r3, #0
 8012dec:	3401      	adds	r4, #1
 8012dee:	9305      	str	r3, [sp, #20]
 8012df0:	4619      	mov	r1, r3
 8012df2:	f04f 0c0a 	mov.w	ip, #10
 8012df6:	4620      	mov	r0, r4
 8012df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012dfc:	3a30      	subs	r2, #48	; 0x30
 8012dfe:	2a09      	cmp	r2, #9
 8012e00:	d903      	bls.n	8012e0a <_vfiprintf_r+0x1ee>
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d0c5      	beq.n	8012d92 <_vfiprintf_r+0x176>
 8012e06:	9105      	str	r1, [sp, #20]
 8012e08:	e7c3      	b.n	8012d92 <_vfiprintf_r+0x176>
 8012e0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012e0e:	4604      	mov	r4, r0
 8012e10:	2301      	movs	r3, #1
 8012e12:	e7f0      	b.n	8012df6 <_vfiprintf_r+0x1da>
 8012e14:	ab03      	add	r3, sp, #12
 8012e16:	9300      	str	r3, [sp, #0]
 8012e18:	462a      	mov	r2, r5
 8012e1a:	4b16      	ldr	r3, [pc, #88]	; (8012e74 <_vfiprintf_r+0x258>)
 8012e1c:	a904      	add	r1, sp, #16
 8012e1e:	4630      	mov	r0, r6
 8012e20:	f7fb fcf6 	bl	800e810 <_printf_float>
 8012e24:	4607      	mov	r7, r0
 8012e26:	1c78      	adds	r0, r7, #1
 8012e28:	d1d6      	bne.n	8012dd8 <_vfiprintf_r+0x1bc>
 8012e2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012e2c:	07d9      	lsls	r1, r3, #31
 8012e2e:	d405      	bmi.n	8012e3c <_vfiprintf_r+0x220>
 8012e30:	89ab      	ldrh	r3, [r5, #12]
 8012e32:	059a      	lsls	r2, r3, #22
 8012e34:	d402      	bmi.n	8012e3c <_vfiprintf_r+0x220>
 8012e36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012e38:	f7fe ff76 	bl	8011d28 <__retarget_lock_release_recursive>
 8012e3c:	89ab      	ldrh	r3, [r5, #12]
 8012e3e:	065b      	lsls	r3, r3, #25
 8012e40:	f53f af12 	bmi.w	8012c68 <_vfiprintf_r+0x4c>
 8012e44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012e46:	e711      	b.n	8012c6c <_vfiprintf_r+0x50>
 8012e48:	ab03      	add	r3, sp, #12
 8012e4a:	9300      	str	r3, [sp, #0]
 8012e4c:	462a      	mov	r2, r5
 8012e4e:	4b09      	ldr	r3, [pc, #36]	; (8012e74 <_vfiprintf_r+0x258>)
 8012e50:	a904      	add	r1, sp, #16
 8012e52:	4630      	mov	r0, r6
 8012e54:	f7fb ff80 	bl	800ed58 <_printf_i>
 8012e58:	e7e4      	b.n	8012e24 <_vfiprintf_r+0x208>
 8012e5a:	bf00      	nop
 8012e5c:	08014cc0 	.word	0x08014cc0
 8012e60:	08014ce0 	.word	0x08014ce0
 8012e64:	08014ca0 	.word	0x08014ca0
 8012e68:	08014edc 	.word	0x08014edc
 8012e6c:	08014ee6 	.word	0x08014ee6
 8012e70:	0800e811 	.word	0x0800e811
 8012e74:	08012bf7 	.word	0x08012bf7
 8012e78:	08014ee2 	.word	0x08014ee2

08012e7c <_putc_r>:
 8012e7c:	b570      	push	{r4, r5, r6, lr}
 8012e7e:	460d      	mov	r5, r1
 8012e80:	4614      	mov	r4, r2
 8012e82:	4606      	mov	r6, r0
 8012e84:	b118      	cbz	r0, 8012e8e <_putc_r+0x12>
 8012e86:	6983      	ldr	r3, [r0, #24]
 8012e88:	b90b      	cbnz	r3, 8012e8e <_putc_r+0x12>
 8012e8a:	f7fe fb3b 	bl	8011504 <__sinit>
 8012e8e:	4b1c      	ldr	r3, [pc, #112]	; (8012f00 <_putc_r+0x84>)
 8012e90:	429c      	cmp	r4, r3
 8012e92:	d124      	bne.n	8012ede <_putc_r+0x62>
 8012e94:	6874      	ldr	r4, [r6, #4]
 8012e96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012e98:	07d8      	lsls	r0, r3, #31
 8012e9a:	d405      	bmi.n	8012ea8 <_putc_r+0x2c>
 8012e9c:	89a3      	ldrh	r3, [r4, #12]
 8012e9e:	0599      	lsls	r1, r3, #22
 8012ea0:	d402      	bmi.n	8012ea8 <_putc_r+0x2c>
 8012ea2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012ea4:	f7fe ff3f 	bl	8011d26 <__retarget_lock_acquire_recursive>
 8012ea8:	68a3      	ldr	r3, [r4, #8]
 8012eaa:	3b01      	subs	r3, #1
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	60a3      	str	r3, [r4, #8]
 8012eb0:	da05      	bge.n	8012ebe <_putc_r+0x42>
 8012eb2:	69a2      	ldr	r2, [r4, #24]
 8012eb4:	4293      	cmp	r3, r2
 8012eb6:	db1c      	blt.n	8012ef2 <_putc_r+0x76>
 8012eb8:	b2eb      	uxtb	r3, r5
 8012eba:	2b0a      	cmp	r3, #10
 8012ebc:	d019      	beq.n	8012ef2 <_putc_r+0x76>
 8012ebe:	6823      	ldr	r3, [r4, #0]
 8012ec0:	1c5a      	adds	r2, r3, #1
 8012ec2:	6022      	str	r2, [r4, #0]
 8012ec4:	701d      	strb	r5, [r3, #0]
 8012ec6:	b2ed      	uxtb	r5, r5
 8012ec8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012eca:	07da      	lsls	r2, r3, #31
 8012ecc:	d405      	bmi.n	8012eda <_putc_r+0x5e>
 8012ece:	89a3      	ldrh	r3, [r4, #12]
 8012ed0:	059b      	lsls	r3, r3, #22
 8012ed2:	d402      	bmi.n	8012eda <_putc_r+0x5e>
 8012ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012ed6:	f7fe ff27 	bl	8011d28 <__retarget_lock_release_recursive>
 8012eda:	4628      	mov	r0, r5
 8012edc:	bd70      	pop	{r4, r5, r6, pc}
 8012ede:	4b09      	ldr	r3, [pc, #36]	; (8012f04 <_putc_r+0x88>)
 8012ee0:	429c      	cmp	r4, r3
 8012ee2:	d101      	bne.n	8012ee8 <_putc_r+0x6c>
 8012ee4:	68b4      	ldr	r4, [r6, #8]
 8012ee6:	e7d6      	b.n	8012e96 <_putc_r+0x1a>
 8012ee8:	4b07      	ldr	r3, [pc, #28]	; (8012f08 <_putc_r+0x8c>)
 8012eea:	429c      	cmp	r4, r3
 8012eec:	bf08      	it	eq
 8012eee:	68f4      	ldreq	r4, [r6, #12]
 8012ef0:	e7d1      	b.n	8012e96 <_putc_r+0x1a>
 8012ef2:	4629      	mov	r1, r5
 8012ef4:	4622      	mov	r2, r4
 8012ef6:	4630      	mov	r0, r6
 8012ef8:	f7fd fab0 	bl	801045c <__swbuf_r>
 8012efc:	4605      	mov	r5, r0
 8012efe:	e7e3      	b.n	8012ec8 <_putc_r+0x4c>
 8012f00:	08014cc0 	.word	0x08014cc0
 8012f04:	08014ce0 	.word	0x08014ce0
 8012f08:	08014ca0 	.word	0x08014ca0
 8012f0c:	00000000 	.word	0x00000000

08012f10 <nan>:
 8012f10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012f18 <nan+0x8>
 8012f14:	4770      	bx	lr
 8012f16:	bf00      	nop
 8012f18:	00000000 	.word	0x00000000
 8012f1c:	7ff80000 	.word	0x7ff80000

08012f20 <_sbrk_r>:
 8012f20:	b538      	push	{r3, r4, r5, lr}
 8012f22:	4d06      	ldr	r5, [pc, #24]	; (8012f3c <_sbrk_r+0x1c>)
 8012f24:	2300      	movs	r3, #0
 8012f26:	4604      	mov	r4, r0
 8012f28:	4608      	mov	r0, r1
 8012f2a:	602b      	str	r3, [r5, #0]
 8012f2c:	f7f1 f998 	bl	8004260 <_sbrk>
 8012f30:	1c43      	adds	r3, r0, #1
 8012f32:	d102      	bne.n	8012f3a <_sbrk_r+0x1a>
 8012f34:	682b      	ldr	r3, [r5, #0]
 8012f36:	b103      	cbz	r3, 8012f3a <_sbrk_r+0x1a>
 8012f38:	6023      	str	r3, [r4, #0]
 8012f3a:	bd38      	pop	{r3, r4, r5, pc}
 8012f3c:	200093d4 	.word	0x200093d4

08012f40 <__sread>:
 8012f40:	b510      	push	{r4, lr}
 8012f42:	460c      	mov	r4, r1
 8012f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f48:	f000 f92e 	bl	80131a8 <_read_r>
 8012f4c:	2800      	cmp	r0, #0
 8012f4e:	bfab      	itete	ge
 8012f50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012f52:	89a3      	ldrhlt	r3, [r4, #12]
 8012f54:	181b      	addge	r3, r3, r0
 8012f56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012f5a:	bfac      	ite	ge
 8012f5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012f5e:	81a3      	strhlt	r3, [r4, #12]
 8012f60:	bd10      	pop	{r4, pc}

08012f62 <__swrite>:
 8012f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f66:	461f      	mov	r7, r3
 8012f68:	898b      	ldrh	r3, [r1, #12]
 8012f6a:	05db      	lsls	r3, r3, #23
 8012f6c:	4605      	mov	r5, r0
 8012f6e:	460c      	mov	r4, r1
 8012f70:	4616      	mov	r6, r2
 8012f72:	d505      	bpl.n	8012f80 <__swrite+0x1e>
 8012f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f78:	2302      	movs	r3, #2
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	f000 f8b6 	bl	80130ec <_lseek_r>
 8012f80:	89a3      	ldrh	r3, [r4, #12]
 8012f82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012f8a:	81a3      	strh	r3, [r4, #12]
 8012f8c:	4632      	mov	r2, r6
 8012f8e:	463b      	mov	r3, r7
 8012f90:	4628      	mov	r0, r5
 8012f92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f96:	f000 b835 	b.w	8013004 <_write_r>

08012f9a <__sseek>:
 8012f9a:	b510      	push	{r4, lr}
 8012f9c:	460c      	mov	r4, r1
 8012f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fa2:	f000 f8a3 	bl	80130ec <_lseek_r>
 8012fa6:	1c43      	adds	r3, r0, #1
 8012fa8:	89a3      	ldrh	r3, [r4, #12]
 8012faa:	bf15      	itete	ne
 8012fac:	6560      	strne	r0, [r4, #84]	; 0x54
 8012fae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012fb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012fb6:	81a3      	strheq	r3, [r4, #12]
 8012fb8:	bf18      	it	ne
 8012fba:	81a3      	strhne	r3, [r4, #12]
 8012fbc:	bd10      	pop	{r4, pc}

08012fbe <__sclose>:
 8012fbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fc2:	f000 b84f 	b.w	8013064 <_close_r>

08012fc6 <strncmp>:
 8012fc6:	b510      	push	{r4, lr}
 8012fc8:	b16a      	cbz	r2, 8012fe6 <strncmp+0x20>
 8012fca:	3901      	subs	r1, #1
 8012fcc:	1884      	adds	r4, r0, r2
 8012fce:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012fd2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012fd6:	4293      	cmp	r3, r2
 8012fd8:	d103      	bne.n	8012fe2 <strncmp+0x1c>
 8012fda:	42a0      	cmp	r0, r4
 8012fdc:	d001      	beq.n	8012fe2 <strncmp+0x1c>
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d1f5      	bne.n	8012fce <strncmp+0x8>
 8012fe2:	1a98      	subs	r0, r3, r2
 8012fe4:	bd10      	pop	{r4, pc}
 8012fe6:	4610      	mov	r0, r2
 8012fe8:	e7fc      	b.n	8012fe4 <strncmp+0x1e>

08012fea <__ascii_wctomb>:
 8012fea:	b149      	cbz	r1, 8013000 <__ascii_wctomb+0x16>
 8012fec:	2aff      	cmp	r2, #255	; 0xff
 8012fee:	bf85      	ittet	hi
 8012ff0:	238a      	movhi	r3, #138	; 0x8a
 8012ff2:	6003      	strhi	r3, [r0, #0]
 8012ff4:	700a      	strbls	r2, [r1, #0]
 8012ff6:	f04f 30ff 	movhi.w	r0, #4294967295
 8012ffa:	bf98      	it	ls
 8012ffc:	2001      	movls	r0, #1
 8012ffe:	4770      	bx	lr
 8013000:	4608      	mov	r0, r1
 8013002:	4770      	bx	lr

08013004 <_write_r>:
 8013004:	b538      	push	{r3, r4, r5, lr}
 8013006:	4d07      	ldr	r5, [pc, #28]	; (8013024 <_write_r+0x20>)
 8013008:	4604      	mov	r4, r0
 801300a:	4608      	mov	r0, r1
 801300c:	4611      	mov	r1, r2
 801300e:	2200      	movs	r2, #0
 8013010:	602a      	str	r2, [r5, #0]
 8013012:	461a      	mov	r2, r3
 8013014:	f7f1 f8d3 	bl	80041be <_write>
 8013018:	1c43      	adds	r3, r0, #1
 801301a:	d102      	bne.n	8013022 <_write_r+0x1e>
 801301c:	682b      	ldr	r3, [r5, #0]
 801301e:	b103      	cbz	r3, 8013022 <_write_r+0x1e>
 8013020:	6023      	str	r3, [r4, #0]
 8013022:	bd38      	pop	{r3, r4, r5, pc}
 8013024:	200093d4 	.word	0x200093d4

08013028 <__assert_func>:
 8013028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801302a:	4614      	mov	r4, r2
 801302c:	461a      	mov	r2, r3
 801302e:	4b09      	ldr	r3, [pc, #36]	; (8013054 <__assert_func+0x2c>)
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	4605      	mov	r5, r0
 8013034:	68d8      	ldr	r0, [r3, #12]
 8013036:	b14c      	cbz	r4, 801304c <__assert_func+0x24>
 8013038:	4b07      	ldr	r3, [pc, #28]	; (8013058 <__assert_func+0x30>)
 801303a:	9100      	str	r1, [sp, #0]
 801303c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013040:	4906      	ldr	r1, [pc, #24]	; (801305c <__assert_func+0x34>)
 8013042:	462b      	mov	r3, r5
 8013044:	f000 f81e 	bl	8013084 <fiprintf>
 8013048:	f000 f8c0 	bl	80131cc <abort>
 801304c:	4b04      	ldr	r3, [pc, #16]	; (8013060 <__assert_func+0x38>)
 801304e:	461c      	mov	r4, r3
 8013050:	e7f3      	b.n	801303a <__assert_func+0x12>
 8013052:	bf00      	nop
 8013054:	20000020 	.word	0x20000020
 8013058:	08014eed 	.word	0x08014eed
 801305c:	08014efa 	.word	0x08014efa
 8013060:	08014f28 	.word	0x08014f28

08013064 <_close_r>:
 8013064:	b538      	push	{r3, r4, r5, lr}
 8013066:	4d06      	ldr	r5, [pc, #24]	; (8013080 <_close_r+0x1c>)
 8013068:	2300      	movs	r3, #0
 801306a:	4604      	mov	r4, r0
 801306c:	4608      	mov	r0, r1
 801306e:	602b      	str	r3, [r5, #0]
 8013070:	f7f1 f8c1 	bl	80041f6 <_close>
 8013074:	1c43      	adds	r3, r0, #1
 8013076:	d102      	bne.n	801307e <_close_r+0x1a>
 8013078:	682b      	ldr	r3, [r5, #0]
 801307a:	b103      	cbz	r3, 801307e <_close_r+0x1a>
 801307c:	6023      	str	r3, [r4, #0]
 801307e:	bd38      	pop	{r3, r4, r5, pc}
 8013080:	200093d4 	.word	0x200093d4

08013084 <fiprintf>:
 8013084:	b40e      	push	{r1, r2, r3}
 8013086:	b503      	push	{r0, r1, lr}
 8013088:	4601      	mov	r1, r0
 801308a:	ab03      	add	r3, sp, #12
 801308c:	4805      	ldr	r0, [pc, #20]	; (80130a4 <fiprintf+0x20>)
 801308e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013092:	6800      	ldr	r0, [r0, #0]
 8013094:	9301      	str	r3, [sp, #4]
 8013096:	f7ff fdc1 	bl	8012c1c <_vfiprintf_r>
 801309a:	b002      	add	sp, #8
 801309c:	f85d eb04 	ldr.w	lr, [sp], #4
 80130a0:	b003      	add	sp, #12
 80130a2:	4770      	bx	lr
 80130a4:	20000020 	.word	0x20000020

080130a8 <_fstat_r>:
 80130a8:	b538      	push	{r3, r4, r5, lr}
 80130aa:	4d07      	ldr	r5, [pc, #28]	; (80130c8 <_fstat_r+0x20>)
 80130ac:	2300      	movs	r3, #0
 80130ae:	4604      	mov	r4, r0
 80130b0:	4608      	mov	r0, r1
 80130b2:	4611      	mov	r1, r2
 80130b4:	602b      	str	r3, [r5, #0]
 80130b6:	f7f1 f8aa 	bl	800420e <_fstat>
 80130ba:	1c43      	adds	r3, r0, #1
 80130bc:	d102      	bne.n	80130c4 <_fstat_r+0x1c>
 80130be:	682b      	ldr	r3, [r5, #0]
 80130c0:	b103      	cbz	r3, 80130c4 <_fstat_r+0x1c>
 80130c2:	6023      	str	r3, [r4, #0]
 80130c4:	bd38      	pop	{r3, r4, r5, pc}
 80130c6:	bf00      	nop
 80130c8:	200093d4 	.word	0x200093d4

080130cc <_isatty_r>:
 80130cc:	b538      	push	{r3, r4, r5, lr}
 80130ce:	4d06      	ldr	r5, [pc, #24]	; (80130e8 <_isatty_r+0x1c>)
 80130d0:	2300      	movs	r3, #0
 80130d2:	4604      	mov	r4, r0
 80130d4:	4608      	mov	r0, r1
 80130d6:	602b      	str	r3, [r5, #0]
 80130d8:	f7f1 f8a9 	bl	800422e <_isatty>
 80130dc:	1c43      	adds	r3, r0, #1
 80130de:	d102      	bne.n	80130e6 <_isatty_r+0x1a>
 80130e0:	682b      	ldr	r3, [r5, #0]
 80130e2:	b103      	cbz	r3, 80130e6 <_isatty_r+0x1a>
 80130e4:	6023      	str	r3, [r4, #0]
 80130e6:	bd38      	pop	{r3, r4, r5, pc}
 80130e8:	200093d4 	.word	0x200093d4

080130ec <_lseek_r>:
 80130ec:	b538      	push	{r3, r4, r5, lr}
 80130ee:	4d07      	ldr	r5, [pc, #28]	; (801310c <_lseek_r+0x20>)
 80130f0:	4604      	mov	r4, r0
 80130f2:	4608      	mov	r0, r1
 80130f4:	4611      	mov	r1, r2
 80130f6:	2200      	movs	r2, #0
 80130f8:	602a      	str	r2, [r5, #0]
 80130fa:	461a      	mov	r2, r3
 80130fc:	f7f1 f8a2 	bl	8004244 <_lseek>
 8013100:	1c43      	adds	r3, r0, #1
 8013102:	d102      	bne.n	801310a <_lseek_r+0x1e>
 8013104:	682b      	ldr	r3, [r5, #0]
 8013106:	b103      	cbz	r3, 801310a <_lseek_r+0x1e>
 8013108:	6023      	str	r3, [r4, #0]
 801310a:	bd38      	pop	{r3, r4, r5, pc}
 801310c:	200093d4 	.word	0x200093d4

08013110 <memmove>:
 8013110:	4288      	cmp	r0, r1
 8013112:	b510      	push	{r4, lr}
 8013114:	eb01 0402 	add.w	r4, r1, r2
 8013118:	d902      	bls.n	8013120 <memmove+0x10>
 801311a:	4284      	cmp	r4, r0
 801311c:	4623      	mov	r3, r4
 801311e:	d807      	bhi.n	8013130 <memmove+0x20>
 8013120:	1e43      	subs	r3, r0, #1
 8013122:	42a1      	cmp	r1, r4
 8013124:	d008      	beq.n	8013138 <memmove+0x28>
 8013126:	f811 2b01 	ldrb.w	r2, [r1], #1
 801312a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801312e:	e7f8      	b.n	8013122 <memmove+0x12>
 8013130:	4402      	add	r2, r0
 8013132:	4601      	mov	r1, r0
 8013134:	428a      	cmp	r2, r1
 8013136:	d100      	bne.n	801313a <memmove+0x2a>
 8013138:	bd10      	pop	{r4, pc}
 801313a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801313e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013142:	e7f7      	b.n	8013134 <memmove+0x24>

08013144 <__malloc_lock>:
 8013144:	4801      	ldr	r0, [pc, #4]	; (801314c <__malloc_lock+0x8>)
 8013146:	f7fe bdee 	b.w	8011d26 <__retarget_lock_acquire_recursive>
 801314a:	bf00      	nop
 801314c:	200093cc 	.word	0x200093cc

08013150 <__malloc_unlock>:
 8013150:	4801      	ldr	r0, [pc, #4]	; (8013158 <__malloc_unlock+0x8>)
 8013152:	f7fe bde9 	b.w	8011d28 <__retarget_lock_release_recursive>
 8013156:	bf00      	nop
 8013158:	200093cc 	.word	0x200093cc

0801315c <_realloc_r>:
 801315c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801315e:	4607      	mov	r7, r0
 8013160:	4614      	mov	r4, r2
 8013162:	460e      	mov	r6, r1
 8013164:	b921      	cbnz	r1, 8013170 <_realloc_r+0x14>
 8013166:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801316a:	4611      	mov	r1, r2
 801316c:	f7ff bb76 	b.w	801285c <_malloc_r>
 8013170:	b922      	cbnz	r2, 801317c <_realloc_r+0x20>
 8013172:	f7ff fb23 	bl	80127bc <_free_r>
 8013176:	4625      	mov	r5, r4
 8013178:	4628      	mov	r0, r5
 801317a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801317c:	f000 f82d 	bl	80131da <_malloc_usable_size_r>
 8013180:	42a0      	cmp	r0, r4
 8013182:	d20f      	bcs.n	80131a4 <_realloc_r+0x48>
 8013184:	4621      	mov	r1, r4
 8013186:	4638      	mov	r0, r7
 8013188:	f7ff fb68 	bl	801285c <_malloc_r>
 801318c:	4605      	mov	r5, r0
 801318e:	2800      	cmp	r0, #0
 8013190:	d0f2      	beq.n	8013178 <_realloc_r+0x1c>
 8013192:	4631      	mov	r1, r6
 8013194:	4622      	mov	r2, r4
 8013196:	f7fb fa85 	bl	800e6a4 <memcpy>
 801319a:	4631      	mov	r1, r6
 801319c:	4638      	mov	r0, r7
 801319e:	f7ff fb0d 	bl	80127bc <_free_r>
 80131a2:	e7e9      	b.n	8013178 <_realloc_r+0x1c>
 80131a4:	4635      	mov	r5, r6
 80131a6:	e7e7      	b.n	8013178 <_realloc_r+0x1c>

080131a8 <_read_r>:
 80131a8:	b538      	push	{r3, r4, r5, lr}
 80131aa:	4d07      	ldr	r5, [pc, #28]	; (80131c8 <_read_r+0x20>)
 80131ac:	4604      	mov	r4, r0
 80131ae:	4608      	mov	r0, r1
 80131b0:	4611      	mov	r1, r2
 80131b2:	2200      	movs	r2, #0
 80131b4:	602a      	str	r2, [r5, #0]
 80131b6:	461a      	mov	r2, r3
 80131b8:	f7f0 ffe4 	bl	8004184 <_read>
 80131bc:	1c43      	adds	r3, r0, #1
 80131be:	d102      	bne.n	80131c6 <_read_r+0x1e>
 80131c0:	682b      	ldr	r3, [r5, #0]
 80131c2:	b103      	cbz	r3, 80131c6 <_read_r+0x1e>
 80131c4:	6023      	str	r3, [r4, #0]
 80131c6:	bd38      	pop	{r3, r4, r5, pc}
 80131c8:	200093d4 	.word	0x200093d4

080131cc <abort>:
 80131cc:	b508      	push	{r3, lr}
 80131ce:	2006      	movs	r0, #6
 80131d0:	f000 f834 	bl	801323c <raise>
 80131d4:	2001      	movs	r0, #1
 80131d6:	f7f0 ffcb 	bl	8004170 <_exit>

080131da <_malloc_usable_size_r>:
 80131da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131de:	1f18      	subs	r0, r3, #4
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	bfbc      	itt	lt
 80131e4:	580b      	ldrlt	r3, [r1, r0]
 80131e6:	18c0      	addlt	r0, r0, r3
 80131e8:	4770      	bx	lr

080131ea <_raise_r>:
 80131ea:	291f      	cmp	r1, #31
 80131ec:	b538      	push	{r3, r4, r5, lr}
 80131ee:	4604      	mov	r4, r0
 80131f0:	460d      	mov	r5, r1
 80131f2:	d904      	bls.n	80131fe <_raise_r+0x14>
 80131f4:	2316      	movs	r3, #22
 80131f6:	6003      	str	r3, [r0, #0]
 80131f8:	f04f 30ff 	mov.w	r0, #4294967295
 80131fc:	bd38      	pop	{r3, r4, r5, pc}
 80131fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013200:	b112      	cbz	r2, 8013208 <_raise_r+0x1e>
 8013202:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013206:	b94b      	cbnz	r3, 801321c <_raise_r+0x32>
 8013208:	4620      	mov	r0, r4
 801320a:	f000 f831 	bl	8013270 <_getpid_r>
 801320e:	462a      	mov	r2, r5
 8013210:	4601      	mov	r1, r0
 8013212:	4620      	mov	r0, r4
 8013214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013218:	f000 b818 	b.w	801324c <_kill_r>
 801321c:	2b01      	cmp	r3, #1
 801321e:	d00a      	beq.n	8013236 <_raise_r+0x4c>
 8013220:	1c59      	adds	r1, r3, #1
 8013222:	d103      	bne.n	801322c <_raise_r+0x42>
 8013224:	2316      	movs	r3, #22
 8013226:	6003      	str	r3, [r0, #0]
 8013228:	2001      	movs	r0, #1
 801322a:	e7e7      	b.n	80131fc <_raise_r+0x12>
 801322c:	2400      	movs	r4, #0
 801322e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013232:	4628      	mov	r0, r5
 8013234:	4798      	blx	r3
 8013236:	2000      	movs	r0, #0
 8013238:	e7e0      	b.n	80131fc <_raise_r+0x12>
	...

0801323c <raise>:
 801323c:	4b02      	ldr	r3, [pc, #8]	; (8013248 <raise+0xc>)
 801323e:	4601      	mov	r1, r0
 8013240:	6818      	ldr	r0, [r3, #0]
 8013242:	f7ff bfd2 	b.w	80131ea <_raise_r>
 8013246:	bf00      	nop
 8013248:	20000020 	.word	0x20000020

0801324c <_kill_r>:
 801324c:	b538      	push	{r3, r4, r5, lr}
 801324e:	4d07      	ldr	r5, [pc, #28]	; (801326c <_kill_r+0x20>)
 8013250:	2300      	movs	r3, #0
 8013252:	4604      	mov	r4, r0
 8013254:	4608      	mov	r0, r1
 8013256:	4611      	mov	r1, r2
 8013258:	602b      	str	r3, [r5, #0]
 801325a:	f7f0 ff79 	bl	8004150 <_kill>
 801325e:	1c43      	adds	r3, r0, #1
 8013260:	d102      	bne.n	8013268 <_kill_r+0x1c>
 8013262:	682b      	ldr	r3, [r5, #0]
 8013264:	b103      	cbz	r3, 8013268 <_kill_r+0x1c>
 8013266:	6023      	str	r3, [r4, #0]
 8013268:	bd38      	pop	{r3, r4, r5, pc}
 801326a:	bf00      	nop
 801326c:	200093d4 	.word	0x200093d4

08013270 <_getpid_r>:
 8013270:	f7f0 bf66 	b.w	8004140 <_getpid>
 8013274:	0000      	movs	r0, r0
	...

08013278 <cos>:
 8013278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801327a:	ec53 2b10 	vmov	r2, r3, d0
 801327e:	4824      	ldr	r0, [pc, #144]	; (8013310 <cos+0x98>)
 8013280:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013284:	4281      	cmp	r1, r0
 8013286:	dc06      	bgt.n	8013296 <cos+0x1e>
 8013288:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8013308 <cos+0x90>
 801328c:	f000 fb8c 	bl	80139a8 <__kernel_cos>
 8013290:	ec51 0b10 	vmov	r0, r1, d0
 8013294:	e007      	b.n	80132a6 <cos+0x2e>
 8013296:	481f      	ldr	r0, [pc, #124]	; (8013314 <cos+0x9c>)
 8013298:	4281      	cmp	r1, r0
 801329a:	dd09      	ble.n	80132b0 <cos+0x38>
 801329c:	ee10 0a10 	vmov	r0, s0
 80132a0:	4619      	mov	r1, r3
 80132a2:	f7ed f819 	bl	80002d8 <__aeabi_dsub>
 80132a6:	ec41 0b10 	vmov	d0, r0, r1
 80132aa:	b005      	add	sp, #20
 80132ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80132b0:	4668      	mov	r0, sp
 80132b2:	f000 f8b9 	bl	8013428 <__ieee754_rem_pio2>
 80132b6:	f000 0003 	and.w	r0, r0, #3
 80132ba:	2801      	cmp	r0, #1
 80132bc:	d007      	beq.n	80132ce <cos+0x56>
 80132be:	2802      	cmp	r0, #2
 80132c0:	d012      	beq.n	80132e8 <cos+0x70>
 80132c2:	b9c0      	cbnz	r0, 80132f6 <cos+0x7e>
 80132c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132c8:	ed9d 0b00 	vldr	d0, [sp]
 80132cc:	e7de      	b.n	801328c <cos+0x14>
 80132ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132d2:	ed9d 0b00 	vldr	d0, [sp]
 80132d6:	f000 ff6f 	bl	80141b8 <__kernel_sin>
 80132da:	ec53 2b10 	vmov	r2, r3, d0
 80132de:	ee10 0a10 	vmov	r0, s0
 80132e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80132e6:	e7de      	b.n	80132a6 <cos+0x2e>
 80132e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132ec:	ed9d 0b00 	vldr	d0, [sp]
 80132f0:	f000 fb5a 	bl	80139a8 <__kernel_cos>
 80132f4:	e7f1      	b.n	80132da <cos+0x62>
 80132f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132fa:	ed9d 0b00 	vldr	d0, [sp]
 80132fe:	2001      	movs	r0, #1
 8013300:	f000 ff5a 	bl	80141b8 <__kernel_sin>
 8013304:	e7c4      	b.n	8013290 <cos+0x18>
 8013306:	bf00      	nop
	...
 8013310:	3fe921fb 	.word	0x3fe921fb
 8013314:	7fefffff 	.word	0x7fefffff

08013318 <sin>:
 8013318:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801331a:	ec53 2b10 	vmov	r2, r3, d0
 801331e:	4826      	ldr	r0, [pc, #152]	; (80133b8 <sin+0xa0>)
 8013320:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013324:	4281      	cmp	r1, r0
 8013326:	dc07      	bgt.n	8013338 <sin+0x20>
 8013328:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80133b0 <sin+0x98>
 801332c:	2000      	movs	r0, #0
 801332e:	f000 ff43 	bl	80141b8 <__kernel_sin>
 8013332:	ec51 0b10 	vmov	r0, r1, d0
 8013336:	e007      	b.n	8013348 <sin+0x30>
 8013338:	4820      	ldr	r0, [pc, #128]	; (80133bc <sin+0xa4>)
 801333a:	4281      	cmp	r1, r0
 801333c:	dd09      	ble.n	8013352 <sin+0x3a>
 801333e:	ee10 0a10 	vmov	r0, s0
 8013342:	4619      	mov	r1, r3
 8013344:	f7ec ffc8 	bl	80002d8 <__aeabi_dsub>
 8013348:	ec41 0b10 	vmov	d0, r0, r1
 801334c:	b005      	add	sp, #20
 801334e:	f85d fb04 	ldr.w	pc, [sp], #4
 8013352:	4668      	mov	r0, sp
 8013354:	f000 f868 	bl	8013428 <__ieee754_rem_pio2>
 8013358:	f000 0003 	and.w	r0, r0, #3
 801335c:	2801      	cmp	r0, #1
 801335e:	d008      	beq.n	8013372 <sin+0x5a>
 8013360:	2802      	cmp	r0, #2
 8013362:	d00d      	beq.n	8013380 <sin+0x68>
 8013364:	b9d0      	cbnz	r0, 801339c <sin+0x84>
 8013366:	ed9d 1b02 	vldr	d1, [sp, #8]
 801336a:	ed9d 0b00 	vldr	d0, [sp]
 801336e:	2001      	movs	r0, #1
 8013370:	e7dd      	b.n	801332e <sin+0x16>
 8013372:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013376:	ed9d 0b00 	vldr	d0, [sp]
 801337a:	f000 fb15 	bl	80139a8 <__kernel_cos>
 801337e:	e7d8      	b.n	8013332 <sin+0x1a>
 8013380:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013384:	ed9d 0b00 	vldr	d0, [sp]
 8013388:	2001      	movs	r0, #1
 801338a:	f000 ff15 	bl	80141b8 <__kernel_sin>
 801338e:	ec53 2b10 	vmov	r2, r3, d0
 8013392:	ee10 0a10 	vmov	r0, s0
 8013396:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801339a:	e7d5      	b.n	8013348 <sin+0x30>
 801339c:	ed9d 1b02 	vldr	d1, [sp, #8]
 80133a0:	ed9d 0b00 	vldr	d0, [sp]
 80133a4:	f000 fb00 	bl	80139a8 <__kernel_cos>
 80133a8:	e7f1      	b.n	801338e <sin+0x76>
 80133aa:	bf00      	nop
 80133ac:	f3af 8000 	nop.w
	...
 80133b8:	3fe921fb 	.word	0x3fe921fb
 80133bc:	7fefffff 	.word	0x7fefffff

080133c0 <sqrt>:
 80133c0:	b538      	push	{r3, r4, r5, lr}
 80133c2:	ed2d 8b02 	vpush	{d8}
 80133c6:	ec55 4b10 	vmov	r4, r5, d0
 80133ca:	f000 fa37 	bl	801383c <__ieee754_sqrt>
 80133ce:	4b15      	ldr	r3, [pc, #84]	; (8013424 <sqrt+0x64>)
 80133d0:	eeb0 8a40 	vmov.f32	s16, s0
 80133d4:	eef0 8a60 	vmov.f32	s17, s1
 80133d8:	f993 3000 	ldrsb.w	r3, [r3]
 80133dc:	3301      	adds	r3, #1
 80133de:	d019      	beq.n	8013414 <sqrt+0x54>
 80133e0:	4622      	mov	r2, r4
 80133e2:	462b      	mov	r3, r5
 80133e4:	4620      	mov	r0, r4
 80133e6:	4629      	mov	r1, r5
 80133e8:	f7ed fbc8 	bl	8000b7c <__aeabi_dcmpun>
 80133ec:	b990      	cbnz	r0, 8013414 <sqrt+0x54>
 80133ee:	2200      	movs	r2, #0
 80133f0:	2300      	movs	r3, #0
 80133f2:	4620      	mov	r0, r4
 80133f4:	4629      	mov	r1, r5
 80133f6:	f7ed fb99 	bl	8000b2c <__aeabi_dcmplt>
 80133fa:	b158      	cbz	r0, 8013414 <sqrt+0x54>
 80133fc:	f7fb f928 	bl	800e650 <__errno>
 8013400:	2321      	movs	r3, #33	; 0x21
 8013402:	6003      	str	r3, [r0, #0]
 8013404:	2200      	movs	r2, #0
 8013406:	2300      	movs	r3, #0
 8013408:	4610      	mov	r0, r2
 801340a:	4619      	mov	r1, r3
 801340c:	f7ed fa46 	bl	800089c <__aeabi_ddiv>
 8013410:	ec41 0b18 	vmov	d8, r0, r1
 8013414:	eeb0 0a48 	vmov.f32	s0, s16
 8013418:	eef0 0a68 	vmov.f32	s1, s17
 801341c:	ecbd 8b02 	vpop	{d8}
 8013420:	bd38      	pop	{r3, r4, r5, pc}
 8013422:	bf00      	nop
 8013424:	200001f4 	.word	0x200001f4

08013428 <__ieee754_rem_pio2>:
 8013428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801342c:	ed2d 8b02 	vpush	{d8}
 8013430:	ec55 4b10 	vmov	r4, r5, d0
 8013434:	4bca      	ldr	r3, [pc, #808]	; (8013760 <__ieee754_rem_pio2+0x338>)
 8013436:	b08b      	sub	sp, #44	; 0x2c
 8013438:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801343c:	4598      	cmp	r8, r3
 801343e:	4682      	mov	sl, r0
 8013440:	9502      	str	r5, [sp, #8]
 8013442:	dc08      	bgt.n	8013456 <__ieee754_rem_pio2+0x2e>
 8013444:	2200      	movs	r2, #0
 8013446:	2300      	movs	r3, #0
 8013448:	ed80 0b00 	vstr	d0, [r0]
 801344c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8013450:	f04f 0b00 	mov.w	fp, #0
 8013454:	e028      	b.n	80134a8 <__ieee754_rem_pio2+0x80>
 8013456:	4bc3      	ldr	r3, [pc, #780]	; (8013764 <__ieee754_rem_pio2+0x33c>)
 8013458:	4598      	cmp	r8, r3
 801345a:	dc78      	bgt.n	801354e <__ieee754_rem_pio2+0x126>
 801345c:	9b02      	ldr	r3, [sp, #8]
 801345e:	4ec2      	ldr	r6, [pc, #776]	; (8013768 <__ieee754_rem_pio2+0x340>)
 8013460:	2b00      	cmp	r3, #0
 8013462:	ee10 0a10 	vmov	r0, s0
 8013466:	a3b0      	add	r3, pc, #704	; (adr r3, 8013728 <__ieee754_rem_pio2+0x300>)
 8013468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801346c:	4629      	mov	r1, r5
 801346e:	dd39      	ble.n	80134e4 <__ieee754_rem_pio2+0xbc>
 8013470:	f7ec ff32 	bl	80002d8 <__aeabi_dsub>
 8013474:	45b0      	cmp	r8, r6
 8013476:	4604      	mov	r4, r0
 8013478:	460d      	mov	r5, r1
 801347a:	d01b      	beq.n	80134b4 <__ieee754_rem_pio2+0x8c>
 801347c:	a3ac      	add	r3, pc, #688	; (adr r3, 8013730 <__ieee754_rem_pio2+0x308>)
 801347e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013482:	f7ec ff29 	bl	80002d8 <__aeabi_dsub>
 8013486:	4602      	mov	r2, r0
 8013488:	460b      	mov	r3, r1
 801348a:	e9ca 2300 	strd	r2, r3, [sl]
 801348e:	4620      	mov	r0, r4
 8013490:	4629      	mov	r1, r5
 8013492:	f7ec ff21 	bl	80002d8 <__aeabi_dsub>
 8013496:	a3a6      	add	r3, pc, #664	; (adr r3, 8013730 <__ieee754_rem_pio2+0x308>)
 8013498:	e9d3 2300 	ldrd	r2, r3, [r3]
 801349c:	f7ec ff1c 	bl	80002d8 <__aeabi_dsub>
 80134a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80134a4:	f04f 0b01 	mov.w	fp, #1
 80134a8:	4658      	mov	r0, fp
 80134aa:	b00b      	add	sp, #44	; 0x2c
 80134ac:	ecbd 8b02 	vpop	{d8}
 80134b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134b4:	a3a0      	add	r3, pc, #640	; (adr r3, 8013738 <__ieee754_rem_pio2+0x310>)
 80134b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134ba:	f7ec ff0d 	bl	80002d8 <__aeabi_dsub>
 80134be:	a3a0      	add	r3, pc, #640	; (adr r3, 8013740 <__ieee754_rem_pio2+0x318>)
 80134c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134c4:	4604      	mov	r4, r0
 80134c6:	460d      	mov	r5, r1
 80134c8:	f7ec ff06 	bl	80002d8 <__aeabi_dsub>
 80134cc:	4602      	mov	r2, r0
 80134ce:	460b      	mov	r3, r1
 80134d0:	e9ca 2300 	strd	r2, r3, [sl]
 80134d4:	4620      	mov	r0, r4
 80134d6:	4629      	mov	r1, r5
 80134d8:	f7ec fefe 	bl	80002d8 <__aeabi_dsub>
 80134dc:	a398      	add	r3, pc, #608	; (adr r3, 8013740 <__ieee754_rem_pio2+0x318>)
 80134de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134e2:	e7db      	b.n	801349c <__ieee754_rem_pio2+0x74>
 80134e4:	f7ec fefa 	bl	80002dc <__adddf3>
 80134e8:	45b0      	cmp	r8, r6
 80134ea:	4604      	mov	r4, r0
 80134ec:	460d      	mov	r5, r1
 80134ee:	d016      	beq.n	801351e <__ieee754_rem_pio2+0xf6>
 80134f0:	a38f      	add	r3, pc, #572	; (adr r3, 8013730 <__ieee754_rem_pio2+0x308>)
 80134f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134f6:	f7ec fef1 	bl	80002dc <__adddf3>
 80134fa:	4602      	mov	r2, r0
 80134fc:	460b      	mov	r3, r1
 80134fe:	e9ca 2300 	strd	r2, r3, [sl]
 8013502:	4620      	mov	r0, r4
 8013504:	4629      	mov	r1, r5
 8013506:	f7ec fee7 	bl	80002d8 <__aeabi_dsub>
 801350a:	a389      	add	r3, pc, #548	; (adr r3, 8013730 <__ieee754_rem_pio2+0x308>)
 801350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013510:	f7ec fee4 	bl	80002dc <__adddf3>
 8013514:	f04f 3bff 	mov.w	fp, #4294967295
 8013518:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801351c:	e7c4      	b.n	80134a8 <__ieee754_rem_pio2+0x80>
 801351e:	a386      	add	r3, pc, #536	; (adr r3, 8013738 <__ieee754_rem_pio2+0x310>)
 8013520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013524:	f7ec feda 	bl	80002dc <__adddf3>
 8013528:	a385      	add	r3, pc, #532	; (adr r3, 8013740 <__ieee754_rem_pio2+0x318>)
 801352a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352e:	4604      	mov	r4, r0
 8013530:	460d      	mov	r5, r1
 8013532:	f7ec fed3 	bl	80002dc <__adddf3>
 8013536:	4602      	mov	r2, r0
 8013538:	460b      	mov	r3, r1
 801353a:	e9ca 2300 	strd	r2, r3, [sl]
 801353e:	4620      	mov	r0, r4
 8013540:	4629      	mov	r1, r5
 8013542:	f7ec fec9 	bl	80002d8 <__aeabi_dsub>
 8013546:	a37e      	add	r3, pc, #504	; (adr r3, 8013740 <__ieee754_rem_pio2+0x318>)
 8013548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801354c:	e7e0      	b.n	8013510 <__ieee754_rem_pio2+0xe8>
 801354e:	4b87      	ldr	r3, [pc, #540]	; (801376c <__ieee754_rem_pio2+0x344>)
 8013550:	4598      	cmp	r8, r3
 8013552:	f300 80d9 	bgt.w	8013708 <__ieee754_rem_pio2+0x2e0>
 8013556:	f000 feed 	bl	8014334 <fabs>
 801355a:	ec55 4b10 	vmov	r4, r5, d0
 801355e:	ee10 0a10 	vmov	r0, s0
 8013562:	a379      	add	r3, pc, #484	; (adr r3, 8013748 <__ieee754_rem_pio2+0x320>)
 8013564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013568:	4629      	mov	r1, r5
 801356a:	f7ed f86d 	bl	8000648 <__aeabi_dmul>
 801356e:	4b80      	ldr	r3, [pc, #512]	; (8013770 <__ieee754_rem_pio2+0x348>)
 8013570:	2200      	movs	r2, #0
 8013572:	f7ec feb3 	bl	80002dc <__adddf3>
 8013576:	f7ed fb17 	bl	8000ba8 <__aeabi_d2iz>
 801357a:	4683      	mov	fp, r0
 801357c:	f7ec fffa 	bl	8000574 <__aeabi_i2d>
 8013580:	4602      	mov	r2, r0
 8013582:	460b      	mov	r3, r1
 8013584:	ec43 2b18 	vmov	d8, r2, r3
 8013588:	a367      	add	r3, pc, #412	; (adr r3, 8013728 <__ieee754_rem_pio2+0x300>)
 801358a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801358e:	f7ed f85b 	bl	8000648 <__aeabi_dmul>
 8013592:	4602      	mov	r2, r0
 8013594:	460b      	mov	r3, r1
 8013596:	4620      	mov	r0, r4
 8013598:	4629      	mov	r1, r5
 801359a:	f7ec fe9d 	bl	80002d8 <__aeabi_dsub>
 801359e:	a364      	add	r3, pc, #400	; (adr r3, 8013730 <__ieee754_rem_pio2+0x308>)
 80135a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135a4:	4606      	mov	r6, r0
 80135a6:	460f      	mov	r7, r1
 80135a8:	ec51 0b18 	vmov	r0, r1, d8
 80135ac:	f7ed f84c 	bl	8000648 <__aeabi_dmul>
 80135b0:	f1bb 0f1f 	cmp.w	fp, #31
 80135b4:	4604      	mov	r4, r0
 80135b6:	460d      	mov	r5, r1
 80135b8:	dc0d      	bgt.n	80135d6 <__ieee754_rem_pio2+0x1ae>
 80135ba:	4b6e      	ldr	r3, [pc, #440]	; (8013774 <__ieee754_rem_pio2+0x34c>)
 80135bc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80135c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80135c4:	4543      	cmp	r3, r8
 80135c6:	d006      	beq.n	80135d6 <__ieee754_rem_pio2+0x1ae>
 80135c8:	4622      	mov	r2, r4
 80135ca:	462b      	mov	r3, r5
 80135cc:	4630      	mov	r0, r6
 80135ce:	4639      	mov	r1, r7
 80135d0:	f7ec fe82 	bl	80002d8 <__aeabi_dsub>
 80135d4:	e00f      	b.n	80135f6 <__ieee754_rem_pio2+0x1ce>
 80135d6:	462b      	mov	r3, r5
 80135d8:	4622      	mov	r2, r4
 80135da:	4630      	mov	r0, r6
 80135dc:	4639      	mov	r1, r7
 80135de:	f7ec fe7b 	bl	80002d8 <__aeabi_dsub>
 80135e2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80135e6:	9303      	str	r3, [sp, #12]
 80135e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80135ec:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80135f0:	f1b8 0f10 	cmp.w	r8, #16
 80135f4:	dc02      	bgt.n	80135fc <__ieee754_rem_pio2+0x1d4>
 80135f6:	e9ca 0100 	strd	r0, r1, [sl]
 80135fa:	e039      	b.n	8013670 <__ieee754_rem_pio2+0x248>
 80135fc:	a34e      	add	r3, pc, #312	; (adr r3, 8013738 <__ieee754_rem_pio2+0x310>)
 80135fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013602:	ec51 0b18 	vmov	r0, r1, d8
 8013606:	f7ed f81f 	bl	8000648 <__aeabi_dmul>
 801360a:	4604      	mov	r4, r0
 801360c:	460d      	mov	r5, r1
 801360e:	4602      	mov	r2, r0
 8013610:	460b      	mov	r3, r1
 8013612:	4630      	mov	r0, r6
 8013614:	4639      	mov	r1, r7
 8013616:	f7ec fe5f 	bl	80002d8 <__aeabi_dsub>
 801361a:	4602      	mov	r2, r0
 801361c:	460b      	mov	r3, r1
 801361e:	4680      	mov	r8, r0
 8013620:	4689      	mov	r9, r1
 8013622:	4630      	mov	r0, r6
 8013624:	4639      	mov	r1, r7
 8013626:	f7ec fe57 	bl	80002d8 <__aeabi_dsub>
 801362a:	4622      	mov	r2, r4
 801362c:	462b      	mov	r3, r5
 801362e:	f7ec fe53 	bl	80002d8 <__aeabi_dsub>
 8013632:	a343      	add	r3, pc, #268	; (adr r3, 8013740 <__ieee754_rem_pio2+0x318>)
 8013634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013638:	4604      	mov	r4, r0
 801363a:	460d      	mov	r5, r1
 801363c:	ec51 0b18 	vmov	r0, r1, d8
 8013640:	f7ed f802 	bl	8000648 <__aeabi_dmul>
 8013644:	4622      	mov	r2, r4
 8013646:	462b      	mov	r3, r5
 8013648:	f7ec fe46 	bl	80002d8 <__aeabi_dsub>
 801364c:	4602      	mov	r2, r0
 801364e:	460b      	mov	r3, r1
 8013650:	4604      	mov	r4, r0
 8013652:	460d      	mov	r5, r1
 8013654:	4640      	mov	r0, r8
 8013656:	4649      	mov	r1, r9
 8013658:	f7ec fe3e 	bl	80002d8 <__aeabi_dsub>
 801365c:	9a03      	ldr	r2, [sp, #12]
 801365e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013662:	1ad3      	subs	r3, r2, r3
 8013664:	2b31      	cmp	r3, #49	; 0x31
 8013666:	dc24      	bgt.n	80136b2 <__ieee754_rem_pio2+0x28a>
 8013668:	e9ca 0100 	strd	r0, r1, [sl]
 801366c:	4646      	mov	r6, r8
 801366e:	464f      	mov	r7, r9
 8013670:	e9da 8900 	ldrd	r8, r9, [sl]
 8013674:	4630      	mov	r0, r6
 8013676:	4642      	mov	r2, r8
 8013678:	464b      	mov	r3, r9
 801367a:	4639      	mov	r1, r7
 801367c:	f7ec fe2c 	bl	80002d8 <__aeabi_dsub>
 8013680:	462b      	mov	r3, r5
 8013682:	4622      	mov	r2, r4
 8013684:	f7ec fe28 	bl	80002d8 <__aeabi_dsub>
 8013688:	9b02      	ldr	r3, [sp, #8]
 801368a:	2b00      	cmp	r3, #0
 801368c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013690:	f6bf af0a 	bge.w	80134a8 <__ieee754_rem_pio2+0x80>
 8013694:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013698:	f8ca 3004 	str.w	r3, [sl, #4]
 801369c:	f8ca 8000 	str.w	r8, [sl]
 80136a0:	f8ca 0008 	str.w	r0, [sl, #8]
 80136a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80136a8:	f8ca 300c 	str.w	r3, [sl, #12]
 80136ac:	f1cb 0b00 	rsb	fp, fp, #0
 80136b0:	e6fa      	b.n	80134a8 <__ieee754_rem_pio2+0x80>
 80136b2:	a327      	add	r3, pc, #156	; (adr r3, 8013750 <__ieee754_rem_pio2+0x328>)
 80136b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136b8:	ec51 0b18 	vmov	r0, r1, d8
 80136bc:	f7ec ffc4 	bl	8000648 <__aeabi_dmul>
 80136c0:	4604      	mov	r4, r0
 80136c2:	460d      	mov	r5, r1
 80136c4:	4602      	mov	r2, r0
 80136c6:	460b      	mov	r3, r1
 80136c8:	4640      	mov	r0, r8
 80136ca:	4649      	mov	r1, r9
 80136cc:	f7ec fe04 	bl	80002d8 <__aeabi_dsub>
 80136d0:	4602      	mov	r2, r0
 80136d2:	460b      	mov	r3, r1
 80136d4:	4606      	mov	r6, r0
 80136d6:	460f      	mov	r7, r1
 80136d8:	4640      	mov	r0, r8
 80136da:	4649      	mov	r1, r9
 80136dc:	f7ec fdfc 	bl	80002d8 <__aeabi_dsub>
 80136e0:	4622      	mov	r2, r4
 80136e2:	462b      	mov	r3, r5
 80136e4:	f7ec fdf8 	bl	80002d8 <__aeabi_dsub>
 80136e8:	a31b      	add	r3, pc, #108	; (adr r3, 8013758 <__ieee754_rem_pio2+0x330>)
 80136ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ee:	4604      	mov	r4, r0
 80136f0:	460d      	mov	r5, r1
 80136f2:	ec51 0b18 	vmov	r0, r1, d8
 80136f6:	f7ec ffa7 	bl	8000648 <__aeabi_dmul>
 80136fa:	4622      	mov	r2, r4
 80136fc:	462b      	mov	r3, r5
 80136fe:	f7ec fdeb 	bl	80002d8 <__aeabi_dsub>
 8013702:	4604      	mov	r4, r0
 8013704:	460d      	mov	r5, r1
 8013706:	e75f      	b.n	80135c8 <__ieee754_rem_pio2+0x1a0>
 8013708:	4b1b      	ldr	r3, [pc, #108]	; (8013778 <__ieee754_rem_pio2+0x350>)
 801370a:	4598      	cmp	r8, r3
 801370c:	dd36      	ble.n	801377c <__ieee754_rem_pio2+0x354>
 801370e:	ee10 2a10 	vmov	r2, s0
 8013712:	462b      	mov	r3, r5
 8013714:	4620      	mov	r0, r4
 8013716:	4629      	mov	r1, r5
 8013718:	f7ec fdde 	bl	80002d8 <__aeabi_dsub>
 801371c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013720:	e9ca 0100 	strd	r0, r1, [sl]
 8013724:	e694      	b.n	8013450 <__ieee754_rem_pio2+0x28>
 8013726:	bf00      	nop
 8013728:	54400000 	.word	0x54400000
 801372c:	3ff921fb 	.word	0x3ff921fb
 8013730:	1a626331 	.word	0x1a626331
 8013734:	3dd0b461 	.word	0x3dd0b461
 8013738:	1a600000 	.word	0x1a600000
 801373c:	3dd0b461 	.word	0x3dd0b461
 8013740:	2e037073 	.word	0x2e037073
 8013744:	3ba3198a 	.word	0x3ba3198a
 8013748:	6dc9c883 	.word	0x6dc9c883
 801374c:	3fe45f30 	.word	0x3fe45f30
 8013750:	2e000000 	.word	0x2e000000
 8013754:	3ba3198a 	.word	0x3ba3198a
 8013758:	252049c1 	.word	0x252049c1
 801375c:	397b839a 	.word	0x397b839a
 8013760:	3fe921fb 	.word	0x3fe921fb
 8013764:	4002d97b 	.word	0x4002d97b
 8013768:	3ff921fb 	.word	0x3ff921fb
 801376c:	413921fb 	.word	0x413921fb
 8013770:	3fe00000 	.word	0x3fe00000
 8013774:	08014f2c 	.word	0x08014f2c
 8013778:	7fefffff 	.word	0x7fefffff
 801377c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8013780:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8013784:	ee10 0a10 	vmov	r0, s0
 8013788:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 801378c:	ee10 6a10 	vmov	r6, s0
 8013790:	460f      	mov	r7, r1
 8013792:	f7ed fa09 	bl	8000ba8 <__aeabi_d2iz>
 8013796:	f7ec feed 	bl	8000574 <__aeabi_i2d>
 801379a:	4602      	mov	r2, r0
 801379c:	460b      	mov	r3, r1
 801379e:	4630      	mov	r0, r6
 80137a0:	4639      	mov	r1, r7
 80137a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80137a6:	f7ec fd97 	bl	80002d8 <__aeabi_dsub>
 80137aa:	4b22      	ldr	r3, [pc, #136]	; (8013834 <__ieee754_rem_pio2+0x40c>)
 80137ac:	2200      	movs	r2, #0
 80137ae:	f7ec ff4b 	bl	8000648 <__aeabi_dmul>
 80137b2:	460f      	mov	r7, r1
 80137b4:	4606      	mov	r6, r0
 80137b6:	f7ed f9f7 	bl	8000ba8 <__aeabi_d2iz>
 80137ba:	f7ec fedb 	bl	8000574 <__aeabi_i2d>
 80137be:	4602      	mov	r2, r0
 80137c0:	460b      	mov	r3, r1
 80137c2:	4630      	mov	r0, r6
 80137c4:	4639      	mov	r1, r7
 80137c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80137ca:	f7ec fd85 	bl	80002d8 <__aeabi_dsub>
 80137ce:	4b19      	ldr	r3, [pc, #100]	; (8013834 <__ieee754_rem_pio2+0x40c>)
 80137d0:	2200      	movs	r2, #0
 80137d2:	f7ec ff39 	bl	8000648 <__aeabi_dmul>
 80137d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80137da:	ad04      	add	r5, sp, #16
 80137dc:	f04f 0803 	mov.w	r8, #3
 80137e0:	46a9      	mov	r9, r5
 80137e2:	2600      	movs	r6, #0
 80137e4:	2700      	movs	r7, #0
 80137e6:	4632      	mov	r2, r6
 80137e8:	463b      	mov	r3, r7
 80137ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80137ee:	46c3      	mov	fp, r8
 80137f0:	3d08      	subs	r5, #8
 80137f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80137f6:	f7ed f98f 	bl	8000b18 <__aeabi_dcmpeq>
 80137fa:	2800      	cmp	r0, #0
 80137fc:	d1f3      	bne.n	80137e6 <__ieee754_rem_pio2+0x3be>
 80137fe:	4b0e      	ldr	r3, [pc, #56]	; (8013838 <__ieee754_rem_pio2+0x410>)
 8013800:	9301      	str	r3, [sp, #4]
 8013802:	2302      	movs	r3, #2
 8013804:	9300      	str	r3, [sp, #0]
 8013806:	4622      	mov	r2, r4
 8013808:	465b      	mov	r3, fp
 801380a:	4651      	mov	r1, sl
 801380c:	4648      	mov	r0, r9
 801380e:	f000 f993 	bl	8013b38 <__kernel_rem_pio2>
 8013812:	9b02      	ldr	r3, [sp, #8]
 8013814:	2b00      	cmp	r3, #0
 8013816:	4683      	mov	fp, r0
 8013818:	f6bf ae46 	bge.w	80134a8 <__ieee754_rem_pio2+0x80>
 801381c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8013820:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013824:	f8ca 3004 	str.w	r3, [sl, #4]
 8013828:	f8da 300c 	ldr.w	r3, [sl, #12]
 801382c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013830:	e73a      	b.n	80136a8 <__ieee754_rem_pio2+0x280>
 8013832:	bf00      	nop
 8013834:	41700000 	.word	0x41700000
 8013838:	08014fac 	.word	0x08014fac

0801383c <__ieee754_sqrt>:
 801383c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013840:	ec55 4b10 	vmov	r4, r5, d0
 8013844:	4e56      	ldr	r6, [pc, #344]	; (80139a0 <__ieee754_sqrt+0x164>)
 8013846:	43ae      	bics	r6, r5
 8013848:	ee10 0a10 	vmov	r0, s0
 801384c:	ee10 3a10 	vmov	r3, s0
 8013850:	4629      	mov	r1, r5
 8013852:	462a      	mov	r2, r5
 8013854:	d110      	bne.n	8013878 <__ieee754_sqrt+0x3c>
 8013856:	ee10 2a10 	vmov	r2, s0
 801385a:	462b      	mov	r3, r5
 801385c:	f7ec fef4 	bl	8000648 <__aeabi_dmul>
 8013860:	4602      	mov	r2, r0
 8013862:	460b      	mov	r3, r1
 8013864:	4620      	mov	r0, r4
 8013866:	4629      	mov	r1, r5
 8013868:	f7ec fd38 	bl	80002dc <__adddf3>
 801386c:	4604      	mov	r4, r0
 801386e:	460d      	mov	r5, r1
 8013870:	ec45 4b10 	vmov	d0, r4, r5
 8013874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013878:	2d00      	cmp	r5, #0
 801387a:	dc10      	bgt.n	801389e <__ieee754_sqrt+0x62>
 801387c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013880:	4330      	orrs	r0, r6
 8013882:	d0f5      	beq.n	8013870 <__ieee754_sqrt+0x34>
 8013884:	b15d      	cbz	r5, 801389e <__ieee754_sqrt+0x62>
 8013886:	ee10 2a10 	vmov	r2, s0
 801388a:	462b      	mov	r3, r5
 801388c:	ee10 0a10 	vmov	r0, s0
 8013890:	f7ec fd22 	bl	80002d8 <__aeabi_dsub>
 8013894:	4602      	mov	r2, r0
 8013896:	460b      	mov	r3, r1
 8013898:	f7ed f800 	bl	800089c <__aeabi_ddiv>
 801389c:	e7e6      	b.n	801386c <__ieee754_sqrt+0x30>
 801389e:	1509      	asrs	r1, r1, #20
 80138a0:	d076      	beq.n	8013990 <__ieee754_sqrt+0x154>
 80138a2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80138a6:	07ce      	lsls	r6, r1, #31
 80138a8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80138ac:	bf5e      	ittt	pl
 80138ae:	0fda      	lsrpl	r2, r3, #31
 80138b0:	005b      	lslpl	r3, r3, #1
 80138b2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80138b6:	0fda      	lsrs	r2, r3, #31
 80138b8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80138bc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80138c0:	2000      	movs	r0, #0
 80138c2:	106d      	asrs	r5, r5, #1
 80138c4:	005b      	lsls	r3, r3, #1
 80138c6:	f04f 0e16 	mov.w	lr, #22
 80138ca:	4684      	mov	ip, r0
 80138cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80138d0:	eb0c 0401 	add.w	r4, ip, r1
 80138d4:	4294      	cmp	r4, r2
 80138d6:	bfde      	ittt	le
 80138d8:	1b12      	suble	r2, r2, r4
 80138da:	eb04 0c01 	addle.w	ip, r4, r1
 80138de:	1840      	addle	r0, r0, r1
 80138e0:	0052      	lsls	r2, r2, #1
 80138e2:	f1be 0e01 	subs.w	lr, lr, #1
 80138e6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80138ea:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80138ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80138f2:	d1ed      	bne.n	80138d0 <__ieee754_sqrt+0x94>
 80138f4:	4671      	mov	r1, lr
 80138f6:	2720      	movs	r7, #32
 80138f8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80138fc:	4562      	cmp	r2, ip
 80138fe:	eb04 060e 	add.w	r6, r4, lr
 8013902:	dc02      	bgt.n	801390a <__ieee754_sqrt+0xce>
 8013904:	d113      	bne.n	801392e <__ieee754_sqrt+0xf2>
 8013906:	429e      	cmp	r6, r3
 8013908:	d811      	bhi.n	801392e <__ieee754_sqrt+0xf2>
 801390a:	2e00      	cmp	r6, #0
 801390c:	eb06 0e04 	add.w	lr, r6, r4
 8013910:	da43      	bge.n	801399a <__ieee754_sqrt+0x15e>
 8013912:	f1be 0f00 	cmp.w	lr, #0
 8013916:	db40      	blt.n	801399a <__ieee754_sqrt+0x15e>
 8013918:	f10c 0801 	add.w	r8, ip, #1
 801391c:	eba2 020c 	sub.w	r2, r2, ip
 8013920:	429e      	cmp	r6, r3
 8013922:	bf88      	it	hi
 8013924:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8013928:	1b9b      	subs	r3, r3, r6
 801392a:	4421      	add	r1, r4
 801392c:	46c4      	mov	ip, r8
 801392e:	0052      	lsls	r2, r2, #1
 8013930:	3f01      	subs	r7, #1
 8013932:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8013936:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801393a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801393e:	d1dd      	bne.n	80138fc <__ieee754_sqrt+0xc0>
 8013940:	4313      	orrs	r3, r2
 8013942:	d006      	beq.n	8013952 <__ieee754_sqrt+0x116>
 8013944:	1c4c      	adds	r4, r1, #1
 8013946:	bf13      	iteet	ne
 8013948:	3101      	addne	r1, #1
 801394a:	3001      	addeq	r0, #1
 801394c:	4639      	moveq	r1, r7
 801394e:	f021 0101 	bicne.w	r1, r1, #1
 8013952:	1043      	asrs	r3, r0, #1
 8013954:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8013958:	0849      	lsrs	r1, r1, #1
 801395a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801395e:	07c2      	lsls	r2, r0, #31
 8013960:	bf48      	it	mi
 8013962:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8013966:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801396a:	460c      	mov	r4, r1
 801396c:	463d      	mov	r5, r7
 801396e:	e77f      	b.n	8013870 <__ieee754_sqrt+0x34>
 8013970:	0ada      	lsrs	r2, r3, #11
 8013972:	3815      	subs	r0, #21
 8013974:	055b      	lsls	r3, r3, #21
 8013976:	2a00      	cmp	r2, #0
 8013978:	d0fa      	beq.n	8013970 <__ieee754_sqrt+0x134>
 801397a:	02d7      	lsls	r7, r2, #11
 801397c:	d50a      	bpl.n	8013994 <__ieee754_sqrt+0x158>
 801397e:	f1c1 0420 	rsb	r4, r1, #32
 8013982:	fa23 f404 	lsr.w	r4, r3, r4
 8013986:	1e4d      	subs	r5, r1, #1
 8013988:	408b      	lsls	r3, r1
 801398a:	4322      	orrs	r2, r4
 801398c:	1b41      	subs	r1, r0, r5
 801398e:	e788      	b.n	80138a2 <__ieee754_sqrt+0x66>
 8013990:	4608      	mov	r0, r1
 8013992:	e7f0      	b.n	8013976 <__ieee754_sqrt+0x13a>
 8013994:	0052      	lsls	r2, r2, #1
 8013996:	3101      	adds	r1, #1
 8013998:	e7ef      	b.n	801397a <__ieee754_sqrt+0x13e>
 801399a:	46e0      	mov	r8, ip
 801399c:	e7be      	b.n	801391c <__ieee754_sqrt+0xe0>
 801399e:	bf00      	nop
 80139a0:	7ff00000 	.word	0x7ff00000
 80139a4:	00000000 	.word	0x00000000

080139a8 <__kernel_cos>:
 80139a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139ac:	ec57 6b10 	vmov	r6, r7, d0
 80139b0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80139b4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80139b8:	ed8d 1b00 	vstr	d1, [sp]
 80139bc:	da07      	bge.n	80139ce <__kernel_cos+0x26>
 80139be:	ee10 0a10 	vmov	r0, s0
 80139c2:	4639      	mov	r1, r7
 80139c4:	f7ed f8f0 	bl	8000ba8 <__aeabi_d2iz>
 80139c8:	2800      	cmp	r0, #0
 80139ca:	f000 8088 	beq.w	8013ade <__kernel_cos+0x136>
 80139ce:	4632      	mov	r2, r6
 80139d0:	463b      	mov	r3, r7
 80139d2:	4630      	mov	r0, r6
 80139d4:	4639      	mov	r1, r7
 80139d6:	f7ec fe37 	bl	8000648 <__aeabi_dmul>
 80139da:	4b51      	ldr	r3, [pc, #324]	; (8013b20 <__kernel_cos+0x178>)
 80139dc:	2200      	movs	r2, #0
 80139de:	4604      	mov	r4, r0
 80139e0:	460d      	mov	r5, r1
 80139e2:	f7ec fe31 	bl	8000648 <__aeabi_dmul>
 80139e6:	a340      	add	r3, pc, #256	; (adr r3, 8013ae8 <__kernel_cos+0x140>)
 80139e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ec:	4682      	mov	sl, r0
 80139ee:	468b      	mov	fp, r1
 80139f0:	4620      	mov	r0, r4
 80139f2:	4629      	mov	r1, r5
 80139f4:	f7ec fe28 	bl	8000648 <__aeabi_dmul>
 80139f8:	a33d      	add	r3, pc, #244	; (adr r3, 8013af0 <__kernel_cos+0x148>)
 80139fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139fe:	f7ec fc6d 	bl	80002dc <__adddf3>
 8013a02:	4622      	mov	r2, r4
 8013a04:	462b      	mov	r3, r5
 8013a06:	f7ec fe1f 	bl	8000648 <__aeabi_dmul>
 8013a0a:	a33b      	add	r3, pc, #236	; (adr r3, 8013af8 <__kernel_cos+0x150>)
 8013a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a10:	f7ec fc62 	bl	80002d8 <__aeabi_dsub>
 8013a14:	4622      	mov	r2, r4
 8013a16:	462b      	mov	r3, r5
 8013a18:	f7ec fe16 	bl	8000648 <__aeabi_dmul>
 8013a1c:	a338      	add	r3, pc, #224	; (adr r3, 8013b00 <__kernel_cos+0x158>)
 8013a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a22:	f7ec fc5b 	bl	80002dc <__adddf3>
 8013a26:	4622      	mov	r2, r4
 8013a28:	462b      	mov	r3, r5
 8013a2a:	f7ec fe0d 	bl	8000648 <__aeabi_dmul>
 8013a2e:	a336      	add	r3, pc, #216	; (adr r3, 8013b08 <__kernel_cos+0x160>)
 8013a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a34:	f7ec fc50 	bl	80002d8 <__aeabi_dsub>
 8013a38:	4622      	mov	r2, r4
 8013a3a:	462b      	mov	r3, r5
 8013a3c:	f7ec fe04 	bl	8000648 <__aeabi_dmul>
 8013a40:	a333      	add	r3, pc, #204	; (adr r3, 8013b10 <__kernel_cos+0x168>)
 8013a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a46:	f7ec fc49 	bl	80002dc <__adddf3>
 8013a4a:	4622      	mov	r2, r4
 8013a4c:	462b      	mov	r3, r5
 8013a4e:	f7ec fdfb 	bl	8000648 <__aeabi_dmul>
 8013a52:	4622      	mov	r2, r4
 8013a54:	462b      	mov	r3, r5
 8013a56:	f7ec fdf7 	bl	8000648 <__aeabi_dmul>
 8013a5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013a5e:	4604      	mov	r4, r0
 8013a60:	460d      	mov	r5, r1
 8013a62:	4630      	mov	r0, r6
 8013a64:	4639      	mov	r1, r7
 8013a66:	f7ec fdef 	bl	8000648 <__aeabi_dmul>
 8013a6a:	460b      	mov	r3, r1
 8013a6c:	4602      	mov	r2, r0
 8013a6e:	4629      	mov	r1, r5
 8013a70:	4620      	mov	r0, r4
 8013a72:	f7ec fc31 	bl	80002d8 <__aeabi_dsub>
 8013a76:	4b2b      	ldr	r3, [pc, #172]	; (8013b24 <__kernel_cos+0x17c>)
 8013a78:	4598      	cmp	r8, r3
 8013a7a:	4606      	mov	r6, r0
 8013a7c:	460f      	mov	r7, r1
 8013a7e:	dc10      	bgt.n	8013aa2 <__kernel_cos+0xfa>
 8013a80:	4602      	mov	r2, r0
 8013a82:	460b      	mov	r3, r1
 8013a84:	4650      	mov	r0, sl
 8013a86:	4659      	mov	r1, fp
 8013a88:	f7ec fc26 	bl	80002d8 <__aeabi_dsub>
 8013a8c:	460b      	mov	r3, r1
 8013a8e:	4926      	ldr	r1, [pc, #152]	; (8013b28 <__kernel_cos+0x180>)
 8013a90:	4602      	mov	r2, r0
 8013a92:	2000      	movs	r0, #0
 8013a94:	f7ec fc20 	bl	80002d8 <__aeabi_dsub>
 8013a98:	ec41 0b10 	vmov	d0, r0, r1
 8013a9c:	b003      	add	sp, #12
 8013a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013aa2:	4b22      	ldr	r3, [pc, #136]	; (8013b2c <__kernel_cos+0x184>)
 8013aa4:	4920      	ldr	r1, [pc, #128]	; (8013b28 <__kernel_cos+0x180>)
 8013aa6:	4598      	cmp	r8, r3
 8013aa8:	bfcc      	ite	gt
 8013aaa:	4d21      	ldrgt	r5, [pc, #132]	; (8013b30 <__kernel_cos+0x188>)
 8013aac:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8013ab0:	2400      	movs	r4, #0
 8013ab2:	4622      	mov	r2, r4
 8013ab4:	462b      	mov	r3, r5
 8013ab6:	2000      	movs	r0, #0
 8013ab8:	f7ec fc0e 	bl	80002d8 <__aeabi_dsub>
 8013abc:	4622      	mov	r2, r4
 8013abe:	4680      	mov	r8, r0
 8013ac0:	4689      	mov	r9, r1
 8013ac2:	462b      	mov	r3, r5
 8013ac4:	4650      	mov	r0, sl
 8013ac6:	4659      	mov	r1, fp
 8013ac8:	f7ec fc06 	bl	80002d8 <__aeabi_dsub>
 8013acc:	4632      	mov	r2, r6
 8013ace:	463b      	mov	r3, r7
 8013ad0:	f7ec fc02 	bl	80002d8 <__aeabi_dsub>
 8013ad4:	4602      	mov	r2, r0
 8013ad6:	460b      	mov	r3, r1
 8013ad8:	4640      	mov	r0, r8
 8013ada:	4649      	mov	r1, r9
 8013adc:	e7da      	b.n	8013a94 <__kernel_cos+0xec>
 8013ade:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8013b18 <__kernel_cos+0x170>
 8013ae2:	e7db      	b.n	8013a9c <__kernel_cos+0xf4>
 8013ae4:	f3af 8000 	nop.w
 8013ae8:	be8838d4 	.word	0xbe8838d4
 8013aec:	bda8fae9 	.word	0xbda8fae9
 8013af0:	bdb4b1c4 	.word	0xbdb4b1c4
 8013af4:	3e21ee9e 	.word	0x3e21ee9e
 8013af8:	809c52ad 	.word	0x809c52ad
 8013afc:	3e927e4f 	.word	0x3e927e4f
 8013b00:	19cb1590 	.word	0x19cb1590
 8013b04:	3efa01a0 	.word	0x3efa01a0
 8013b08:	16c15177 	.word	0x16c15177
 8013b0c:	3f56c16c 	.word	0x3f56c16c
 8013b10:	5555554c 	.word	0x5555554c
 8013b14:	3fa55555 	.word	0x3fa55555
 8013b18:	00000000 	.word	0x00000000
 8013b1c:	3ff00000 	.word	0x3ff00000
 8013b20:	3fe00000 	.word	0x3fe00000
 8013b24:	3fd33332 	.word	0x3fd33332
 8013b28:	3ff00000 	.word	0x3ff00000
 8013b2c:	3fe90000 	.word	0x3fe90000
 8013b30:	3fd20000 	.word	0x3fd20000
 8013b34:	00000000 	.word	0x00000000

08013b38 <__kernel_rem_pio2>:
 8013b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b3c:	ed2d 8b02 	vpush	{d8}
 8013b40:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8013b44:	f112 0f14 	cmn.w	r2, #20
 8013b48:	9308      	str	r3, [sp, #32]
 8013b4a:	9101      	str	r1, [sp, #4]
 8013b4c:	4bc6      	ldr	r3, [pc, #792]	; (8013e68 <__kernel_rem_pio2+0x330>)
 8013b4e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8013b50:	9009      	str	r0, [sp, #36]	; 0x24
 8013b52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013b56:	9304      	str	r3, [sp, #16]
 8013b58:	9b08      	ldr	r3, [sp, #32]
 8013b5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8013b5e:	bfa8      	it	ge
 8013b60:	1ed4      	subge	r4, r2, #3
 8013b62:	9306      	str	r3, [sp, #24]
 8013b64:	bfb2      	itee	lt
 8013b66:	2400      	movlt	r4, #0
 8013b68:	2318      	movge	r3, #24
 8013b6a:	fb94 f4f3 	sdivge	r4, r4, r3
 8013b6e:	f06f 0317 	mvn.w	r3, #23
 8013b72:	fb04 3303 	mla	r3, r4, r3, r3
 8013b76:	eb03 0a02 	add.w	sl, r3, r2
 8013b7a:	9b04      	ldr	r3, [sp, #16]
 8013b7c:	9a06      	ldr	r2, [sp, #24]
 8013b7e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8013e58 <__kernel_rem_pio2+0x320>
 8013b82:	eb03 0802 	add.w	r8, r3, r2
 8013b86:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8013b88:	1aa7      	subs	r7, r4, r2
 8013b8a:	ae20      	add	r6, sp, #128	; 0x80
 8013b8c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013b90:	2500      	movs	r5, #0
 8013b92:	4545      	cmp	r5, r8
 8013b94:	dd18      	ble.n	8013bc8 <__kernel_rem_pio2+0x90>
 8013b96:	9b08      	ldr	r3, [sp, #32]
 8013b98:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8013b9c:	aa20      	add	r2, sp, #128	; 0x80
 8013b9e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8013e58 <__kernel_rem_pio2+0x320>
 8013ba2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8013ba6:	f1c3 0301 	rsb	r3, r3, #1
 8013baa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8013bae:	9307      	str	r3, [sp, #28]
 8013bb0:	9b07      	ldr	r3, [sp, #28]
 8013bb2:	9a04      	ldr	r2, [sp, #16]
 8013bb4:	4443      	add	r3, r8
 8013bb6:	429a      	cmp	r2, r3
 8013bb8:	db2f      	blt.n	8013c1a <__kernel_rem_pio2+0xe2>
 8013bba:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013bbe:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013bc2:	462f      	mov	r7, r5
 8013bc4:	2600      	movs	r6, #0
 8013bc6:	e01b      	b.n	8013c00 <__kernel_rem_pio2+0xc8>
 8013bc8:	42ef      	cmn	r7, r5
 8013bca:	d407      	bmi.n	8013bdc <__kernel_rem_pio2+0xa4>
 8013bcc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013bd0:	f7ec fcd0 	bl	8000574 <__aeabi_i2d>
 8013bd4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013bd8:	3501      	adds	r5, #1
 8013bda:	e7da      	b.n	8013b92 <__kernel_rem_pio2+0x5a>
 8013bdc:	ec51 0b18 	vmov	r0, r1, d8
 8013be0:	e7f8      	b.n	8013bd4 <__kernel_rem_pio2+0x9c>
 8013be2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013be6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013bea:	f7ec fd2d 	bl	8000648 <__aeabi_dmul>
 8013bee:	4602      	mov	r2, r0
 8013bf0:	460b      	mov	r3, r1
 8013bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bf6:	f7ec fb71 	bl	80002dc <__adddf3>
 8013bfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bfe:	3601      	adds	r6, #1
 8013c00:	9b06      	ldr	r3, [sp, #24]
 8013c02:	429e      	cmp	r6, r3
 8013c04:	f1a7 0708 	sub.w	r7, r7, #8
 8013c08:	ddeb      	ble.n	8013be2 <__kernel_rem_pio2+0xaa>
 8013c0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013c0e:	3508      	adds	r5, #8
 8013c10:	ecab 7b02 	vstmia	fp!, {d7}
 8013c14:	f108 0801 	add.w	r8, r8, #1
 8013c18:	e7ca      	b.n	8013bb0 <__kernel_rem_pio2+0x78>
 8013c1a:	9b04      	ldr	r3, [sp, #16]
 8013c1c:	aa0c      	add	r2, sp, #48	; 0x30
 8013c1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013c22:	930b      	str	r3, [sp, #44]	; 0x2c
 8013c24:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8013c26:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013c2a:	9c04      	ldr	r4, [sp, #16]
 8013c2c:	930a      	str	r3, [sp, #40]	; 0x28
 8013c2e:	ab98      	add	r3, sp, #608	; 0x260
 8013c30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c34:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8013c38:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8013c3c:	f8cd b008 	str.w	fp, [sp, #8]
 8013c40:	4625      	mov	r5, r4
 8013c42:	2d00      	cmp	r5, #0
 8013c44:	dc78      	bgt.n	8013d38 <__kernel_rem_pio2+0x200>
 8013c46:	ec47 6b10 	vmov	d0, r6, r7
 8013c4a:	4650      	mov	r0, sl
 8013c4c:	f000 fbfc 	bl	8014448 <scalbn>
 8013c50:	ec57 6b10 	vmov	r6, r7, d0
 8013c54:	2200      	movs	r2, #0
 8013c56:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8013c5a:	ee10 0a10 	vmov	r0, s0
 8013c5e:	4639      	mov	r1, r7
 8013c60:	f7ec fcf2 	bl	8000648 <__aeabi_dmul>
 8013c64:	ec41 0b10 	vmov	d0, r0, r1
 8013c68:	f000 fb6e 	bl	8014348 <floor>
 8013c6c:	4b7f      	ldr	r3, [pc, #508]	; (8013e6c <__kernel_rem_pio2+0x334>)
 8013c6e:	ec51 0b10 	vmov	r0, r1, d0
 8013c72:	2200      	movs	r2, #0
 8013c74:	f7ec fce8 	bl	8000648 <__aeabi_dmul>
 8013c78:	4602      	mov	r2, r0
 8013c7a:	460b      	mov	r3, r1
 8013c7c:	4630      	mov	r0, r6
 8013c7e:	4639      	mov	r1, r7
 8013c80:	f7ec fb2a 	bl	80002d8 <__aeabi_dsub>
 8013c84:	460f      	mov	r7, r1
 8013c86:	4606      	mov	r6, r0
 8013c88:	f7ec ff8e 	bl	8000ba8 <__aeabi_d2iz>
 8013c8c:	9007      	str	r0, [sp, #28]
 8013c8e:	f7ec fc71 	bl	8000574 <__aeabi_i2d>
 8013c92:	4602      	mov	r2, r0
 8013c94:	460b      	mov	r3, r1
 8013c96:	4630      	mov	r0, r6
 8013c98:	4639      	mov	r1, r7
 8013c9a:	f7ec fb1d 	bl	80002d8 <__aeabi_dsub>
 8013c9e:	f1ba 0f00 	cmp.w	sl, #0
 8013ca2:	4606      	mov	r6, r0
 8013ca4:	460f      	mov	r7, r1
 8013ca6:	dd70      	ble.n	8013d8a <__kernel_rem_pio2+0x252>
 8013ca8:	1e62      	subs	r2, r4, #1
 8013caa:	ab0c      	add	r3, sp, #48	; 0x30
 8013cac:	9d07      	ldr	r5, [sp, #28]
 8013cae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013cb2:	f1ca 0118 	rsb	r1, sl, #24
 8013cb6:	fa40 f301 	asr.w	r3, r0, r1
 8013cba:	441d      	add	r5, r3
 8013cbc:	408b      	lsls	r3, r1
 8013cbe:	1ac0      	subs	r0, r0, r3
 8013cc0:	ab0c      	add	r3, sp, #48	; 0x30
 8013cc2:	9507      	str	r5, [sp, #28]
 8013cc4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013cc8:	f1ca 0317 	rsb	r3, sl, #23
 8013ccc:	fa40 f303 	asr.w	r3, r0, r3
 8013cd0:	9302      	str	r3, [sp, #8]
 8013cd2:	9b02      	ldr	r3, [sp, #8]
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	dd66      	ble.n	8013da6 <__kernel_rem_pio2+0x26e>
 8013cd8:	9b07      	ldr	r3, [sp, #28]
 8013cda:	2200      	movs	r2, #0
 8013cdc:	3301      	adds	r3, #1
 8013cde:	9307      	str	r3, [sp, #28]
 8013ce0:	4615      	mov	r5, r2
 8013ce2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8013ce6:	4294      	cmp	r4, r2
 8013ce8:	f300 8099 	bgt.w	8013e1e <__kernel_rem_pio2+0x2e6>
 8013cec:	f1ba 0f00 	cmp.w	sl, #0
 8013cf0:	dd07      	ble.n	8013d02 <__kernel_rem_pio2+0x1ca>
 8013cf2:	f1ba 0f01 	cmp.w	sl, #1
 8013cf6:	f000 80a5 	beq.w	8013e44 <__kernel_rem_pio2+0x30c>
 8013cfa:	f1ba 0f02 	cmp.w	sl, #2
 8013cfe:	f000 80c1 	beq.w	8013e84 <__kernel_rem_pio2+0x34c>
 8013d02:	9b02      	ldr	r3, [sp, #8]
 8013d04:	2b02      	cmp	r3, #2
 8013d06:	d14e      	bne.n	8013da6 <__kernel_rem_pio2+0x26e>
 8013d08:	4632      	mov	r2, r6
 8013d0a:	463b      	mov	r3, r7
 8013d0c:	4958      	ldr	r1, [pc, #352]	; (8013e70 <__kernel_rem_pio2+0x338>)
 8013d0e:	2000      	movs	r0, #0
 8013d10:	f7ec fae2 	bl	80002d8 <__aeabi_dsub>
 8013d14:	4606      	mov	r6, r0
 8013d16:	460f      	mov	r7, r1
 8013d18:	2d00      	cmp	r5, #0
 8013d1a:	d044      	beq.n	8013da6 <__kernel_rem_pio2+0x26e>
 8013d1c:	4650      	mov	r0, sl
 8013d1e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8013e60 <__kernel_rem_pio2+0x328>
 8013d22:	f000 fb91 	bl	8014448 <scalbn>
 8013d26:	4630      	mov	r0, r6
 8013d28:	4639      	mov	r1, r7
 8013d2a:	ec53 2b10 	vmov	r2, r3, d0
 8013d2e:	f7ec fad3 	bl	80002d8 <__aeabi_dsub>
 8013d32:	4606      	mov	r6, r0
 8013d34:	460f      	mov	r7, r1
 8013d36:	e036      	b.n	8013da6 <__kernel_rem_pio2+0x26e>
 8013d38:	4b4e      	ldr	r3, [pc, #312]	; (8013e74 <__kernel_rem_pio2+0x33c>)
 8013d3a:	2200      	movs	r2, #0
 8013d3c:	4630      	mov	r0, r6
 8013d3e:	4639      	mov	r1, r7
 8013d40:	f7ec fc82 	bl	8000648 <__aeabi_dmul>
 8013d44:	f7ec ff30 	bl	8000ba8 <__aeabi_d2iz>
 8013d48:	f7ec fc14 	bl	8000574 <__aeabi_i2d>
 8013d4c:	4b4a      	ldr	r3, [pc, #296]	; (8013e78 <__kernel_rem_pio2+0x340>)
 8013d4e:	2200      	movs	r2, #0
 8013d50:	4680      	mov	r8, r0
 8013d52:	4689      	mov	r9, r1
 8013d54:	f7ec fc78 	bl	8000648 <__aeabi_dmul>
 8013d58:	4602      	mov	r2, r0
 8013d5a:	460b      	mov	r3, r1
 8013d5c:	4630      	mov	r0, r6
 8013d5e:	4639      	mov	r1, r7
 8013d60:	f7ec faba 	bl	80002d8 <__aeabi_dsub>
 8013d64:	f7ec ff20 	bl	8000ba8 <__aeabi_d2iz>
 8013d68:	9b02      	ldr	r3, [sp, #8]
 8013d6a:	f843 0b04 	str.w	r0, [r3], #4
 8013d6e:	3d01      	subs	r5, #1
 8013d70:	9302      	str	r3, [sp, #8]
 8013d72:	ab70      	add	r3, sp, #448	; 0x1c0
 8013d74:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d7c:	4640      	mov	r0, r8
 8013d7e:	4649      	mov	r1, r9
 8013d80:	f7ec faac 	bl	80002dc <__adddf3>
 8013d84:	4606      	mov	r6, r0
 8013d86:	460f      	mov	r7, r1
 8013d88:	e75b      	b.n	8013c42 <__kernel_rem_pio2+0x10a>
 8013d8a:	d105      	bne.n	8013d98 <__kernel_rem_pio2+0x260>
 8013d8c:	1e63      	subs	r3, r4, #1
 8013d8e:	aa0c      	add	r2, sp, #48	; 0x30
 8013d90:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8013d94:	15c3      	asrs	r3, r0, #23
 8013d96:	e79b      	b.n	8013cd0 <__kernel_rem_pio2+0x198>
 8013d98:	4b38      	ldr	r3, [pc, #224]	; (8013e7c <__kernel_rem_pio2+0x344>)
 8013d9a:	2200      	movs	r2, #0
 8013d9c:	f7ec feda 	bl	8000b54 <__aeabi_dcmpge>
 8013da0:	2800      	cmp	r0, #0
 8013da2:	d139      	bne.n	8013e18 <__kernel_rem_pio2+0x2e0>
 8013da4:	9002      	str	r0, [sp, #8]
 8013da6:	2200      	movs	r2, #0
 8013da8:	2300      	movs	r3, #0
 8013daa:	4630      	mov	r0, r6
 8013dac:	4639      	mov	r1, r7
 8013dae:	f7ec feb3 	bl	8000b18 <__aeabi_dcmpeq>
 8013db2:	2800      	cmp	r0, #0
 8013db4:	f000 80b4 	beq.w	8013f20 <__kernel_rem_pio2+0x3e8>
 8013db8:	f104 3bff 	add.w	fp, r4, #4294967295
 8013dbc:	465b      	mov	r3, fp
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	9904      	ldr	r1, [sp, #16]
 8013dc2:	428b      	cmp	r3, r1
 8013dc4:	da65      	bge.n	8013e92 <__kernel_rem_pio2+0x35a>
 8013dc6:	2a00      	cmp	r2, #0
 8013dc8:	d07b      	beq.n	8013ec2 <__kernel_rem_pio2+0x38a>
 8013dca:	ab0c      	add	r3, sp, #48	; 0x30
 8013dcc:	f1aa 0a18 	sub.w	sl, sl, #24
 8013dd0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	f000 80a0 	beq.w	8013f1a <__kernel_rem_pio2+0x3e2>
 8013dda:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8013e60 <__kernel_rem_pio2+0x328>
 8013dde:	4650      	mov	r0, sl
 8013de0:	f000 fb32 	bl	8014448 <scalbn>
 8013de4:	4f23      	ldr	r7, [pc, #140]	; (8013e74 <__kernel_rem_pio2+0x33c>)
 8013de6:	ec55 4b10 	vmov	r4, r5, d0
 8013dea:	46d8      	mov	r8, fp
 8013dec:	2600      	movs	r6, #0
 8013dee:	f1b8 0f00 	cmp.w	r8, #0
 8013df2:	f280 80cf 	bge.w	8013f94 <__kernel_rem_pio2+0x45c>
 8013df6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8013e58 <__kernel_rem_pio2+0x320>
 8013dfa:	465f      	mov	r7, fp
 8013dfc:	f04f 0800 	mov.w	r8, #0
 8013e00:	2f00      	cmp	r7, #0
 8013e02:	f2c0 80fd 	blt.w	8014000 <__kernel_rem_pio2+0x4c8>
 8013e06:	ab70      	add	r3, sp, #448	; 0x1c0
 8013e08:	f8df a074 	ldr.w	sl, [pc, #116]	; 8013e80 <__kernel_rem_pio2+0x348>
 8013e0c:	ec55 4b18 	vmov	r4, r5, d8
 8013e10:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8013e14:	2600      	movs	r6, #0
 8013e16:	e0e5      	b.n	8013fe4 <__kernel_rem_pio2+0x4ac>
 8013e18:	2302      	movs	r3, #2
 8013e1a:	9302      	str	r3, [sp, #8]
 8013e1c:	e75c      	b.n	8013cd8 <__kernel_rem_pio2+0x1a0>
 8013e1e:	f8db 3000 	ldr.w	r3, [fp]
 8013e22:	b955      	cbnz	r5, 8013e3a <__kernel_rem_pio2+0x302>
 8013e24:	b123      	cbz	r3, 8013e30 <__kernel_rem_pio2+0x2f8>
 8013e26:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8013e2a:	f8cb 3000 	str.w	r3, [fp]
 8013e2e:	2301      	movs	r3, #1
 8013e30:	3201      	adds	r2, #1
 8013e32:	f10b 0b04 	add.w	fp, fp, #4
 8013e36:	461d      	mov	r5, r3
 8013e38:	e755      	b.n	8013ce6 <__kernel_rem_pio2+0x1ae>
 8013e3a:	1acb      	subs	r3, r1, r3
 8013e3c:	f8cb 3000 	str.w	r3, [fp]
 8013e40:	462b      	mov	r3, r5
 8013e42:	e7f5      	b.n	8013e30 <__kernel_rem_pio2+0x2f8>
 8013e44:	1e62      	subs	r2, r4, #1
 8013e46:	ab0c      	add	r3, sp, #48	; 0x30
 8013e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e4c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013e50:	a90c      	add	r1, sp, #48	; 0x30
 8013e52:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013e56:	e754      	b.n	8013d02 <__kernel_rem_pio2+0x1ca>
	...
 8013e64:	3ff00000 	.word	0x3ff00000
 8013e68:	080150f8 	.word	0x080150f8
 8013e6c:	40200000 	.word	0x40200000
 8013e70:	3ff00000 	.word	0x3ff00000
 8013e74:	3e700000 	.word	0x3e700000
 8013e78:	41700000 	.word	0x41700000
 8013e7c:	3fe00000 	.word	0x3fe00000
 8013e80:	080150b8 	.word	0x080150b8
 8013e84:	1e62      	subs	r2, r4, #1
 8013e86:	ab0c      	add	r3, sp, #48	; 0x30
 8013e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e8c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013e90:	e7de      	b.n	8013e50 <__kernel_rem_pio2+0x318>
 8013e92:	a90c      	add	r1, sp, #48	; 0x30
 8013e94:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013e98:	3b01      	subs	r3, #1
 8013e9a:	430a      	orrs	r2, r1
 8013e9c:	e790      	b.n	8013dc0 <__kernel_rem_pio2+0x288>
 8013e9e:	3301      	adds	r3, #1
 8013ea0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8013ea4:	2900      	cmp	r1, #0
 8013ea6:	d0fa      	beq.n	8013e9e <__kernel_rem_pio2+0x366>
 8013ea8:	9a08      	ldr	r2, [sp, #32]
 8013eaa:	18e3      	adds	r3, r4, r3
 8013eac:	18a6      	adds	r6, r4, r2
 8013eae:	aa20      	add	r2, sp, #128	; 0x80
 8013eb0:	1c65      	adds	r5, r4, #1
 8013eb2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8013eb6:	9302      	str	r3, [sp, #8]
 8013eb8:	9b02      	ldr	r3, [sp, #8]
 8013eba:	42ab      	cmp	r3, r5
 8013ebc:	da04      	bge.n	8013ec8 <__kernel_rem_pio2+0x390>
 8013ebe:	461c      	mov	r4, r3
 8013ec0:	e6b5      	b.n	8013c2e <__kernel_rem_pio2+0xf6>
 8013ec2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013ec4:	2301      	movs	r3, #1
 8013ec6:	e7eb      	b.n	8013ea0 <__kernel_rem_pio2+0x368>
 8013ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013eca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013ece:	f7ec fb51 	bl	8000574 <__aeabi_i2d>
 8013ed2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ed8:	46b3      	mov	fp, r6
 8013eda:	461c      	mov	r4, r3
 8013edc:	2700      	movs	r7, #0
 8013ede:	f04f 0800 	mov.w	r8, #0
 8013ee2:	f04f 0900 	mov.w	r9, #0
 8013ee6:	9b06      	ldr	r3, [sp, #24]
 8013ee8:	429f      	cmp	r7, r3
 8013eea:	dd06      	ble.n	8013efa <__kernel_rem_pio2+0x3c2>
 8013eec:	ab70      	add	r3, sp, #448	; 0x1c0
 8013eee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013ef2:	e9c3 8900 	strd	r8, r9, [r3]
 8013ef6:	3501      	adds	r5, #1
 8013ef8:	e7de      	b.n	8013eb8 <__kernel_rem_pio2+0x380>
 8013efa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013efe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8013f02:	f7ec fba1 	bl	8000648 <__aeabi_dmul>
 8013f06:	4602      	mov	r2, r0
 8013f08:	460b      	mov	r3, r1
 8013f0a:	4640      	mov	r0, r8
 8013f0c:	4649      	mov	r1, r9
 8013f0e:	f7ec f9e5 	bl	80002dc <__adddf3>
 8013f12:	3701      	adds	r7, #1
 8013f14:	4680      	mov	r8, r0
 8013f16:	4689      	mov	r9, r1
 8013f18:	e7e5      	b.n	8013ee6 <__kernel_rem_pio2+0x3ae>
 8013f1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013f1e:	e754      	b.n	8013dca <__kernel_rem_pio2+0x292>
 8013f20:	ec47 6b10 	vmov	d0, r6, r7
 8013f24:	f1ca 0000 	rsb	r0, sl, #0
 8013f28:	f000 fa8e 	bl	8014448 <scalbn>
 8013f2c:	ec57 6b10 	vmov	r6, r7, d0
 8013f30:	4b9f      	ldr	r3, [pc, #636]	; (80141b0 <__kernel_rem_pio2+0x678>)
 8013f32:	ee10 0a10 	vmov	r0, s0
 8013f36:	2200      	movs	r2, #0
 8013f38:	4639      	mov	r1, r7
 8013f3a:	f7ec fe0b 	bl	8000b54 <__aeabi_dcmpge>
 8013f3e:	b300      	cbz	r0, 8013f82 <__kernel_rem_pio2+0x44a>
 8013f40:	4b9c      	ldr	r3, [pc, #624]	; (80141b4 <__kernel_rem_pio2+0x67c>)
 8013f42:	2200      	movs	r2, #0
 8013f44:	4630      	mov	r0, r6
 8013f46:	4639      	mov	r1, r7
 8013f48:	f7ec fb7e 	bl	8000648 <__aeabi_dmul>
 8013f4c:	f7ec fe2c 	bl	8000ba8 <__aeabi_d2iz>
 8013f50:	4605      	mov	r5, r0
 8013f52:	f7ec fb0f 	bl	8000574 <__aeabi_i2d>
 8013f56:	4b96      	ldr	r3, [pc, #600]	; (80141b0 <__kernel_rem_pio2+0x678>)
 8013f58:	2200      	movs	r2, #0
 8013f5a:	f7ec fb75 	bl	8000648 <__aeabi_dmul>
 8013f5e:	460b      	mov	r3, r1
 8013f60:	4602      	mov	r2, r0
 8013f62:	4639      	mov	r1, r7
 8013f64:	4630      	mov	r0, r6
 8013f66:	f7ec f9b7 	bl	80002d8 <__aeabi_dsub>
 8013f6a:	f7ec fe1d 	bl	8000ba8 <__aeabi_d2iz>
 8013f6e:	f104 0b01 	add.w	fp, r4, #1
 8013f72:	ab0c      	add	r3, sp, #48	; 0x30
 8013f74:	f10a 0a18 	add.w	sl, sl, #24
 8013f78:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013f7c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8013f80:	e72b      	b.n	8013dda <__kernel_rem_pio2+0x2a2>
 8013f82:	4630      	mov	r0, r6
 8013f84:	4639      	mov	r1, r7
 8013f86:	f7ec fe0f 	bl	8000ba8 <__aeabi_d2iz>
 8013f8a:	ab0c      	add	r3, sp, #48	; 0x30
 8013f8c:	46a3      	mov	fp, r4
 8013f8e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013f92:	e722      	b.n	8013dda <__kernel_rem_pio2+0x2a2>
 8013f94:	ab70      	add	r3, sp, #448	; 0x1c0
 8013f96:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8013f9a:	ab0c      	add	r3, sp, #48	; 0x30
 8013f9c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013fa0:	f7ec fae8 	bl	8000574 <__aeabi_i2d>
 8013fa4:	4622      	mov	r2, r4
 8013fa6:	462b      	mov	r3, r5
 8013fa8:	f7ec fb4e 	bl	8000648 <__aeabi_dmul>
 8013fac:	4632      	mov	r2, r6
 8013fae:	e9c9 0100 	strd	r0, r1, [r9]
 8013fb2:	463b      	mov	r3, r7
 8013fb4:	4620      	mov	r0, r4
 8013fb6:	4629      	mov	r1, r5
 8013fb8:	f7ec fb46 	bl	8000648 <__aeabi_dmul>
 8013fbc:	f108 38ff 	add.w	r8, r8, #4294967295
 8013fc0:	4604      	mov	r4, r0
 8013fc2:	460d      	mov	r5, r1
 8013fc4:	e713      	b.n	8013dee <__kernel_rem_pio2+0x2b6>
 8013fc6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8013fca:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8013fce:	f7ec fb3b 	bl	8000648 <__aeabi_dmul>
 8013fd2:	4602      	mov	r2, r0
 8013fd4:	460b      	mov	r3, r1
 8013fd6:	4620      	mov	r0, r4
 8013fd8:	4629      	mov	r1, r5
 8013fda:	f7ec f97f 	bl	80002dc <__adddf3>
 8013fde:	3601      	adds	r6, #1
 8013fe0:	4604      	mov	r4, r0
 8013fe2:	460d      	mov	r5, r1
 8013fe4:	9b04      	ldr	r3, [sp, #16]
 8013fe6:	429e      	cmp	r6, r3
 8013fe8:	dc01      	bgt.n	8013fee <__kernel_rem_pio2+0x4b6>
 8013fea:	45b0      	cmp	r8, r6
 8013fec:	daeb      	bge.n	8013fc6 <__kernel_rem_pio2+0x48e>
 8013fee:	ab48      	add	r3, sp, #288	; 0x120
 8013ff0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013ff4:	e9c3 4500 	strd	r4, r5, [r3]
 8013ff8:	3f01      	subs	r7, #1
 8013ffa:	f108 0801 	add.w	r8, r8, #1
 8013ffe:	e6ff      	b.n	8013e00 <__kernel_rem_pio2+0x2c8>
 8014000:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8014002:	2b02      	cmp	r3, #2
 8014004:	dc0b      	bgt.n	801401e <__kernel_rem_pio2+0x4e6>
 8014006:	2b00      	cmp	r3, #0
 8014008:	dc6e      	bgt.n	80140e8 <__kernel_rem_pio2+0x5b0>
 801400a:	d045      	beq.n	8014098 <__kernel_rem_pio2+0x560>
 801400c:	9b07      	ldr	r3, [sp, #28]
 801400e:	f003 0007 	and.w	r0, r3, #7
 8014012:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8014016:	ecbd 8b02 	vpop	{d8}
 801401a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801401e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8014020:	2b03      	cmp	r3, #3
 8014022:	d1f3      	bne.n	801400c <__kernel_rem_pio2+0x4d4>
 8014024:	ab48      	add	r3, sp, #288	; 0x120
 8014026:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 801402a:	46d0      	mov	r8, sl
 801402c:	46d9      	mov	r9, fp
 801402e:	f1b9 0f00 	cmp.w	r9, #0
 8014032:	f1a8 0808 	sub.w	r8, r8, #8
 8014036:	dc64      	bgt.n	8014102 <__kernel_rem_pio2+0x5ca>
 8014038:	465c      	mov	r4, fp
 801403a:	2c01      	cmp	r4, #1
 801403c:	f1aa 0a08 	sub.w	sl, sl, #8
 8014040:	dc7e      	bgt.n	8014140 <__kernel_rem_pio2+0x608>
 8014042:	2000      	movs	r0, #0
 8014044:	2100      	movs	r1, #0
 8014046:	f1bb 0f01 	cmp.w	fp, #1
 801404a:	f300 8097 	bgt.w	801417c <__kernel_rem_pio2+0x644>
 801404e:	9b02      	ldr	r3, [sp, #8]
 8014050:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8014054:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8014058:	2b00      	cmp	r3, #0
 801405a:	f040 8099 	bne.w	8014190 <__kernel_rem_pio2+0x658>
 801405e:	9b01      	ldr	r3, [sp, #4]
 8014060:	e9c3 5600 	strd	r5, r6, [r3]
 8014064:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8014068:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801406c:	e7ce      	b.n	801400c <__kernel_rem_pio2+0x4d4>
 801406e:	ab48      	add	r3, sp, #288	; 0x120
 8014070:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014078:	f7ec f930 	bl	80002dc <__adddf3>
 801407c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014080:	f1bb 0f00 	cmp.w	fp, #0
 8014084:	daf3      	bge.n	801406e <__kernel_rem_pio2+0x536>
 8014086:	9b02      	ldr	r3, [sp, #8]
 8014088:	b113      	cbz	r3, 8014090 <__kernel_rem_pio2+0x558>
 801408a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801408e:	4619      	mov	r1, r3
 8014090:	9b01      	ldr	r3, [sp, #4]
 8014092:	e9c3 0100 	strd	r0, r1, [r3]
 8014096:	e7b9      	b.n	801400c <__kernel_rem_pio2+0x4d4>
 8014098:	2000      	movs	r0, #0
 801409a:	2100      	movs	r1, #0
 801409c:	e7f0      	b.n	8014080 <__kernel_rem_pio2+0x548>
 801409e:	ab48      	add	r3, sp, #288	; 0x120
 80140a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80140a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140a8:	f7ec f918 	bl	80002dc <__adddf3>
 80140ac:	3c01      	subs	r4, #1
 80140ae:	2c00      	cmp	r4, #0
 80140b0:	daf5      	bge.n	801409e <__kernel_rem_pio2+0x566>
 80140b2:	9b02      	ldr	r3, [sp, #8]
 80140b4:	b1e3      	cbz	r3, 80140f0 <__kernel_rem_pio2+0x5b8>
 80140b6:	4602      	mov	r2, r0
 80140b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80140bc:	9c01      	ldr	r4, [sp, #4]
 80140be:	e9c4 2300 	strd	r2, r3, [r4]
 80140c2:	4602      	mov	r2, r0
 80140c4:	460b      	mov	r3, r1
 80140c6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80140ca:	f7ec f905 	bl	80002d8 <__aeabi_dsub>
 80140ce:	ad4a      	add	r5, sp, #296	; 0x128
 80140d0:	2401      	movs	r4, #1
 80140d2:	45a3      	cmp	fp, r4
 80140d4:	da0f      	bge.n	80140f6 <__kernel_rem_pio2+0x5be>
 80140d6:	9b02      	ldr	r3, [sp, #8]
 80140d8:	b113      	cbz	r3, 80140e0 <__kernel_rem_pio2+0x5a8>
 80140da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80140de:	4619      	mov	r1, r3
 80140e0:	9b01      	ldr	r3, [sp, #4]
 80140e2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80140e6:	e791      	b.n	801400c <__kernel_rem_pio2+0x4d4>
 80140e8:	465c      	mov	r4, fp
 80140ea:	2000      	movs	r0, #0
 80140ec:	2100      	movs	r1, #0
 80140ee:	e7de      	b.n	80140ae <__kernel_rem_pio2+0x576>
 80140f0:	4602      	mov	r2, r0
 80140f2:	460b      	mov	r3, r1
 80140f4:	e7e2      	b.n	80140bc <__kernel_rem_pio2+0x584>
 80140f6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80140fa:	f7ec f8ef 	bl	80002dc <__adddf3>
 80140fe:	3401      	adds	r4, #1
 8014100:	e7e7      	b.n	80140d2 <__kernel_rem_pio2+0x59a>
 8014102:	e9d8 4500 	ldrd	r4, r5, [r8]
 8014106:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801410a:	4620      	mov	r0, r4
 801410c:	4632      	mov	r2, r6
 801410e:	463b      	mov	r3, r7
 8014110:	4629      	mov	r1, r5
 8014112:	f7ec f8e3 	bl	80002dc <__adddf3>
 8014116:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801411a:	4602      	mov	r2, r0
 801411c:	460b      	mov	r3, r1
 801411e:	4620      	mov	r0, r4
 8014120:	4629      	mov	r1, r5
 8014122:	f7ec f8d9 	bl	80002d8 <__aeabi_dsub>
 8014126:	4632      	mov	r2, r6
 8014128:	463b      	mov	r3, r7
 801412a:	f7ec f8d7 	bl	80002dc <__adddf3>
 801412e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014132:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8014136:	ed88 7b00 	vstr	d7, [r8]
 801413a:	f109 39ff 	add.w	r9, r9, #4294967295
 801413e:	e776      	b.n	801402e <__kernel_rem_pio2+0x4f6>
 8014140:	e9da 8900 	ldrd	r8, r9, [sl]
 8014144:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8014148:	4640      	mov	r0, r8
 801414a:	4632      	mov	r2, r6
 801414c:	463b      	mov	r3, r7
 801414e:	4649      	mov	r1, r9
 8014150:	f7ec f8c4 	bl	80002dc <__adddf3>
 8014154:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014158:	4602      	mov	r2, r0
 801415a:	460b      	mov	r3, r1
 801415c:	4640      	mov	r0, r8
 801415e:	4649      	mov	r1, r9
 8014160:	f7ec f8ba 	bl	80002d8 <__aeabi_dsub>
 8014164:	4632      	mov	r2, r6
 8014166:	463b      	mov	r3, r7
 8014168:	f7ec f8b8 	bl	80002dc <__adddf3>
 801416c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014170:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014174:	ed8a 7b00 	vstr	d7, [sl]
 8014178:	3c01      	subs	r4, #1
 801417a:	e75e      	b.n	801403a <__kernel_rem_pio2+0x502>
 801417c:	ab48      	add	r3, sp, #288	; 0x120
 801417e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014186:	f7ec f8a9 	bl	80002dc <__adddf3>
 801418a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801418e:	e75a      	b.n	8014046 <__kernel_rem_pio2+0x50e>
 8014190:	9b01      	ldr	r3, [sp, #4]
 8014192:	9a01      	ldr	r2, [sp, #4]
 8014194:	601d      	str	r5, [r3, #0]
 8014196:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 801419a:	605c      	str	r4, [r3, #4]
 801419c:	609f      	str	r7, [r3, #8]
 801419e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80141a2:	60d3      	str	r3, [r2, #12]
 80141a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80141a8:	6110      	str	r0, [r2, #16]
 80141aa:	6153      	str	r3, [r2, #20]
 80141ac:	e72e      	b.n	801400c <__kernel_rem_pio2+0x4d4>
 80141ae:	bf00      	nop
 80141b0:	41700000 	.word	0x41700000
 80141b4:	3e700000 	.word	0x3e700000

080141b8 <__kernel_sin>:
 80141b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141bc:	ed2d 8b04 	vpush	{d8-d9}
 80141c0:	eeb0 8a41 	vmov.f32	s16, s2
 80141c4:	eef0 8a61 	vmov.f32	s17, s3
 80141c8:	ec55 4b10 	vmov	r4, r5, d0
 80141cc:	b083      	sub	sp, #12
 80141ce:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80141d2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80141d6:	9001      	str	r0, [sp, #4]
 80141d8:	da06      	bge.n	80141e8 <__kernel_sin+0x30>
 80141da:	ee10 0a10 	vmov	r0, s0
 80141de:	4629      	mov	r1, r5
 80141e0:	f7ec fce2 	bl	8000ba8 <__aeabi_d2iz>
 80141e4:	2800      	cmp	r0, #0
 80141e6:	d051      	beq.n	801428c <__kernel_sin+0xd4>
 80141e8:	4622      	mov	r2, r4
 80141ea:	462b      	mov	r3, r5
 80141ec:	4620      	mov	r0, r4
 80141ee:	4629      	mov	r1, r5
 80141f0:	f7ec fa2a 	bl	8000648 <__aeabi_dmul>
 80141f4:	4682      	mov	sl, r0
 80141f6:	468b      	mov	fp, r1
 80141f8:	4602      	mov	r2, r0
 80141fa:	460b      	mov	r3, r1
 80141fc:	4620      	mov	r0, r4
 80141fe:	4629      	mov	r1, r5
 8014200:	f7ec fa22 	bl	8000648 <__aeabi_dmul>
 8014204:	a341      	add	r3, pc, #260	; (adr r3, 801430c <__kernel_sin+0x154>)
 8014206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801420a:	4680      	mov	r8, r0
 801420c:	4689      	mov	r9, r1
 801420e:	4650      	mov	r0, sl
 8014210:	4659      	mov	r1, fp
 8014212:	f7ec fa19 	bl	8000648 <__aeabi_dmul>
 8014216:	a33f      	add	r3, pc, #252	; (adr r3, 8014314 <__kernel_sin+0x15c>)
 8014218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801421c:	f7ec f85c 	bl	80002d8 <__aeabi_dsub>
 8014220:	4652      	mov	r2, sl
 8014222:	465b      	mov	r3, fp
 8014224:	f7ec fa10 	bl	8000648 <__aeabi_dmul>
 8014228:	a33c      	add	r3, pc, #240	; (adr r3, 801431c <__kernel_sin+0x164>)
 801422a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801422e:	f7ec f855 	bl	80002dc <__adddf3>
 8014232:	4652      	mov	r2, sl
 8014234:	465b      	mov	r3, fp
 8014236:	f7ec fa07 	bl	8000648 <__aeabi_dmul>
 801423a:	a33a      	add	r3, pc, #232	; (adr r3, 8014324 <__kernel_sin+0x16c>)
 801423c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014240:	f7ec f84a 	bl	80002d8 <__aeabi_dsub>
 8014244:	4652      	mov	r2, sl
 8014246:	465b      	mov	r3, fp
 8014248:	f7ec f9fe 	bl	8000648 <__aeabi_dmul>
 801424c:	a337      	add	r3, pc, #220	; (adr r3, 801432c <__kernel_sin+0x174>)
 801424e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014252:	f7ec f843 	bl	80002dc <__adddf3>
 8014256:	9b01      	ldr	r3, [sp, #4]
 8014258:	4606      	mov	r6, r0
 801425a:	460f      	mov	r7, r1
 801425c:	b9eb      	cbnz	r3, 801429a <__kernel_sin+0xe2>
 801425e:	4602      	mov	r2, r0
 8014260:	460b      	mov	r3, r1
 8014262:	4650      	mov	r0, sl
 8014264:	4659      	mov	r1, fp
 8014266:	f7ec f9ef 	bl	8000648 <__aeabi_dmul>
 801426a:	a325      	add	r3, pc, #148	; (adr r3, 8014300 <__kernel_sin+0x148>)
 801426c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014270:	f7ec f832 	bl	80002d8 <__aeabi_dsub>
 8014274:	4642      	mov	r2, r8
 8014276:	464b      	mov	r3, r9
 8014278:	f7ec f9e6 	bl	8000648 <__aeabi_dmul>
 801427c:	4602      	mov	r2, r0
 801427e:	460b      	mov	r3, r1
 8014280:	4620      	mov	r0, r4
 8014282:	4629      	mov	r1, r5
 8014284:	f7ec f82a 	bl	80002dc <__adddf3>
 8014288:	4604      	mov	r4, r0
 801428a:	460d      	mov	r5, r1
 801428c:	ec45 4b10 	vmov	d0, r4, r5
 8014290:	b003      	add	sp, #12
 8014292:	ecbd 8b04 	vpop	{d8-d9}
 8014296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801429a:	4b1b      	ldr	r3, [pc, #108]	; (8014308 <__kernel_sin+0x150>)
 801429c:	ec51 0b18 	vmov	r0, r1, d8
 80142a0:	2200      	movs	r2, #0
 80142a2:	f7ec f9d1 	bl	8000648 <__aeabi_dmul>
 80142a6:	4632      	mov	r2, r6
 80142a8:	ec41 0b19 	vmov	d9, r0, r1
 80142ac:	463b      	mov	r3, r7
 80142ae:	4640      	mov	r0, r8
 80142b0:	4649      	mov	r1, r9
 80142b2:	f7ec f9c9 	bl	8000648 <__aeabi_dmul>
 80142b6:	4602      	mov	r2, r0
 80142b8:	460b      	mov	r3, r1
 80142ba:	ec51 0b19 	vmov	r0, r1, d9
 80142be:	f7ec f80b 	bl	80002d8 <__aeabi_dsub>
 80142c2:	4652      	mov	r2, sl
 80142c4:	465b      	mov	r3, fp
 80142c6:	f7ec f9bf 	bl	8000648 <__aeabi_dmul>
 80142ca:	ec53 2b18 	vmov	r2, r3, d8
 80142ce:	f7ec f803 	bl	80002d8 <__aeabi_dsub>
 80142d2:	a30b      	add	r3, pc, #44	; (adr r3, 8014300 <__kernel_sin+0x148>)
 80142d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142d8:	4606      	mov	r6, r0
 80142da:	460f      	mov	r7, r1
 80142dc:	4640      	mov	r0, r8
 80142de:	4649      	mov	r1, r9
 80142e0:	f7ec f9b2 	bl	8000648 <__aeabi_dmul>
 80142e4:	4602      	mov	r2, r0
 80142e6:	460b      	mov	r3, r1
 80142e8:	4630      	mov	r0, r6
 80142ea:	4639      	mov	r1, r7
 80142ec:	f7eb fff6 	bl	80002dc <__adddf3>
 80142f0:	4602      	mov	r2, r0
 80142f2:	460b      	mov	r3, r1
 80142f4:	4620      	mov	r0, r4
 80142f6:	4629      	mov	r1, r5
 80142f8:	f7eb ffee 	bl	80002d8 <__aeabi_dsub>
 80142fc:	e7c4      	b.n	8014288 <__kernel_sin+0xd0>
 80142fe:	bf00      	nop
 8014300:	55555549 	.word	0x55555549
 8014304:	3fc55555 	.word	0x3fc55555
 8014308:	3fe00000 	.word	0x3fe00000
 801430c:	5acfd57c 	.word	0x5acfd57c
 8014310:	3de5d93a 	.word	0x3de5d93a
 8014314:	8a2b9ceb 	.word	0x8a2b9ceb
 8014318:	3e5ae5e6 	.word	0x3e5ae5e6
 801431c:	57b1fe7d 	.word	0x57b1fe7d
 8014320:	3ec71de3 	.word	0x3ec71de3
 8014324:	19c161d5 	.word	0x19c161d5
 8014328:	3f2a01a0 	.word	0x3f2a01a0
 801432c:	1110f8a6 	.word	0x1110f8a6
 8014330:	3f811111 	.word	0x3f811111

08014334 <fabs>:
 8014334:	ec51 0b10 	vmov	r0, r1, d0
 8014338:	ee10 2a10 	vmov	r2, s0
 801433c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014340:	ec43 2b10 	vmov	d0, r2, r3
 8014344:	4770      	bx	lr
	...

08014348 <floor>:
 8014348:	ec51 0b10 	vmov	r0, r1, d0
 801434c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014350:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8014354:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8014358:	2e13      	cmp	r6, #19
 801435a:	ee10 5a10 	vmov	r5, s0
 801435e:	ee10 8a10 	vmov	r8, s0
 8014362:	460c      	mov	r4, r1
 8014364:	dc32      	bgt.n	80143cc <floor+0x84>
 8014366:	2e00      	cmp	r6, #0
 8014368:	da14      	bge.n	8014394 <floor+0x4c>
 801436a:	a333      	add	r3, pc, #204	; (adr r3, 8014438 <floor+0xf0>)
 801436c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014370:	f7eb ffb4 	bl	80002dc <__adddf3>
 8014374:	2200      	movs	r2, #0
 8014376:	2300      	movs	r3, #0
 8014378:	f7ec fbf6 	bl	8000b68 <__aeabi_dcmpgt>
 801437c:	b138      	cbz	r0, 801438e <floor+0x46>
 801437e:	2c00      	cmp	r4, #0
 8014380:	da57      	bge.n	8014432 <floor+0xea>
 8014382:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014386:	431d      	orrs	r5, r3
 8014388:	d001      	beq.n	801438e <floor+0x46>
 801438a:	4c2d      	ldr	r4, [pc, #180]	; (8014440 <floor+0xf8>)
 801438c:	2500      	movs	r5, #0
 801438e:	4621      	mov	r1, r4
 8014390:	4628      	mov	r0, r5
 8014392:	e025      	b.n	80143e0 <floor+0x98>
 8014394:	4f2b      	ldr	r7, [pc, #172]	; (8014444 <floor+0xfc>)
 8014396:	4137      	asrs	r7, r6
 8014398:	ea01 0307 	and.w	r3, r1, r7
 801439c:	4303      	orrs	r3, r0
 801439e:	d01f      	beq.n	80143e0 <floor+0x98>
 80143a0:	a325      	add	r3, pc, #148	; (adr r3, 8014438 <floor+0xf0>)
 80143a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143a6:	f7eb ff99 	bl	80002dc <__adddf3>
 80143aa:	2200      	movs	r2, #0
 80143ac:	2300      	movs	r3, #0
 80143ae:	f7ec fbdb 	bl	8000b68 <__aeabi_dcmpgt>
 80143b2:	2800      	cmp	r0, #0
 80143b4:	d0eb      	beq.n	801438e <floor+0x46>
 80143b6:	2c00      	cmp	r4, #0
 80143b8:	bfbe      	ittt	lt
 80143ba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80143be:	fa43 f606 	asrlt.w	r6, r3, r6
 80143c2:	19a4      	addlt	r4, r4, r6
 80143c4:	ea24 0407 	bic.w	r4, r4, r7
 80143c8:	2500      	movs	r5, #0
 80143ca:	e7e0      	b.n	801438e <floor+0x46>
 80143cc:	2e33      	cmp	r6, #51	; 0x33
 80143ce:	dd0b      	ble.n	80143e8 <floor+0xa0>
 80143d0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80143d4:	d104      	bne.n	80143e0 <floor+0x98>
 80143d6:	ee10 2a10 	vmov	r2, s0
 80143da:	460b      	mov	r3, r1
 80143dc:	f7eb ff7e 	bl	80002dc <__adddf3>
 80143e0:	ec41 0b10 	vmov	d0, r0, r1
 80143e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143e8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80143ec:	f04f 33ff 	mov.w	r3, #4294967295
 80143f0:	fa23 f707 	lsr.w	r7, r3, r7
 80143f4:	4207      	tst	r7, r0
 80143f6:	d0f3      	beq.n	80143e0 <floor+0x98>
 80143f8:	a30f      	add	r3, pc, #60	; (adr r3, 8014438 <floor+0xf0>)
 80143fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143fe:	f7eb ff6d 	bl	80002dc <__adddf3>
 8014402:	2200      	movs	r2, #0
 8014404:	2300      	movs	r3, #0
 8014406:	f7ec fbaf 	bl	8000b68 <__aeabi_dcmpgt>
 801440a:	2800      	cmp	r0, #0
 801440c:	d0bf      	beq.n	801438e <floor+0x46>
 801440e:	2c00      	cmp	r4, #0
 8014410:	da02      	bge.n	8014418 <floor+0xd0>
 8014412:	2e14      	cmp	r6, #20
 8014414:	d103      	bne.n	801441e <floor+0xd6>
 8014416:	3401      	adds	r4, #1
 8014418:	ea25 0507 	bic.w	r5, r5, r7
 801441c:	e7b7      	b.n	801438e <floor+0x46>
 801441e:	2301      	movs	r3, #1
 8014420:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8014424:	fa03 f606 	lsl.w	r6, r3, r6
 8014428:	4435      	add	r5, r6
 801442a:	4545      	cmp	r5, r8
 801442c:	bf38      	it	cc
 801442e:	18e4      	addcc	r4, r4, r3
 8014430:	e7f2      	b.n	8014418 <floor+0xd0>
 8014432:	2500      	movs	r5, #0
 8014434:	462c      	mov	r4, r5
 8014436:	e7aa      	b.n	801438e <floor+0x46>
 8014438:	8800759c 	.word	0x8800759c
 801443c:	7e37e43c 	.word	0x7e37e43c
 8014440:	bff00000 	.word	0xbff00000
 8014444:	000fffff 	.word	0x000fffff

08014448 <scalbn>:
 8014448:	b570      	push	{r4, r5, r6, lr}
 801444a:	ec55 4b10 	vmov	r4, r5, d0
 801444e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014452:	4606      	mov	r6, r0
 8014454:	462b      	mov	r3, r5
 8014456:	b99a      	cbnz	r2, 8014480 <scalbn+0x38>
 8014458:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801445c:	4323      	orrs	r3, r4
 801445e:	d036      	beq.n	80144ce <scalbn+0x86>
 8014460:	4b39      	ldr	r3, [pc, #228]	; (8014548 <scalbn+0x100>)
 8014462:	4629      	mov	r1, r5
 8014464:	ee10 0a10 	vmov	r0, s0
 8014468:	2200      	movs	r2, #0
 801446a:	f7ec f8ed 	bl	8000648 <__aeabi_dmul>
 801446e:	4b37      	ldr	r3, [pc, #220]	; (801454c <scalbn+0x104>)
 8014470:	429e      	cmp	r6, r3
 8014472:	4604      	mov	r4, r0
 8014474:	460d      	mov	r5, r1
 8014476:	da10      	bge.n	801449a <scalbn+0x52>
 8014478:	a32b      	add	r3, pc, #172	; (adr r3, 8014528 <scalbn+0xe0>)
 801447a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801447e:	e03a      	b.n	80144f6 <scalbn+0xae>
 8014480:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014484:	428a      	cmp	r2, r1
 8014486:	d10c      	bne.n	80144a2 <scalbn+0x5a>
 8014488:	ee10 2a10 	vmov	r2, s0
 801448c:	4620      	mov	r0, r4
 801448e:	4629      	mov	r1, r5
 8014490:	f7eb ff24 	bl	80002dc <__adddf3>
 8014494:	4604      	mov	r4, r0
 8014496:	460d      	mov	r5, r1
 8014498:	e019      	b.n	80144ce <scalbn+0x86>
 801449a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801449e:	460b      	mov	r3, r1
 80144a0:	3a36      	subs	r2, #54	; 0x36
 80144a2:	4432      	add	r2, r6
 80144a4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80144a8:	428a      	cmp	r2, r1
 80144aa:	dd08      	ble.n	80144be <scalbn+0x76>
 80144ac:	2d00      	cmp	r5, #0
 80144ae:	a120      	add	r1, pc, #128	; (adr r1, 8014530 <scalbn+0xe8>)
 80144b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144b4:	da1c      	bge.n	80144f0 <scalbn+0xa8>
 80144b6:	a120      	add	r1, pc, #128	; (adr r1, 8014538 <scalbn+0xf0>)
 80144b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144bc:	e018      	b.n	80144f0 <scalbn+0xa8>
 80144be:	2a00      	cmp	r2, #0
 80144c0:	dd08      	ble.n	80144d4 <scalbn+0x8c>
 80144c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80144c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80144ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80144ce:	ec45 4b10 	vmov	d0, r4, r5
 80144d2:	bd70      	pop	{r4, r5, r6, pc}
 80144d4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80144d8:	da19      	bge.n	801450e <scalbn+0xc6>
 80144da:	f24c 3350 	movw	r3, #50000	; 0xc350
 80144de:	429e      	cmp	r6, r3
 80144e0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80144e4:	dd0a      	ble.n	80144fc <scalbn+0xb4>
 80144e6:	a112      	add	r1, pc, #72	; (adr r1, 8014530 <scalbn+0xe8>)
 80144e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	d1e2      	bne.n	80144b6 <scalbn+0x6e>
 80144f0:	a30f      	add	r3, pc, #60	; (adr r3, 8014530 <scalbn+0xe8>)
 80144f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f6:	f7ec f8a7 	bl	8000648 <__aeabi_dmul>
 80144fa:	e7cb      	b.n	8014494 <scalbn+0x4c>
 80144fc:	a10a      	add	r1, pc, #40	; (adr r1, 8014528 <scalbn+0xe0>)
 80144fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014502:	2b00      	cmp	r3, #0
 8014504:	d0b8      	beq.n	8014478 <scalbn+0x30>
 8014506:	a10e      	add	r1, pc, #56	; (adr r1, 8014540 <scalbn+0xf8>)
 8014508:	e9d1 0100 	ldrd	r0, r1, [r1]
 801450c:	e7b4      	b.n	8014478 <scalbn+0x30>
 801450e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014512:	3236      	adds	r2, #54	; 0x36
 8014514:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014518:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801451c:	4620      	mov	r0, r4
 801451e:	4b0c      	ldr	r3, [pc, #48]	; (8014550 <scalbn+0x108>)
 8014520:	2200      	movs	r2, #0
 8014522:	e7e8      	b.n	80144f6 <scalbn+0xae>
 8014524:	f3af 8000 	nop.w
 8014528:	c2f8f359 	.word	0xc2f8f359
 801452c:	01a56e1f 	.word	0x01a56e1f
 8014530:	8800759c 	.word	0x8800759c
 8014534:	7e37e43c 	.word	0x7e37e43c
 8014538:	8800759c 	.word	0x8800759c
 801453c:	fe37e43c 	.word	0xfe37e43c
 8014540:	c2f8f359 	.word	0xc2f8f359
 8014544:	81a56e1f 	.word	0x81a56e1f
 8014548:	43500000 	.word	0x43500000
 801454c:	ffff3cb0 	.word	0xffff3cb0
 8014550:	3c900000 	.word	0x3c900000

08014554 <_init>:
 8014554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014556:	bf00      	nop
 8014558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801455a:	bc08      	pop	{r3}
 801455c:	469e      	mov	lr, r3
 801455e:	4770      	bx	lr

08014560 <_fini>:
 8014560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014562:	bf00      	nop
 8014564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014566:	bc08      	pop	{r3}
 8014568:	469e      	mov	lr, r3
 801456a:	4770      	bx	lr
