// Seed: 3517800113
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(1'b0);
  id_3(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
  wand id_4;
  logic [7:0] id_5;
  module_0(
      id_4, id_4, id_4
  );
  assign id_2[1] = id_5[""];
  assign id_4 = 1'b0;
endmodule
