
*** Running vivado
    with args -log TestIP_v1_0.rds -m64 -mode batch -messageDb vivado.pb -source TestIP_v1_0.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source TestIP_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {HDL-1065} -limit 10000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths h:/Users/ygg001/VGA_PS/TestIP_1.0 [current_fileset]
# read_verilog {
#   h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0_S00_AXI.v
#   h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir H:/Users/ygg001/VGA_PS/edit_TestIP_v1_0.data/wt [current_project]
# set_property parent.project_dir H:/Users/ygg001/VGA_PS [current_project]
# synth_design -top TestIP_v1_0 -part xc7z020clg484-1
Command: synth_design -top TestIP_v1_0 -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 234.090 ; gain = 86.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestIP_v1_0' [h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0.v:1]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TestIP_v1_0_S00_AXI' [h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0_S00_AXI.v:1]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0_S00_AXI.v:220]
INFO: [Synth 8-226] default block is never used [h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0_S00_AXI.v:367]
INFO: [Synth 8-256] done synthesizing module 'TestIP_v1_0_S00_AXI' (1#1) [h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0_S00_AXI.v:1]
INFO: [Synth 8-256] done synthesizing module 'TestIP_v1_0' (2#1) [h:/Users/ygg001/VGA_PS/TestIP_1.0/hdl/TestIP_v1_0.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 267.363 ; gain = 119.785
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 267.363 ; gain = 119.785
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 549.035 ; gain = 401.457
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TestIP_v1_0 
Detailed RTL Component Info : 
Module TestIP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design TestIP_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 558.734 ; gain = 411.156
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module TestIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\TestIP_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module TestIP_v1_0.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     8|
|4     |LUT3 |     2|
|5     |LUT4 |     6|
|6     |LUT5 |     3|
|7     |LUT6 |   160|
|8     |FDRE |   169|
|9     |IBUF |    47|
|10    |OBUF |    49|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |   446|
|2     |  TestIP_v1_0_S00_AXI_inst |TestIP_v1_0_S00_AXI |   349|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 582.484 ; gain = 434.906
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 970.371 ; gain = 784.355
# write_checkpoint TestIP_v1_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file TestIP_v1_0_utilization_synth.rpt -pb TestIP_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 970.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 10:40:08 2014...
