

@S |##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 16 15:34:44 2017
#


Top view:               Mario_Libero
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.362

                                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                      Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------
Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     72.2 MHz      10.000        13.852        -1.926     inferred     Inferred_clkgroup_0
System                                              100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
=======================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  0.000       0.782  |  No paths    -      |  No paths    -      |  No paths    -    
Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock  Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock  |  0.000       0.406  |  0.000       0.362  |  5.000       5.519  |  5.000       5.435
========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                       Starting                                                                                  Arrival          
Instance                                                                                               Reference                                           Type     Pin     Net                  Time        Slack
                                                                                                       Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_frame[0]                                                        Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_frame[0]          0.061       0.362
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_frame[1]                                                        Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_frame[1]          0.061       0.362
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_frame[2]                                                        Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_frame[2]          0.061       0.362
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_frame[3]                                                        Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_frame[3]          0.061       0.362
cmam_if_wrap_0.cmam_if.nif.nmc2.adcfifo.ADCFIFO_0.genblk15\.fifo_corefifo_sync_scntr.memwaddr_r[1]     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       fifo_MEMWADDR[1]     0.061       0.406
cmam_if_wrap_0.cmam_if.nif.nmc0.adcfifo.ADCFIFO_0.genblk15\.fifo_corefifo_sync_scntr.memwaddr_r[1]     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       fifo_MEMWADDR[1]     0.061       0.406
cmam_if_wrap_0.cmam_if.nif.nmc3.adcfifo.ADCFIFO_0.genblk15\.fifo_corefifo_sync_scntr.memwaddr_r[1]     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       fifo_MEMWADDR[1]     0.061       0.406
cmam_if_wrap_0.cmam_if.nif.nmc1.adcfifo.ADCFIFO_0.genblk15\.fifo_corefifo_sync_scntr.memwaddr_r[1]     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       fifo_MEMWADDR[1]     0.061       0.406
cmam_if_wrap_0.cmam_if.nif.nmc2.adcfifo.ADCFIFO_0.genblk15\.fifo_corefifo_sync_scntr.memwaddr_r[2]     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       fifo_MEMWADDR[2]     0.061       0.406
cmam_if_wrap_0.cmam_if.nif.nmc1.adcfifo.ADCFIFO_0.genblk15\.fifo_corefifo_sync_scntr.memwaddr_r[2]     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       fifo_MEMWADDR[2]     0.061       0.406
==================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                 Starting                                                                                           Required          
Instance                                                                                                                         Reference                                           Type        Pin           Net                  Time         Slack
                                                                                                                                 Clock                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_data[0]                                                                                   Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE         D             rx_frame[0]          0.179        0.362
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_data[1]                                                                                   Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE         D             rx_frame[1]          0.179        0.362
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_data[2]                                                                                   Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE         D             rx_frame[2]          0.179        0.362
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_data[3]                                                                                   Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     SLE         D             rx_frame[3]          0.179        0.362
cmam_if_wrap_0.cmam_if.nif.nmc0.adcfifo.ADCFIFO_0.genblk20\.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[5]     fifo_MEMWADDR[1]     0.441        0.406
cmam_if_wrap_0.cmam_if.nif.nmc2.adcfifo.ADCFIFO_0.genblk20\.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[5]     fifo_MEMWADDR[1]     0.441        0.406
cmam_if_wrap_0.cmam_if.nif.nmc1.adcfifo.ADCFIFO_0.genblk20\.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[5]     fifo_MEMWADDR[1]     0.441        0.406
cmam_if_wrap_0.cmam_if.nif.nmc3.adcfifo.ADCFIFO_0.genblk20\.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[5]     fifo_MEMWADDR[1]     0.441        0.406
cmam_if_wrap_0.cmam_if.nif.nmc1.adcfifo.ADCFIFO_0.genblk20\.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[6]     fifo_MEMWADDR[2]     0.441        0.406
cmam_if_wrap_0.cmam_if.nif.nmc0.adcfifo.ADCFIFO_0.genblk20\.UI_ram_wrapper_1.L3_syncnonpipe.ADCFIFO_ADCFIFO_0_LSRAM_top_R0C0     Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[6]     fifo_MEMWADDR[2]     0.441        0.406
======================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.362

    Number of logic level(s):                0
    Starting point:                          cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_frame[0] / Q
    Ending point:                            cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_data[0] / D
    The start point is clocked by            Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock [falling] on pin CLK
    The end   point is clocked by            Mario_Libero_FCCC_0_FCCC|GL0_net_inferred_clock [falling] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_frame[0]     SLE      Q        Out     0.061     0.061       -         
rx_frame[0]                                         Net      -        -       0.480     -           1         
cmam_if_wrap_0.cmam_if.nif.cmd_inst.rx_data[0]      SLE      D        In      -         0.541       -         
==============================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                Arrival          
Instance           Reference     Type       Pin        Net                                 Time        Slack
                   Clock                                                                                    
------------------------------------------------------------------------------------------------------------
OSC_0.I_XTLOSC     System        XTLOSC     CLKOUT     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000       0.782
============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                              Required          
Instance            Reference     Type     Pin        Net                                 Time         Slack
                    Clock                                                                                   
------------------------------------------------------------------------------------------------------------
FCCC_0.CCC_INST     System        CCC      XTLOSC     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000        0.782
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.782
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.782

    Number of logic level(s):                0
    Starting point:                          OSC_0.I_XTLOSC / CLKOUT
    Ending point:                            FCCC_0.CCC_INST / XTLOSC
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin        Pin               Arrival     No. of    
Name                                Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
OSC_0.I_XTLOSC                      XTLOSC     CLKOUT     Out     0.000     0.000       -         
OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     Net        -          -       0.782     -           1         
FCCC_0.CCC_INST                     CCC        XTLOSC     In      -         0.782       -         
==================================================================================================



##### END OF TIMING REPORT #####]

