Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/testbench_isim_beh.exe" -prj "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/testbench_beh.prj" "work.testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/not_gate.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/nand3.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/nand2.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/bit_comparator.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/n_bit_comparator.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/reg.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/nmn_types.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/mult.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/adder.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/mac.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/input_selector.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/activationFunction.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/datapath.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/controller.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/nueron.vhd" into library work
Parsing VHDL file "D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/neuron_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package nmn_types
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture behavioral of entity mult [\mult(16,6)\]
Compiling architecture single_delay of entity inv [inv_default]
Compiling architecture single_delay of entity nand2 [nand2_default]
Compiling architecture single_delay of entity nand3 [nand3_default]
Compiling architecture gate_level of entity bit_comparator [bit_comparator_default]
Compiling architecture iterative of entity nibble_comparator [\nibble_comparator(16,6)\]
Compiling architecture behavioral of entity adder [\adder(16,6)\]
Compiling architecture behavioral of entity reg [\reg(16,6)\]
Compiling architecture behavioral of entity mac [\mac(16,6)\]
Compiling architecture behavioral of entity activationFunction [\activationFunction(16,6)\]
Compiling architecture behavioral of entity input_selector [\input_selector(5,16)\]
Compiling architecture behavioral of entity datapath [\datapath(5,16,6)\]
Compiling architecture behavioral of entity controller [\controller(5)\]
Compiling architecture behavioral of entity neuron [\neuron(5,16,6)\]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 34 VHDL Units
Built simulation executable D:/University/Term 7/CAD/CAs/CA4/CA3-NNM/CA3/testbench_isim_beh.exe
Fuse Memory Usage: 37460 KB
Fuse CPU Usage: 483 ms
