//-----------------------------------------------
+define+VCD
+define+SIM
//-----------------------------------------------
./sim_define.v
//-----------------------------------------------
+incdir+../../rtl/verilog
        ../../rtl/verilog/dma_axi_simple.v
//-----------------------------------------------
+incdir+../../bench/verilog
        ../../bench/verilog/top.v
        ../../bench/verilog/bfm_axi.v
        ../../bench/verilog/mem_axi.v
//-----------------------------------------------
