Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 25 12:42:36 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             157 |           69 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              78 |           27 |
| Yes          | No                    | No                     |            1092 |          557 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                      Enable Signal                     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  control_unit/mainDecoder/PC1_reg[17]              |                                                        |                                                        |                1 |              1 |         1.00 |
|  control_unit/mainDecoder/ResultSrc_reg[1]_i_2_n_0 |                                                        |                                                        |                1 |              2 |         2.00 |
|  dispDriver/clk_TMDS                               |                                                        | dispDriver/TMDS_mod10[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/PC1_reg[17]                   |                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                     |                                                        | reset_IBUF                                             |                3 |              4 |         1.33 |
|  control_unit/mainDecoder/ALUOp_reg[1]_i_2_n_0     |                                                        |                                                        |                2 |              6 |         3.00 |
|  dispDriver/pixclk                                 |                                                        | dispDriver/encode_R/SR[0]                              |                2 |              8 |         4.00 |
|  dispDriver/pixclk                                 |                                                        | dispDriver/CounterY                                    |                2 |             10 |         5.00 |
|  dispDriver/pixclk                                 | dispDriver/CounterY                                    |                                                        |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/FSM_sequential_state_reg[1]_1 | control_unit/mainDecoder/FSM_sequential_state_reg[0]_0 |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG                                     |                                                        | control_unit/mainDecoder/PC1_reg[26]                   |                7 |             25 |         3.57 |
|  dispDriver/clk_TMDS                               |                                                        |                                                        |                7 |             31 |         4.43 |
|  clk_IBUF_BUFG                                     |                                                        | buf_reg_3/genblk1[13].reg1/d/ALUControl[1]             |               15 |             31 |         2.07 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_2[0]                 |                                                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_7[0]                 |                                                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/E[0]                          | reset_IBUF                                             |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[10].reg1/d/Q_reg_2[0]                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[10].reg1/d/Q_reg_1[0]                |                                                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[10].reg1/d/Q_reg_6[0]                |                                                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[10].reg1/d/Q_reg_5[0]                |                                                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[10].reg1/d/Q_reg_4[0]                |                                                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[10].reg1/d/Q_reg_3[0]                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_12[0]               |                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_9[0]                |                                                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_13[0]               |                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_4[0]                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_1[0]                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_2[0]                |                                                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_10[0]               |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_3[0]                |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_5[0]                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_7[0]                |                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_11[0]               |                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_6[0]                |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/Q_reg_8[0]                |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[7].reg1/d/Q_reg_2[0]                 |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[7].reg1/d/Q_reg_1[0]                 |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[8].reg1/d/Q_reg_2[0]                 |                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[8].reg1/d/Q_reg_3[0]                 |                                                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[7].reg1/d/Q_reg_3[0]                 |                                                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_5[0]                 |                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_6[0]                 |                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_1[0]                 |                                                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_3[0]                 |                                                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[9].reg1/d/Q_reg_4[0]                 |                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                     | buf_reg_3/genblk1[11].reg1/d/E[0]                      |                                                        |               22 |             36 |         1.64 |
|  dispDriver/pixclk                                 |                                                        |                                                        |               23 |             41 |         1.78 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/FSM_sequential_state_reg[1]_1 |                                                        |               20 |             41 |         2.05 |
|  clk_IBUF_BUFG                                     |                                                        |                                                        |              643 |           2508 |         3.90 |
+----------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


