$date
	Sun May 31 16:36:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSMBehavioral_tb $end
$var wire 1 ! z $end
$var wire 2 " y [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ nreset $end
$var reg 1 % x1 $end
$scope module fsm $end
$var wire 1 # clk $end
$var wire 1 $ nreset $end
$var wire 1 % x1 $end
$var wire 1 ! z $end
$var reg 2 & next_state [1:0] $end
$var reg 2 ' y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
1#
b0 "
0!
$end
#1
0#
1$
#2
b1 &
1%
1#
#3
0#
#4
b11 &
0%
b1 "
b1 '
1#
#5
0#
#6
b10 &
b11 "
b11 '
1#
#7
0#
#8
1!
b1 &
1%
b10 "
b10 '
1#
#9
0#
#10
0!
b11 &
b1 "
b1 '
0%
1#
#11
0#
#12
b1 &
1%
b11 "
b11 '
1#
#13
0#
#14
b11 &
b1 "
b1 '
0%
1#
#15
0#
#16
b10 &
b11 "
b11 '
1#
#17
0#
#18
1!
b1 &
b10 "
b10 '
1%
1#
#19
0#
#20
0!
b1 "
b1 '
1#
#21
0#
#22
b11 &
0%
1#
#23
0#
#24
b10 &
b11 "
b11 '
1#
#25
0#
#26
1!
b1 &
b10 "
b10 '
1%
1#
#27
0#
#28
0!
b1 "
b1 '
1#
#29
0#
#30
b11 &
0%
1#
#31
0#
#32
b10 &
b11 "
b11 '
1#
#33
0#
#34
1!
b1 &
b10 "
b10 '
1%
1#
#35
0#
#36
0!
b1 "
b1 '
1#
#37
0#
#38
b11 &
0%
1#
#39
0#
#40
b10 &
b11 "
b11 '
1#
#41
0#
#42
1!
b0 &
b10 "
b10 '
1#
#43
0#
#44
0!
b0 "
b0 '
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
1#
#51
0#
#52
1#
#53
0#
#54
1#
