// Seed: 3020222846
module module_0 #(
    parameter id_0 = 32'd18,
    parameter id_7 = 32'd53
) (
    input  wire _id_0,
    output tri0 id_1
    , _id_7,
    output wand id_2,
    input  tri1 id_3,
    output wand id_4,
    output tri1 id_5
);
  wire [id_0  !==  id_7  ?  -1 : -1 : id_0] id_8;
endmodule
module module_1 #(
    parameter id_21 = 32'd23,
    parameter id_5  = 32'd87
) (
    input uwire id_0,
    input supply1 id_1#(
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(1 == 1),
        .id_14(1'b0),
        .id_15(1),
        .id_16(1)
    ),
    input wand id_2,
    input tri1 id_3
    , id_17,
    inout tri1 id_4,
    input supply0 _id_5[-1 : id_5],
    input uwire id_6,
    output uwire id_7
);
  assign id_17 = -1;
  always id_10 = -1;
  always_ff id_14 <= 1'b0;
  wire id_18;
  wire id_19, id_20;
  nand primCall (
      id_7,
      id_17,
      id_15,
      id_9,
      id_14,
      id_22,
      id_11,
      id_0,
      id_19,
      id_12,
      id_10,
      id_16,
      id_6,
      id_1,
      id_20,
      id_3,
      id_13,
      id_4,
      id_2
  );
  parameter id_21 = 1;
  wire [id_21 : -1] id_22;
  module_0 modCall_1 (
      id_21,
      id_4,
      id_7,
      id_3,
      id_7,
      id_7
  );
  assign modCall_1._id_0 = 0;
endmodule
