
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003507                       # Number of seconds simulated
sim_ticks                                  3506921628                       # Number of ticks simulated
final_tick                               531555382299                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155802                       # Simulator instruction rate (inst/s)
host_op_rate                                   196907                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 270027                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901840                       # Number of bytes of host memory used
host_seconds                                 12987.31                       # Real time elapsed on the host
sim_insts                                  2023444249                       # Number of instructions simulated
sim_ops                                    2557292348                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        27008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        24832                       # Number of bytes read from this memory
system.physmem.bytes_read::total                55552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52224                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          194                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   434                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             408                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  408                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       510989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7701341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       547489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7080854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15840673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       510989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       547489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1058478                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14891693                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14891693                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14891693                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       510989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7701341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       547489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7080854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30732366                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8409885                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3118382                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2543165                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       209550                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1311767                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1215515                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335396                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9355                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3119831                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17145101                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3118382                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1550911                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1112668                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        508178                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1539284                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8334349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4528615     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251992      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470018      5.64%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          465064      5.58%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          289974      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230379      2.76%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145829      1.75%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136724      1.64%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815754     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8334349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370800                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.038684                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3254351                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       502212                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655011                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22432                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        900335                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526456                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20571597                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        900335                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3491580                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98547                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79489                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3435769                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       328621                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19832757                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        135924                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27841286                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92530286                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92530286                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168645                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10672599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3501                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1691                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           920259                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1838253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        12033                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       389704                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18683084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14862218                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29740                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6345289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19423414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8334349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.893274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2842295     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797204     21.56%     55.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1231762     14.78%     70.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       784715      9.42%     79.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       819736      9.84%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401222      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       312628      3.75%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71773      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73014      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8334349                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92868     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17941     14.02%     86.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17114     13.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12434519     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199468      1.34%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1438676      9.68%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787864      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14862218                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767232                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             127923                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38216442                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25031787                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14521633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14990141                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46824                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       718623                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226969                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        900335                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          50974                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8956                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18686470                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1838253                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936337                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1691                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130026                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247281                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14664452                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372849                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       197760                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2143113                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078554                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            770264                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743716                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14525907                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14521633                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9255252                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26562658                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726734                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348431                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6373033                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       211866                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7434014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.656369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.146974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2811846     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2085341     28.05%     65.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       865459     11.64%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432068      5.81%     83.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       433225      5.83%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       175962      2.37%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       179065      2.41%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94475      1.27%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356573      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7434014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356573                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25763946                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38273948                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  75536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840989                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840989                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189077                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189077                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65877382                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20173047                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18891379                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8409885                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3181268                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2596646                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212513                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1304083                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1247307                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          326716                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9459                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3285005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17274606                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3181268                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1574023                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3744615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1110798                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        455697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1598626                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8381910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.343535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4637295     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          307730      3.67%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          459767      5.49%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          316477      3.78%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          224515      2.68%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          216794      2.59%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          129566      1.55%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          280811      3.35%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1808955     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8381910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378277                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3381036                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       478299                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3574031                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52177                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        896365                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534573                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20691635                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        896365                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3570076                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49605                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       156690                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3433419                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       275748                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20067892                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        114771                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28138869                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93404409                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93404409                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17285178                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10853691                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3619                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1724                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           827179                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1847582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       940166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11226                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       285934                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18700830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14918573                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29919                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6267502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19168657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8381910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779854                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917765                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2983277     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1676580     20.00%     55.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1219042     14.54%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807823      9.64%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       810394      9.67%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394082      4.70%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       345800      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65642      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79270      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8381910                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81264     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16811     14.62%     85.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16939     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12479266     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188289      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1717      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1465096      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784205      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14918573                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773933                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115014                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007709                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38363989                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24971810                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14506178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15033587                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47554                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724288                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225845                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        896365                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25321                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4988                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18704278                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1847582                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       940166                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1724                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245349                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14644545                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1369674                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274028                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2134861                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2082671                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            765187                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741349                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14512673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14506178                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9399557                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26705060                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724896                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10050373                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12388542                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6315764                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214065                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7485545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2850552     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2150541     28.73%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       811436     10.84%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453847      6.06%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385284      5.15%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171104      2.29%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166374      2.22%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112568      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       383839      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7485545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10050373                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12388542                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1837615                       # Number of memory references committed
system.switch_cpus1.commit.loads              1123294                       # Number of loads committed
system.switch_cpus1.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1797546                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11152755                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256206                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       383839                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25806012                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38305570                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10050373                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12388542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10050373                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836773                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836773                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195067                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195067                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65765207                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20175788                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19014427                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3436                       # number of misc regfile writes
system.l20.replacements                           225                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          424290                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32993                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.860001                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         7613.240959                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963651                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   106.092673                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           119.374782                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         24915.327936                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.232338                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.003238                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.003643                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760355                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3762                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3762                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1158                       # number of Writeback hits
system.l20.Writeback_hits::total                 1158                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3762                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3762                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3762                       # number of overall hits
system.l20.overall_hits::total                   3762                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          211                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  225                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          211                       # number of demand (read+write) misses
system.l20.demand_misses::total                   225                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          211                       # number of overall misses
system.l20.overall_misses::total                  225                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1283865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     18935696                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       20219561                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1283865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     18935696                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        20219561                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1283865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     18935696                       # number of overall miss cycles
system.l20.overall_miss_latency::total       20219561                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1158                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1158                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.053108                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.056433                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.053108                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.056433                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.053108                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.056433                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89742.635071                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89864.715556                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89742.635071                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89864.715556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89742.635071                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89864.715556                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 213                       # number of writebacks
system.l20.writebacks::total                      213                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          211                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             225                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          211                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              225                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          211                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             225                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     17370941                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     18549176                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     17370941                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     18549176                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     17370941                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     18549176                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.053108                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.056433                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.053108                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.056433                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.053108                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.056433                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82326.734597                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 82440.782222                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82326.734597                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 82440.782222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82326.734597                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 82440.782222                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           209                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          356106                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32977                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.798617                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        10219.587954                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.961377                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   100.973730                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           165.349779                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22267.127160                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.311877                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.003081                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.005046                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.679539                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3163                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3164                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1096                       # number of Writeback hits
system.l21.Writeback_hits::total                 1096                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3163                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3164                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3163                       # number of overall hits
system.l21.overall_hits::total                   3164                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          194                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  209                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          194                       # number of demand (read+write) misses
system.l21.demand_misses::total                   209                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          194                       # number of overall misses
system.l21.overall_misses::total                  209                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1608855                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     17076380                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       18685235                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1608855                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     17076380                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        18685235                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1608855                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     17076380                       # number of overall miss cycles
system.l21.overall_miss_latency::total       18685235                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3357                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3373                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1096                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1096                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3357                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3373                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3357                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3373                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.057790                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.061963                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.057790                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.061963                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.057790                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.061963                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       107257                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88022.577320                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89403.038278                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       107257                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88022.577320                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89403.038278                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       107257                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88022.577320                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89403.038278                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 195                       # number of writebacks
system.l21.writebacks::total                      195                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          194                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             209                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          194                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              209                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          194                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             209                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495360                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     15569995                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     17065355                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1495360                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     15569995                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     17065355                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1495360                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     15569995                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     17065355                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057790                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.061963                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.057790                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.061963                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.057790                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.061963                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99690.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80257.706186                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81652.416268                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99690.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80257.706186                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81652.416268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99690.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80257.706186                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81652.416268                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963621                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001546917                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163168.287257                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963621                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1539268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1539268                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1539268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1539268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1539268                       # number of overall hits
system.cpu0.icache.overall_hits::total        1539268                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1609701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1609701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1539284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1539284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1539284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1539284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1539284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1539284                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407081                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.025065                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.006643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.993357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855495                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144505                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1047372                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1047372                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1753413                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1753413                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1753413                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1753413                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10261                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10261                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    301384324                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    301384324                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    301384324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    301384324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    301384324                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    301384324                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1057633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1057633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1763674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1763674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1763674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1763674                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009702                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005818                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005818                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005818                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005818                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29371.827697                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29371.827697                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29371.827697                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29371.827697                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29371.827697                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29371.827697                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1158                       # number of writebacks
system.cpu0.dcache.writebacks::total             1158                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6288                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6288                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6288                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6288                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6288                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6288                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     44665817                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     44665817                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     44665817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     44665817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     44665817                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     44665817                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002253                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002253                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11242.340045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11242.340045                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11242.340045                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11242.340045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11242.340045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11242.340045                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960470                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005000133                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175324.963203                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960470                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740321                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1598607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1598607                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1598607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1598607                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1598607                       # number of overall hits
system.cpu1.icache.overall_hits::total        1598607                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1903973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1903973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1903973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1903973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1903973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1903973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1598626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1598626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1598626                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1598626                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1598626                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1598626                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100209.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100209.105263                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100209.105263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100209.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100209.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100209.105263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1629317                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1629317                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1629317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1629317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1629317                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1629317                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101832.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 101832.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3357                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148446668                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3613                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41086.816496                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.592072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.407928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830438                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169562                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1041870                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1041870                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710885                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1718                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1718                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1752755                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1752755                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1752755                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1752755                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6760                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6760                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6760                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6760                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6760                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6760                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    166903634                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    166903634                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    166903634                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    166903634                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    166903634                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    166903634                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1048630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1048630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1718                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1718                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1759515                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1759515                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1759515                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1759515                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006447                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006447                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003842                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003842                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003842                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003842                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24689.886686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24689.886686                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24689.886686                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24689.886686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24689.886686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24689.886686                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1096                       # number of writebacks
system.cpu1.dcache.writebacks::total             1096                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3403                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3403                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3403                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3403                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3403                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3357                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3357                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3357                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     43014542                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43014542                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     43014542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     43014542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     43014542                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     43014542                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001908                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001908                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001908                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001908                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12813.387548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12813.387548                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12813.387548                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12813.387548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12813.387548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12813.387548                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
