Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -6107  -186376             74     2410        0              0
   <UDEF_clk0>           1                1    -8720  -259489             70     2386        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   8106                    123.365 
             clk0         clk0  <UDEF_clk0>           (auto) 2000            (0,1000)                  10719                     93.292 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -6107    -186376             74        2410          0              0
             clk0            clk0         <UDEF_clk0>           70       -8720    -259489             70        2386          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -6107    -186376             74        2410          0              0

Path 6:
   Slack (not met):                         -6107ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            932ps
   - Clock uncertainty:                       150ps
   = Required time:                          2782ps
   - Propagation time:                       7890ps (48.1% logic, 51.9% route, logic stage 4)
   - Delay of the launching clock:            999ps
   = Slack:                                 -6107ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                          
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                                
   clk                                                                Clock net    90           (fanout=269)        999                     -                                                                                
   RBB_17/CLK                                                         RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r             999                                                                                
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/DQ                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]        800     r            1799     {inst106: $auto$ff.cc:266:slice$2013 (FDR,site=dff)}                       
   timer_inst.timer_counter[3]                                        Net         165             (fanout=1)       1440                     -                                                                                
   RBB_17/D1                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            3239                                                                                
   RBB_17/DMUX                                                        RBB_6L       17   [TILE 0 0, RBB 16 8]        863     r            4102     {inst27: $abc$44669$lut$aiger44668$143 (LUT,site=dluto)}                   
   $techmap44690$abc$44669$lut$aiger44668$147.A[4]                    Net         151             (fanout=1)        648                     -                                                                                
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            4750                                                                                
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        632     r            5382     {inst28: $abc$44669$lut$aiger44668$147 (LUT,site=dlut)}                    
   $techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3]  Net          37             (fanout=1)        649                     -                                                                                
   RBB_32/C4                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            6031                                                                                
   RBB_32/CMUX                                                        RBB_6L       32  [TILE 0 0, RBB 16 10]        835     r            6866     {inst146: $auto$xilinx_dffopt.cc:338:execute$44744 (LUT,site=cluto)}       
   $auto$xilinx_dffopt.cc:347:execute$44745                           Net          41             (fanout=1)       1361                     -                                                                                
   RBB_5/O[1]                                                         IOB           5  [TILE 0 0, RBB 31 11]          -     r            8227     {inst172: clk_1k_OUT (FD)} {(output_port) inst162: g_162_clk_1k_obuf (IO)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                          IOB           5  [TILE 0 0, RBB 31 11]        662     r            8889                                                                                
   clk                                                                Clock net    90           (fanout=269)       -932                     -                                                                                
   clk                                                                CLOCK-PORT    -                      -    capture     r            7957                                                                                
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (not met):                         -5874ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            954ps
   - Clock uncertainty:                       150ps
   = Required time:                          2804ps
   - Propagation time:                       7679ps (56.4% logic, 43.6% route, logic stage 5)
   - Delay of the launching clock:            999ps
   = Slack:                                 -5874ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                         
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                               
   clk                                                                Clock net    90           (fanout=269)        999                     -                                                                               
   RBB_17/CLK                                                         RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r             999                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/DQ                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]        800     r            1799     {inst106: $auto$ff.cc:266:slice$2013 (FDR,site=dff)}                      
   timer_inst.timer_counter[3]                                        Net         165             (fanout=1)       1440                     -                                                                               
   RBB_17/D1                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            3239                                                                               
   RBB_17/DMUX                                                        RBB_6L       17   [TILE 0 0, RBB 16 8]        863     r            4102     {inst27: $abc$44669$lut$aiger44668$143 (LUT,site=dluto)}                  
   $techmap44690$abc$44669$lut$aiger44668$147.A[4]                    Net         151             (fanout=1)        648                     -                                                                               
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            4750                                                                               
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        632     r            5382     {inst28: $abc$44669$lut$aiger44668$147 (LUT,site=dlut)}                   
   $techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3]  Net          37             (fanout=1)        649                     -                                                                               
   RBB_32/C4                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            6031                                                                               
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        711     r            6742     {inst81: $abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623 (LUT,site=clut)} 
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)        613                     -                                                                               
   RBB_17/A6                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            7355                                                                               
   RBB_17/SRout                                                       RBB_6L       17   [TILE 0 0, RBB 16 8]          2     r            7357                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_18/SRin                                                        RBB_6L       18   [TILE 0 0, RBB 19 8]          -     r            7357     {<SR>inst110: $auto$ff.cc:266:slice$2017 (FDR,site=dff)}                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                                                         RBB_6L       18   [TILE 0 0, RBB 19 8]       1321     r            8678                                                                               
   clk                                                                Clock net    90           (fanout=269)       -954                     -                                                                               
   clk                                                                CLOCK-PORT    -                      -    capture     r            7724                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (not met):                         -5862ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            970ps
   - Clock uncertainty:                       150ps
   = Required time:                          2820ps
   - Propagation time:                       7683ps (56.4% logic, 43.6% route, logic stage 7)
   - Delay of the launching clock:            999ps
   = Slack:                                 -5862ps

   Instance/Pin or Net Name                                           Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                         
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                CLOCK-PORT    -                      -     launch     r               0                                                                               
   clk                                                                Clock net    90           (fanout=269)        999                     -                                                                               
   RBB_17/CLK                                                         RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r             999                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/DQ                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]        800     r            1799     {inst106: $auto$ff.cc:266:slice$2013 (FDR,site=dff)}                      
   timer_inst.timer_counter[3]                                        Net         165             (fanout=1)       1440                     -                                                                               
   RBB_17/D1                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            3239                                                                               
   RBB_17/DMUX                                                        RBB_6L       17   [TILE 0 0, RBB 16 8]        863     r            4102     {inst27: $abc$44669$lut$aiger44668$143 (LUT,site=dluto)}                  
   $techmap44690$abc$44669$lut$aiger44668$147.A[4]                    Net         151             (fanout=1)        648                     -                                                                               
   RBB_32/D5                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            4750                                                                               
   RBB_32/D                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        632     r            5382     {inst28: $abc$44669$lut$aiger44668$147 (LUT,site=dlut)}                   
   $techmap44691$abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623.A[3]  Net          37             (fanout=1)        649                     -                                                                               
   RBB_32/C4                                                          RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            6031                                                                               
   RBB_32/C                                                           RBB_6L       32  [TILE 0 0, RBB 16 10]        711     r            6742     {inst81: $abc$44669$lut$auto$rtlil.cc:2660:NotGate$41623 (LUT,site=clut)} 
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)        613                     -                                                                               
   RBB_17/A6                                                          RBB_6L       17   [TILE 0 0, RBB 16 8]          -     r            7355                                                                               
   RBB_17/SRout                                                       RBB_6L       17   [TILE 0 0, RBB 16 8]          2     r            7357                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_18/SRin                                                        RBB_6L       18   [TILE 0 0, RBB 19 8]          -     r            7357                                                                               
   RBB_18/SRout                                                       RBB_6L       18   [TILE 0 0, RBB 19 8]          2     r            7359                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_19/SRin                                                        RBB_6L       19   [TILE 0 0, RBB 22 8]          -     r            7359                                                                               
   RBB_19/SRout                                                       RBB_6L       19   [TILE 0 0, RBB 22 8]          2     r            7361                                                                               
   $abc$44669$auto$rtlil.cc:2660:NotGate$41623                        Net         156             (fanout=1)          0                     -                                                                               
   RBB_20/SRin                                                        RBB_6L       20   [TILE 0 0, RBB 25 8]          -     r            7361     {<SR>inst118: $auto$ff.cc:266:slice$2025 (FDR,site=dff)}                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/CLK                                                         RBB_6L       20   [TILE 0 0, RBB 25 8]       1321     r            8682                                                                               
   clk                                                                Clock net    90           (fanout=269)       -970                     -                                                                               
   clk                                                                CLOCK-PORT    -                      -    capture     r            7712                                                                               
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (met):                              2410ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            982ps
   + Propagation time:                       2589ps (58.7% logic, 41.3% route, logic stage 1)
   - Delay of the capturing clock:           1011ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2410ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                              
   clk                        Clock net    90           (fanout=269)        982                     -                                                                                                                              
   RBB_32/CLK                 RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r             982                                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_32/CQ                  RBB_6L       32  [TILE 0 0, RBB 16 10]        800     r            1782     {inst130: $auto$ff.cc:266:slice$2547 (FD,site=cff)}                                                                      
   clk_1k                     Net          65             (fanout=1)       1070                     -                                                                                                                              
   RBB_32/C5                  RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            2852     {inst146: $auto$xilinx_dffopt.cc:338:execute$44744 (LUT,site=cluto)} {inst130: $auto$ff.cc:266:slice$2547 (FD,site=cff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_32/CLK                 RBB_6L       32  [TILE 0 0, RBB 16 10]        719     r            3571                                                                                                                              
   clk                        Clock net    90           (fanout=269)      -1011                     -                                                                                                                              
   clk                        CLOCK-PORT    -                      -    capture     r            2560                                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 10:
   Slack (met):                              2557ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            970ps
   + Propagation time:                       2761ps (65.5% logic, 34.5% route, logic stage 1)
   - Delay of the capturing clock:           1024ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2557ps

   Instance/Pin or Net Name      Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                           CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                    
   clk                           Clock net    90          (fanout=269)        970                     -                                                                                                                                                    
   RBB_20/CLK                    RBB_6L       20  [TILE 0 0, RBB 25 8]          -     r             970                                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/CQ                     RBB_6L       20  [TILE 0 0, RBB 25 8]        800     r            1770     {inst117: $auto$ff.cc:266:slice$2024 (FDR,site=cff)}                                                                                           
   timer_inst.timer_counter[14]  Net         176            (fanout=2)        953                     -                                                                                                                                                    
   RBB_20/C1                     RBB_6L       20  [TILE 0 0, RBB 25 8]          -     r            2723     {inst100: $auto$alumacc.cc:485:replace_alu$1586.genblk1.slice[3].genblk1.carry4 (CARRY4)} {inst117: $auto$ff.cc:266:slice$2024 (FDR,site=cff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/CLK                    RBB_6L       20  [TILE 0 0, RBB 25 8]       1008     r            3731                                                                                                                                                    
   clk                           Clock net    90          (fanout=269)      -1024                     -                                                                                                                                                    
   clk                           CLOCK-PORT    -                     -    capture     r            2707                                                                                                                                                    
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (met):                              2564ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            954ps
   + Propagation time:                       2763ps (65.4% logic, 34.6% route, logic stage 1)
   - Delay of the capturing clock:           1003ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2564ps

   Instance/Pin or Net Name     Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                             
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                          CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                   
   clk                          Clock net    90          (fanout=269)        954                     -                                                                                                                                                   
   RBB_18/CLK                   RBB_6L       18  [TILE 0 0, RBB 19 8]          -     r             954                                                                                                                                                   
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CQ                    RBB_6L       18  [TILE 0 0, RBB 19 8]        800     r            1754     {inst109: $auto$ff.cc:266:slice$2016 (FDR,site=cff)}                                                                                          
   timer_inst.timer_counter[6]  Net         168            (fanout=2)        955                     -                                                                                                                                                   
   RBB_18/C1                    RBB_6L       18  [TILE 0 0, RBB 19 8]          -     r            2709     {inst98: $auto$alumacc.cc:485:replace_alu$1586.genblk1.slice[1].genblk1.carry4 (CARRY4)} {inst109: $auto$ff.cc:266:slice$2016 (FDR,site=cff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                   RBB_6L       18  [TILE 0 0, RBB 19 8]       1008     r            3717                                                                                                                                                   
   clk                          Clock net    90          (fanout=269)      -1003                     -                                                                                                                                                   
   clk                          CLOCK-PORT    -                     -    capture     r            2714                                                                                                                                                   
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair clk0 and clk0
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
             clk0            clk0         <UDEF_clk0>           70       -8720    -259489             70        2386          0              0

Path 3:
   Slack (not met):                         -8720ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            985ps
   - Clock uncertainty:                       150ps
   = Required time:                          2835ps
   - Propagation time:                      10541ps (50.1% logic, 49.9% route, logic stage 6)
   - Delay of the launching clock:           1014ps
   = Slack:                                 -8720ps

   Instance/Pin or Net Name                                    Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                        CLOCK-PORT    -                      -     launch     r               0                                                                                                  
   clk0                                                        Clock net    63           (fanout=365)       1014                     -                                                                                                  
   RBB_14/CLK                                                  RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r            1014                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/BQ                                                   RBB_6L       14  [TILE 0 0, RBB 28 20]        800     r            1814     {inst122: $auto$ff.cc:266:slice$2537 (FD,site=bff)}                                          
   address[2]                                                  Net          83            (fanout=20)       1113                     -                                                                                                  
   RBB_23/C3                                                   RBB_6L       23  [TILE 0 0, RBB 28 22]          -     r            2927                                                                                                  
   RBB_23/CMUX                                                 RBB_6L       23  [TILE 0 0, RBB 28 22]        835     r            3762     {inst30: $abc$44669$lut$aiger44668$177 (LUT,site=cluto)}                                     
   $techmap44683$abc$44669$lut$aiger44668$185.A[4]             Net          30             (fanout=4)        787                     -                                                                                                  
   RBB_28/D3                                                   RBB_6L       28  [TILE 0 0, RBB 28 18]          -     r            4549                                                                                                  
   RBB_28/D                                                    RBB_6L       28  [TILE 0 0, RBB 28 18]        694     r            5243     {inst31: $abc$44669$lut$aiger44668$185 (LUT,site=dlut)}                                      
   $techmap44686$abc$44669$lut$aiger44668$217.A[5]             Net          54             (fanout=2)        650                     -                                                                                                  
   RBB_28/B4                                                   RBB_6L       28  [TILE 0 0, RBB 28 18]          -     r            5893                                                                                                  
   RBB_28/B                                                    RBB_6L       28  [TILE 0 0, RBB 28 18]        707     r            6600     {inst59: $abc$44669$lut$aiger44668$529 (LUT,site=blut)}                                      
   $techmap44714$abc$44669$lut$aiger44668$606.A[4]             Net          40             (fanout=1)        613                     -                                                                                                  
   RBB_28/A5                                                   RBB_6L       28  [TILE 0 0, RBB 28 18]          -     r            7213                                                                                                  
   RBB_28/AMUX                                                 RBB_6L       28  [TILE 0 0, RBB 28 18]        818     r            8031     {inst65: $abc$44669$lut$aiger44668$609 (LUT,site=aluto)}                                     
   $techmap44721$auto$abc9_ops.cc:1550:reintegrate$44671.A[4]  Net          20             (fanout=1)       1154                     -                                                                                                  
   RBB_29/D5                                                   RBB_6L       29  [TILE 0 0, RBB 25 20]          -     r            9185                                                                                                  
   RBB_29/D                                                    RBB_6L       29  [TILE 0 0, RBB 25 20]        632     r            9817     {inst88: $auto$abc9_ops.cc:1550:reintegrate$44671 (LUT,site=dlut,dluto)}                     
   $abc$44669$procmux$1365_Y                                   Net          60             (fanout=1)        946                     -                                                                                                  
   RBB_8/O[0]                                                  IOB           8  [TILE 0 0, RBB 31 23]          -     r           10763     {inst133: $auto$ff.cc:266:slice$2550 (FDE)} {(output_port) inst155: g_155_COL_Red_obuf (IO)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                   IOB           8  [TILE 0 0, RBB 31 23]        792     r           11555                                                                                                  
   clk0                                                        Clock net    63           (fanout=365)       -985                     -                                                                                                  
   clk0                                                        CLOCK-PORT    -                      -    capture     r           10570                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 12:
   Slack (not met):                         -8580ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                      10393ps (43.2% logic, 56.8% route, logic stage 5)
   - Delay of the launching clock:           1014ps
   = Slack:                                 -8580ps

   Instance/Pin or Net Name                         Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                             CLOCK-PORT    -                      -     launch     r               0                                                                                                    
   clk0                                             Clock net    63           (fanout=365)       1014                     -                                                                                                    
   RBB_14/CLK                                       RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r            1014                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/BQ                                        RBB_6L       14  [TILE 0 0, RBB 28 20]        800     r            1814     {inst122: $auto$ff.cc:266:slice$2537 (FD,site=bff)}                                            
   address[2]                                       Net          83            (fanout=20)       2176                     -                                                                                                    
   RBB_31/A2                                        RBB_6L       31  [TILE 0 0, RBB 22 14]          -     r            3990                                                                                                    
   RBB_31/A                                         RBB_6L       31  [TILE 0 0, RBB 22 14]        763     r            4753     {inst52: $abc$44669$lut$aiger44668$400 (LUT,site=alut)}                                        
   $techmap44701$abc$44669$lut$aiger44668$405.A[4]  Net          28             (fanout=1)       1252                     -                                                                                                    
   RBB_34/D3                                        RBB_6L       34  [TILE 0 0, RBB 25 16]          -     r            6005                                                                                                    
   RBB_34/D                                         RBB_6L       34  [TILE 0 0, RBB 25 16]        694     r            6699     {inst53: $abc$44669$lut$aiger44668$405 (LUT,site=dlut)}                                        
   $techmap44726$abc$44669$lut$aiger44668$491.A[5]  Net          95             (fanout=1)        620                     -                                                                                                    
   RBB_34/B5                                        RBB_6L       34  [TILE 0 0, RBB 25 16]          -     r            7319                                                                                                    
   RBB_34/B                                         RBB_6L       34  [TILE 0 0, RBB 25 16]        731     r            8050     {inst57: $abc$44669$lut$aiger44668$491 (LUT,site=blut,bluto)}                                  
   $techmap44728$abc$44669$lut$procmux$1360_Y.A[2]  Net          17             (fanout=1)       1056                     -                                                                                                    
   RBB_30/C3                                        RBB_6L       30  [TILE 0 0, RBB 28 12]          -     r            9106                                                                                                    
   RBB_30/C                                         RBB_6L       30  [TILE 0 0, RBB 28 12]        711     r            9817     {inst87: $abc$44669$lut$procmux$1360_Y (LUT,site=clut)}                                        
   $abc$44669$procmux$1360_Y                        Net         158             (fanout=1)        798                     -                                                                                                    
   RBB_3/O[0]                                       IOB           3   [TILE 0 0, RBB 31 8]          -     r           10615     {inst134: $auto$ff.cc:266:slice$2551 (FDE)} {(output_port) inst153: g_153_COL_Green_obuf (IO)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_3/CLK                                        IOB           3   [TILE 0 0, RBB 31 8]        792     r           11407                                                                                                    
   clk0                                             Clock net    63           (fanout=365)       -977                     -                                                                                                    
   clk0                                             CLOCK-PORT    -                      -    capture     r           10430                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 13:
   Slack (not met):                         -7926ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                       9743ps (37.1% logic, 62.9% route, logic stage 3)
   - Delay of the launching clock:           1010ps
   = Slack:                                 -7926ps

   Instance/Pin or Net Name                    Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                        CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                        Clock net    63           (fanout=365)       1010                     -                                                                                              
   RBB_27/CLK                                  RBB_6L       27  [TILE 0 0, RBB 16 12]          -     r            1010                                                                                              
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_27/DQ                                   RBB_6L       27  [TILE 0 0, RBB 16 12]        800     r            1810     {inst138: $auto$ff.cc:266:slice$2555 (FDE,site=dff)}                                     
   columnCounter[0]                            Net          68             (fanout=6)       2242                     -                                                                                              
   RBB_14/A1                                   RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r            4052                                                                                              
   RBB_14/BMUX                                 RBB_6L       14  [TILE 0 0, RBB 28 20]       1320     r            5372     {inst94: $auto$alumacc.cc:485:replace_alu$1580.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $auto$alumacc.cc:485:replace_alu$1583.Y[1]  Net         206             (fanout=3)       2479                     -                                                                                              
   RBB_32/A5                                   RBB_6L       32  [TILE 0 0, RBB 16 10]          -     r            7851                                                                                              
   RBB_32/A                                    RBB_6L       32  [TILE 0 0, RBB 16 10]        706     r            8557     {inst82: $abc$44669$lut$eq$../src/top.v:114$1206_Y (LUT,site=alut,aluto)}                
   $abc$44669$eq$../src/top.v:114$1206_Y       Net         157             (fanout=1)       1404                     -                                                                                              
   RBB_4/O[0]                                  IOB           4   [TILE 0 0, RBB 31 9]          -     r            9961     {inst132: $auto$ff.cc:266:slice$2549 (FDE)} {(output_port) inst157: g_157_ROW_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                   IOB           4   [TILE 0 0, RBB 31 9]        792     r           10753                                                                                              
   clk0                                        Clock net    63           (fanout=365)       -977                     -                                                                                              
   clk0                                        CLOCK-PORT    -                      -    capture     r            9776                                                                                              
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 14:
   Slack (met):                              2386ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            976ps
   + Propagation time:                       2574ps (57.2% logic, 42.8% route, logic stage 1)
   - Delay of the capturing clock:           1014ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2386ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                    
   clk0                       Clock net    63           (fanout=365)        976                     -                                                                                                                    
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r             976                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/AQ                  RBB_6L       14  [TILE 0 0, RBB 28 20]        800     r            1776     {inst129: $auto$ff.cc:266:slice$2546 (FD,site=aff)}                                                            
   mat_CLOCK                  Net          64             (fanout=2)       1102                     -                                                                                                                    
   RBB_14/A2                  RBB_6L       14  [TILE 0 0, RBB 28 20]          -     r            2878     {inst86: $abc$44669$lut$not$aiger44668$9 (LUT,site=aluto)} {inst129: $auto$ff.cc:266:slice$2546 (FD,site=aff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 28 20]        672     r            3550                                                                                                                    
   clk0                       Clock net    63           (fanout=365)      -1014                     -                                                                                                                    
   clk0                       CLOCK-PORT    -                      -    capture     r            2536                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 15:
   Slack (met):                              2566ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            958ps
   + Propagation time:                       2741ps (63.5% logic, 36.5% route, logic stage 1)
   - Delay of the capturing clock:            983ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2566ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                    
   clk0                       Clock net    63           (fanout=365)        958                     -                                                                                                                    
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 10]          -     r             958                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/AQ                  RBB_6L       13  [TILE 0 0, RBB 22 10]        800     r            1758     {inst135: $auto$ff.cc:266:slice$2552 (FDE,site=aff)}                                                           
   rowCounter[0]              Net          74             (fanout=5)       1001                     -                                                                                                                    
   RBB_13/A1                  RBB_6L       13  [TILE 0 0, RBB 22 10]          -     r            2759     {inst84: $abc$44669$lut$not$aiger44668$7 (LUT,site=alut)} {inst135: $auto$ff.cc:266:slice$2552 (FDE,site=aff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 10]        940     r            3699                                                                                                                    
   clk0                       Clock net    63           (fanout=365)       -983                     -                                                                                                                    
   clk0                       CLOCK-PORT    -                      -    capture     r            2716                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 16:
   Slack (met):                              2721ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            958ps
   + Propagation time:                       2896ps (61.8% logic, 38.2% route, logic stage 1)
   - Delay of the capturing clock:            983ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2721ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                             
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                   
   clk0                       Clock net    63           (fanout=365)        958                     -                                                                                                                                                   
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 10]          -     r             958                                                                                                                                                   
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/BQ                  RBB_6L       13  [TILE 0 0, RBB 22 10]        800     r            1758     {inst136: $auto$ff.cc:266:slice$2553 (FDE,site=bff)}                                                                                          
   rowCounter[1]              Net          73             (fanout=5)       1106                     -                                                                                                                                                   
   RBB_13/B1                  RBB_6L       13  [TILE 0 0, RBB 22 10]          -     r            2864     {inst93: $auto$alumacc.cc:485:replace_alu$1577.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst136: $auto$ff.cc:266:slice$2553 (FDE,site=bff)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 10]        990     r            3854                                                                                                                                                   
   clk0                       Clock net    63           (fanout=365)       -983                     -                                                                                                                                                   
   clk0                       CLOCK-PORT    -                      -    capture     r            2871                                                                                                                                                   
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













