# Access Terminal
Implementation of an access terminal as an FSM (finite state machine) in VHDL. The FSM diagram is in the file [zprava.pdf](zprava.pdf) (in Czech). The project is designed for the [FITkit](http://merlin.fit.vutbr.cz/FITkit/hardware.html) version 2.0 platform. The project is created for the [Digital Systems Design](https://www.fit.vut.cz/study/course/INC/.en) course at [FIT BUT](https://www.fit.vut.cz/.en).

## License
MIT License
