$date
	Sun Oct 23 05:06:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1006936
b1011 !
1"
#1006938
b1011 &
b1011 %
1$
#1006939
0"
#1006942
b100010 &
b100010 %
#1006946
b10001 &
b10001 %
#1006950
b110100 &
b110100 %
#1006954
b11010 &
b11010 %
#1006958
b1101 &
b1101 %
#1006962
b101000 &
b101000 %
#1006966
b10100 &
b10100 %
#1006970
b1010 &
b1010 %
#1006974
b101 &
b101 %
#1006978
b10000 &
b10000 %
#1006982
b1000 &
b1000 %
#1006986
b100 &
b100 %
#1006990
b10 &
b10 %
#1006994
b1 &
b1 %
1#
#1006998
b0 &
0#
b0 %
0$
#1954856
b100 !
1"
#1954858
b100 &
b100 %
1$
#1954859
0"
#1954862
b10 &
b10 %
#1954866
b1 &
b1 %
1#
#1954870
b0 &
0#
b0 %
0$
#3014413
b1010 !
1"
#3014414
b1010 &
b1010 %
1$
#3014415
0"
#3014418
b101 &
b101 %
#3014422
b10000 &
b10000 %
#3014426
b1000 &
b1000 %
#3014430
b100 &
b100 %
#3014434
b10 &
b10 %
#3014438
b1 &
1#
b1 %
#3014442
b0 &
b0 %
0#
0$
#4500012
