
pacemaker.elf:     file format elf32-littlenios2
pacemaker.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800244

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x00006c90 memsz 0x00006c90 flags r-x
    LOAD off    0x00007cb0 vaddr 0x00806cb0 paddr 0x008084f4 align 2**12
         filesz 0x00001844 memsz 0x00001844 flags rw-
    LOAD off    0x00009d38 vaddr 0x00809d38 paddr 0x00809d38 align 2**12
         filesz 0x00000000 memsz 0x000001cc flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000067a4  00800244  00800244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002c8  008069e8  008069e8  000079e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001844  00806cb0  008084f4  00007cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000001cc  00809d38  00809d38  00009d38  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  00809f04  00809f04  000094f4  2**0
                  CONTENTS
  7 .onchip_mem   00000000  01080000  01080000  000094f4  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  000094f4  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000770  00000000  00000000  00009518  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000a7e9  00000000  00000000  00009c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000038cd  00000000  00000000  00014471  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000044a6  00000000  00000000  00017d3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001054  00000000  00000000  0001c1e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002553  00000000  00000000  0001d238  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000dc4  00000000  00000000  0001f78b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000060  00000000  00000000  00020550  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000200  00000000  00000000  000205b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  00023695  2**0
                  CONTENTS, READONLY
 19 .cpu          00000003  00000000  00000000  00023698  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0002369b  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0002369c  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0002369d  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  000236a1  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  000236a5  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   00000009  00000000  00000000  000236a9  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    00000009  00000000  00000000  000236b2  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   00000009  00000000  00000000  000236bb  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 0000000c  00000000  00000000  000236c4  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000020  00000000  00000000  000236d0  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0006ef27  00000000  00000000  000236f0  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800244 l    d  .text	00000000 .text
008069e8 l    d  .rodata	00000000 .rodata
00806cb0 l    d  .rwdata	00000000 .rwdata
00809d38 l    d  .bss	00000000 .bss
00809f04 l    d  .sdram	00000000 .sdram
01080000 l    d  .onchip_mem	00000000 .onchip_mem
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../pacemaker_bsp//obj/HAL/src/crt0.o
0080028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 pacemaker.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
0080292c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00802a94 l     F .text	00000038 alt_dev_reg
00806cb0 l     O .rwdata	00001060 jtag_uart
00807d10 l     O .rwdata	00000120 lcd
00807e30 l     O .rwdata	000000c4 uart
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00802dcc l     F .text	0000020c altera_avalon_jtag_uart_irq
00802fd8 l     F .text	000000a8 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
008084c4 l     O .rwdata	00000004 colstart
00803618 l     F .text	000000b8 lcd_write_command
008036d0 l     F .text	000000d8 lcd_write_data
008037a8 l     F .text	000000d0 lcd_clear_screen
00803878 l     F .text	000001ec lcd_repaint_screen
00803a64 l     F .text	000000cc lcd_scroll_up
00803b30 l     F .text	000002bc lcd_handle_escape
008042d4 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0080451c l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
008047dc l     F .text	0000009c altera_avalon_uart_irq
00804878 l     F .text	000000e4 altera_avalon_uart_rxirq
0080495c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00804af8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00804d24 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00805060 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
008051c8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
008051f4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
008056ac l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
008057ec l     F .text	00000050 alt_get_errno
0080583c l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00806b2b l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0080809c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_exit.c
00809dfc g     O .bss	00000004 alt_instruction_exception_handler
00809d38 g     O .bss	00000001 g40
00802a18 g     F .text	0000007c alt_main
00809d39 g     O .bss	00000001 APace
00809e04 g     O .bss	00000100 alt_irq
00809d3a g     O .bss	00000001 g19_e2
00809d3b g     O .bss	00000001 g4
008084f4 g       *ABS*	00000000 __flash_rwdata_start
00809d3c g     O .bss	00000001 g19
00809d3d g     O .bss	00000001 g77_fix0
00809d3e g     O .bss	00000001 AVIEnd
00809d3f g     O .bss	00000001 g55
00809d40 g     O .bss	00000001 g27
00809d41 g     O .bss	00000001 g3
00809d42 g     O .bss	00000001 PRE_g63
00809d43 g     O .bss	00000001 PRE_g27
00809d44 g     O .bss	00000001 g55b
00809d45 g     O .bss	00000001 g47
00809d46 g     O .bss	00000001 g42
00809d47 g     O .bss	00000001 g9
00809d48 g     O .bss	00000001 _cg7
00809d4c g     O .bss	00000004 _PRE_GO
00809d50 g     O .bss	00000001 PRE_g3
00809d51 g     O .bss	00000001 g31_e3
00805c98 g     F .text	00000024 altera_nios2_gen2_irq_init
00800000 g     F .entry	0000001c __reset
00809d52 g     O .bss	00000001 PRE_g13
00800020 g       *ABS*	00000000 __flash_exceptions_start
00809d53 g     O .bss	00000001 PRE_g72
00809e00 g     O .bss	00000004 errno
00809d54 g     O .bss	00000001 g44
00809d55 g     O .bss	00000001 VRPExpired
00809d56 g     O .bss	00000001 AEIStop
00809dec g     O .bss	00000004 alt_argv
008104c0 g       *ABS*	00000000 _gp
00805c68 g     F .text	00000030 usleep
00800364 g     F .text	00000114 reset
00809d57 g     O .bss	00000001 g1
00809d58 g     O .bss	00000001 g61
00807f1c g     O .rwdata	00000180 alt_fd_list
00809d59 g     O .bss	00000001 g71
00805e14 g     F .text	00000090 alt_find_dev
00806260 g     F .text	00000148 memcpy
00809d5a g     O .bss	00000001 g82
00805770 g     F .text	0000007c alt_io_redirect
00809d5b g     O .bss	00000001 PRE_g69
008069e8 g       *ABS*	00000000 __DTOR_END__
00809d5c g     O .bss	00000001 g12
008060fc g     F .text	0000009c alt_exception_cause_generated_bad_addr
00809d5d g     O .bss	00000001 g52
00809d5e g     O .bss	00000001 g58_e6
00809d5f g     O .bss	00000001 _cg46
008031d8 g     F .text	0000021c altera_avalon_jtag_uart_read
00809d60 g     O .bss	00000001 _cg74
008068f8 g     F .text	00000064 .hidden __udivsi3
00809d61 g     O .bss	00000001 g17
00809d62 g     O .bss	00000001 g76
00809d63 g     O .bss	00000001 g31
0080606c g     F .text	00000090 alt_icache_flush
00809d64 g     O .bss	00000001 g37
00809d65 g     O .bss	00000001 g62
00809d66 g     O .bss	00000001 g41
00809d67 g     O .bss	00000001 _cg61
00809d68 g     O .bss	00000001 _cg26
00809d69 g     O .bss	00000001 AVIStop
008084d8 g     O .rwdata	00000004 alt_max_fd
00809d6a g     O .bss	00000001 _cg34
00809d6b g     O .bss	00000001 g18
0080277c g     F .text	000001b0 alt_irq_register
00809d6c g     O .bss	00000001 ASense
008084ec g     O .rwdata	00000004 _global_impure_ptr
00809d6d g     O .bss	00000001 g48
00809f04 g       *ABS*	00000000 __bss_end
008055bc g     F .text	000000f0 alt_iic_isr_register
00809d6e g     O .bss	00000001 VR
00805b60 g     F .text	00000108 alt_tick
00809d6f g     O .bss	00000001 g38
00804730 g     F .text	000000ac altera_avalon_uart_init
00805570 g     F .text	0000004c alt_ic_irq_enabled
00809d70 g     O .bss	00000001 PRE_g42
00805ac4 g     F .text	0000009c alt_alarm_stop
00809de4 g     O .bss	00000004 alt_irq_active
01080000 g       *ABS*	00000000 __alt_mem_onchip_mem
008000fc g     F .exceptions	000000d4 alt_irq_handler
00807ef4 g     O .rwdata	00000028 alt_dev_null
00809d71 g     O .bss	00000001 _cg43
00805180 g     F .text	00000048 alt_dcache_flush_all
00809d72 g     O .bss	00000001 g14b
00809d73 g     O .bss	00000001 g64
00809d74 g     O .bss	00000001 g21
00809d75 g     O .bss	00000001 _cg14
00809d76 g     O .bss	00000001 g79
00809d77 g     O .bss	00000001 g34
008084f4 g       *ABS*	00000000 __ram_rwdata_end
00809d78 g     O .bss	00000001 g5
008084d0 g     O .rwdata	00000008 alt_dev_list
00809d79 g     O .bss	00000001 g49
00809d7a g     O .bss	00000001 g2
00809d7b g     O .bss	00000001 g7
00809d7c g     O .bss	00000001 _cg53
00809d7d g     O .bss	00000001 _cg16
00806cb0 g       *ABS*	00000000 __ram_rodata_end
00809d7e g     O .bss	00000001 g67_e7
00809d7f g     O .bss	00000001 PVARPStart
00809d80 g     O .bss	00000001 g80
00809d81 g     O .bss	00000001 PRE_g25
0080695c g     F .text	00000058 .hidden __umodsi3
00809f04 g       *ABS*	00000000 end
00803dec g     F .text	000004e8 altera_avalon_lcd_16207_write
00809d82 g     O .bss	00000001 g77_e1_fix
00809d83 g     O .bss	00000001 g59
00809d84 g     O .bss	00000001 g54
00804d74 g     F .text	000001ac altera_avalon_uart_write
00809d85 g     O .bss	00000001 g66
00809d86 g     O .bss	00000001 g23
00802d04 g     F .text	000000c8 altera_avalon_jtag_uart_init
008001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
008069e8 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
00809d87 g     O .bss	00000001 _cg48
00809d88 g     O .bss	00000001 AVIExpired
00804594 g     F .text	0000008c alt_avalon_timer_sc_init
00804680 g     F .text	00000060 altera_avalon_uart_write_fd
008046e0 g     F .text	00000050 altera_avalon_uart_close_fd
008033f4 g     F .text	00000224 altera_avalon_jtag_uart_write
00809d89 g     O .bss	00000001 g14
00809d8a g     O .bss	00000001 PRE_g79
00809d8b g     O .bss	00000001 PRE_g36
00809d8c g     O .bss	00000001 VRPStart
00806680 g     F .text	00000180 __call_exitprocs
00800244 g     F .text	0000004c _start
00809df4 g     O .bss	00000004 _alt_tick_rate
00809d8d g     O .bss	00000001 g56
00809d8e g     O .bss	00000001 PRE_g52
00809d8f g     O .bss	00000001 VSense
00809df8 g     O .bss	00000004 _alt_nticks
00809d90 g     O .bss	00000001 PRE_g6
00802b04 g     F .text	0000009c alt_sys_init
00809d91 g     O .bss	00000001 g78
00809d92 g     O .bss	00000001 g33
00806568 g     F .text	00000118 __register_exitproc
00809d93 g     O .bss	00000001 g11_e1
00803080 g     F .text	00000068 altera_avalon_jtag_uart_close
00806cb0 g       *ABS*	00000000 __ram_rwdata_start
008069e8 g       *ABS*	00000000 __ram_rodata_start
00809d94 g     O .bss	00000001 g50_e5
00809d95 g     O .bss	00000001 _cg29
00802ba0 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00809d96 g     O .bss	00000001 g35
00805fb8 g     F .text	000000b4 alt_get_fd
00809d97 g     O .bss	00000001 _cg38
00805cbc g     F .text	00000158 alt_busy_sleep
00809d98 g     O .bss	00000001 g15
00809d99 g     O .bss	00000001 _GO
008061e4 g     F .text	0000007c memcmp
00802c60 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00809d9a g     O .bss	00000001 PRE_g54
00809f04 g       *ABS*	00000000 __alt_stack_base
00802cb0 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00809d9b g     O .bss	00000001 VRPStop
00809d9c g     O .bss	00000001 g81_e2
00800478 g     F .text	00002304 tick
00809d9d g     O .bss	00000001 g63
00809d9e g     O .bss	00000001 g20
00809d9f g     O .bss	00000001 g60
00809da0 g     O .bss	00000001 _cg10
00809da1 g     O .bss	00000001 AVIStart
00805ea4 g     F .text	00000114 alt_find_file
00805244 g     F .text	000000a4 alt_dev_llist_insert
00809da2 g     O .bss	00000001 _cg22
00809d38 g       *ABS*	00000000 __bss_start
00809da3 g     O .bss	00000001 g43
008063a8 g     F .text	00000128 memset
00800310 g     F .text	00000054 main
00809da4 g     O .bss	00000001 _cg65
00809df0 g     O .bss	00000004 alt_envp
00802c00 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00809da5 g     O .bss	00000001 g53b
00809da6 g     O .bss	00000001 g36
00804380 g     F .text	0000013c altera_avalon_lcd_16207_init
00809da7 g     O .bss	00000001 g76_e8
00809da8 g     O .bss	00000001 g46
008084dc g     O .rwdata	00000004 alt_errno
00809da9 g     O .bss	00000001 g50
00809daa g     O .bss	00000001 g51
00806800 g     F .text	00000084 .hidden __divsi3
008069e8 g       *ABS*	00000000 __CTOR_END__
00809dab g     O .bss	00000001 PRE_g60
00809dac g     O .bss	00000001 _cg70
008069e8 g       *ABS*	00000000 __flash_rodata_start
008069e8 g       *ABS*	00000000 __DTOR_LIST__
00802acc g     F .text	00000038 alt_irq_init
00805a60 g     F .text	00000064 alt_release_fd
00809dad g     O .bss	00000001 g13
00809dae g     O .bss	00000001 g53
00809daf g     O .bss	00000001 g8
00809db0 g     O .bss	00000001 g57
00806198 g     F .text	00000014 atexit
00809db1 g     O .bss	00000001 g70
00809db2 g     O .bss	00000001 AR
008084f0 g     O .rwdata	00000004 _impure_ptr
00809de8 g     O .bss	00000004 alt_argc
00809db3 g     O .bss	00000001 g6
00809db4 g     O .bss	00000001 _cg56
00805348 g     F .text	00000060 _do_dtors
00809db5 g     O .bss	00000001 g72
00809db6 g     O .bss	00000001 g81
00800020 g       .exceptions	00000000 alt_irq_entry
00809db7 g     O .bss	00000001 PRE_g33
008044bc g     F .text	00000060 altera_avalon_lcd_16207_write_fd
00809db8 g     O .bss	00000001 _cg9
008084c8 g     O .rwdata	00000008 alt_fs_list
00809db9 g     O .bss	00000001 g0
00809dba g     O .bss	00000001 _cg17
00809dbb g     O .bss	00000001 g75
00809dbc g     O .bss	00000001 g30
00800020 g       *ABS*	00000000 __ram_exceptions_start
00809dbd g     O .bss	00000001 PRE_g15
00809dbe g     O .bss	00000001 PRE_g21
00809dbf g     O .bss	00000001 g16
00809dc0 g     O .bss	00000001 _cg24
008053dc g     F .text	00000050 alt_ic_isr_register
00809dc1 g     O .bss	00000001 g58
00809dc2 g     O .bss	00000001 g68
00809dc3 g     O .bss	00000001 g25
008084f4 g       *ABS*	00000000 _edata
00804620 g     F .text	00000060 altera_avalon_uart_read_fd
00800290 g     F .text	00000080 button_interrupt
00809dc4 g     O .bss	00000001 PVARPStop
00809f04 g       *ABS*	00000000 _end
00809dc5 g     O .bss	00000001 AEIExpired
00809dc6 g     O .bss	00000001 g11
00800244 g       *ABS*	00000000 __ram_exceptions_end
008030e8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00809dc7 g     O .bss	00000001 g65
00809dc8 g     O .bss	00000001 g22
00809dc9 g     O .bss	00000001 g28
00809dca g     O .bss	00000001 g73
00809dcb g     O .bss	00000001 g16b
008054cc g     F .text	000000a4 alt_ic_irq_disable
008061ac g     F .text	00000038 exit
00809dcc g     O .bss	00000001 g40_e4
00809dcd g     O .bss	00000001 g77
00809dce g     O .bss	00000001 g32
00806884 g     F .text	00000074 .hidden __modsi3
008084e8 g     O .rwdata	00000004 __ctype_ptr__
00809dcf g     O .bss	00000001 AEIStart
00809dd0 g     O .bss	00000001 g45
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00800000 g       *ABS*	00000000 __alt_mem_sdram
00809dd1 g     O .bss	00000001 _cg55
00809dd2 g     O .bss	00000001 PRE_g45
00806a2a g     O .rodata	00000101 _ctype_
00804aa4 g     F .text	00000054 altera_avalon_uart_close
008069b4 g     F .text	00000034 _exit
00804f20 g     F .text	00000140 alt_alarm_start
00809dd3 g     O .bss	00000001 VPace
008064d0 g     F .text	00000098 strlen
00809dd4 g     O .bss	00000001 g39
00805908 g     F .text	00000158 open
00809dd5 g     O .bss	00000001 _cg49
008053a8 g     F .text	00000034 alt_icache_flush_all
00809dd6 g     O .bss	00000001 g29
00809dd7 g     O .bss	00000001 _cg4
00809dd8 g     O .bss	00000001 g67
00809dd9 g     O .bss	00000001 g24
008084c0 g     O .rwdata	00000004 alt_priority_mask
00809dda g     O .bss	00000001 AEIEnd
0080542c g     F .text	000000a0 alt_ic_irq_enable
00804b48 g     F .text	000001dc altera_avalon_uart_read
00809ddb g     O .bss	00000001 g10
008084e0 g     O .rwdata	00000008 alt_alarm_list
00809ddc g     O .bss	00000001 PVARPExpired
008052e8 g     F .text	00000060 _do_ctors
00809ddd g     O .bss	00000001 g26b
00809dde g     O .bss	00000001 g69
00809ddf g     O .bss	00000001 g26
008050b0 g     F .text	000000d0 close
00802994 g     F .text	00000084 alt_load
00809de0 g     O .bss	00000001 g77_e1
00809de1 g     O .bss	00000001 g74



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_mem_onchip_mem+0xff780004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409114 	ori	at,at,580
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d00 	call	8001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001426 	beq	r2,zero,80018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80013c:	00802074 	movhi	r2,129
  800140:	10a78104 	addi	r2,r2,-25084
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10a78104 	addi	r2,r2,-25084
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	1105883a 	add	r2,r2,r4
  800168:	10800104 	addi	r2,r2,4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	1009883a 	mov	r4,r2
  800174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
  800178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  80017c:	0005313a 	rdctl	r2,ipending
  800180:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800184:	e0bfff17 	ldw	r2,-4(fp)
  800188:	00000706 	br	8001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
  80018c:	e0bffc17 	ldw	r2,-16(fp)
  800190:	1085883a 	add	r2,r2,r2
  800194:	e0bffc15 	stw	r2,-16(fp)
      i++;
  800198:	e0bffd17 	ldw	r2,-12(fp)
  80019c:	10800044 	addi	r2,r2,1
  8001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a4:	003fe106 	br	80012c <__alt_mem_onchip_mem+0xff78012c>

    active = alt_irq_pending ();
  8001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001ac:	e0bffb17 	ldw	r2,-20(fp)
  8001b0:	103fdb1e 	bne	r2,zero,800120 <__alt_mem_onchip_mem+0xff780120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b4:	0001883a 	nop
}
  8001b8:	0001883a 	nop
  8001bc:	e037883a 	mov	sp,fp
  8001c0:	dfc00117 	ldw	ra,4(sp)
  8001c4:	df000017 	ldw	fp,0(sp)
  8001c8:	dec00204 	addi	sp,sp,8
  8001cc:	f800283a 	ret

008001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d0:	defffb04 	addi	sp,sp,-20
  8001d4:	dfc00415 	stw	ra,16(sp)
  8001d8:	df000315 	stw	fp,12(sp)
  8001dc:	df000304 	addi	fp,sp,12
  8001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e4:	000531fa 	rdctl	r2,exception
  8001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001ec:	e0bffd17 	ldw	r2,-12(fp)
  8001f0:	10801f0c 	andi	r2,r2,124
  8001f4:	1004d0ba 	srli	r2,r2,2
  8001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  8001fc:	0005333a 	rdctl	r2,badaddr
  800200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800204:	d0a64f17 	ldw	r2,-26308(gp)
  800208:	10000726 	beq	r2,zero,800228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  80020c:	d0a64f17 	ldw	r2,-26308(gp)
  800210:	e0fffd17 	ldw	r3,-12(fp)
  800214:	e1bffe17 	ldw	r6,-8(fp)
  800218:	e17fff17 	ldw	r5,-4(fp)
  80021c:	1809883a 	mov	r4,r3
  800220:	103ee83a 	callr	r2
  800224:	00000206 	br	800230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  80022c:	0005883a 	mov	r2,zero
}
  800230:	e037883a 	mov	sp,fp
  800234:	dfc00117 	ldw	ra,4(sp)
  800238:	df000017 	ldw	fp,0(sp)
  80023c:	dec00204 	addi	sp,sp,8
  800240:	f800283a 	ret

Disassembly of section .text:

00800244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  800248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  80024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800250:	00bffd16 	blt	zero,r2,800248 <__alt_mem_onchip_mem+0xff780248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800254:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  80025c:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800260:	d6813014 	ori	gp,gp,1216
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800264:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800268:	10a74e14 	ori	r2,r2,40248

    movhi r3, %hi(__bss_end)
  80026c:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800270:	18e7c114 	ori	r3,r3,40708

    beq r2, r3, 1f
  800274:	10c00326 	beq	r2,r3,800284 <_start+0x40>

0:
    stw zero, (r2)
  800278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  80027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800280:	10fffd36 	bltu	r2,r3,800278 <__alt_mem_onchip_mem+0xff780278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800284:	08029940 	call	802994 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  800288:	0802a180 	call	802a18 <alt_main>

0080028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  80028c:	003fff06 	br	80028c <__alt_mem_onchip_mem+0xff78028c>

00800290 <button_interrupt>:

#include "main.h"
#include "pacemaker.h"

//button interrupt function for ASense and VSense
void button_interrupt(void* context, alt_u32 id) {
  800290:	defffd04 	addi	sp,sp,-12
  800294:	df000215 	stw	fp,8(sp)
  800298:	df000204 	addi	fp,sp,8
  80029c:	e13ffe15 	stw	r4,-8(fp)
  8002a0:	e17fff15 	stw	r5,-4(fp)

	VSense = !(IORD_ALTERA_AVALON_PIO_DATA(BUTTONS_BASE) & 1<<0);
  8002a4:	00804434 	movhi	r2,272
  8002a8:	10842804 	addi	r2,r2,4256
  8002ac:	10800037 	ldwio	r2,0(r2)
  8002b0:	1080004c 	andi	r2,r2,1
  8002b4:	1005003a 	cmpeq	r2,r2,zero
  8002b8:	1007883a 	mov	r3,r2
  8002bc:	00802074 	movhi	r2,129
  8002c0:	10a763c4 	addi	r2,r2,-25201
  8002c4:	10c00005 	stb	r3,0(r2)
	ASense = !(IORD_ALTERA_AVALON_PIO_DATA(BUTTONS_BASE) & 1<<1);
  8002c8:	00804434 	movhi	r2,272
  8002cc:	10842804 	addi	r2,r2,4256
  8002d0:	10800037 	ldwio	r2,0(r2)
  8002d4:	1080008c 	andi	r2,r2,2
  8002d8:	1005003a 	cmpeq	r2,r2,zero
  8002dc:	1007883a 	mov	r3,r2
  8002e0:	00802074 	movhi	r2,129
  8002e4:	10a75b04 	addi	r2,r2,-25236
  8002e8:	10c00005 	stb	r3,0(r2)

	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(BUTTONS_BASE, 0);
  8002ec:	0007883a 	mov	r3,zero
  8002f0:	00804434 	movhi	r2,272
  8002f4:	10842b04 	addi	r2,r2,4268
  8002f8:	10c00035 	stwio	r3,0(r2)
}
  8002fc:	0001883a 	nop
  800300:	e037883a 	mov	sp,fp
  800304:	df000017 	ldw	fp,0(sp)
  800308:	dec00104 	addi	sp,sp,4
  80030c:	f800283a 	ret

00800310 <main>:

int main(){
  800310:	defffd04 	addi	sp,sp,-12
  800314:	dfc00215 	stw	ra,8(sp)
  800318:	df000115 	stw	fp,4(sp)
  80031c:	df000104 	addi	fp,sp,4
	reset();
  800320:	08003640 	call	800364 <reset>
	while(1){
		void* context = 0;
  800324:	e03fff15 	stw	zero,-4(fp)
		//clear edge capture register
		IOWR_ALTERA_AVALON_PIO_EDGE_CAP(BUTTONS_BASE, 0);
  800328:	0007883a 	mov	r3,zero
  80032c:	00804434 	movhi	r2,272
  800330:	10842b04 	addi	r2,r2,4268
  800334:	10c00035 	stwio	r3,0(r2)
		//enable interrupts for all buttons
		IOWR_ALTERA_AVALON_PIO_IRQ_MASK(BUTTONS_BASE, 0x7);
  800338:	00c001c4 	movi	r3,7
  80033c:	00804434 	movhi	r2,272
  800340:	10842a04 	addi	r2,r2,4264
  800344:	10c00035 	stwio	r3,0(r2)
		//register the button interrupt ISR
		alt_irq_register(BUTTONS_IRQ, context, button_interrupt);
  800348:	01802034 	movhi	r6,128
  80034c:	3180a404 	addi	r6,r6,656
  800350:	e17fff17 	ldw	r5,-4(fp)
  800354:	01000104 	movi	r4,4
  800358:	080277c0 	call	80277c <alt_irq_register>

		tick();
  80035c:	08004780 	call	800478 <tick>
	}
  800360:	003ff006 	br	800324 <__alt_mem_onchip_mem+0xff780324>

00800364 <reset>:
char g77_fix0;
char g77_e1_fix;
char g77_e1;
char g81_e2;
int _PRE_GO;
void reset(){
  800364:	deffff04 	addi	sp,sp,-4
  800368:	df000015 	stw	fp,0(sp)
  80036c:	d839883a 	mov	fp,sp
   _GO = 1;
  800370:	00802074 	movhi	r2,129
  800374:	10a76644 	addi	r2,r2,-25191
  800378:	00c00044 	movi	r3,1
  80037c:	10c00005 	stb	r3,0(r2)
   _PRE_GO = 0;
  800380:	00802074 	movhi	r2,129
  800384:	10a75304 	addi	r2,r2,-25268
  800388:	10000015 	stw	zero,0(r2)
   PRE_g3 = 0;
  80038c:	00802074 	movhi	r2,129
  800390:	10a75404 	addi	r2,r2,-25264
  800394:	10000005 	stb	zero,0(r2)
   PRE_g6 = 0;
  800398:	00802074 	movhi	r2,129
  80039c:	10a76404 	addi	r2,r2,-25200
  8003a0:	10000005 	stb	zero,0(r2)
   PRE_g13 = 0;
  8003a4:	00802074 	movhi	r2,129
  8003a8:	10a75484 	addi	r2,r2,-25262
  8003ac:	10000005 	stb	zero,0(r2)
   PRE_g15 = 0;
  8003b0:	00802074 	movhi	r2,129
  8003b4:	10a76f44 	addi	r2,r2,-25155
  8003b8:	10000005 	stb	zero,0(r2)
   PRE_g21 = 0;
  8003bc:	00802074 	movhi	r2,129
  8003c0:	10a76f84 	addi	r2,r2,-25154
  8003c4:	10000005 	stb	zero,0(r2)
   PRE_g25 = 0;
  8003c8:	00802074 	movhi	r2,129
  8003cc:	10a76044 	addi	r2,r2,-25215
  8003d0:	10000005 	stb	zero,0(r2)
   PRE_g27 = 0;
  8003d4:	00802074 	movhi	r2,129
  8003d8:	10a750c4 	addi	r2,r2,-25277
  8003dc:	10000005 	stb	zero,0(r2)
   PRE_g33 = 0;
  8003e0:	00802074 	movhi	r2,129
  8003e4:	10a76dc4 	addi	r2,r2,-25161
  8003e8:	10000005 	stb	zero,0(r2)
   PRE_g36 = 0;
  8003ec:	00802074 	movhi	r2,129
  8003f0:	10a762c4 	addi	r2,r2,-25205
  8003f4:	10000005 	stb	zero,0(r2)
   PRE_g42 = 0;
  8003f8:	00802074 	movhi	r2,129
  8003fc:	10a75c04 	addi	r2,r2,-25232
  800400:	10000005 	stb	zero,0(r2)
   PRE_g45 = 0;
  800404:	00802074 	movhi	r2,129
  800408:	10a77484 	addi	r2,r2,-25134
  80040c:	10000005 	stb	zero,0(r2)
   PRE_g52 = 0;
  800410:	00802074 	movhi	r2,129
  800414:	10a76384 	addi	r2,r2,-25202
  800418:	10000005 	stb	zero,0(r2)
   PRE_g54 = 0;
  80041c:	00802074 	movhi	r2,129
  800420:	10a76684 	addi	r2,r2,-25190
  800424:	10000005 	stb	zero,0(r2)
   PRE_g60 = 0;
  800428:	00802074 	movhi	r2,129
  80042c:	10a76ac4 	addi	r2,r2,-25173
  800430:	10000005 	stb	zero,0(r2)
   PRE_g63 = 0;
  800434:	00802074 	movhi	r2,129
  800438:	10a75084 	addi	r2,r2,-25278
  80043c:	10000005 	stb	zero,0(r2)
   PRE_g69 = 0;
  800440:	00802074 	movhi	r2,129
  800444:	10a756c4 	addi	r2,r2,-25253
  800448:	10000005 	stb	zero,0(r2)
   PRE_g72 = 0;
  80044c:	00802074 	movhi	r2,129
  800450:	10a754c4 	addi	r2,r2,-25261
  800454:	10000005 	stb	zero,0(r2)
   PRE_g79 = 0;
  800458:	00802074 	movhi	r2,129
  80045c:	10a76284 	addi	r2,r2,-25206
  800460:	10000005 	stb	zero,0(r2)
   return;
  800464:	0001883a 	nop
}
  800468:	e037883a 	mov	sp,fp
  80046c:	df000017 	ldw	fp,0(sp)
  800470:	dec00104 	addi	sp,sp,4
  800474:	f800283a 	ret

00800478 <tick>:
void tick(){
  800478:	deffff04 	addi	sp,sp,-4
  80047c:	df000015 	stw	fp,0(sp)
  800480:	d839883a 	mov	fp,sp
   if(_PRE_GO == 1){
  800484:	00802074 	movhi	r2,129
  800488:	10a75304 	addi	r2,r2,-25268
  80048c:	10800017 	ldw	r2,0(r2)
  800490:	10800058 	cmpnei	r2,r2,1
  800494:	1000031e 	bne	r2,zero,8004a4 <tick+0x2c>
      _GO = 0;
  800498:	00802074 	movhi	r2,129
  80049c:	10a76644 	addi	r2,r2,-25191
  8004a0:	10000005 	stb	zero,0(r2)
   }
   {
      g0 = _GO;
  8004a4:	00802074 	movhi	r2,129
  8004a8:	10a76644 	addi	r2,r2,-25191
  8004ac:	10c00003 	ldbu	r3,0(r2)
  8004b0:	00802074 	movhi	r2,129
  8004b4:	10a76e44 	addi	r2,r2,-25159
  8004b8:	10c00005 	stb	r3,0(r2)
      g1 = g0;
  8004bc:	00802074 	movhi	r2,129
  8004c0:	10a76e44 	addi	r2,r2,-25159
  8004c4:	10c00003 	ldbu	r3,0(r2)
  8004c8:	00802074 	movhi	r2,129
  8004cc:	10a755c4 	addi	r2,r2,-25257
  8004d0:	10c00005 	stb	r3,0(r2)
      g2 = g1;
  8004d4:	00802074 	movhi	r2,129
  8004d8:	10a755c4 	addi	r2,r2,-25257
  8004dc:	10c00003 	ldbu	r3,0(r2)
  8004e0:	00802074 	movhi	r2,129
  8004e4:	10a75e84 	addi	r2,r2,-25222
  8004e8:	10c00005 	stb	r3,0(r2)
      g7 =(PRE_g6);
  8004ec:	00802074 	movhi	r2,129
  8004f0:	10a76404 	addi	r2,r2,-25200
  8004f4:	10c00003 	ldbu	r3,0(r2)
  8004f8:	00802074 	movhi	r2,129
  8004fc:	10a75ec4 	addi	r2,r2,-25221
  800500:	10c00005 	stb	r3,0(r2)
      _cg7 = VSense;
  800504:	00802074 	movhi	r2,129
  800508:	10a763c4 	addi	r2,r2,-25201
  80050c:	10c00003 	ldbu	r3,0(r2)
  800510:	00802074 	movhi	r2,129
  800514:	10a75204 	addi	r2,r2,-25272
  800518:	10c00005 	stb	r3,0(r2)
      g9 =(g7&&(!(_cg7)));
  80051c:	00802074 	movhi	r2,129
  800520:	10a75ec4 	addi	r2,r2,-25221
  800524:	10800003 	ldbu	r2,0(r2)
  800528:	10803fcc 	andi	r2,r2,255
  80052c:	1080201c 	xori	r2,r2,128
  800530:	10bfe004 	addi	r2,r2,-128
  800534:	10000926 	beq	r2,zero,80055c <tick+0xe4>
  800538:	00802074 	movhi	r2,129
  80053c:	10a75204 	addi	r2,r2,-25272
  800540:	10800003 	ldbu	r2,0(r2)
  800544:	10803fcc 	andi	r2,r2,255
  800548:	1080201c 	xori	r2,r2,128
  80054c:	10bfe004 	addi	r2,r2,-128
  800550:	1000021e 	bne	r2,zero,80055c <tick+0xe4>
  800554:	00800044 	movi	r2,1
  800558:	00000106 	br	800560 <tick+0xe8>
  80055c:	0005883a 	mov	r2,zero
  800560:	1007883a 	mov	r3,r2
  800564:	00802074 	movhi	r2,129
  800568:	10a751c4 	addi	r2,r2,-25273
  80056c:	10c00005 	stb	r3,0(r2)
      _cg9 = AVIExpired;
  800570:	00802074 	movhi	r2,129
  800574:	10a76204 	addi	r2,r2,-25208
  800578:	10c00003 	ldbu	r3,0(r2)
  80057c:	00802074 	movhi	r2,129
  800580:	10a76e04 	addi	r2,r2,-25160
  800584:	10c00005 	stb	r3,0(r2)
      g80 =(PRE_g79);
  800588:	00802074 	movhi	r2,129
  80058c:	10a76284 	addi	r2,r2,-25206
  800590:	10c00003 	ldbu	r3,0(r2)
  800594:	00802074 	movhi	r2,129
  800598:	10a76004 	addi	r2,r2,-25216
  80059c:	10c00005 	stb	r3,0(r2)
      g78 = g0;
  8005a0:	00802074 	movhi	r2,129
  8005a4:	10a76e44 	addi	r2,r2,-25159
  8005a8:	10c00003 	ldbu	r3,0(r2)
  8005ac:	00802074 	movhi	r2,129
  8005b0:	10a76444 	addi	r2,r2,-25199
  8005b4:	10c00005 	stb	r3,0(r2)
      g79 =(g80||g78);
  8005b8:	00802074 	movhi	r2,129
  8005bc:	10a76004 	addi	r2,r2,-25216
  8005c0:	10800003 	ldbu	r2,0(r2)
  8005c4:	10803fcc 	andi	r2,r2,255
  8005c8:	1080201c 	xori	r2,r2,128
  8005cc:	10bfe004 	addi	r2,r2,-128
  8005d0:	1000071e 	bne	r2,zero,8005f0 <tick+0x178>
  8005d4:	00802074 	movhi	r2,129
  8005d8:	10a76444 	addi	r2,r2,-25199
  8005dc:	10800003 	ldbu	r2,0(r2)
  8005e0:	10803fcc 	andi	r2,r2,255
  8005e4:	1080201c 	xori	r2,r2,128
  8005e8:	10bfe004 	addi	r2,r2,-128
  8005ec:	10000226 	beq	r2,zero,8005f8 <tick+0x180>
  8005f0:	00800044 	movi	r2,1
  8005f4:	00000106 	br	8005fc <tick+0x184>
  8005f8:	0005883a 	mov	r2,zero
  8005fc:	1007883a 	mov	r3,r2
  800600:	00802074 	movhi	r2,129
  800604:	10a75d84 	addi	r2,r2,-25226
  800608:	10c00005 	stb	r3,0(r2)
      if(g79){
  80060c:	00802074 	movhi	r2,129
  800610:	10a75d84 	addi	r2,r2,-25226
  800614:	10800003 	ldbu	r2,0(r2)
  800618:	10803fcc 	andi	r2,r2,255
  80061c:	1080201c 	xori	r2,r2,128
  800620:	10bfe004 	addi	r2,r2,-128
  800624:	10002426 	beq	r2,zero,8006b8 <tick+0x240>
         AEIStart = 0;
  800628:	00802074 	movhi	r2,129
  80062c:	10a773c4 	addi	r2,r2,-25137
  800630:	10000005 	stb	zero,0(r2)
         AVIStart = 0;
  800634:	00802074 	movhi	r2,129
  800638:	10a76844 	addi	r2,r2,-25183
  80063c:	10000005 	stb	zero,0(r2)
         PVARPStart = 0;
  800640:	00802074 	movhi	r2,129
  800644:	10a75fc4 	addi	r2,r2,-25217
  800648:	10000005 	stb	zero,0(r2)
         VRPStart = 0;
  80064c:	00802074 	movhi	r2,129
  800650:	10a76304 	addi	r2,r2,-25204
  800654:	10000005 	stb	zero,0(r2)
         AEIStop = 0;
  800658:	00802074 	movhi	r2,129
  80065c:	10a75584 	addi	r2,r2,-25258
  800660:	10000005 	stb	zero,0(r2)
         AVIStop = 0;
  800664:	00802074 	movhi	r2,129
  800668:	10a75a44 	addi	r2,r2,-25239
  80066c:	10000005 	stb	zero,0(r2)
         PVARPStop = 0;
  800670:	00802074 	movhi	r2,129
  800674:	10a77104 	addi	r2,r2,-25148
  800678:	10000005 	stb	zero,0(r2)
         VRPStop = 0;
  80067c:	00802074 	movhi	r2,129
  800680:	10a766c4 	addi	r2,r2,-25189
  800684:	10000005 	stb	zero,0(r2)
         APace = 0;
  800688:	00802074 	movhi	r2,129
  80068c:	10a74e44 	addi	r2,r2,-25287
  800690:	10000005 	stb	zero,0(r2)
         VPace = 0;
  800694:	00802074 	movhi	r2,129
  800698:	10a774c4 	addi	r2,r2,-25133
  80069c:	10000005 	stb	zero,0(r2)
         AR = 0;
  8006a0:	00802074 	movhi	r2,129
  8006a4:	10a76c84 	addi	r2,r2,-25166
  8006a8:	10000005 	stb	zero,0(r2)
         VR = 0;
  8006ac:	00802074 	movhi	r2,129
  8006b0:	10a75b84 	addi	r2,r2,-25234
  8006b4:	10000005 	stb	zero,0(r2)
      }
      g46 =(PRE_g45);
  8006b8:	00802074 	movhi	r2,129
  8006bc:	10a77484 	addi	r2,r2,-25134
  8006c0:	10c00003 	ldbu	r3,0(r2)
  8006c4:	00802074 	movhi	r2,129
  8006c8:	10a76a04 	addi	r2,r2,-25176
  8006cc:	10c00005 	stb	r3,0(r2)
      _cg46 = ASense;
  8006d0:	00802074 	movhi	r2,129
  8006d4:	10a75b04 	addi	r2,r2,-25236
  8006d8:	10c00003 	ldbu	r3,0(r2)
  8006dc:	00802074 	movhi	r2,129
  8006e0:	10a757c4 	addi	r2,r2,-25249
  8006e4:	10c00005 	stb	r3,0(r2)
      g47 =(g46&&_cg46);
  8006e8:	00802074 	movhi	r2,129
  8006ec:	10a76a04 	addi	r2,r2,-25176
  8006f0:	10800003 	ldbu	r2,0(r2)
  8006f4:	10803fcc 	andi	r2,r2,255
  8006f8:	1080201c 	xori	r2,r2,128
  8006fc:	10bfe004 	addi	r2,r2,-128
  800700:	10000926 	beq	r2,zero,800728 <tick+0x2b0>
  800704:	00802074 	movhi	r2,129
  800708:	10a757c4 	addi	r2,r2,-25249
  80070c:	10800003 	ldbu	r2,0(r2)
  800710:	10803fcc 	andi	r2,r2,255
  800714:	1080201c 	xori	r2,r2,128
  800718:	10bfe004 	addi	r2,r2,-128
  80071c:	10000226 	beq	r2,zero,800728 <tick+0x2b0>
  800720:	00800044 	movi	r2,1
  800724:	00000106 	br	80072c <tick+0x2b4>
  800728:	0005883a 	mov	r2,zero
  80072c:	1007883a 	mov	r3,r2
  800730:	00802074 	movhi	r2,129
  800734:	10a75144 	addi	r2,r2,-25275
  800738:	10c00005 	stb	r3,0(r2)
      if(g47){
  80073c:	00802074 	movhi	r2,129
  800740:	10a75144 	addi	r2,r2,-25275
  800744:	10800003 	ldbu	r2,0(r2)
  800748:	10803fcc 	andi	r2,r2,255
  80074c:	1080201c 	xori	r2,r2,128
  800750:	10bfe004 	addi	r2,r2,-128
  800754:	10000426 	beq	r2,zero,800768 <tick+0x2f0>
         AEIStop =(AEIStop||1);
  800758:	00802074 	movhi	r2,129
  80075c:	10a75584 	addi	r2,r2,-25258
  800760:	00c00044 	movi	r3,1
  800764:	10c00005 	stb	r3,0(r2)
      }
      g55 =(PRE_g54);
  800768:	00802074 	movhi	r2,129
  80076c:	10a76684 	addi	r2,r2,-25190
  800770:	10c00003 	ldbu	r3,0(r2)
  800774:	00802074 	movhi	r2,129
  800778:	10a74fc4 	addi	r2,r2,-25281
  80077c:	10c00005 	stb	r3,0(r2)
      g55b = g55;
  800780:	00802074 	movhi	r2,129
  800784:	10a74fc4 	addi	r2,r2,-25281
  800788:	10c00003 	ldbu	r3,0(r2)
  80078c:	00802074 	movhi	r2,129
  800790:	10a75104 	addi	r2,r2,-25276
  800794:	10c00005 	stb	r3,0(r2)
      _cg55 = AEIStop;
  800798:	00802074 	movhi	r2,129
  80079c:	10a75584 	addi	r2,r2,-25258
  8007a0:	10c00003 	ldbu	r3,0(r2)
  8007a4:	00802074 	movhi	r2,129
  8007a8:	10a77444 	addi	r2,r2,-25135
  8007ac:	10c00005 	stb	r3,0(r2)
      g56 =(g55b&&(!(_cg55)));
  8007b0:	00802074 	movhi	r2,129
  8007b4:	10a75104 	addi	r2,r2,-25276
  8007b8:	10800003 	ldbu	r2,0(r2)
  8007bc:	10803fcc 	andi	r2,r2,255
  8007c0:	1080201c 	xori	r2,r2,128
  8007c4:	10bfe004 	addi	r2,r2,-128
  8007c8:	10000926 	beq	r2,zero,8007f0 <tick+0x378>
  8007cc:	00802074 	movhi	r2,129
  8007d0:	10a77444 	addi	r2,r2,-25135
  8007d4:	10800003 	ldbu	r2,0(r2)
  8007d8:	10803fcc 	andi	r2,r2,255
  8007dc:	1080201c 	xori	r2,r2,128
  8007e0:	10bfe004 	addi	r2,r2,-128
  8007e4:	1000021e 	bne	r2,zero,8007f0 <tick+0x378>
  8007e8:	00800044 	movi	r2,1
  8007ec:	00000106 	br	8007f4 <tick+0x37c>
  8007f0:	0005883a 	mov	r2,zero
  8007f4:	1007883a 	mov	r3,r2
  8007f8:	00802074 	movhi	r2,129
  8007fc:	10a76344 	addi	r2,r2,-25203
  800800:	10c00005 	stb	r3,0(r2)
      _cg56 = AEIExpired;
  800804:	00802074 	movhi	r2,129
  800808:	10a77144 	addi	r2,r2,-25147
  80080c:	10c00003 	ldbu	r3,0(r2)
  800810:	00802074 	movhi	r2,129
  800814:	10a76d04 	addi	r2,r2,-25164
  800818:	10c00005 	stb	r3,0(r2)
      g57 =(g56&&_cg56);
  80081c:	00802074 	movhi	r2,129
  800820:	10a76344 	addi	r2,r2,-25203
  800824:	10800003 	ldbu	r2,0(r2)
  800828:	10803fcc 	andi	r2,r2,255
  80082c:	1080201c 	xori	r2,r2,128
  800830:	10bfe004 	addi	r2,r2,-128
  800834:	10000926 	beq	r2,zero,80085c <tick+0x3e4>
  800838:	00802074 	movhi	r2,129
  80083c:	10a76d04 	addi	r2,r2,-25164
  800840:	10800003 	ldbu	r2,0(r2)
  800844:	10803fcc 	andi	r2,r2,255
  800848:	1080201c 	xori	r2,r2,128
  80084c:	10bfe004 	addi	r2,r2,-128
  800850:	10000226 	beq	r2,zero,80085c <tick+0x3e4>
  800854:	00800044 	movi	r2,1
  800858:	00000106 	br	800860 <tick+0x3e8>
  80085c:	0005883a 	mov	r2,zero
  800860:	1007883a 	mov	r3,r2
  800864:	00802074 	movhi	r2,129
  800868:	10a76c04 	addi	r2,r2,-25168
  80086c:	10c00005 	stb	r3,0(r2)
      if(g57){
  800870:	00802074 	movhi	r2,129
  800874:	10a76c04 	addi	r2,r2,-25168
  800878:	10800003 	ldbu	r2,0(r2)
  80087c:	10803fcc 	andi	r2,r2,255
  800880:	1080201c 	xori	r2,r2,128
  800884:	10bfe004 	addi	r2,r2,-128
  800888:	10000426 	beq	r2,zero,80089c <tick+0x424>
         APace =(APace||1);
  80088c:	00802074 	movhi	r2,129
  800890:	10a74e44 	addi	r2,r2,-25287
  800894:	00c00044 	movi	r3,1
  800898:	10c00005 	stb	r3,0(r2)
      }
      g4 =(PRE_g3);
  80089c:	00802074 	movhi	r2,129
  8008a0:	10a75404 	addi	r2,r2,-25264
  8008a4:	10c00003 	ldbu	r3,0(r2)
  8008a8:	00802074 	movhi	r2,129
  8008ac:	10a74ec4 	addi	r2,r2,-25285
  8008b0:	10c00005 	stb	r3,0(r2)
      _cg4 = ASense;
  8008b4:	00802074 	movhi	r2,129
  8008b8:	10a75b04 	addi	r2,r2,-25236
  8008bc:	10c00003 	ldbu	r3,0(r2)
  8008c0:	00802074 	movhi	r2,129
  8008c4:	10a775c4 	addi	r2,r2,-25129
  8008c8:	10c00005 	stb	r3,0(r2)
      g10 =(g4&&(!(_cg4)));
  8008cc:	00802074 	movhi	r2,129
  8008d0:	10a74ec4 	addi	r2,r2,-25285
  8008d4:	10800003 	ldbu	r2,0(r2)
  8008d8:	10803fcc 	andi	r2,r2,255
  8008dc:	1080201c 	xori	r2,r2,128
  8008e0:	10bfe004 	addi	r2,r2,-128
  8008e4:	10000926 	beq	r2,zero,80090c <tick+0x494>
  8008e8:	00802074 	movhi	r2,129
  8008ec:	10a775c4 	addi	r2,r2,-25129
  8008f0:	10800003 	ldbu	r2,0(r2)
  8008f4:	10803fcc 	andi	r2,r2,255
  8008f8:	1080201c 	xori	r2,r2,128
  8008fc:	10bfe004 	addi	r2,r2,-128
  800900:	1000021e 	bne	r2,zero,80090c <tick+0x494>
  800904:	00800044 	movi	r2,1
  800908:	00000106 	br	800910 <tick+0x498>
  80090c:	0005883a 	mov	r2,zero
  800910:	1007883a 	mov	r3,r2
  800914:	00802074 	movhi	r2,129
  800918:	10a776c4 	addi	r2,r2,-25125
  80091c:	10c00005 	stb	r3,0(r2)
      _cg10 = APace;
  800920:	00802074 	movhi	r2,129
  800924:	10a74e44 	addi	r2,r2,-25287
  800928:	10c00003 	ldbu	r3,0(r2)
  80092c:	00802074 	movhi	r2,129
  800930:	10a76804 	addi	r2,r2,-25184
  800934:	10c00005 	stb	r3,0(r2)
      g8 =(g7&&_cg7);
  800938:	00802074 	movhi	r2,129
  80093c:	10a75ec4 	addi	r2,r2,-25221
  800940:	10800003 	ldbu	r2,0(r2)
  800944:	10803fcc 	andi	r2,r2,255
  800948:	1080201c 	xori	r2,r2,128
  80094c:	10bfe004 	addi	r2,r2,-128
  800950:	10000926 	beq	r2,zero,800978 <tick+0x500>
  800954:	00802074 	movhi	r2,129
  800958:	10a75204 	addi	r2,r2,-25272
  80095c:	10800003 	ldbu	r2,0(r2)
  800960:	10803fcc 	andi	r2,r2,255
  800964:	1080201c 	xori	r2,r2,128
  800968:	10bfe004 	addi	r2,r2,-128
  80096c:	10000226 	beq	r2,zero,800978 <tick+0x500>
  800970:	00800044 	movi	r2,1
  800974:	00000106 	br	80097c <tick+0x504>
  800978:	0005883a 	mov	r2,zero
  80097c:	1007883a 	mov	r3,r2
  800980:	00802074 	movhi	r2,129
  800984:	10a76bc4 	addi	r2,r2,-25169
  800988:	10c00005 	stb	r3,0(r2)
      if(g8){
  80098c:	00802074 	movhi	r2,129
  800990:	10a76bc4 	addi	r2,r2,-25169
  800994:	10800003 	ldbu	r2,0(r2)
  800998:	10803fcc 	andi	r2,r2,255
  80099c:	1080201c 	xori	r2,r2,128
  8009a0:	10bfe004 	addi	r2,r2,-128
  8009a4:	10000426 	beq	r2,zero,8009b8 <tick+0x540>
         AVIStop =(AVIStop||1);
  8009a8:	00802074 	movhi	r2,129
  8009ac:	10a75a44 	addi	r2,r2,-25239
  8009b0:	00c00044 	movi	r3,1
  8009b4:	10c00005 	stb	r3,0(r2)
      }
      g3 =(g2||(g9&&_cg9)||(g10&&(!(_cg10)))||g8);
  8009b8:	00802074 	movhi	r2,129
  8009bc:	10a75e84 	addi	r2,r2,-25222
  8009c0:	10800003 	ldbu	r2,0(r2)
  8009c4:	10803fcc 	andi	r2,r2,255
  8009c8:	1080201c 	xori	r2,r2,128
  8009cc:	10bfe004 	addi	r2,r2,-128
  8009d0:	1000231e 	bne	r2,zero,800a60 <tick+0x5e8>
  8009d4:	00802074 	movhi	r2,129
  8009d8:	10a751c4 	addi	r2,r2,-25273
  8009dc:	10800003 	ldbu	r2,0(r2)
  8009e0:	10803fcc 	andi	r2,r2,255
  8009e4:	1080201c 	xori	r2,r2,128
  8009e8:	10bfe004 	addi	r2,r2,-128
  8009ec:	10000726 	beq	r2,zero,800a0c <tick+0x594>
  8009f0:	00802074 	movhi	r2,129
  8009f4:	10a76e04 	addi	r2,r2,-25160
  8009f8:	10800003 	ldbu	r2,0(r2)
  8009fc:	10803fcc 	andi	r2,r2,255
  800a00:	1080201c 	xori	r2,r2,128
  800a04:	10bfe004 	addi	r2,r2,-128
  800a08:	1000151e 	bne	r2,zero,800a60 <tick+0x5e8>
  800a0c:	00802074 	movhi	r2,129
  800a10:	10a776c4 	addi	r2,r2,-25125
  800a14:	10800003 	ldbu	r2,0(r2)
  800a18:	10803fcc 	andi	r2,r2,255
  800a1c:	1080201c 	xori	r2,r2,128
  800a20:	10bfe004 	addi	r2,r2,-128
  800a24:	10000726 	beq	r2,zero,800a44 <tick+0x5cc>
  800a28:	00802074 	movhi	r2,129
  800a2c:	10a76804 	addi	r2,r2,-25184
  800a30:	10800003 	ldbu	r2,0(r2)
  800a34:	10803fcc 	andi	r2,r2,255
  800a38:	1080201c 	xori	r2,r2,128
  800a3c:	10bfe004 	addi	r2,r2,-128
  800a40:	10000726 	beq	r2,zero,800a60 <tick+0x5e8>
  800a44:	00802074 	movhi	r2,129
  800a48:	10a76bc4 	addi	r2,r2,-25169
  800a4c:	10800003 	ldbu	r2,0(r2)
  800a50:	10803fcc 	andi	r2,r2,255
  800a54:	1080201c 	xori	r2,r2,128
  800a58:	10bfe004 	addi	r2,r2,-128
  800a5c:	10000226 	beq	r2,zero,800a68 <tick+0x5f0>
  800a60:	00800044 	movi	r2,1
  800a64:	00000106 	br	800a6c <tick+0x5f4>
  800a68:	0005883a 	mov	r2,zero
  800a6c:	1007883a 	mov	r3,r2
  800a70:	00802074 	movhi	r2,129
  800a74:	10a75044 	addi	r2,r2,-25279
  800a78:	10c00005 	stb	r3,0(r2)
      g5 =((g4&&_cg4)||(g10&&_cg10));
  800a7c:	00802074 	movhi	r2,129
  800a80:	10a74ec4 	addi	r2,r2,-25285
  800a84:	10800003 	ldbu	r2,0(r2)
  800a88:	10803fcc 	andi	r2,r2,255
  800a8c:	1080201c 	xori	r2,r2,128
  800a90:	10bfe004 	addi	r2,r2,-128
  800a94:	10000726 	beq	r2,zero,800ab4 <tick+0x63c>
  800a98:	00802074 	movhi	r2,129
  800a9c:	10a775c4 	addi	r2,r2,-25129
  800aa0:	10800003 	ldbu	r2,0(r2)
  800aa4:	10803fcc 	andi	r2,r2,255
  800aa8:	1080201c 	xori	r2,r2,128
  800aac:	10bfe004 	addi	r2,r2,-128
  800ab0:	10000e1e 	bne	r2,zero,800aec <tick+0x674>
  800ab4:	00802074 	movhi	r2,129
  800ab8:	10a776c4 	addi	r2,r2,-25125
  800abc:	10800003 	ldbu	r2,0(r2)
  800ac0:	10803fcc 	andi	r2,r2,255
  800ac4:	1080201c 	xori	r2,r2,128
  800ac8:	10bfe004 	addi	r2,r2,-128
  800acc:	10000926 	beq	r2,zero,800af4 <tick+0x67c>
  800ad0:	00802074 	movhi	r2,129
  800ad4:	10a76804 	addi	r2,r2,-25184
  800ad8:	10800003 	ldbu	r2,0(r2)
  800adc:	10803fcc 	andi	r2,r2,255
  800ae0:	1080201c 	xori	r2,r2,128
  800ae4:	10bfe004 	addi	r2,r2,-128
  800ae8:	10000226 	beq	r2,zero,800af4 <tick+0x67c>
  800aec:	00800044 	movi	r2,1
  800af0:	00000106 	br	800af8 <tick+0x680>
  800af4:	0005883a 	mov	r2,zero
  800af8:	1007883a 	mov	r3,r2
  800afc:	00802074 	movhi	r2,129
  800b00:	10a75e04 	addi	r2,r2,-25224
  800b04:	10c00005 	stb	r3,0(r2)
      if(g5){
  800b08:	00802074 	movhi	r2,129
  800b0c:	10a75e04 	addi	r2,r2,-25224
  800b10:	10800003 	ldbu	r2,0(r2)
  800b14:	10803fcc 	andi	r2,r2,255
  800b18:	1080201c 	xori	r2,r2,128
  800b1c:	10bfe004 	addi	r2,r2,-128
  800b20:	10000426 	beq	r2,zero,800b34 <tick+0x6bc>
         AVIStart =(AVIStart||1);
  800b24:	00802074 	movhi	r2,129
  800b28:	10a76844 	addi	r2,r2,-25183
  800b2c:	00c00044 	movi	r3,1
  800b30:	10c00005 	stb	r3,0(r2)
      }
      g6 =(g5||(g9&&(!(_cg9))));
  800b34:	00802074 	movhi	r2,129
  800b38:	10a75e04 	addi	r2,r2,-25224
  800b3c:	10800003 	ldbu	r2,0(r2)
  800b40:	10803fcc 	andi	r2,r2,255
  800b44:	1080201c 	xori	r2,r2,128
  800b48:	10bfe004 	addi	r2,r2,-128
  800b4c:	10000e1e 	bne	r2,zero,800b88 <tick+0x710>
  800b50:	00802074 	movhi	r2,129
  800b54:	10a751c4 	addi	r2,r2,-25273
  800b58:	10800003 	ldbu	r2,0(r2)
  800b5c:	10803fcc 	andi	r2,r2,255
  800b60:	1080201c 	xori	r2,r2,128
  800b64:	10bfe004 	addi	r2,r2,-128
  800b68:	10000926 	beq	r2,zero,800b90 <tick+0x718>
  800b6c:	00802074 	movhi	r2,129
  800b70:	10a76e04 	addi	r2,r2,-25160
  800b74:	10800003 	ldbu	r2,0(r2)
  800b78:	10803fcc 	andi	r2,r2,255
  800b7c:	1080201c 	xori	r2,r2,128
  800b80:	10bfe004 	addi	r2,r2,-128
  800b84:	1000021e 	bne	r2,zero,800b90 <tick+0x718>
  800b88:	00800044 	movi	r2,1
  800b8c:	00000106 	br	800b94 <tick+0x71c>
  800b90:	0005883a 	mov	r2,zero
  800b94:	1007883a 	mov	r3,r2
  800b98:	00802074 	movhi	r2,129
  800b9c:	10a76cc4 	addi	r2,r2,-25165
  800ba0:	10c00005 	stb	r3,0(r2)
      g12 = g1;
  800ba4:	00802074 	movhi	r2,129
  800ba8:	10a755c4 	addi	r2,r2,-25257
  800bac:	10c00003 	ldbu	r3,0(r2)
  800bb0:	00802074 	movhi	r2,129
  800bb4:	10a75704 	addi	r2,r2,-25252
  800bb8:	10c00005 	stb	r3,0(r2)
      g16 =(PRE_g15);
  800bbc:	00802074 	movhi	r2,129
  800bc0:	10a76f44 	addi	r2,r2,-25155
  800bc4:	10c00003 	ldbu	r3,0(r2)
  800bc8:	00802074 	movhi	r2,129
  800bcc:	10a76fc4 	addi	r2,r2,-25153
  800bd0:	10c00005 	stb	r3,0(r2)
      g16b = g16;
  800bd4:	00802074 	movhi	r2,129
  800bd8:	10a76fc4 	addi	r2,r2,-25153
  800bdc:	10c00003 	ldbu	r3,0(r2)
  800be0:	00802074 	movhi	r2,129
  800be4:	10a772c4 	addi	r2,r2,-25141
  800be8:	10c00005 	stb	r3,0(r2)
      _cg16 = AVIStop;
  800bec:	00802074 	movhi	r2,129
  800bf0:	10a75a44 	addi	r2,r2,-25239
  800bf4:	10c00003 	ldbu	r3,0(r2)
  800bf8:	00802074 	movhi	r2,129
  800bfc:	10a75f44 	addi	r2,r2,-25219
  800c00:	10c00005 	stb	r3,0(r2)
      g17 =(g16b&&(!(_cg16)));
  800c04:	00802074 	movhi	r2,129
  800c08:	10a772c4 	addi	r2,r2,-25141
  800c0c:	10800003 	ldbu	r2,0(r2)
  800c10:	10803fcc 	andi	r2,r2,255
  800c14:	1080201c 	xori	r2,r2,128
  800c18:	10bfe004 	addi	r2,r2,-128
  800c1c:	10000926 	beq	r2,zero,800c44 <tick+0x7cc>
  800c20:	00802074 	movhi	r2,129
  800c24:	10a75f44 	addi	r2,r2,-25219
  800c28:	10800003 	ldbu	r2,0(r2)
  800c2c:	10803fcc 	andi	r2,r2,255
  800c30:	1080201c 	xori	r2,r2,128
  800c34:	10bfe004 	addi	r2,r2,-128
  800c38:	1000021e 	bne	r2,zero,800c44 <tick+0x7cc>
  800c3c:	00800044 	movi	r2,1
  800c40:	00000106 	br	800c48 <tick+0x7d0>
  800c44:	0005883a 	mov	r2,zero
  800c48:	1007883a 	mov	r3,r2
  800c4c:	00802074 	movhi	r2,129
  800c50:	10a75844 	addi	r2,r2,-25247
  800c54:	10c00005 	stb	r3,0(r2)
      _cg17 = AVIExpired;
  800c58:	00802074 	movhi	r2,129
  800c5c:	10a76204 	addi	r2,r2,-25208
  800c60:	10c00003 	ldbu	r3,0(r2)
  800c64:	00802074 	movhi	r2,129
  800c68:	10a76e84 	addi	r2,r2,-25158
  800c6c:	10c00005 	stb	r3,0(r2)
      g18 =(g17&&_cg17);
  800c70:	00802074 	movhi	r2,129
  800c74:	10a75844 	addi	r2,r2,-25247
  800c78:	10800003 	ldbu	r2,0(r2)
  800c7c:	10803fcc 	andi	r2,r2,255
  800c80:	1080201c 	xori	r2,r2,128
  800c84:	10bfe004 	addi	r2,r2,-128
  800c88:	10000926 	beq	r2,zero,800cb0 <tick+0x838>
  800c8c:	00802074 	movhi	r2,129
  800c90:	10a76e84 	addi	r2,r2,-25158
  800c94:	10800003 	ldbu	r2,0(r2)
  800c98:	10803fcc 	andi	r2,r2,255
  800c9c:	1080201c 	xori	r2,r2,128
  800ca0:	10bfe004 	addi	r2,r2,-128
  800ca4:	10000226 	beq	r2,zero,800cb0 <tick+0x838>
  800ca8:	00800044 	movi	r2,1
  800cac:	00000106 	br	800cb4 <tick+0x83c>
  800cb0:	0005883a 	mov	r2,zero
  800cb4:	1007883a 	mov	r3,r2
  800cb8:	00802074 	movhi	r2,129
  800cbc:	10a75ac4 	addi	r2,r2,-25237
  800cc0:	10c00005 	stb	r3,0(r2)
      if(g18){
  800cc4:	00802074 	movhi	r2,129
  800cc8:	10a75ac4 	addi	r2,r2,-25237
  800ccc:	10800003 	ldbu	r2,0(r2)
  800cd0:	10803fcc 	andi	r2,r2,255
  800cd4:	1080201c 	xori	r2,r2,128
  800cd8:	10bfe004 	addi	r2,r2,-128
  800cdc:	10000426 	beq	r2,zero,800cf0 <tick+0x878>
         VPace =(VPace||1);
  800ce0:	00802074 	movhi	r2,129
  800ce4:	10a774c4 	addi	r2,r2,-25133
  800ce8:	00c00044 	movi	r3,1
  800cec:	10c00005 	stb	r3,0(r2)
      }
      g14 =(PRE_g13);
  800cf0:	00802074 	movhi	r2,129
  800cf4:	10a75484 	addi	r2,r2,-25262
  800cf8:	10c00003 	ldbu	r3,0(r2)
  800cfc:	00802074 	movhi	r2,129
  800d00:	10a76244 	addi	r2,r2,-25207
  800d04:	10c00005 	stb	r3,0(r2)
      g14b = g14;
  800d08:	00802074 	movhi	r2,129
  800d0c:	10a76244 	addi	r2,r2,-25207
  800d10:	10c00003 	ldbu	r3,0(r2)
  800d14:	00802074 	movhi	r2,129
  800d18:	10a75c84 	addi	r2,r2,-25230
  800d1c:	10c00005 	stb	r3,0(r2)
      _cg14 = AVIStart;
  800d20:	00802074 	movhi	r2,129
  800d24:	10a76844 	addi	r2,r2,-25183
  800d28:	10c00003 	ldbu	r3,0(r2)
  800d2c:	00802074 	movhi	r2,129
  800d30:	10a75d44 	addi	r2,r2,-25227
  800d34:	10c00005 	stb	r3,0(r2)
      g13 =(g12||g18||(g16b&&_cg16)||(g14b&&(!(_cg14))));
  800d38:	00802074 	movhi	r2,129
  800d3c:	10a75704 	addi	r2,r2,-25252
  800d40:	10800003 	ldbu	r2,0(r2)
  800d44:	10803fcc 	andi	r2,r2,255
  800d48:	1080201c 	xori	r2,r2,128
  800d4c:	10bfe004 	addi	r2,r2,-128
  800d50:	1000231e 	bne	r2,zero,800de0 <tick+0x968>
  800d54:	00802074 	movhi	r2,129
  800d58:	10a75ac4 	addi	r2,r2,-25237
  800d5c:	10800003 	ldbu	r2,0(r2)
  800d60:	10803fcc 	andi	r2,r2,255
  800d64:	1080201c 	xori	r2,r2,128
  800d68:	10bfe004 	addi	r2,r2,-128
  800d6c:	10001c1e 	bne	r2,zero,800de0 <tick+0x968>
  800d70:	00802074 	movhi	r2,129
  800d74:	10a772c4 	addi	r2,r2,-25141
  800d78:	10800003 	ldbu	r2,0(r2)
  800d7c:	10803fcc 	andi	r2,r2,255
  800d80:	1080201c 	xori	r2,r2,128
  800d84:	10bfe004 	addi	r2,r2,-128
  800d88:	10000726 	beq	r2,zero,800da8 <tick+0x930>
  800d8c:	00802074 	movhi	r2,129
  800d90:	10a75f44 	addi	r2,r2,-25219
  800d94:	10800003 	ldbu	r2,0(r2)
  800d98:	10803fcc 	andi	r2,r2,255
  800d9c:	1080201c 	xori	r2,r2,128
  800da0:	10bfe004 	addi	r2,r2,-128
  800da4:	10000e1e 	bne	r2,zero,800de0 <tick+0x968>
  800da8:	00802074 	movhi	r2,129
  800dac:	10a75c84 	addi	r2,r2,-25230
  800db0:	10800003 	ldbu	r2,0(r2)
  800db4:	10803fcc 	andi	r2,r2,255
  800db8:	1080201c 	xori	r2,r2,128
  800dbc:	10bfe004 	addi	r2,r2,-128
  800dc0:	10000926 	beq	r2,zero,800de8 <tick+0x970>
  800dc4:	00802074 	movhi	r2,129
  800dc8:	10a75d44 	addi	r2,r2,-25227
  800dcc:	10800003 	ldbu	r2,0(r2)
  800dd0:	10803fcc 	andi	r2,r2,255
  800dd4:	1080201c 	xori	r2,r2,128
  800dd8:	10bfe004 	addi	r2,r2,-128
  800ddc:	1000021e 	bne	r2,zero,800de8 <tick+0x970>
  800de0:	00800044 	movi	r2,1
  800de4:	00000106 	br	800dec <tick+0x974>
  800de8:	0005883a 	mov	r2,zero
  800dec:	1007883a 	mov	r3,r2
  800df0:	00802074 	movhi	r2,129
  800df4:	10a76b44 	addi	r2,r2,-25171
  800df8:	10c00005 	stb	r3,0(r2)
      g15 =((g14b&&_cg14)||(g17&&(!(_cg17))));
  800dfc:	00802074 	movhi	r2,129
  800e00:	10a75c84 	addi	r2,r2,-25230
  800e04:	10800003 	ldbu	r2,0(r2)
  800e08:	10803fcc 	andi	r2,r2,255
  800e0c:	1080201c 	xori	r2,r2,128
  800e10:	10bfe004 	addi	r2,r2,-128
  800e14:	10000726 	beq	r2,zero,800e34 <tick+0x9bc>
  800e18:	00802074 	movhi	r2,129
  800e1c:	10a75d44 	addi	r2,r2,-25227
  800e20:	10800003 	ldbu	r2,0(r2)
  800e24:	10803fcc 	andi	r2,r2,255
  800e28:	1080201c 	xori	r2,r2,128
  800e2c:	10bfe004 	addi	r2,r2,-128
  800e30:	10000e1e 	bne	r2,zero,800e6c <tick+0x9f4>
  800e34:	00802074 	movhi	r2,129
  800e38:	10a75844 	addi	r2,r2,-25247
  800e3c:	10800003 	ldbu	r2,0(r2)
  800e40:	10803fcc 	andi	r2,r2,255
  800e44:	1080201c 	xori	r2,r2,128
  800e48:	10bfe004 	addi	r2,r2,-128
  800e4c:	10000926 	beq	r2,zero,800e74 <tick+0x9fc>
  800e50:	00802074 	movhi	r2,129
  800e54:	10a76e84 	addi	r2,r2,-25158
  800e58:	10800003 	ldbu	r2,0(r2)
  800e5c:	10803fcc 	andi	r2,r2,255
  800e60:	1080201c 	xori	r2,r2,128
  800e64:	10bfe004 	addi	r2,r2,-128
  800e68:	1000021e 	bne	r2,zero,800e74 <tick+0x9fc>
  800e6c:	00800044 	movi	r2,1
  800e70:	00000106 	br	800e78 <tick+0xa00>
  800e74:	0005883a 	mov	r2,zero
  800e78:	1007883a 	mov	r3,r2
  800e7c:	00802074 	movhi	r2,129
  800e80:	10a76604 	addi	r2,r2,-25192
  800e84:	10c00005 	stb	r3,0(r2)
      g20 = g1;
  800e88:	00802074 	movhi	r2,129
  800e8c:	10a755c4 	addi	r2,r2,-25257
  800e90:	10c00003 	ldbu	r3,0(r2)
  800e94:	00802074 	movhi	r2,129
  800e98:	10a76784 	addi	r2,r2,-25186
  800e9c:	10c00005 	stb	r3,0(r2)
      g26 =(PRE_g25);
  800ea0:	00802074 	movhi	r2,129
  800ea4:	10a76044 	addi	r2,r2,-25215
  800ea8:	10c00003 	ldbu	r3,0(r2)
  800eac:	00802074 	movhi	r2,129
  800eb0:	10a777c4 	addi	r2,r2,-25121
  800eb4:	10c00005 	stb	r3,0(r2)
      g26b = g26;
  800eb8:	00802074 	movhi	r2,129
  800ebc:	10a777c4 	addi	r2,r2,-25121
  800ec0:	10c00003 	ldbu	r3,0(r2)
  800ec4:	00802074 	movhi	r2,129
  800ec8:	10a77744 	addi	r2,r2,-25123
  800ecc:	10c00005 	stb	r3,0(r2)
      _cg26 =(!(AR));
  800ed0:	00802074 	movhi	r2,129
  800ed4:	10a76c84 	addi	r2,r2,-25166
  800ed8:	10800003 	ldbu	r2,0(r2)
  800edc:	10803fcc 	andi	r2,r2,255
  800ee0:	1080201c 	xori	r2,r2,128
  800ee4:	10bfe004 	addi	r2,r2,-128
  800ee8:	1005003a 	cmpeq	r2,r2,zero
  800eec:	1007883a 	mov	r3,r2
  800ef0:	00802074 	movhi	r2,129
  800ef4:	10a75a04 	addi	r2,r2,-25240
  800ef8:	10c00005 	stb	r3,0(r2)
      g22 =(PRE_g21);
  800efc:	00802074 	movhi	r2,129
  800f00:	10a76f84 	addi	r2,r2,-25154
  800f04:	10c00003 	ldbu	r3,0(r2)
  800f08:	00802074 	movhi	r2,129
  800f0c:	10a77204 	addi	r2,r2,-25144
  800f10:	10c00005 	stb	r3,0(r2)
      _cg22 = ASense;
  800f14:	00802074 	movhi	r2,129
  800f18:	10a75b04 	addi	r2,r2,-25236
  800f1c:	10c00003 	ldbu	r3,0(r2)
  800f20:	00802074 	movhi	r2,129
  800f24:	10a76884 	addi	r2,r2,-25182
  800f28:	10c00005 	stb	r3,0(r2)
      g29 =(g22&&(!(_cg22)));
  800f2c:	00802074 	movhi	r2,129
  800f30:	10a77204 	addi	r2,r2,-25144
  800f34:	10800003 	ldbu	r2,0(r2)
  800f38:	10803fcc 	andi	r2,r2,255
  800f3c:	1080201c 	xori	r2,r2,128
  800f40:	10bfe004 	addi	r2,r2,-128
  800f44:	10000926 	beq	r2,zero,800f6c <tick+0xaf4>
  800f48:	00802074 	movhi	r2,129
  800f4c:	10a76884 	addi	r2,r2,-25182
  800f50:	10800003 	ldbu	r2,0(r2)
  800f54:	10803fcc 	andi	r2,r2,255
  800f58:	1080201c 	xori	r2,r2,128
  800f5c:	10bfe004 	addi	r2,r2,-128
  800f60:	1000021e 	bne	r2,zero,800f6c <tick+0xaf4>
  800f64:	00800044 	movi	r2,1
  800f68:	00000106 	br	800f70 <tick+0xaf8>
  800f6c:	0005883a 	mov	r2,zero
  800f70:	1007883a 	mov	r3,r2
  800f74:	00802074 	movhi	r2,129
  800f78:	10a77584 	addi	r2,r2,-25130
  800f7c:	10c00005 	stb	r3,0(r2)
      _cg29 = APace;
  800f80:	00802074 	movhi	r2,129
  800f84:	10a74e44 	addi	r2,r2,-25287
  800f88:	10c00003 	ldbu	r3,0(r2)
  800f8c:	00802074 	movhi	r2,129
  800f90:	10a76544 	addi	r2,r2,-25195
  800f94:	10c00005 	stb	r3,0(r2)
      g21 =((g26b&&_cg26)||(g29&&(!(_cg29)))||g20);
  800f98:	00802074 	movhi	r2,129
  800f9c:	10a77744 	addi	r2,r2,-25123
  800fa0:	10800003 	ldbu	r2,0(r2)
  800fa4:	10803fcc 	andi	r2,r2,255
  800fa8:	1080201c 	xori	r2,r2,128
  800fac:	10bfe004 	addi	r2,r2,-128
  800fb0:	10000726 	beq	r2,zero,800fd0 <tick+0xb58>
  800fb4:	00802074 	movhi	r2,129
  800fb8:	10a75a04 	addi	r2,r2,-25240
  800fbc:	10800003 	ldbu	r2,0(r2)
  800fc0:	10803fcc 	andi	r2,r2,255
  800fc4:	1080201c 	xori	r2,r2,128
  800fc8:	10bfe004 	addi	r2,r2,-128
  800fcc:	1000151e 	bne	r2,zero,801024 <tick+0xbac>
  800fd0:	00802074 	movhi	r2,129
  800fd4:	10a77584 	addi	r2,r2,-25130
  800fd8:	10800003 	ldbu	r2,0(r2)
  800fdc:	10803fcc 	andi	r2,r2,255
  800fe0:	1080201c 	xori	r2,r2,128
  800fe4:	10bfe004 	addi	r2,r2,-128
  800fe8:	10000726 	beq	r2,zero,801008 <tick+0xb90>
  800fec:	00802074 	movhi	r2,129
  800ff0:	10a76544 	addi	r2,r2,-25195
  800ff4:	10800003 	ldbu	r2,0(r2)
  800ff8:	10803fcc 	andi	r2,r2,255
  800ffc:	1080201c 	xori	r2,r2,128
  801000:	10bfe004 	addi	r2,r2,-128
  801004:	10000726 	beq	r2,zero,801024 <tick+0xbac>
  801008:	00802074 	movhi	r2,129
  80100c:	10a76784 	addi	r2,r2,-25186
  801010:	10800003 	ldbu	r2,0(r2)
  801014:	10803fcc 	andi	r2,r2,255
  801018:	1080201c 	xori	r2,r2,128
  80101c:	10bfe004 	addi	r2,r2,-128
  801020:	10000226 	beq	r2,zero,80102c <tick+0xbb4>
  801024:	00800044 	movi	r2,1
  801028:	00000106 	br	801030 <tick+0xbb8>
  80102c:	0005883a 	mov	r2,zero
  801030:	1007883a 	mov	r3,r2
  801034:	00802074 	movhi	r2,129
  801038:	10a75d04 	addi	r2,r2,-25228
  80103c:	10c00005 	stb	r3,0(r2)
      g23 =(g22&&_cg22);
  801040:	00802074 	movhi	r2,129
  801044:	10a77204 	addi	r2,r2,-25144
  801048:	10800003 	ldbu	r2,0(r2)
  80104c:	10803fcc 	andi	r2,r2,255
  801050:	1080201c 	xori	r2,r2,128
  801054:	10bfe004 	addi	r2,r2,-128
  801058:	10000926 	beq	r2,zero,801080 <tick+0xc08>
  80105c:	00802074 	movhi	r2,129
  801060:	10a76884 	addi	r2,r2,-25182
  801064:	10800003 	ldbu	r2,0(r2)
  801068:	10803fcc 	andi	r2,r2,255
  80106c:	1080201c 	xori	r2,r2,128
  801070:	10bfe004 	addi	r2,r2,-128
  801074:	10000226 	beq	r2,zero,801080 <tick+0xc08>
  801078:	00800044 	movi	r2,1
  80107c:	00000106 	br	801084 <tick+0xc0c>
  801080:	0005883a 	mov	r2,zero
  801084:	1007883a 	mov	r3,r2
  801088:	00802074 	movhi	r2,129
  80108c:	10a76184 	addi	r2,r2,-25210
  801090:	10c00005 	stb	r3,0(r2)
      if(g23){
  801094:	00802074 	movhi	r2,129
  801098:	10a76184 	addi	r2,r2,-25210
  80109c:	10800003 	ldbu	r2,0(r2)
  8010a0:	10803fcc 	andi	r2,r2,255
  8010a4:	1080201c 	xori	r2,r2,128
  8010a8:	10bfe004 	addi	r2,r2,-128
  8010ac:	10000426 	beq	r2,zero,8010c0 <tick+0xc48>
         PVARPStart =(PVARPStart||1);
  8010b0:	00802074 	movhi	r2,129
  8010b4:	10a75fc4 	addi	r2,r2,-25217
  8010b8:	00c00044 	movi	r3,1
  8010bc:	10c00005 	stb	r3,0(r2)
      }
      g30 =(g29&&_cg29);
  8010c0:	00802074 	movhi	r2,129
  8010c4:	10a77584 	addi	r2,r2,-25130
  8010c8:	10800003 	ldbu	r2,0(r2)
  8010cc:	10803fcc 	andi	r2,r2,255
  8010d0:	1080201c 	xori	r2,r2,128
  8010d4:	10bfe004 	addi	r2,r2,-128
  8010d8:	10000926 	beq	r2,zero,801100 <tick+0xc88>
  8010dc:	00802074 	movhi	r2,129
  8010e0:	10a76544 	addi	r2,r2,-25195
  8010e4:	10800003 	ldbu	r2,0(r2)
  8010e8:	10803fcc 	andi	r2,r2,255
  8010ec:	1080201c 	xori	r2,r2,128
  8010f0:	10bfe004 	addi	r2,r2,-128
  8010f4:	10000226 	beq	r2,zero,801100 <tick+0xc88>
  8010f8:	00800044 	movi	r2,1
  8010fc:	00000106 	br	801104 <tick+0xc8c>
  801100:	0005883a 	mov	r2,zero
  801104:	1007883a 	mov	r3,r2
  801108:	00802074 	movhi	r2,129
  80110c:	10a76f04 	addi	r2,r2,-25156
  801110:	10c00005 	stb	r3,0(r2)
      if(g30){
  801114:	00802074 	movhi	r2,129
  801118:	10a76f04 	addi	r2,r2,-25156
  80111c:	10800003 	ldbu	r2,0(r2)
  801120:	10803fcc 	andi	r2,r2,255
  801124:	1080201c 	xori	r2,r2,128
  801128:	10bfe004 	addi	r2,r2,-128
  80112c:	10000426 	beq	r2,zero,801140 <tick+0xcc8>
         PVARPStart =(PVARPStart||1);
  801130:	00802074 	movhi	r2,129
  801134:	10a75fc4 	addi	r2,r2,-25217
  801138:	00c00044 	movi	r3,1
  80113c:	10c00005 	stb	r3,0(r2)
      }
      g28 =(PRE_g27);
  801140:	00802074 	movhi	r2,129
  801144:	10a750c4 	addi	r2,r2,-25277
  801148:	10c00003 	ldbu	r3,0(r2)
  80114c:	00802074 	movhi	r2,129
  801150:	10a77244 	addi	r2,r2,-25143
  801154:	10c00005 	stb	r3,0(r2)
      g24 =(g30||g23||g28);
  801158:	00802074 	movhi	r2,129
  80115c:	10a76f04 	addi	r2,r2,-25156
  801160:	10800003 	ldbu	r2,0(r2)
  801164:	10803fcc 	andi	r2,r2,255
  801168:	1080201c 	xori	r2,r2,128
  80116c:	10bfe004 	addi	r2,r2,-128
  801170:	10000e1e 	bne	r2,zero,8011ac <tick+0xd34>
  801174:	00802074 	movhi	r2,129
  801178:	10a76184 	addi	r2,r2,-25210
  80117c:	10800003 	ldbu	r2,0(r2)
  801180:	10803fcc 	andi	r2,r2,255
  801184:	1080201c 	xori	r2,r2,128
  801188:	10bfe004 	addi	r2,r2,-128
  80118c:	1000071e 	bne	r2,zero,8011ac <tick+0xd34>
  801190:	00802074 	movhi	r2,129
  801194:	10a77244 	addi	r2,r2,-25143
  801198:	10800003 	ldbu	r2,0(r2)
  80119c:	10803fcc 	andi	r2,r2,255
  8011a0:	1080201c 	xori	r2,r2,128
  8011a4:	10bfe004 	addi	r2,r2,-128
  8011a8:	10000226 	beq	r2,zero,8011b4 <tick+0xd3c>
  8011ac:	00800044 	movi	r2,1
  8011b0:	00000106 	br	8011b8 <tick+0xd40>
  8011b4:	0005883a 	mov	r2,zero
  8011b8:	1007883a 	mov	r3,r2
  8011bc:	00802074 	movhi	r2,129
  8011c0:	10a77644 	addi	r2,r2,-25127
  8011c4:	10c00005 	stb	r3,0(r2)
      _cg24 = AR;
  8011c8:	00802074 	movhi	r2,129
  8011cc:	10a76c84 	addi	r2,r2,-25166
  8011d0:	10c00003 	ldbu	r3,0(r2)
  8011d4:	00802074 	movhi	r2,129
  8011d8:	10a77004 	addi	r2,r2,-25152
  8011dc:	10c00005 	stb	r3,0(r2)
      g25 =((g26b&&(!(_cg26)))||(g24&&_cg24));
  8011e0:	00802074 	movhi	r2,129
  8011e4:	10a77744 	addi	r2,r2,-25123
  8011e8:	10800003 	ldbu	r2,0(r2)
  8011ec:	10803fcc 	andi	r2,r2,255
  8011f0:	1080201c 	xori	r2,r2,128
  8011f4:	10bfe004 	addi	r2,r2,-128
  8011f8:	10000726 	beq	r2,zero,801218 <tick+0xda0>
  8011fc:	00802074 	movhi	r2,129
  801200:	10a75a04 	addi	r2,r2,-25240
  801204:	10800003 	ldbu	r2,0(r2)
  801208:	10803fcc 	andi	r2,r2,255
  80120c:	1080201c 	xori	r2,r2,128
  801210:	10bfe004 	addi	r2,r2,-128
  801214:	10000e26 	beq	r2,zero,801250 <tick+0xdd8>
  801218:	00802074 	movhi	r2,129
  80121c:	10a77644 	addi	r2,r2,-25127
  801220:	10800003 	ldbu	r2,0(r2)
  801224:	10803fcc 	andi	r2,r2,255
  801228:	1080201c 	xori	r2,r2,128
  80122c:	10bfe004 	addi	r2,r2,-128
  801230:	10000926 	beq	r2,zero,801258 <tick+0xde0>
  801234:	00802074 	movhi	r2,129
  801238:	10a77004 	addi	r2,r2,-25152
  80123c:	10800003 	ldbu	r2,0(r2)
  801240:	10803fcc 	andi	r2,r2,255
  801244:	1080201c 	xori	r2,r2,128
  801248:	10bfe004 	addi	r2,r2,-128
  80124c:	10000226 	beq	r2,zero,801258 <tick+0xde0>
  801250:	00800044 	movi	r2,1
  801254:	00000106 	br	80125c <tick+0xde4>
  801258:	0005883a 	mov	r2,zero
  80125c:	1007883a 	mov	r3,r2
  801260:	00802074 	movhi	r2,129
  801264:	10a770c4 	addi	r2,r2,-25149
  801268:	10c00005 	stb	r3,0(r2)
      g27 =(g24&&(!(_cg24)));
  80126c:	00802074 	movhi	r2,129
  801270:	10a77644 	addi	r2,r2,-25127
  801274:	10800003 	ldbu	r2,0(r2)
  801278:	10803fcc 	andi	r2,r2,255
  80127c:	1080201c 	xori	r2,r2,128
  801280:	10bfe004 	addi	r2,r2,-128
  801284:	10000926 	beq	r2,zero,8012ac <tick+0xe34>
  801288:	00802074 	movhi	r2,129
  80128c:	10a77004 	addi	r2,r2,-25152
  801290:	10800003 	ldbu	r2,0(r2)
  801294:	10803fcc 	andi	r2,r2,255
  801298:	1080201c 	xori	r2,r2,128
  80129c:	10bfe004 	addi	r2,r2,-128
  8012a0:	1000021e 	bne	r2,zero,8012ac <tick+0xe34>
  8012a4:	00800044 	movi	r2,1
  8012a8:	00000106 	br	8012b0 <tick+0xe38>
  8012ac:	0005883a 	mov	r2,zero
  8012b0:	1007883a 	mov	r3,r2
  8012b4:	00802074 	movhi	r2,129
  8012b8:	10a75004 	addi	r2,r2,-25280
  8012bc:	10c00005 	stb	r3,0(r2)
      g32 = g1;
  8012c0:	00802074 	movhi	r2,129
  8012c4:	10a755c4 	addi	r2,r2,-25257
  8012c8:	10c00003 	ldbu	r3,0(r2)
  8012cc:	00802074 	movhi	r2,129
  8012d0:	10a77384 	addi	r2,r2,-25138
  8012d4:	10c00005 	stb	r3,0(r2)
      g34 =(PRE_g33);
  8012d8:	00802074 	movhi	r2,129
  8012dc:	10a76dc4 	addi	r2,r2,-25161
  8012e0:	10c00003 	ldbu	r3,0(r2)
  8012e4:	00802074 	movhi	r2,129
  8012e8:	10a75dc4 	addi	r2,r2,-25225
  8012ec:	10c00005 	stb	r3,0(r2)
      _cg34 = ASense;
  8012f0:	00802074 	movhi	r2,129
  8012f4:	10a75b04 	addi	r2,r2,-25236
  8012f8:	10c00003 	ldbu	r3,0(r2)
  8012fc:	00802074 	movhi	r2,129
  801300:	10a75a84 	addi	r2,r2,-25238
  801304:	10c00005 	stb	r3,0(r2)
      g38 =(g34&&(!(_cg34)));
  801308:	00802074 	movhi	r2,129
  80130c:	10a75dc4 	addi	r2,r2,-25225
  801310:	10800003 	ldbu	r2,0(r2)
  801314:	10803fcc 	andi	r2,r2,255
  801318:	1080201c 	xori	r2,r2,128
  80131c:	10bfe004 	addi	r2,r2,-128
  801320:	10000926 	beq	r2,zero,801348 <tick+0xed0>
  801324:	00802074 	movhi	r2,129
  801328:	10a75a84 	addi	r2,r2,-25238
  80132c:	10800003 	ldbu	r2,0(r2)
  801330:	10803fcc 	andi	r2,r2,255
  801334:	1080201c 	xori	r2,r2,128
  801338:	10bfe004 	addi	r2,r2,-128
  80133c:	1000021e 	bne	r2,zero,801348 <tick+0xed0>
  801340:	00800044 	movi	r2,1
  801344:	00000106 	br	80134c <tick+0xed4>
  801348:	0005883a 	mov	r2,zero
  80134c:	1007883a 	mov	r3,r2
  801350:	00802074 	movhi	r2,129
  801354:	10a75bc4 	addi	r2,r2,-25233
  801358:	10c00005 	stb	r3,0(r2)
      _cg38 = APace;
  80135c:	00802074 	movhi	r2,129
  801360:	10a74e44 	addi	r2,r2,-25287
  801364:	10c00003 	ldbu	r3,0(r2)
  801368:	00802074 	movhi	r2,129
  80136c:	10a765c4 	addi	r2,r2,-25193
  801370:	10c00005 	stb	r3,0(r2)
      g33 =((g38&&(!(_cg38)))||g32);
  801374:	00802074 	movhi	r2,129
  801378:	10a75bc4 	addi	r2,r2,-25233
  80137c:	10800003 	ldbu	r2,0(r2)
  801380:	10803fcc 	andi	r2,r2,255
  801384:	1080201c 	xori	r2,r2,128
  801388:	10bfe004 	addi	r2,r2,-128
  80138c:	10000726 	beq	r2,zero,8013ac <tick+0xf34>
  801390:	00802074 	movhi	r2,129
  801394:	10a765c4 	addi	r2,r2,-25193
  801398:	10800003 	ldbu	r2,0(r2)
  80139c:	10803fcc 	andi	r2,r2,255
  8013a0:	1080201c 	xori	r2,r2,128
  8013a4:	10bfe004 	addi	r2,r2,-128
  8013a8:	10000726 	beq	r2,zero,8013c8 <tick+0xf50>
  8013ac:	00802074 	movhi	r2,129
  8013b0:	10a77384 	addi	r2,r2,-25138
  8013b4:	10800003 	ldbu	r2,0(r2)
  8013b8:	10803fcc 	andi	r2,r2,255
  8013bc:	1080201c 	xori	r2,r2,128
  8013c0:	10bfe004 	addi	r2,r2,-128
  8013c4:	10000226 	beq	r2,zero,8013d0 <tick+0xf58>
  8013c8:	00800044 	movi	r2,1
  8013cc:	00000106 	br	8013d4 <tick+0xf5c>
  8013d0:	0005883a 	mov	r2,zero
  8013d4:	1007883a 	mov	r3,r2
  8013d8:	00802074 	movhi	r2,129
  8013dc:	10a76484 	addi	r2,r2,-25198
  8013e0:	10c00005 	stb	r3,0(r2)
      g35 =(g34&&_cg34);
  8013e4:	00802074 	movhi	r2,129
  8013e8:	10a75dc4 	addi	r2,r2,-25225
  8013ec:	10800003 	ldbu	r2,0(r2)
  8013f0:	10803fcc 	andi	r2,r2,255
  8013f4:	1080201c 	xori	r2,r2,128
  8013f8:	10bfe004 	addi	r2,r2,-128
  8013fc:	10000926 	beq	r2,zero,801424 <tick+0xfac>
  801400:	00802074 	movhi	r2,129
  801404:	10a75a84 	addi	r2,r2,-25238
  801408:	10800003 	ldbu	r2,0(r2)
  80140c:	10803fcc 	andi	r2,r2,255
  801410:	1080201c 	xori	r2,r2,128
  801414:	10bfe004 	addi	r2,r2,-128
  801418:	10000226 	beq	r2,zero,801424 <tick+0xfac>
  80141c:	00800044 	movi	r2,1
  801420:	00000106 	br	801428 <tick+0xfb0>
  801424:	0005883a 	mov	r2,zero
  801428:	1007883a 	mov	r3,r2
  80142c:	00802074 	movhi	r2,129
  801430:	10a76584 	addi	r2,r2,-25194
  801434:	10c00005 	stb	r3,0(r2)
      if(g35){
  801438:	00802074 	movhi	r2,129
  80143c:	10a76584 	addi	r2,r2,-25194
  801440:	10800003 	ldbu	r2,0(r2)
  801444:	10803fcc 	andi	r2,r2,255
  801448:	1080201c 	xori	r2,r2,128
  80144c:	10bfe004 	addi	r2,r2,-128
  801450:	10000426 	beq	r2,zero,801464 <tick+0xfec>
         VRPStart =(VRPStart||1);
  801454:	00802074 	movhi	r2,129
  801458:	10a76304 	addi	r2,r2,-25204
  80145c:	00c00044 	movi	r3,1
  801460:	10c00005 	stb	r3,0(r2)
      }
      g37 =(PRE_g36);
  801464:	00802074 	movhi	r2,129
  801468:	10a762c4 	addi	r2,r2,-25205
  80146c:	10c00003 	ldbu	r3,0(r2)
  801470:	00802074 	movhi	r2,129
  801474:	10a75904 	addi	r2,r2,-25244
  801478:	10c00005 	stb	r3,0(r2)
      g39 =(g38&&_cg38);
  80147c:	00802074 	movhi	r2,129
  801480:	10a75bc4 	addi	r2,r2,-25233
  801484:	10800003 	ldbu	r2,0(r2)
  801488:	10803fcc 	andi	r2,r2,255
  80148c:	1080201c 	xori	r2,r2,128
  801490:	10bfe004 	addi	r2,r2,-128
  801494:	10000926 	beq	r2,zero,8014bc <tick+0x1044>
  801498:	00802074 	movhi	r2,129
  80149c:	10a765c4 	addi	r2,r2,-25193
  8014a0:	10800003 	ldbu	r2,0(r2)
  8014a4:	10803fcc 	andi	r2,r2,255
  8014a8:	1080201c 	xori	r2,r2,128
  8014ac:	10bfe004 	addi	r2,r2,-128
  8014b0:	10000226 	beq	r2,zero,8014bc <tick+0x1044>
  8014b4:	00800044 	movi	r2,1
  8014b8:	00000106 	br	8014c0 <tick+0x1048>
  8014bc:	0005883a 	mov	r2,zero
  8014c0:	1007883a 	mov	r3,r2
  8014c4:	00802074 	movhi	r2,129
  8014c8:	10a77504 	addi	r2,r2,-25132
  8014cc:	10c00005 	stb	r3,0(r2)
      if(g39){
  8014d0:	00802074 	movhi	r2,129
  8014d4:	10a77504 	addi	r2,r2,-25132
  8014d8:	10800003 	ldbu	r2,0(r2)
  8014dc:	10803fcc 	andi	r2,r2,255
  8014e0:	1080201c 	xori	r2,r2,128
  8014e4:	10bfe004 	addi	r2,r2,-128
  8014e8:	10000426 	beq	r2,zero,8014fc <tick+0x1084>
         VRPStart =(VRPStart||1);
  8014ec:	00802074 	movhi	r2,129
  8014f0:	10a76304 	addi	r2,r2,-25204
  8014f4:	00c00044 	movi	r3,1
  8014f8:	10c00005 	stb	r3,0(r2)
      }
      g36 =(g35||g37||g39);
  8014fc:	00802074 	movhi	r2,129
  801500:	10a76584 	addi	r2,r2,-25194
  801504:	10800003 	ldbu	r2,0(r2)
  801508:	10803fcc 	andi	r2,r2,255
  80150c:	1080201c 	xori	r2,r2,128
  801510:	10bfe004 	addi	r2,r2,-128
  801514:	10000e1e 	bne	r2,zero,801550 <tick+0x10d8>
  801518:	00802074 	movhi	r2,129
  80151c:	10a75904 	addi	r2,r2,-25244
  801520:	10800003 	ldbu	r2,0(r2)
  801524:	10803fcc 	andi	r2,r2,255
  801528:	1080201c 	xori	r2,r2,128
  80152c:	10bfe004 	addi	r2,r2,-128
  801530:	1000071e 	bne	r2,zero,801550 <tick+0x10d8>
  801534:	00802074 	movhi	r2,129
  801538:	10a77504 	addi	r2,r2,-25132
  80153c:	10800003 	ldbu	r2,0(r2)
  801540:	10803fcc 	andi	r2,r2,255
  801544:	1080201c 	xori	r2,r2,128
  801548:	10bfe004 	addi	r2,r2,-128
  80154c:	10000226 	beq	r2,zero,801558 <tick+0x10e0>
  801550:	00800044 	movi	r2,1
  801554:	00000106 	br	80155c <tick+0x10e4>
  801558:	0005883a 	mov	r2,zero
  80155c:	1007883a 	mov	r3,r2
  801560:	00802074 	movhi	r2,129
  801564:	10a76984 	addi	r2,r2,-25178
  801568:	10c00005 	stb	r3,0(r2)
      g41 = g1;
  80156c:	00802074 	movhi	r2,129
  801570:	10a755c4 	addi	r2,r2,-25257
  801574:	10c00003 	ldbu	r3,0(r2)
  801578:	00802074 	movhi	r2,129
  80157c:	10a75984 	addi	r2,r2,-25242
  801580:	10c00005 	stb	r3,0(r2)
      g43 =(PRE_g42);
  801584:	00802074 	movhi	r2,129
  801588:	10a75c04 	addi	r2,r2,-25232
  80158c:	10c00003 	ldbu	r3,0(r2)
  801590:	00802074 	movhi	r2,129
  801594:	10a768c4 	addi	r2,r2,-25181
  801598:	10c00005 	stb	r3,0(r2)
      _cg43 = VSense;
  80159c:	00802074 	movhi	r2,129
  8015a0:	10a763c4 	addi	r2,r2,-25201
  8015a4:	10c00003 	ldbu	r3,0(r2)
  8015a8:	00802074 	movhi	r2,129
  8015ac:	10a75c44 	addi	r2,r2,-25231
  8015b0:	10c00005 	stb	r3,0(r2)
      g49 =(g43&&(!(_cg43)));
  8015b4:	00802074 	movhi	r2,129
  8015b8:	10a768c4 	addi	r2,r2,-25181
  8015bc:	10800003 	ldbu	r2,0(r2)
  8015c0:	10803fcc 	andi	r2,r2,255
  8015c4:	1080201c 	xori	r2,r2,128
  8015c8:	10bfe004 	addi	r2,r2,-128
  8015cc:	10000926 	beq	r2,zero,8015f4 <tick+0x117c>
  8015d0:	00802074 	movhi	r2,129
  8015d4:	10a75c44 	addi	r2,r2,-25231
  8015d8:	10800003 	ldbu	r2,0(r2)
  8015dc:	10803fcc 	andi	r2,r2,255
  8015e0:	1080201c 	xori	r2,r2,128
  8015e4:	10bfe004 	addi	r2,r2,-128
  8015e8:	1000021e 	bne	r2,zero,8015f4 <tick+0x117c>
  8015ec:	00800044 	movi	r2,1
  8015f0:	00000106 	br	8015f8 <tick+0x1180>
  8015f4:	0005883a 	mov	r2,zero
  8015f8:	1007883a 	mov	r3,r2
  8015fc:	00802074 	movhi	r2,129
  801600:	10a75e44 	addi	r2,r2,-25223
  801604:	10c00005 	stb	r3,0(r2)
      _cg49 = VPace;
  801608:	00802074 	movhi	r2,129
  80160c:	10a774c4 	addi	r2,r2,-25133
  801610:	10c00003 	ldbu	r3,0(r2)
  801614:	00802074 	movhi	r2,129
  801618:	10a77544 	addi	r2,r2,-25131
  80161c:	10c00005 	stb	r3,0(r2)
      g48 =(g46&&(!(_cg46)));
  801620:	00802074 	movhi	r2,129
  801624:	10a76a04 	addi	r2,r2,-25176
  801628:	10800003 	ldbu	r2,0(r2)
  80162c:	10803fcc 	andi	r2,r2,255
  801630:	1080201c 	xori	r2,r2,128
  801634:	10bfe004 	addi	r2,r2,-128
  801638:	10000926 	beq	r2,zero,801660 <tick+0x11e8>
  80163c:	00802074 	movhi	r2,129
  801640:	10a757c4 	addi	r2,r2,-25249
  801644:	10800003 	ldbu	r2,0(r2)
  801648:	10803fcc 	andi	r2,r2,255
  80164c:	1080201c 	xori	r2,r2,128
  801650:	10bfe004 	addi	r2,r2,-128
  801654:	1000021e 	bne	r2,zero,801660 <tick+0x11e8>
  801658:	00800044 	movi	r2,1
  80165c:	00000106 	br	801664 <tick+0x11ec>
  801660:	0005883a 	mov	r2,zero
  801664:	1007883a 	mov	r3,r2
  801668:	00802074 	movhi	r2,129
  80166c:	10a75b44 	addi	r2,r2,-25235
  801670:	10c00005 	stb	r3,0(r2)
      _cg48 = AEIExpired;
  801674:	00802074 	movhi	r2,129
  801678:	10a77144 	addi	r2,r2,-25147
  80167c:	10c00003 	ldbu	r3,0(r2)
  801680:	00802074 	movhi	r2,129
  801684:	10a761c4 	addi	r2,r2,-25209
  801688:	10c00005 	stb	r3,0(r2)
      g42 =((g49&&(!(_cg49)))||(g48&&_cg48)||g41||g47);
  80168c:	00802074 	movhi	r2,129
  801690:	10a75e44 	addi	r2,r2,-25223
  801694:	10800003 	ldbu	r2,0(r2)
  801698:	10803fcc 	andi	r2,r2,255
  80169c:	1080201c 	xori	r2,r2,128
  8016a0:	10bfe004 	addi	r2,r2,-128
  8016a4:	10000726 	beq	r2,zero,8016c4 <tick+0x124c>
  8016a8:	00802074 	movhi	r2,129
  8016ac:	10a77544 	addi	r2,r2,-25131
  8016b0:	10800003 	ldbu	r2,0(r2)
  8016b4:	10803fcc 	andi	r2,r2,255
  8016b8:	1080201c 	xori	r2,r2,128
  8016bc:	10bfe004 	addi	r2,r2,-128
  8016c0:	10001c26 	beq	r2,zero,801734 <tick+0x12bc>
  8016c4:	00802074 	movhi	r2,129
  8016c8:	10a75b44 	addi	r2,r2,-25235
  8016cc:	10800003 	ldbu	r2,0(r2)
  8016d0:	10803fcc 	andi	r2,r2,255
  8016d4:	1080201c 	xori	r2,r2,128
  8016d8:	10bfe004 	addi	r2,r2,-128
  8016dc:	10000726 	beq	r2,zero,8016fc <tick+0x1284>
  8016e0:	00802074 	movhi	r2,129
  8016e4:	10a761c4 	addi	r2,r2,-25209
  8016e8:	10800003 	ldbu	r2,0(r2)
  8016ec:	10803fcc 	andi	r2,r2,255
  8016f0:	1080201c 	xori	r2,r2,128
  8016f4:	10bfe004 	addi	r2,r2,-128
  8016f8:	10000e1e 	bne	r2,zero,801734 <tick+0x12bc>
  8016fc:	00802074 	movhi	r2,129
  801700:	10a75984 	addi	r2,r2,-25242
  801704:	10800003 	ldbu	r2,0(r2)
  801708:	10803fcc 	andi	r2,r2,255
  80170c:	1080201c 	xori	r2,r2,128
  801710:	10bfe004 	addi	r2,r2,-128
  801714:	1000071e 	bne	r2,zero,801734 <tick+0x12bc>
  801718:	00802074 	movhi	r2,129
  80171c:	10a75144 	addi	r2,r2,-25275
  801720:	10800003 	ldbu	r2,0(r2)
  801724:	10803fcc 	andi	r2,r2,255
  801728:	1080201c 	xori	r2,r2,128
  80172c:	10bfe004 	addi	r2,r2,-128
  801730:	10000226 	beq	r2,zero,80173c <tick+0x12c4>
  801734:	00800044 	movi	r2,1
  801738:	00000106 	br	801740 <tick+0x12c8>
  80173c:	0005883a 	mov	r2,zero
  801740:	1007883a 	mov	r3,r2
  801744:	00802074 	movhi	r2,129
  801748:	10a75184 	addi	r2,r2,-25274
  80174c:	10c00005 	stb	r3,0(r2)
      g44 =((g43&&_cg43)||(g49&&_cg49));
  801750:	00802074 	movhi	r2,129
  801754:	10a768c4 	addi	r2,r2,-25181
  801758:	10800003 	ldbu	r2,0(r2)
  80175c:	10803fcc 	andi	r2,r2,255
  801760:	1080201c 	xori	r2,r2,128
  801764:	10bfe004 	addi	r2,r2,-128
  801768:	10000726 	beq	r2,zero,801788 <tick+0x1310>
  80176c:	00802074 	movhi	r2,129
  801770:	10a75c44 	addi	r2,r2,-25231
  801774:	10800003 	ldbu	r2,0(r2)
  801778:	10803fcc 	andi	r2,r2,255
  80177c:	1080201c 	xori	r2,r2,128
  801780:	10bfe004 	addi	r2,r2,-128
  801784:	10000e1e 	bne	r2,zero,8017c0 <tick+0x1348>
  801788:	00802074 	movhi	r2,129
  80178c:	10a75e44 	addi	r2,r2,-25223
  801790:	10800003 	ldbu	r2,0(r2)
  801794:	10803fcc 	andi	r2,r2,255
  801798:	1080201c 	xori	r2,r2,128
  80179c:	10bfe004 	addi	r2,r2,-128
  8017a0:	10000926 	beq	r2,zero,8017c8 <tick+0x1350>
  8017a4:	00802074 	movhi	r2,129
  8017a8:	10a77544 	addi	r2,r2,-25131
  8017ac:	10800003 	ldbu	r2,0(r2)
  8017b0:	10803fcc 	andi	r2,r2,255
  8017b4:	1080201c 	xori	r2,r2,128
  8017b8:	10bfe004 	addi	r2,r2,-128
  8017bc:	10000226 	beq	r2,zero,8017c8 <tick+0x1350>
  8017c0:	00800044 	movi	r2,1
  8017c4:	00000106 	br	8017cc <tick+0x1354>
  8017c8:	0005883a 	mov	r2,zero
  8017cc:	1007883a 	mov	r3,r2
  8017d0:	00802074 	movhi	r2,129
  8017d4:	10a75504 	addi	r2,r2,-25260
  8017d8:	10c00005 	stb	r3,0(r2)
      if(g44){
  8017dc:	00802074 	movhi	r2,129
  8017e0:	10a75504 	addi	r2,r2,-25260
  8017e4:	10800003 	ldbu	r2,0(r2)
  8017e8:	10803fcc 	andi	r2,r2,255
  8017ec:	1080201c 	xori	r2,r2,128
  8017f0:	10bfe004 	addi	r2,r2,-128
  8017f4:	10000426 	beq	r2,zero,801808 <tick+0x1390>
         AEIStart =(AEIStart||1);
  8017f8:	00802074 	movhi	r2,129
  8017fc:	10a773c4 	addi	r2,r2,-25137
  801800:	00c00044 	movi	r3,1
  801804:	10c00005 	stb	r3,0(r2)
      }
      g45 =((g48&&(!(_cg48)))||g44);
  801808:	00802074 	movhi	r2,129
  80180c:	10a75b44 	addi	r2,r2,-25235
  801810:	10800003 	ldbu	r2,0(r2)
  801814:	10803fcc 	andi	r2,r2,255
  801818:	1080201c 	xori	r2,r2,128
  80181c:	10bfe004 	addi	r2,r2,-128
  801820:	10000726 	beq	r2,zero,801840 <tick+0x13c8>
  801824:	00802074 	movhi	r2,129
  801828:	10a761c4 	addi	r2,r2,-25209
  80182c:	10800003 	ldbu	r2,0(r2)
  801830:	10803fcc 	andi	r2,r2,255
  801834:	1080201c 	xori	r2,r2,128
  801838:	10bfe004 	addi	r2,r2,-128
  80183c:	10000726 	beq	r2,zero,80185c <tick+0x13e4>
  801840:	00802074 	movhi	r2,129
  801844:	10a75504 	addi	r2,r2,-25260
  801848:	10800003 	ldbu	r2,0(r2)
  80184c:	10803fcc 	andi	r2,r2,255
  801850:	1080201c 	xori	r2,r2,128
  801854:	10bfe004 	addi	r2,r2,-128
  801858:	10000226 	beq	r2,zero,801864 <tick+0x13ec>
  80185c:	00800044 	movi	r2,1
  801860:	00000106 	br	801868 <tick+0x13f0>
  801864:	0005883a 	mov	r2,zero
  801868:	1007883a 	mov	r3,r2
  80186c:	00802074 	movhi	r2,129
  801870:	10a77404 	addi	r2,r2,-25136
  801874:	10c00005 	stb	r3,0(r2)
      g51 = g1;
  801878:	00802074 	movhi	r2,129
  80187c:	10a755c4 	addi	r2,r2,-25257
  801880:	10c00003 	ldbu	r3,0(r2)
  801884:	00802074 	movhi	r2,129
  801888:	10a76a84 	addi	r2,r2,-25174
  80188c:	10c00005 	stb	r3,0(r2)
      g61 =(PRE_g60);
  801890:	00802074 	movhi	r2,129
  801894:	10a76ac4 	addi	r2,r2,-25173
  801898:	10c00003 	ldbu	r3,0(r2)
  80189c:	00802074 	movhi	r2,129
  8018a0:	10a75604 	addi	r2,r2,-25256
  8018a4:	10c00005 	stb	r3,0(r2)
      _cg61 = VSense;
  8018a8:	00802074 	movhi	r2,129
  8018ac:	10a763c4 	addi	r2,r2,-25201
  8018b0:	10c00003 	ldbu	r3,0(r2)
  8018b4:	00802074 	movhi	r2,129
  8018b8:	10a759c4 	addi	r2,r2,-25241
  8018bc:	10c00005 	stb	r3,0(r2)
      g62 =(g61&&_cg61);
  8018c0:	00802074 	movhi	r2,129
  8018c4:	10a75604 	addi	r2,r2,-25256
  8018c8:	10800003 	ldbu	r2,0(r2)
  8018cc:	10803fcc 	andi	r2,r2,255
  8018d0:	1080201c 	xori	r2,r2,128
  8018d4:	10bfe004 	addi	r2,r2,-128
  8018d8:	10000926 	beq	r2,zero,801900 <tick+0x1488>
  8018dc:	00802074 	movhi	r2,129
  8018e0:	10a759c4 	addi	r2,r2,-25241
  8018e4:	10800003 	ldbu	r2,0(r2)
  8018e8:	10803fcc 	andi	r2,r2,255
  8018ec:	1080201c 	xori	r2,r2,128
  8018f0:	10bfe004 	addi	r2,r2,-128
  8018f4:	10000226 	beq	r2,zero,801900 <tick+0x1488>
  8018f8:	00800044 	movi	r2,1
  8018fc:	00000106 	br	801904 <tick+0x148c>
  801900:	0005883a 	mov	r2,zero
  801904:	1007883a 	mov	r3,r2
  801908:	00802074 	movhi	r2,129
  80190c:	10a75944 	addi	r2,r2,-25243
  801910:	10c00005 	stb	r3,0(r2)
      if(g62){
  801914:	00802074 	movhi	r2,129
  801918:	10a75944 	addi	r2,r2,-25243
  80191c:	10800003 	ldbu	r2,0(r2)
  801920:	10803fcc 	andi	r2,r2,255
  801924:	1080201c 	xori	r2,r2,128
  801928:	10bfe004 	addi	r2,r2,-128
  80192c:	10000426 	beq	r2,zero,801940 <tick+0x14c8>
         AEIStart =(AEIStart||1);
  801930:	00802074 	movhi	r2,129
  801934:	10a773c4 	addi	r2,r2,-25137
  801938:	00c00044 	movi	r3,1
  80193c:	10c00005 	stb	r3,0(r2)
      }
      g65 =(g61&&(!(_cg61)));
  801940:	00802074 	movhi	r2,129
  801944:	10a75604 	addi	r2,r2,-25256
  801948:	10800003 	ldbu	r2,0(r2)
  80194c:	10803fcc 	andi	r2,r2,255
  801950:	1080201c 	xori	r2,r2,128
  801954:	10bfe004 	addi	r2,r2,-128
  801958:	10000926 	beq	r2,zero,801980 <tick+0x1508>
  80195c:	00802074 	movhi	r2,129
  801960:	10a759c4 	addi	r2,r2,-25241
  801964:	10800003 	ldbu	r2,0(r2)
  801968:	10803fcc 	andi	r2,r2,255
  80196c:	1080201c 	xori	r2,r2,128
  801970:	10bfe004 	addi	r2,r2,-128
  801974:	1000021e 	bne	r2,zero,801980 <tick+0x1508>
  801978:	00800044 	movi	r2,1
  80197c:	00000106 	br	801984 <tick+0x150c>
  801980:	0005883a 	mov	r2,zero
  801984:	1007883a 	mov	r3,r2
  801988:	00802074 	movhi	r2,129
  80198c:	10a771c4 	addi	r2,r2,-25145
  801990:	10c00005 	stb	r3,0(r2)
      _cg65 = VPace;
  801994:	00802074 	movhi	r2,129
  801998:	10a774c4 	addi	r2,r2,-25133
  80199c:	10c00003 	ldbu	r3,0(r2)
  8019a0:	00802074 	movhi	r2,129
  8019a4:	10a76904 	addi	r2,r2,-25180
  8019a8:	10c00005 	stb	r3,0(r2)
      g66 =(g65&&_cg65);
  8019ac:	00802074 	movhi	r2,129
  8019b0:	10a771c4 	addi	r2,r2,-25145
  8019b4:	10800003 	ldbu	r2,0(r2)
  8019b8:	10803fcc 	andi	r2,r2,255
  8019bc:	1080201c 	xori	r2,r2,128
  8019c0:	10bfe004 	addi	r2,r2,-128
  8019c4:	10000926 	beq	r2,zero,8019ec <tick+0x1574>
  8019c8:	00802074 	movhi	r2,129
  8019cc:	10a76904 	addi	r2,r2,-25180
  8019d0:	10800003 	ldbu	r2,0(r2)
  8019d4:	10803fcc 	andi	r2,r2,255
  8019d8:	1080201c 	xori	r2,r2,128
  8019dc:	10bfe004 	addi	r2,r2,-128
  8019e0:	10000226 	beq	r2,zero,8019ec <tick+0x1574>
  8019e4:	00800044 	movi	r2,1
  8019e8:	00000106 	br	8019f0 <tick+0x1578>
  8019ec:	0005883a 	mov	r2,zero
  8019f0:	1007883a 	mov	r3,r2
  8019f4:	00802074 	movhi	r2,129
  8019f8:	10a76144 	addi	r2,r2,-25211
  8019fc:	10c00005 	stb	r3,0(r2)
      if(g66){
  801a00:	00802074 	movhi	r2,129
  801a04:	10a76144 	addi	r2,r2,-25211
  801a08:	10800003 	ldbu	r2,0(r2)
  801a0c:	10803fcc 	andi	r2,r2,255
  801a10:	1080201c 	xori	r2,r2,128
  801a14:	10bfe004 	addi	r2,r2,-128
  801a18:	10000426 	beq	r2,zero,801a2c <tick+0x15b4>
         AEIStart =(AEIStart||1);
  801a1c:	00802074 	movhi	r2,129
  801a20:	10a773c4 	addi	r2,r2,-25137
  801a24:	00c00044 	movi	r3,1
  801a28:	10c00005 	stb	r3,0(r2)
      }
      g70 =(PRE_g69);
  801a2c:	00802074 	movhi	r2,129
  801a30:	10a756c4 	addi	r2,r2,-25253
  801a34:	10c00003 	ldbu	r3,0(r2)
  801a38:	00802074 	movhi	r2,129
  801a3c:	10a76c44 	addi	r2,r2,-25167
  801a40:	10c00005 	stb	r3,0(r2)
      _cg70 = VSense;
  801a44:	00802074 	movhi	r2,129
  801a48:	10a763c4 	addi	r2,r2,-25201
  801a4c:	10c00003 	ldbu	r3,0(r2)
  801a50:	00802074 	movhi	r2,129
  801a54:	10a76b04 	addi	r2,r2,-25172
  801a58:	10c00005 	stb	r3,0(r2)
      g71 =(g70&&_cg70);
  801a5c:	00802074 	movhi	r2,129
  801a60:	10a76c44 	addi	r2,r2,-25167
  801a64:	10800003 	ldbu	r2,0(r2)
  801a68:	10803fcc 	andi	r2,r2,255
  801a6c:	1080201c 	xori	r2,r2,128
  801a70:	10bfe004 	addi	r2,r2,-128
  801a74:	10000926 	beq	r2,zero,801a9c <tick+0x1624>
  801a78:	00802074 	movhi	r2,129
  801a7c:	10a76b04 	addi	r2,r2,-25172
  801a80:	10800003 	ldbu	r2,0(r2)
  801a84:	10803fcc 	andi	r2,r2,255
  801a88:	1080201c 	xori	r2,r2,128
  801a8c:	10bfe004 	addi	r2,r2,-128
  801a90:	10000226 	beq	r2,zero,801a9c <tick+0x1624>
  801a94:	00800044 	movi	r2,1
  801a98:	00000106 	br	801aa0 <tick+0x1628>
  801a9c:	0005883a 	mov	r2,zero
  801aa0:	1007883a 	mov	r3,r2
  801aa4:	00802074 	movhi	r2,129
  801aa8:	10a75644 	addi	r2,r2,-25255
  801aac:	10c00005 	stb	r3,0(r2)
      if(g71){
  801ab0:	00802074 	movhi	r2,129
  801ab4:	10a75644 	addi	r2,r2,-25255
  801ab8:	10800003 	ldbu	r2,0(r2)
  801abc:	10803fcc 	andi	r2,r2,255
  801ac0:	1080201c 	xori	r2,r2,128
  801ac4:	10bfe004 	addi	r2,r2,-128
  801ac8:	10000426 	beq	r2,zero,801adc <tick+0x1664>
         AEIStart =(AEIStart||1);
  801acc:	00802074 	movhi	r2,129
  801ad0:	10a773c4 	addi	r2,r2,-25137
  801ad4:	00c00044 	movi	r3,1
  801ad8:	10c00005 	stb	r3,0(r2)
      }
      g74 =(g70&&(!(_cg70)));
  801adc:	00802074 	movhi	r2,129
  801ae0:	10a76c44 	addi	r2,r2,-25167
  801ae4:	10800003 	ldbu	r2,0(r2)
  801ae8:	10803fcc 	andi	r2,r2,255
  801aec:	1080201c 	xori	r2,r2,128
  801af0:	10bfe004 	addi	r2,r2,-128
  801af4:	10000926 	beq	r2,zero,801b1c <tick+0x16a4>
  801af8:	00802074 	movhi	r2,129
  801afc:	10a76b04 	addi	r2,r2,-25172
  801b00:	10800003 	ldbu	r2,0(r2)
  801b04:	10803fcc 	andi	r2,r2,255
  801b08:	1080201c 	xori	r2,r2,128
  801b0c:	10bfe004 	addi	r2,r2,-128
  801b10:	1000021e 	bne	r2,zero,801b1c <tick+0x16a4>
  801b14:	00800044 	movi	r2,1
  801b18:	00000106 	br	801b20 <tick+0x16a8>
  801b1c:	0005883a 	mov	r2,zero
  801b20:	1007883a 	mov	r3,r2
  801b24:	00802074 	movhi	r2,129
  801b28:	10a77844 	addi	r2,r2,-25119
  801b2c:	10c00005 	stb	r3,0(r2)
      _cg74 = VPace;
  801b30:	00802074 	movhi	r2,129
  801b34:	10a774c4 	addi	r2,r2,-25133
  801b38:	10c00003 	ldbu	r3,0(r2)
  801b3c:	00802074 	movhi	r2,129
  801b40:	10a75804 	addi	r2,r2,-25248
  801b44:	10c00005 	stb	r3,0(r2)
      g75 =(g74&&_cg74);
  801b48:	00802074 	movhi	r2,129
  801b4c:	10a77844 	addi	r2,r2,-25119
  801b50:	10800003 	ldbu	r2,0(r2)
  801b54:	10803fcc 	andi	r2,r2,255
  801b58:	1080201c 	xori	r2,r2,128
  801b5c:	10bfe004 	addi	r2,r2,-128
  801b60:	10000926 	beq	r2,zero,801b88 <tick+0x1710>
  801b64:	00802074 	movhi	r2,129
  801b68:	10a75804 	addi	r2,r2,-25248
  801b6c:	10800003 	ldbu	r2,0(r2)
  801b70:	10803fcc 	andi	r2,r2,255
  801b74:	1080201c 	xori	r2,r2,128
  801b78:	10bfe004 	addi	r2,r2,-128
  801b7c:	10000226 	beq	r2,zero,801b88 <tick+0x1710>
  801b80:	00800044 	movi	r2,1
  801b84:	00000106 	br	801b8c <tick+0x1714>
  801b88:	0005883a 	mov	r2,zero
  801b8c:	1007883a 	mov	r3,r2
  801b90:	00802074 	movhi	r2,129
  801b94:	10a76ec4 	addi	r2,r2,-25157
  801b98:	10c00005 	stb	r3,0(r2)
      if(g75){
  801b9c:	00802074 	movhi	r2,129
  801ba0:	10a76ec4 	addi	r2,r2,-25157
  801ba4:	10800003 	ldbu	r2,0(r2)
  801ba8:	10803fcc 	andi	r2,r2,255
  801bac:	1080201c 	xori	r2,r2,128
  801bb0:	10bfe004 	addi	r2,r2,-128
  801bb4:	10000426 	beq	r2,zero,801bc8 <tick+0x1750>
         AEIStart =(AEIStart||1);
  801bb8:	00802074 	movhi	r2,129
  801bbc:	10a773c4 	addi	r2,r2,-25137
  801bc0:	00c00044 	movi	r3,1
  801bc4:	10c00005 	stb	r3,0(r2)
      }
      g53 =(PRE_g52);
  801bc8:	00802074 	movhi	r2,129
  801bcc:	10a76384 	addi	r2,r2,-25202
  801bd0:	10c00003 	ldbu	r3,0(r2)
  801bd4:	00802074 	movhi	r2,129
  801bd8:	10a76b84 	addi	r2,r2,-25170
  801bdc:	10c00005 	stb	r3,0(r2)
      g53b = g53;
  801be0:	00802074 	movhi	r2,129
  801be4:	10a76b84 	addi	r2,r2,-25170
  801be8:	10c00003 	ldbu	r3,0(r2)
  801bec:	00802074 	movhi	r2,129
  801bf0:	10a76944 	addi	r2,r2,-25179
  801bf4:	10c00005 	stb	r3,0(r2)
      _cg53 = AEIStart;
  801bf8:	00802074 	movhi	r2,129
  801bfc:	10a773c4 	addi	r2,r2,-25137
  801c00:	10c00003 	ldbu	r3,0(r2)
  801c04:	00802074 	movhi	r2,129
  801c08:	10a75f04 	addi	r2,r2,-25220
  801c0c:	10c00005 	stb	r3,0(r2)
      g52 =(g57||(g53b&&(!(_cg53)))||g51||(g55b&&_cg55));
  801c10:	00802074 	movhi	r2,129
  801c14:	10a76c04 	addi	r2,r2,-25168
  801c18:	10800003 	ldbu	r2,0(r2)
  801c1c:	10803fcc 	andi	r2,r2,255
  801c20:	1080201c 	xori	r2,r2,128
  801c24:	10bfe004 	addi	r2,r2,-128
  801c28:	1000231e 	bne	r2,zero,801cb8 <tick+0x1840>
  801c2c:	00802074 	movhi	r2,129
  801c30:	10a76944 	addi	r2,r2,-25179
  801c34:	10800003 	ldbu	r2,0(r2)
  801c38:	10803fcc 	andi	r2,r2,255
  801c3c:	1080201c 	xori	r2,r2,128
  801c40:	10bfe004 	addi	r2,r2,-128
  801c44:	10000726 	beq	r2,zero,801c64 <tick+0x17ec>
  801c48:	00802074 	movhi	r2,129
  801c4c:	10a75f04 	addi	r2,r2,-25220
  801c50:	10800003 	ldbu	r2,0(r2)
  801c54:	10803fcc 	andi	r2,r2,255
  801c58:	1080201c 	xori	r2,r2,128
  801c5c:	10bfe004 	addi	r2,r2,-128
  801c60:	10001526 	beq	r2,zero,801cb8 <tick+0x1840>
  801c64:	00802074 	movhi	r2,129
  801c68:	10a76a84 	addi	r2,r2,-25174
  801c6c:	10800003 	ldbu	r2,0(r2)
  801c70:	10803fcc 	andi	r2,r2,255
  801c74:	1080201c 	xori	r2,r2,128
  801c78:	10bfe004 	addi	r2,r2,-128
  801c7c:	10000e1e 	bne	r2,zero,801cb8 <tick+0x1840>
  801c80:	00802074 	movhi	r2,129
  801c84:	10a75104 	addi	r2,r2,-25276
  801c88:	10800003 	ldbu	r2,0(r2)
  801c8c:	10803fcc 	andi	r2,r2,255
  801c90:	1080201c 	xori	r2,r2,128
  801c94:	10bfe004 	addi	r2,r2,-128
  801c98:	10000926 	beq	r2,zero,801cc0 <tick+0x1848>
  801c9c:	00802074 	movhi	r2,129
  801ca0:	10a77444 	addi	r2,r2,-25135
  801ca4:	10800003 	ldbu	r2,0(r2)
  801ca8:	10803fcc 	andi	r2,r2,255
  801cac:	1080201c 	xori	r2,r2,128
  801cb0:	10bfe004 	addi	r2,r2,-128
  801cb4:	10000226 	beq	r2,zero,801cc0 <tick+0x1848>
  801cb8:	00800044 	movi	r2,1
  801cbc:	00000106 	br	801cc4 <tick+0x184c>
  801cc0:	0005883a 	mov	r2,zero
  801cc4:	1007883a 	mov	r3,r2
  801cc8:	00802074 	movhi	r2,129
  801ccc:	10a75744 	addi	r2,r2,-25251
  801cd0:	10c00005 	stb	r3,0(r2)
      g54 =((g53b&&_cg53)||(g56&&(!(_cg56))));
  801cd4:	00802074 	movhi	r2,129
  801cd8:	10a76944 	addi	r2,r2,-25179
  801cdc:	10800003 	ldbu	r2,0(r2)
  801ce0:	10803fcc 	andi	r2,r2,255
  801ce4:	1080201c 	xori	r2,r2,128
  801ce8:	10bfe004 	addi	r2,r2,-128
  801cec:	10000726 	beq	r2,zero,801d0c <tick+0x1894>
  801cf0:	00802074 	movhi	r2,129
  801cf4:	10a75f04 	addi	r2,r2,-25220
  801cf8:	10800003 	ldbu	r2,0(r2)
  801cfc:	10803fcc 	andi	r2,r2,255
  801d00:	1080201c 	xori	r2,r2,128
  801d04:	10bfe004 	addi	r2,r2,-128
  801d08:	10000e1e 	bne	r2,zero,801d44 <tick+0x18cc>
  801d0c:	00802074 	movhi	r2,129
  801d10:	10a76344 	addi	r2,r2,-25203
  801d14:	10800003 	ldbu	r2,0(r2)
  801d18:	10803fcc 	andi	r2,r2,255
  801d1c:	1080201c 	xori	r2,r2,128
  801d20:	10bfe004 	addi	r2,r2,-128
  801d24:	10000926 	beq	r2,zero,801d4c <tick+0x18d4>
  801d28:	00802074 	movhi	r2,129
  801d2c:	10a76d04 	addi	r2,r2,-25164
  801d30:	10800003 	ldbu	r2,0(r2)
  801d34:	10803fcc 	andi	r2,r2,255
  801d38:	1080201c 	xori	r2,r2,128
  801d3c:	10bfe004 	addi	r2,r2,-128
  801d40:	1000021e 	bne	r2,zero,801d4c <tick+0x18d4>
  801d44:	00800044 	movi	r2,1
  801d48:	00000106 	br	801d50 <tick+0x18d8>
  801d4c:	0005883a 	mov	r2,zero
  801d50:	1007883a 	mov	r3,r2
  801d54:	00802074 	movhi	r2,129
  801d58:	10a76104 	addi	r2,r2,-25212
  801d5c:	10c00005 	stb	r3,0(r2)
      g59 = g1;
  801d60:	00802074 	movhi	r2,129
  801d64:	10a755c4 	addi	r2,r2,-25257
  801d68:	10c00003 	ldbu	r3,0(r2)
  801d6c:	00802074 	movhi	r2,129
  801d70:	10a760c4 	addi	r2,r2,-25213
  801d74:	10c00005 	stb	r3,0(r2)
      g60 =((g65&&(!(_cg65)))||g59);
  801d78:	00802074 	movhi	r2,129
  801d7c:	10a771c4 	addi	r2,r2,-25145
  801d80:	10800003 	ldbu	r2,0(r2)
  801d84:	10803fcc 	andi	r2,r2,255
  801d88:	1080201c 	xori	r2,r2,128
  801d8c:	10bfe004 	addi	r2,r2,-128
  801d90:	10000726 	beq	r2,zero,801db0 <tick+0x1938>
  801d94:	00802074 	movhi	r2,129
  801d98:	10a76904 	addi	r2,r2,-25180
  801d9c:	10800003 	ldbu	r2,0(r2)
  801da0:	10803fcc 	andi	r2,r2,255
  801da4:	1080201c 	xori	r2,r2,128
  801da8:	10bfe004 	addi	r2,r2,-128
  801dac:	10000726 	beq	r2,zero,801dcc <tick+0x1954>
  801db0:	00802074 	movhi	r2,129
  801db4:	10a760c4 	addi	r2,r2,-25213
  801db8:	10800003 	ldbu	r2,0(r2)
  801dbc:	10803fcc 	andi	r2,r2,255
  801dc0:	1080201c 	xori	r2,r2,128
  801dc4:	10bfe004 	addi	r2,r2,-128
  801dc8:	10000226 	beq	r2,zero,801dd4 <tick+0x195c>
  801dcc:	00800044 	movi	r2,1
  801dd0:	00000106 	br	801dd8 <tick+0x1960>
  801dd4:	0005883a 	mov	r2,zero
  801dd8:	1007883a 	mov	r3,r2
  801ddc:	00802074 	movhi	r2,129
  801de0:	10a767c4 	addi	r2,r2,-25185
  801de4:	10c00005 	stb	r3,0(r2)
      g64 =(PRE_g63);
  801de8:	00802074 	movhi	r2,129
  801dec:	10a75084 	addi	r2,r2,-25278
  801df0:	10c00003 	ldbu	r3,0(r2)
  801df4:	00802074 	movhi	r2,129
  801df8:	10a75cc4 	addi	r2,r2,-25229
  801dfc:	10c00005 	stb	r3,0(r2)
      g63 =(g64||g62||g66);
  801e00:	00802074 	movhi	r2,129
  801e04:	10a75cc4 	addi	r2,r2,-25229
  801e08:	10800003 	ldbu	r2,0(r2)
  801e0c:	10803fcc 	andi	r2,r2,255
  801e10:	1080201c 	xori	r2,r2,128
  801e14:	10bfe004 	addi	r2,r2,-128
  801e18:	10000e1e 	bne	r2,zero,801e54 <tick+0x19dc>
  801e1c:	00802074 	movhi	r2,129
  801e20:	10a75944 	addi	r2,r2,-25243
  801e24:	10800003 	ldbu	r2,0(r2)
  801e28:	10803fcc 	andi	r2,r2,255
  801e2c:	1080201c 	xori	r2,r2,128
  801e30:	10bfe004 	addi	r2,r2,-128
  801e34:	1000071e 	bne	r2,zero,801e54 <tick+0x19dc>
  801e38:	00802074 	movhi	r2,129
  801e3c:	10a76144 	addi	r2,r2,-25211
  801e40:	10800003 	ldbu	r2,0(r2)
  801e44:	10803fcc 	andi	r2,r2,255
  801e48:	1080201c 	xori	r2,r2,128
  801e4c:	10bfe004 	addi	r2,r2,-128
  801e50:	10000226 	beq	r2,zero,801e5c <tick+0x19e4>
  801e54:	00800044 	movi	r2,1
  801e58:	00000106 	br	801e60 <tick+0x19e8>
  801e5c:	0005883a 	mov	r2,zero
  801e60:	1007883a 	mov	r3,r2
  801e64:	00802074 	movhi	r2,129
  801e68:	10a76744 	addi	r2,r2,-25187
  801e6c:	10c00005 	stb	r3,0(r2)
      g68 = g1;
  801e70:	00802074 	movhi	r2,129
  801e74:	10a755c4 	addi	r2,r2,-25257
  801e78:	10c00003 	ldbu	r3,0(r2)
  801e7c:	00802074 	movhi	r2,129
  801e80:	10a77084 	addi	r2,r2,-25150
  801e84:	10c00005 	stb	r3,0(r2)
      g69 =(g68||(g74&&(!(_cg74))));
  801e88:	00802074 	movhi	r2,129
  801e8c:	10a77084 	addi	r2,r2,-25150
  801e90:	10800003 	ldbu	r2,0(r2)
  801e94:	10803fcc 	andi	r2,r2,255
  801e98:	1080201c 	xori	r2,r2,128
  801e9c:	10bfe004 	addi	r2,r2,-128
  801ea0:	10000e1e 	bne	r2,zero,801edc <tick+0x1a64>
  801ea4:	00802074 	movhi	r2,129
  801ea8:	10a77844 	addi	r2,r2,-25119
  801eac:	10800003 	ldbu	r2,0(r2)
  801eb0:	10803fcc 	andi	r2,r2,255
  801eb4:	1080201c 	xori	r2,r2,128
  801eb8:	10bfe004 	addi	r2,r2,-128
  801ebc:	10000926 	beq	r2,zero,801ee4 <tick+0x1a6c>
  801ec0:	00802074 	movhi	r2,129
  801ec4:	10a75804 	addi	r2,r2,-25248
  801ec8:	10800003 	ldbu	r2,0(r2)
  801ecc:	10803fcc 	andi	r2,r2,255
  801ed0:	1080201c 	xori	r2,r2,128
  801ed4:	10bfe004 	addi	r2,r2,-128
  801ed8:	1000021e 	bne	r2,zero,801ee4 <tick+0x1a6c>
  801edc:	00800044 	movi	r2,1
  801ee0:	00000106 	br	801ee8 <tick+0x1a70>
  801ee4:	0005883a 	mov	r2,zero
  801ee8:	1007883a 	mov	r3,r2
  801eec:	00802074 	movhi	r2,129
  801ef0:	10a77784 	addi	r2,r2,-25122
  801ef4:	10c00005 	stb	r3,0(r2)
      g73 =(PRE_g72);
  801ef8:	00802074 	movhi	r2,129
  801efc:	10a754c4 	addi	r2,r2,-25261
  801f00:	10c00003 	ldbu	r3,0(r2)
  801f04:	00802074 	movhi	r2,129
  801f08:	10a77284 	addi	r2,r2,-25142
  801f0c:	10c00005 	stb	r3,0(r2)
      g72 =(g73||g75||g71);
  801f10:	00802074 	movhi	r2,129
  801f14:	10a77284 	addi	r2,r2,-25142
  801f18:	10800003 	ldbu	r2,0(r2)
  801f1c:	10803fcc 	andi	r2,r2,255
  801f20:	1080201c 	xori	r2,r2,128
  801f24:	10bfe004 	addi	r2,r2,-128
  801f28:	10000e1e 	bne	r2,zero,801f64 <tick+0x1aec>
  801f2c:	00802074 	movhi	r2,129
  801f30:	10a76ec4 	addi	r2,r2,-25157
  801f34:	10800003 	ldbu	r2,0(r2)
  801f38:	10803fcc 	andi	r2,r2,255
  801f3c:	1080201c 	xori	r2,r2,128
  801f40:	10bfe004 	addi	r2,r2,-128
  801f44:	1000071e 	bne	r2,zero,801f64 <tick+0x1aec>
  801f48:	00802074 	movhi	r2,129
  801f4c:	10a75644 	addi	r2,r2,-25255
  801f50:	10800003 	ldbu	r2,0(r2)
  801f54:	10803fcc 	andi	r2,r2,255
  801f58:	1080201c 	xori	r2,r2,128
  801f5c:	10bfe004 	addi	r2,r2,-128
  801f60:	10000226 	beq	r2,zero,801f6c <tick+0x1af4>
  801f64:	00800044 	movi	r2,1
  801f68:	00000106 	br	801f70 <tick+0x1af8>
  801f6c:	0005883a 	mov	r2,zero
  801f70:	1007883a 	mov	r3,r2
  801f74:	00802074 	movhi	r2,129
  801f78:	10a76d44 	addi	r2,r2,-25163
  801f7c:	10c00005 	stb	r3,0(r2)
      g11_e1 =(!((g4||g7)));
  801f80:	00802074 	movhi	r2,129
  801f84:	10a74ec4 	addi	r2,r2,-25285
  801f88:	10800003 	ldbu	r2,0(r2)
  801f8c:	10803fcc 	andi	r2,r2,255
  801f90:	1080201c 	xori	r2,r2,128
  801f94:	10bfe004 	addi	r2,r2,-128
  801f98:	1000091e 	bne	r2,zero,801fc0 <tick+0x1b48>
  801f9c:	00802074 	movhi	r2,129
  801fa0:	10a75ec4 	addi	r2,r2,-25221
  801fa4:	10800003 	ldbu	r2,0(r2)
  801fa8:	10803fcc 	andi	r2,r2,255
  801fac:	1080201c 	xori	r2,r2,128
  801fb0:	10bfe004 	addi	r2,r2,-128
  801fb4:	1000021e 	bne	r2,zero,801fc0 <tick+0x1b48>
  801fb8:	00800044 	movi	r2,1
  801fbc:	00000106 	br	801fc4 <tick+0x1b4c>
  801fc0:	0005883a 	mov	r2,zero
  801fc4:	1007883a 	mov	r3,r2
  801fc8:	00802074 	movhi	r2,129
  801fcc:	10a764c4 	addi	r2,r2,-25197
  801fd0:	10c00005 	stb	r3,0(r2)
      g19_e2 =(!((g14||g16)));
  801fd4:	00802074 	movhi	r2,129
  801fd8:	10a76244 	addi	r2,r2,-25207
  801fdc:	10800003 	ldbu	r2,0(r2)
  801fe0:	10803fcc 	andi	r2,r2,255
  801fe4:	1080201c 	xori	r2,r2,128
  801fe8:	10bfe004 	addi	r2,r2,-128
  801fec:	1000091e 	bne	r2,zero,802014 <tick+0x1b9c>
  801ff0:	00802074 	movhi	r2,129
  801ff4:	10a76fc4 	addi	r2,r2,-25153
  801ff8:	10800003 	ldbu	r2,0(r2)
  801ffc:	10803fcc 	andi	r2,r2,255
  802000:	1080201c 	xori	r2,r2,128
  802004:	10bfe004 	addi	r2,r2,-128
  802008:	1000021e 	bne	r2,zero,802014 <tick+0x1b9c>
  80200c:	00800044 	movi	r2,1
  802010:	00000106 	br	802018 <tick+0x1ba0>
  802014:	0005883a 	mov	r2,zero
  802018:	1007883a 	mov	r3,r2
  80201c:	00802074 	movhi	r2,129
  802020:	10a74e84 	addi	r2,r2,-25286
  802024:	10c00005 	stb	r3,0(r2)
      g31_e3 =(!((g22||g26||g28)));
  802028:	00802074 	movhi	r2,129
  80202c:	10a77204 	addi	r2,r2,-25144
  802030:	10800003 	ldbu	r2,0(r2)
  802034:	10803fcc 	andi	r2,r2,255
  802038:	1080201c 	xori	r2,r2,128
  80203c:	10bfe004 	addi	r2,r2,-128
  802040:	1000101e 	bne	r2,zero,802084 <tick+0x1c0c>
  802044:	00802074 	movhi	r2,129
  802048:	10a777c4 	addi	r2,r2,-25121
  80204c:	10800003 	ldbu	r2,0(r2)
  802050:	10803fcc 	andi	r2,r2,255
  802054:	1080201c 	xori	r2,r2,128
  802058:	10bfe004 	addi	r2,r2,-128
  80205c:	1000091e 	bne	r2,zero,802084 <tick+0x1c0c>
  802060:	00802074 	movhi	r2,129
  802064:	10a77244 	addi	r2,r2,-25143
  802068:	10800003 	ldbu	r2,0(r2)
  80206c:	10803fcc 	andi	r2,r2,255
  802070:	1080201c 	xori	r2,r2,128
  802074:	10bfe004 	addi	r2,r2,-128
  802078:	1000021e 	bne	r2,zero,802084 <tick+0x1c0c>
  80207c:	00800044 	movi	r2,1
  802080:	00000106 	br	802088 <tick+0x1c10>
  802084:	0005883a 	mov	r2,zero
  802088:	1007883a 	mov	r3,r2
  80208c:	00802074 	movhi	r2,129
  802090:	10a75444 	addi	r2,r2,-25263
  802094:	10c00005 	stb	r3,0(r2)
      g40_e4 =(!((g34||g37)));
  802098:	00802074 	movhi	r2,129
  80209c:	10a75dc4 	addi	r2,r2,-25225
  8020a0:	10800003 	ldbu	r2,0(r2)
  8020a4:	10803fcc 	andi	r2,r2,255
  8020a8:	1080201c 	xori	r2,r2,128
  8020ac:	10bfe004 	addi	r2,r2,-128
  8020b0:	1000091e 	bne	r2,zero,8020d8 <tick+0x1c60>
  8020b4:	00802074 	movhi	r2,129
  8020b8:	10a75904 	addi	r2,r2,-25244
  8020bc:	10800003 	ldbu	r2,0(r2)
  8020c0:	10803fcc 	andi	r2,r2,255
  8020c4:	1080201c 	xori	r2,r2,128
  8020c8:	10bfe004 	addi	r2,r2,-128
  8020cc:	1000021e 	bne	r2,zero,8020d8 <tick+0x1c60>
  8020d0:	00800044 	movi	r2,1
  8020d4:	00000106 	br	8020dc <tick+0x1c64>
  8020d8:	0005883a 	mov	r2,zero
  8020dc:	1007883a 	mov	r3,r2
  8020e0:	00802074 	movhi	r2,129
  8020e4:	10a77304 	addi	r2,r2,-25140
  8020e8:	10c00005 	stb	r3,0(r2)
      g50_e5 =(!((g43||g46)));
  8020ec:	00802074 	movhi	r2,129
  8020f0:	10a768c4 	addi	r2,r2,-25181
  8020f4:	10800003 	ldbu	r2,0(r2)
  8020f8:	10803fcc 	andi	r2,r2,255
  8020fc:	1080201c 	xori	r2,r2,128
  802100:	10bfe004 	addi	r2,r2,-128
  802104:	1000091e 	bne	r2,zero,80212c <tick+0x1cb4>
  802108:	00802074 	movhi	r2,129
  80210c:	10a76a04 	addi	r2,r2,-25176
  802110:	10800003 	ldbu	r2,0(r2)
  802114:	10803fcc 	andi	r2,r2,255
  802118:	1080201c 	xori	r2,r2,128
  80211c:	10bfe004 	addi	r2,r2,-128
  802120:	1000021e 	bne	r2,zero,80212c <tick+0x1cb4>
  802124:	00800044 	movi	r2,1
  802128:	00000106 	br	802130 <tick+0x1cb8>
  80212c:	0005883a 	mov	r2,zero
  802130:	1007883a 	mov	r3,r2
  802134:	00802074 	movhi	r2,129
  802138:	10a76504 	addi	r2,r2,-25196
  80213c:	10c00005 	stb	r3,0(r2)
      g58_e6 =(!((g53||g55)));
  802140:	00802074 	movhi	r2,129
  802144:	10a76b84 	addi	r2,r2,-25170
  802148:	10800003 	ldbu	r2,0(r2)
  80214c:	10803fcc 	andi	r2,r2,255
  802150:	1080201c 	xori	r2,r2,128
  802154:	10bfe004 	addi	r2,r2,-128
  802158:	1000091e 	bne	r2,zero,802180 <tick+0x1d08>
  80215c:	00802074 	movhi	r2,129
  802160:	10a74fc4 	addi	r2,r2,-25281
  802164:	10800003 	ldbu	r2,0(r2)
  802168:	10803fcc 	andi	r2,r2,255
  80216c:	1080201c 	xori	r2,r2,128
  802170:	10bfe004 	addi	r2,r2,-128
  802174:	1000021e 	bne	r2,zero,802180 <tick+0x1d08>
  802178:	00800044 	movi	r2,1
  80217c:	00000106 	br	802184 <tick+0x1d0c>
  802180:	0005883a 	mov	r2,zero
  802184:	1007883a 	mov	r3,r2
  802188:	00802074 	movhi	r2,129
  80218c:	10a75784 	addi	r2,r2,-25250
  802190:	10c00005 	stb	r3,0(r2)
      g67_e7 =(!((g61||g64)));
  802194:	00802074 	movhi	r2,129
  802198:	10a75604 	addi	r2,r2,-25256
  80219c:	10800003 	ldbu	r2,0(r2)
  8021a0:	10803fcc 	andi	r2,r2,255
  8021a4:	1080201c 	xori	r2,r2,128
  8021a8:	10bfe004 	addi	r2,r2,-128
  8021ac:	1000091e 	bne	r2,zero,8021d4 <tick+0x1d5c>
  8021b0:	00802074 	movhi	r2,129
  8021b4:	10a75cc4 	addi	r2,r2,-25229
  8021b8:	10800003 	ldbu	r2,0(r2)
  8021bc:	10803fcc 	andi	r2,r2,255
  8021c0:	1080201c 	xori	r2,r2,128
  8021c4:	10bfe004 	addi	r2,r2,-128
  8021c8:	1000021e 	bne	r2,zero,8021d4 <tick+0x1d5c>
  8021cc:	00800044 	movi	r2,1
  8021d0:	00000106 	br	8021d8 <tick+0x1d60>
  8021d4:	0005883a 	mov	r2,zero
  8021d8:	1007883a 	mov	r3,r2
  8021dc:	00802074 	movhi	r2,129
  8021e0:	10a75f84 	addi	r2,r2,-25218
  8021e4:	10c00005 	stb	r3,0(r2)
      g76_e8 =(!((g70||g73)));
  8021e8:	00802074 	movhi	r2,129
  8021ec:	10a76c44 	addi	r2,r2,-25167
  8021f0:	10800003 	ldbu	r2,0(r2)
  8021f4:	10803fcc 	andi	r2,r2,255
  8021f8:	1080201c 	xori	r2,r2,128
  8021fc:	10bfe004 	addi	r2,r2,-128
  802200:	1000091e 	bne	r2,zero,802228 <tick+0x1db0>
  802204:	00802074 	movhi	r2,129
  802208:	10a77284 	addi	r2,r2,-25142
  80220c:	10800003 	ldbu	r2,0(r2)
  802210:	10803fcc 	andi	r2,r2,255
  802214:	1080201c 	xori	r2,r2,128
  802218:	10bfe004 	addi	r2,r2,-128
  80221c:	1000021e 	bne	r2,zero,802228 <tick+0x1db0>
  802220:	00800044 	movi	r2,1
  802224:	00000106 	br	80222c <tick+0x1db4>
  802228:	0005883a 	mov	r2,zero
  80222c:	1007883a 	mov	r3,r2
  802230:	00802074 	movhi	r2,129
  802234:	10a769c4 	addi	r2,r2,-25177
  802238:	10c00005 	stb	r3,0(r2)
      g77_fix0 =((g11_e1||g11)&&(g19_e2||g19)&&(g31_e3||g31)&&(g40_e4||g40));
  80223c:	00802074 	movhi	r2,129
  802240:	10a764c4 	addi	r2,r2,-25197
  802244:	10800003 	ldbu	r2,0(r2)
  802248:	10803fcc 	andi	r2,r2,255
  80224c:	1080201c 	xori	r2,r2,128
  802250:	10bfe004 	addi	r2,r2,-128
  802254:	1000071e 	bne	r2,zero,802274 <tick+0x1dfc>
  802258:	00802074 	movhi	r2,129
  80225c:	10a77184 	addi	r2,r2,-25146
  802260:	10800003 	ldbu	r2,0(r2)
  802264:	10803fcc 	andi	r2,r2,255
  802268:	1080201c 	xori	r2,r2,128
  80226c:	10bfe004 	addi	r2,r2,-128
  802270:	10002c26 	beq	r2,zero,802324 <tick+0x1eac>
  802274:	00802074 	movhi	r2,129
  802278:	10a74e84 	addi	r2,r2,-25286
  80227c:	10800003 	ldbu	r2,0(r2)
  802280:	10803fcc 	andi	r2,r2,255
  802284:	1080201c 	xori	r2,r2,128
  802288:	10bfe004 	addi	r2,r2,-128
  80228c:	1000071e 	bne	r2,zero,8022ac <tick+0x1e34>
  802290:	00802074 	movhi	r2,129
  802294:	10a74f04 	addi	r2,r2,-25284
  802298:	10800003 	ldbu	r2,0(r2)
  80229c:	10803fcc 	andi	r2,r2,255
  8022a0:	1080201c 	xori	r2,r2,128
  8022a4:	10bfe004 	addi	r2,r2,-128
  8022a8:	10001e26 	beq	r2,zero,802324 <tick+0x1eac>
  8022ac:	00802074 	movhi	r2,129
  8022b0:	10a75444 	addi	r2,r2,-25263
  8022b4:	10800003 	ldbu	r2,0(r2)
  8022b8:	10803fcc 	andi	r2,r2,255
  8022bc:	1080201c 	xori	r2,r2,128
  8022c0:	10bfe004 	addi	r2,r2,-128
  8022c4:	1000071e 	bne	r2,zero,8022e4 <tick+0x1e6c>
  8022c8:	00802074 	movhi	r2,129
  8022cc:	10a758c4 	addi	r2,r2,-25245
  8022d0:	10800003 	ldbu	r2,0(r2)
  8022d4:	10803fcc 	andi	r2,r2,255
  8022d8:	1080201c 	xori	r2,r2,128
  8022dc:	10bfe004 	addi	r2,r2,-128
  8022e0:	10001026 	beq	r2,zero,802324 <tick+0x1eac>
  8022e4:	00802074 	movhi	r2,129
  8022e8:	10a77304 	addi	r2,r2,-25140
  8022ec:	10800003 	ldbu	r2,0(r2)
  8022f0:	10803fcc 	andi	r2,r2,255
  8022f4:	1080201c 	xori	r2,r2,128
  8022f8:	10bfe004 	addi	r2,r2,-128
  8022fc:	1000071e 	bne	r2,zero,80231c <tick+0x1ea4>
  802300:	00802074 	movhi	r2,129
  802304:	10a74e04 	addi	r2,r2,-25288
  802308:	10800003 	ldbu	r2,0(r2)
  80230c:	10803fcc 	andi	r2,r2,255
  802310:	1080201c 	xori	r2,r2,128
  802314:	10bfe004 	addi	r2,r2,-128
  802318:	10000226 	beq	r2,zero,802324 <tick+0x1eac>
  80231c:	00800044 	movi	r2,1
  802320:	00000106 	br	802328 <tick+0x1eb0>
  802324:	0005883a 	mov	r2,zero
  802328:	1007883a 	mov	r3,r2
  80232c:	00802074 	movhi	r2,129
  802330:	10a74f44 	addi	r2,r2,-25283
  802334:	10c00005 	stb	r3,0(r2)
      g77_e1_fix =(g16||g55||g7||g37||g46||g64||g73||g26);
  802338:	00802074 	movhi	r2,129
  80233c:	10a76fc4 	addi	r2,r2,-25153
  802340:	10800003 	ldbu	r2,0(r2)
  802344:	10803fcc 	andi	r2,r2,255
  802348:	1080201c 	xori	r2,r2,128
  80234c:	10bfe004 	addi	r2,r2,-128
  802350:	1000311e 	bne	r2,zero,802418 <tick+0x1fa0>
  802354:	00802074 	movhi	r2,129
  802358:	10a74fc4 	addi	r2,r2,-25281
  80235c:	10800003 	ldbu	r2,0(r2)
  802360:	10803fcc 	andi	r2,r2,255
  802364:	1080201c 	xori	r2,r2,128
  802368:	10bfe004 	addi	r2,r2,-128
  80236c:	10002a1e 	bne	r2,zero,802418 <tick+0x1fa0>
  802370:	00802074 	movhi	r2,129
  802374:	10a75ec4 	addi	r2,r2,-25221
  802378:	10800003 	ldbu	r2,0(r2)
  80237c:	10803fcc 	andi	r2,r2,255
  802380:	1080201c 	xori	r2,r2,128
  802384:	10bfe004 	addi	r2,r2,-128
  802388:	1000231e 	bne	r2,zero,802418 <tick+0x1fa0>
  80238c:	00802074 	movhi	r2,129
  802390:	10a75904 	addi	r2,r2,-25244
  802394:	10800003 	ldbu	r2,0(r2)
  802398:	10803fcc 	andi	r2,r2,255
  80239c:	1080201c 	xori	r2,r2,128
  8023a0:	10bfe004 	addi	r2,r2,-128
  8023a4:	10001c1e 	bne	r2,zero,802418 <tick+0x1fa0>
  8023a8:	00802074 	movhi	r2,129
  8023ac:	10a76a04 	addi	r2,r2,-25176
  8023b0:	10800003 	ldbu	r2,0(r2)
  8023b4:	10803fcc 	andi	r2,r2,255
  8023b8:	1080201c 	xori	r2,r2,128
  8023bc:	10bfe004 	addi	r2,r2,-128
  8023c0:	1000151e 	bne	r2,zero,802418 <tick+0x1fa0>
  8023c4:	00802074 	movhi	r2,129
  8023c8:	10a75cc4 	addi	r2,r2,-25229
  8023cc:	10800003 	ldbu	r2,0(r2)
  8023d0:	10803fcc 	andi	r2,r2,255
  8023d4:	1080201c 	xori	r2,r2,128
  8023d8:	10bfe004 	addi	r2,r2,-128
  8023dc:	10000e1e 	bne	r2,zero,802418 <tick+0x1fa0>
  8023e0:	00802074 	movhi	r2,129
  8023e4:	10a77284 	addi	r2,r2,-25142
  8023e8:	10800003 	ldbu	r2,0(r2)
  8023ec:	10803fcc 	andi	r2,r2,255
  8023f0:	1080201c 	xori	r2,r2,128
  8023f4:	10bfe004 	addi	r2,r2,-128
  8023f8:	1000071e 	bne	r2,zero,802418 <tick+0x1fa0>
  8023fc:	00802074 	movhi	r2,129
  802400:	10a777c4 	addi	r2,r2,-25121
  802404:	10800003 	ldbu	r2,0(r2)
  802408:	10803fcc 	andi	r2,r2,255
  80240c:	1080201c 	xori	r2,r2,128
  802410:	10bfe004 	addi	r2,r2,-128
  802414:	10000226 	beq	r2,zero,802420 <tick+0x1fa8>
  802418:	00800044 	movi	r2,1
  80241c:	00000106 	br	802424 <tick+0x1fac>
  802420:	0005883a 	mov	r2,zero
  802424:	1007883a 	mov	r3,r2
  802428:	00802074 	movhi	r2,129
  80242c:	10a76084 	addi	r2,r2,-25214
  802430:	10c00005 	stb	r3,0(r2)
      g77_e1 =(!((g4||g14||g22||g34||g43||g53||g61||g70||g28||g77_e1_fix)));
  802434:	00802074 	movhi	r2,129
  802438:	10a74ec4 	addi	r2,r2,-25285
  80243c:	10800003 	ldbu	r2,0(r2)
  802440:	10803fcc 	andi	r2,r2,255
  802444:	1080201c 	xori	r2,r2,128
  802448:	10bfe004 	addi	r2,r2,-128
  80244c:	1000411e 	bne	r2,zero,802554 <tick+0x20dc>
  802450:	00802074 	movhi	r2,129
  802454:	10a76244 	addi	r2,r2,-25207
  802458:	10800003 	ldbu	r2,0(r2)
  80245c:	10803fcc 	andi	r2,r2,255
  802460:	1080201c 	xori	r2,r2,128
  802464:	10bfe004 	addi	r2,r2,-128
  802468:	10003a1e 	bne	r2,zero,802554 <tick+0x20dc>
  80246c:	00802074 	movhi	r2,129
  802470:	10a77204 	addi	r2,r2,-25144
  802474:	10800003 	ldbu	r2,0(r2)
  802478:	10803fcc 	andi	r2,r2,255
  80247c:	1080201c 	xori	r2,r2,128
  802480:	10bfe004 	addi	r2,r2,-128
  802484:	1000331e 	bne	r2,zero,802554 <tick+0x20dc>
  802488:	00802074 	movhi	r2,129
  80248c:	10a75dc4 	addi	r2,r2,-25225
  802490:	10800003 	ldbu	r2,0(r2)
  802494:	10803fcc 	andi	r2,r2,255
  802498:	1080201c 	xori	r2,r2,128
  80249c:	10bfe004 	addi	r2,r2,-128
  8024a0:	10002c1e 	bne	r2,zero,802554 <tick+0x20dc>
  8024a4:	00802074 	movhi	r2,129
  8024a8:	10a768c4 	addi	r2,r2,-25181
  8024ac:	10800003 	ldbu	r2,0(r2)
  8024b0:	10803fcc 	andi	r2,r2,255
  8024b4:	1080201c 	xori	r2,r2,128
  8024b8:	10bfe004 	addi	r2,r2,-128
  8024bc:	1000251e 	bne	r2,zero,802554 <tick+0x20dc>
  8024c0:	00802074 	movhi	r2,129
  8024c4:	10a76b84 	addi	r2,r2,-25170
  8024c8:	10800003 	ldbu	r2,0(r2)
  8024cc:	10803fcc 	andi	r2,r2,255
  8024d0:	1080201c 	xori	r2,r2,128
  8024d4:	10bfe004 	addi	r2,r2,-128
  8024d8:	10001e1e 	bne	r2,zero,802554 <tick+0x20dc>
  8024dc:	00802074 	movhi	r2,129
  8024e0:	10a75604 	addi	r2,r2,-25256
  8024e4:	10800003 	ldbu	r2,0(r2)
  8024e8:	10803fcc 	andi	r2,r2,255
  8024ec:	1080201c 	xori	r2,r2,128
  8024f0:	10bfe004 	addi	r2,r2,-128
  8024f4:	1000171e 	bne	r2,zero,802554 <tick+0x20dc>
  8024f8:	00802074 	movhi	r2,129
  8024fc:	10a76c44 	addi	r2,r2,-25167
  802500:	10800003 	ldbu	r2,0(r2)
  802504:	10803fcc 	andi	r2,r2,255
  802508:	1080201c 	xori	r2,r2,128
  80250c:	10bfe004 	addi	r2,r2,-128
  802510:	1000101e 	bne	r2,zero,802554 <tick+0x20dc>
  802514:	00802074 	movhi	r2,129
  802518:	10a77244 	addi	r2,r2,-25143
  80251c:	10800003 	ldbu	r2,0(r2)
  802520:	10803fcc 	andi	r2,r2,255
  802524:	1080201c 	xori	r2,r2,128
  802528:	10bfe004 	addi	r2,r2,-128
  80252c:	1000091e 	bne	r2,zero,802554 <tick+0x20dc>
  802530:	00802074 	movhi	r2,129
  802534:	10a76084 	addi	r2,r2,-25214
  802538:	10800003 	ldbu	r2,0(r2)
  80253c:	10803fcc 	andi	r2,r2,255
  802540:	1080201c 	xori	r2,r2,128
  802544:	10bfe004 	addi	r2,r2,-128
  802548:	1000021e 	bne	r2,zero,802554 <tick+0x20dc>
  80254c:	00800044 	movi	r2,1
  802550:	00000106 	br	802558 <tick+0x20e0>
  802554:	0005883a 	mov	r2,zero
  802558:	1007883a 	mov	r3,r2
  80255c:	00802074 	movhi	r2,129
  802560:	10a77804 	addi	r2,r2,-25120
  802564:	10c00005 	stb	r3,0(r2)
      g81_e2 =(!(g80));
  802568:	00802074 	movhi	r2,129
  80256c:	10a76004 	addi	r2,r2,-25216
  802570:	10800003 	ldbu	r2,0(r2)
  802574:	10803fcc 	andi	r2,r2,255
  802578:	1080201c 	xori	r2,r2,128
  80257c:	10bfe004 	addi	r2,r2,-128
  802580:	1005003a 	cmpeq	r2,r2,zero
  802584:	1007883a 	mov	r3,r2
  802588:	00802074 	movhi	r2,129
  80258c:	10a76704 	addi	r2,r2,-25188
  802590:	10c00005 	stb	r3,0(r2)
   }
   PRE_g3 = g3;
  802594:	00802074 	movhi	r2,129
  802598:	10a75044 	addi	r2,r2,-25279
  80259c:	10c00003 	ldbu	r3,0(r2)
  8025a0:	00802074 	movhi	r2,129
  8025a4:	10a75404 	addi	r2,r2,-25264
  8025a8:	10c00005 	stb	r3,0(r2)
   PRE_g6 = g6;
  8025ac:	00802074 	movhi	r2,129
  8025b0:	10a76cc4 	addi	r2,r2,-25165
  8025b4:	10c00003 	ldbu	r3,0(r2)
  8025b8:	00802074 	movhi	r2,129
  8025bc:	10a76404 	addi	r2,r2,-25200
  8025c0:	10c00005 	stb	r3,0(r2)
   PRE_g13 = g13;
  8025c4:	00802074 	movhi	r2,129
  8025c8:	10a76b44 	addi	r2,r2,-25171
  8025cc:	10c00003 	ldbu	r3,0(r2)
  8025d0:	00802074 	movhi	r2,129
  8025d4:	10a75484 	addi	r2,r2,-25262
  8025d8:	10c00005 	stb	r3,0(r2)
   PRE_g15 = g15;
  8025dc:	00802074 	movhi	r2,129
  8025e0:	10a76604 	addi	r2,r2,-25192
  8025e4:	10c00003 	ldbu	r3,0(r2)
  8025e8:	00802074 	movhi	r2,129
  8025ec:	10a76f44 	addi	r2,r2,-25155
  8025f0:	10c00005 	stb	r3,0(r2)
   PRE_g21 = g21;
  8025f4:	00802074 	movhi	r2,129
  8025f8:	10a75d04 	addi	r2,r2,-25228
  8025fc:	10c00003 	ldbu	r3,0(r2)
  802600:	00802074 	movhi	r2,129
  802604:	10a76f84 	addi	r2,r2,-25154
  802608:	10c00005 	stb	r3,0(r2)
   PRE_g25 = g25;
  80260c:	00802074 	movhi	r2,129
  802610:	10a770c4 	addi	r2,r2,-25149
  802614:	10c00003 	ldbu	r3,0(r2)
  802618:	00802074 	movhi	r2,129
  80261c:	10a76044 	addi	r2,r2,-25215
  802620:	10c00005 	stb	r3,0(r2)
   PRE_g27 = g27;
  802624:	00802074 	movhi	r2,129
  802628:	10a75004 	addi	r2,r2,-25280
  80262c:	10c00003 	ldbu	r3,0(r2)
  802630:	00802074 	movhi	r2,129
  802634:	10a750c4 	addi	r2,r2,-25277
  802638:	10c00005 	stb	r3,0(r2)
   PRE_g33 = g33;
  80263c:	00802074 	movhi	r2,129
  802640:	10a76484 	addi	r2,r2,-25198
  802644:	10c00003 	ldbu	r3,0(r2)
  802648:	00802074 	movhi	r2,129
  80264c:	10a76dc4 	addi	r2,r2,-25161
  802650:	10c00005 	stb	r3,0(r2)
   PRE_g36 = g36;
  802654:	00802074 	movhi	r2,129
  802658:	10a76984 	addi	r2,r2,-25178
  80265c:	10c00003 	ldbu	r3,0(r2)
  802660:	00802074 	movhi	r2,129
  802664:	10a762c4 	addi	r2,r2,-25205
  802668:	10c00005 	stb	r3,0(r2)
   PRE_g42 = g42;
  80266c:	00802074 	movhi	r2,129
  802670:	10a75184 	addi	r2,r2,-25274
  802674:	10c00003 	ldbu	r3,0(r2)
  802678:	00802074 	movhi	r2,129
  80267c:	10a75c04 	addi	r2,r2,-25232
  802680:	10c00005 	stb	r3,0(r2)
   PRE_g45 = g45;
  802684:	00802074 	movhi	r2,129
  802688:	10a77404 	addi	r2,r2,-25136
  80268c:	10c00003 	ldbu	r3,0(r2)
  802690:	00802074 	movhi	r2,129
  802694:	10a77484 	addi	r2,r2,-25134
  802698:	10c00005 	stb	r3,0(r2)
   PRE_g52 = g52;
  80269c:	00802074 	movhi	r2,129
  8026a0:	10a75744 	addi	r2,r2,-25251
  8026a4:	10c00003 	ldbu	r3,0(r2)
  8026a8:	00802074 	movhi	r2,129
  8026ac:	10a76384 	addi	r2,r2,-25202
  8026b0:	10c00005 	stb	r3,0(r2)
   PRE_g54 = g54;
  8026b4:	00802074 	movhi	r2,129
  8026b8:	10a76104 	addi	r2,r2,-25212
  8026bc:	10c00003 	ldbu	r3,0(r2)
  8026c0:	00802074 	movhi	r2,129
  8026c4:	10a76684 	addi	r2,r2,-25190
  8026c8:	10c00005 	stb	r3,0(r2)
   PRE_g60 = g60;
  8026cc:	00802074 	movhi	r2,129
  8026d0:	10a767c4 	addi	r2,r2,-25185
  8026d4:	10c00003 	ldbu	r3,0(r2)
  8026d8:	00802074 	movhi	r2,129
  8026dc:	10a76ac4 	addi	r2,r2,-25173
  8026e0:	10c00005 	stb	r3,0(r2)
   PRE_g63 = g63;
  8026e4:	00802074 	movhi	r2,129
  8026e8:	10a76744 	addi	r2,r2,-25187
  8026ec:	10c00003 	ldbu	r3,0(r2)
  8026f0:	00802074 	movhi	r2,129
  8026f4:	10a75084 	addi	r2,r2,-25278
  8026f8:	10c00005 	stb	r3,0(r2)
   PRE_g69 = g69;
  8026fc:	00802074 	movhi	r2,129
  802700:	10a77784 	addi	r2,r2,-25122
  802704:	10c00003 	ldbu	r3,0(r2)
  802708:	00802074 	movhi	r2,129
  80270c:	10a756c4 	addi	r2,r2,-25253
  802710:	10c00005 	stb	r3,0(r2)
   PRE_g72 = g72;
  802714:	00802074 	movhi	r2,129
  802718:	10a76d44 	addi	r2,r2,-25163
  80271c:	10c00003 	ldbu	r3,0(r2)
  802720:	00802074 	movhi	r2,129
  802724:	10a754c4 	addi	r2,r2,-25261
  802728:	10c00005 	stb	r3,0(r2)
   PRE_g79 = g79;
  80272c:	00802074 	movhi	r2,129
  802730:	10a75d84 	addi	r2,r2,-25226
  802734:	10c00003 	ldbu	r3,0(r2)
  802738:	00802074 	movhi	r2,129
  80273c:	10a76284 	addi	r2,r2,-25206
  802740:	10c00005 	stb	r3,0(r2)
   _PRE_GO = _GO;
  802744:	00802074 	movhi	r2,129
  802748:	10a76644 	addi	r2,r2,-25191
  80274c:	10800003 	ldbu	r2,0(r2)
  802750:	10c03fcc 	andi	r3,r2,255
  802754:	18c0201c 	xori	r3,r3,128
  802758:	18ffe004 	addi	r3,r3,-128
  80275c:	00802074 	movhi	r2,129
  802760:	10a75304 	addi	r2,r2,-25268
  802764:	10c00015 	stw	r3,0(r2)
   return;
  802768:	0001883a 	nop
}
  80276c:	e037883a 	mov	sp,fp
  802770:	df000017 	ldw	fp,0(sp)
  802774:	dec00104 	addi	sp,sp,4
  802778:	f800283a 	ret

0080277c <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  80277c:	defff004 	addi	sp,sp,-64
  802780:	df000f15 	stw	fp,60(sp)
  802784:	df000f04 	addi	fp,sp,60
  802788:	e13ffd15 	stw	r4,-12(fp)
  80278c:	e17ffe15 	stw	r5,-8(fp)
  802790:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
  802794:	00bffa84 	movi	r2,-22
  802798:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  80279c:	e0bffd17 	ldw	r2,-12(fp)
  8027a0:	10800828 	cmpgeui	r2,r2,32
  8027a4:	10005c1e 	bne	r2,zero,802918 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8027a8:	0005303a 	rdctl	r2,status
  8027ac:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8027b0:	e0fff617 	ldw	r3,-40(fp)
  8027b4:	00bfff84 	movi	r2,-2
  8027b8:	1884703a 	and	r2,r3,r2
  8027bc:	1001703a 	wrctl	status,r2
  
  return context;
  8027c0:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
  8027c4:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
  8027c8:	00802074 	movhi	r2,129
  8027cc:	10a78104 	addi	r2,r2,-25084
  8027d0:	e0fffd17 	ldw	r3,-12(fp)
  8027d4:	180690fa 	slli	r3,r3,3
  8027d8:	10c5883a 	add	r2,r2,r3
  8027dc:	e0ffff17 	ldw	r3,-4(fp)
  8027e0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
  8027e4:	00802074 	movhi	r2,129
  8027e8:	10a78104 	addi	r2,r2,-25084
  8027ec:	e0fffd17 	ldw	r3,-12(fp)
  8027f0:	180690fa 	slli	r3,r3,3
  8027f4:	10c5883a 	add	r2,r2,r3
  8027f8:	10800104 	addi	r2,r2,4
  8027fc:	e0fffe17 	ldw	r3,-8(fp)
  802800:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  802804:	e0bfff17 	ldw	r2,-4(fp)
  802808:	10001f26 	beq	r2,zero,802888 <alt_irq_register+0x10c>
  80280c:	e0bffd17 	ldw	r2,-12(fp)
  802810:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802814:	0005303a 	rdctl	r2,status
  802818:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80281c:	e0fff717 	ldw	r3,-36(fp)
  802820:	00bfff84 	movi	r2,-2
  802824:	1884703a 	and	r2,r3,r2
  802828:	1001703a 	wrctl	status,r2
  
  return context;
  80282c:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  802830:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
  802834:	00c00044 	movi	r3,1
  802838:	e0bff217 	ldw	r2,-56(fp)
  80283c:	1884983a 	sll	r2,r3,r2
  802840:	1007883a 	mov	r3,r2
  802844:	00802074 	movhi	r2,129
  802848:	10a77904 	addi	r2,r2,-25116
  80284c:	10800017 	ldw	r2,0(r2)
  802850:	1886b03a 	or	r3,r3,r2
  802854:	00802074 	movhi	r2,129
  802858:	10a77904 	addi	r2,r2,-25116
  80285c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  802860:	00802074 	movhi	r2,129
  802864:	10a77904 	addi	r2,r2,-25116
  802868:	10800017 	ldw	r2,0(r2)
  80286c:	100170fa 	wrctl	ienable,r2
  802870:	e0bff817 	ldw	r2,-32(fp)
  802874:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802878:	e0bff917 	ldw	r2,-28(fp)
  80287c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  802880:	0005883a 	mov	r2,zero
  802884:	00001f06 	br	802904 <alt_irq_register+0x188>
  802888:	e0bffd17 	ldw	r2,-12(fp)
  80288c:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802890:	0005303a 	rdctl	r2,status
  802894:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802898:	e0fffa17 	ldw	r3,-24(fp)
  80289c:	00bfff84 	movi	r2,-2
  8028a0:	1884703a 	and	r2,r3,r2
  8028a4:	1001703a 	wrctl	status,r2
  
  return context;
  8028a8:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8028ac:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
  8028b0:	00c00044 	movi	r3,1
  8028b4:	e0bff417 	ldw	r2,-48(fp)
  8028b8:	1884983a 	sll	r2,r3,r2
  8028bc:	0084303a 	nor	r2,zero,r2
  8028c0:	1007883a 	mov	r3,r2
  8028c4:	00802074 	movhi	r2,129
  8028c8:	10a77904 	addi	r2,r2,-25116
  8028cc:	10800017 	ldw	r2,0(r2)
  8028d0:	1886703a 	and	r3,r3,r2
  8028d4:	00802074 	movhi	r2,129
  8028d8:	10a77904 	addi	r2,r2,-25116
  8028dc:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  8028e0:	00802074 	movhi	r2,129
  8028e4:	10a77904 	addi	r2,r2,-25116
  8028e8:	10800017 	ldw	r2,0(r2)
  8028ec:	100170fa 	wrctl	ienable,r2
  8028f0:	e0bffb17 	ldw	r2,-20(fp)
  8028f4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8028f8:	e0bffc17 	ldw	r2,-16(fp)
  8028fc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  802900:	0005883a 	mov	r2,zero
  802904:	e0bff115 	stw	r2,-60(fp)
  802908:	e0bff317 	ldw	r2,-52(fp)
  80290c:	e0bff515 	stw	r2,-44(fp)
  802910:	e0bff517 	ldw	r2,-44(fp)
  802914:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
  802918:	e0bff117 	ldw	r2,-60(fp)
}
  80291c:	e037883a 	mov	sp,fp
  802920:	df000017 	ldw	fp,0(sp)
  802924:	dec00104 	addi	sp,sp,4
  802928:	f800283a 	ret

0080292c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  80292c:	defffc04 	addi	sp,sp,-16
  802930:	df000315 	stw	fp,12(sp)
  802934:	df000304 	addi	fp,sp,12
  802938:	e13ffd15 	stw	r4,-12(fp)
  80293c:	e17ffe15 	stw	r5,-8(fp)
  802940:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  802944:	e0fffe17 	ldw	r3,-8(fp)
  802948:	e0bffd17 	ldw	r2,-12(fp)
  80294c:	18800c26 	beq	r3,r2,802980 <alt_load_section+0x54>
  {
    while( to != end )
  802950:	00000806 	br	802974 <alt_load_section+0x48>
    {
      *to++ = *from++;
  802954:	e0bffe17 	ldw	r2,-8(fp)
  802958:	10c00104 	addi	r3,r2,4
  80295c:	e0fffe15 	stw	r3,-8(fp)
  802960:	e0fffd17 	ldw	r3,-12(fp)
  802964:	19000104 	addi	r4,r3,4
  802968:	e13ffd15 	stw	r4,-12(fp)
  80296c:	18c00017 	ldw	r3,0(r3)
  802970:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  802974:	e0fffe17 	ldw	r3,-8(fp)
  802978:	e0bfff17 	ldw	r2,-4(fp)
  80297c:	18bff51e 	bne	r3,r2,802954 <__alt_mem_onchip_mem+0xff782954>
    {
      *to++ = *from++;
    }
  }
}
  802980:	0001883a 	nop
  802984:	e037883a 	mov	sp,fp
  802988:	df000017 	ldw	fp,0(sp)
  80298c:	dec00104 	addi	sp,sp,4
  802990:	f800283a 	ret

00802994 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  802994:	defffe04 	addi	sp,sp,-8
  802998:	dfc00115 	stw	ra,4(sp)
  80299c:	df000015 	stw	fp,0(sp)
  8029a0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  8029a4:	01802074 	movhi	r6,129
  8029a8:	31a13d04 	addi	r6,r6,-31500
  8029ac:	01402034 	movhi	r5,128
  8029b0:	295b2c04 	addi	r5,r5,27824
  8029b4:	01002074 	movhi	r4,129
  8029b8:	21213d04 	addi	r4,r4,-31500
  8029bc:	080292c0 	call	80292c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  8029c0:	01802034 	movhi	r6,128
  8029c4:	31809104 	addi	r6,r6,580
  8029c8:	01402034 	movhi	r5,128
  8029cc:	29400804 	addi	r5,r5,32
  8029d0:	01002034 	movhi	r4,128
  8029d4:	21000804 	addi	r4,r4,32
  8029d8:	080292c0 	call	80292c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  8029dc:	01802034 	movhi	r6,128
  8029e0:	319b2c04 	addi	r6,r6,27824
  8029e4:	01402034 	movhi	r5,128
  8029e8:	295a7a04 	addi	r5,r5,27112
  8029ec:	01002034 	movhi	r4,128
  8029f0:	211a7a04 	addi	r4,r4,27112
  8029f4:	080292c0 	call	80292c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  8029f8:	08051800 	call	805180 <alt_dcache_flush_all>
  alt_icache_flush_all();
  8029fc:	08053a80 	call	8053a8 <alt_icache_flush_all>
}
  802a00:	0001883a 	nop
  802a04:	e037883a 	mov	sp,fp
  802a08:	dfc00117 	ldw	ra,4(sp)
  802a0c:	df000017 	ldw	fp,0(sp)
  802a10:	dec00204 	addi	sp,sp,8
  802a14:	f800283a 	ret

00802a18 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  802a18:	defffd04 	addi	sp,sp,-12
  802a1c:	dfc00215 	stw	ra,8(sp)
  802a20:	df000115 	stw	fp,4(sp)
  802a24:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  802a28:	0009883a 	mov	r4,zero
  802a2c:	0802acc0 	call	802acc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  802a30:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  802a34:	0802b040 	call	802b04 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  802a38:	01802034 	movhi	r6,128
  802a3c:	319a7a04 	addi	r6,r6,27112
  802a40:	01402034 	movhi	r5,128
  802a44:	295a7a04 	addi	r5,r5,27112
  802a48:	01002034 	movhi	r4,128
  802a4c:	211a7a04 	addi	r4,r4,27112
  802a50:	08057700 	call	805770 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  802a54:	08052e80 	call	8052e8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  802a58:	01002034 	movhi	r4,128
  802a5c:	2114d204 	addi	r4,r4,21320
  802a60:	08061980 	call	806198 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  802a64:	d0a64a17 	ldw	r2,-26328(gp)
  802a68:	d0e64b17 	ldw	r3,-26324(gp)
  802a6c:	d1264c17 	ldw	r4,-26320(gp)
  802a70:	200d883a 	mov	r6,r4
  802a74:	180b883a 	mov	r5,r3
  802a78:	1009883a 	mov	r4,r2
  802a7c:	08003100 	call	800310 <main>
  802a80:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  802a84:	01000044 	movi	r4,1
  802a88:	08050b00 	call	8050b0 <close>
  exit (result);
  802a8c:	e13fff17 	ldw	r4,-4(fp)
  802a90:	08061ac0 	call	8061ac <exit>

00802a94 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  802a94:	defffd04 	addi	sp,sp,-12
  802a98:	dfc00215 	stw	ra,8(sp)
  802a9c:	df000115 	stw	fp,4(sp)
  802aa0:	df000104 	addi	fp,sp,4
  802aa4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  802aa8:	01402074 	movhi	r5,129
  802aac:	29613404 	addi	r5,r5,-31536
  802ab0:	e13fff17 	ldw	r4,-4(fp)
  802ab4:	08052440 	call	805244 <alt_dev_llist_insert>
}
  802ab8:	e037883a 	mov	sp,fp
  802abc:	dfc00117 	ldw	ra,4(sp)
  802ac0:	df000017 	ldw	fp,0(sp)
  802ac4:	dec00204 	addi	sp,sp,8
  802ac8:	f800283a 	ret

00802acc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  802acc:	defffd04 	addi	sp,sp,-12
  802ad0:	dfc00215 	stw	ra,8(sp)
  802ad4:	df000115 	stw	fp,4(sp)
  802ad8:	df000104 	addi	fp,sp,4
  802adc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
  802ae0:	0805c980 	call	805c98 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  802ae4:	00800044 	movi	r2,1
  802ae8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  802aec:	0001883a 	nop
  802af0:	e037883a 	mov	sp,fp
  802af4:	dfc00117 	ldw	ra,4(sp)
  802af8:	df000017 	ldw	fp,0(sp)
  802afc:	dec00204 	addi	sp,sp,8
  802b00:	f800283a 	ret

00802b04 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  802b04:	defffe04 	addi	sp,sp,-8
  802b08:	dfc00115 	stw	ra,4(sp)
  802b0c:	df000015 	stw	fp,0(sp)
  802b10:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER1, timer1);
  802b14:	01c0fa04 	movi	r7,1000
  802b18:	01800084 	movi	r6,2
  802b1c:	000b883a 	mov	r5,zero
  802b20:	01004434 	movhi	r4,272
  802b24:	21040804 	addi	r4,r4,4128
  802b28:	08045940 	call	804594 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER2, timer2);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  802b2c:	01800044 	movi	r6,1
  802b30:	000b883a 	mov	r5,zero
  802b34:	01002034 	movhi	r4,128
  802b38:	211b3604 	addi	r4,r4,27864
  802b3c:	0802d040 	call	802d04 <altera_avalon_jtag_uart_init>
  802b40:	01002034 	movhi	r4,128
  802b44:	211b2c04 	addi	r4,r4,27824
  802b48:	0802a940 	call	802a94 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
  802b4c:	01002034 	movhi	r4,128
  802b50:	211f4e04 	addi	r4,r4,32056
  802b54:	08043800 	call	804380 <altera_avalon_lcd_16207_init>
  802b58:	01002034 	movhi	r4,128
  802b5c:	211f4404 	addi	r4,r4,32016
  802b60:	0802a940 	call	802a94 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( CPU_SYSID, cpu_sysid);
  802b64:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
  802b68:	000d883a 	mov	r6,zero
  802b6c:	000b883a 	mov	r5,zero
  802b70:	01002034 	movhi	r4,128
  802b74:	211f9604 	addi	r4,r4,32344
  802b78:	08047300 	call	804730 <altera_avalon_uart_init>
  802b7c:	01002034 	movhi	r4,128
  802b80:	211f8c04 	addi	r4,r4,32304
  802b84:	0802a940 	call	802a94 <alt_dev_reg>
}
  802b88:	0001883a 	nop
  802b8c:	e037883a 	mov	sp,fp
  802b90:	dfc00117 	ldw	ra,4(sp)
  802b94:	df000017 	ldw	fp,0(sp)
  802b98:	dec00204 	addi	sp,sp,8
  802b9c:	f800283a 	ret

00802ba0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  802ba0:	defffa04 	addi	sp,sp,-24
  802ba4:	dfc00515 	stw	ra,20(sp)
  802ba8:	df000415 	stw	fp,16(sp)
  802bac:	df000404 	addi	fp,sp,16
  802bb0:	e13ffd15 	stw	r4,-12(fp)
  802bb4:	e17ffe15 	stw	r5,-8(fp)
  802bb8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802bbc:	e0bffd17 	ldw	r2,-12(fp)
  802bc0:	10800017 	ldw	r2,0(r2)
  802bc4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  802bc8:	e0bffc17 	ldw	r2,-16(fp)
  802bcc:	10c00a04 	addi	r3,r2,40
  802bd0:	e0bffd17 	ldw	r2,-12(fp)
  802bd4:	10800217 	ldw	r2,8(r2)
  802bd8:	100f883a 	mov	r7,r2
  802bdc:	e1bfff17 	ldw	r6,-4(fp)
  802be0:	e17ffe17 	ldw	r5,-8(fp)
  802be4:	1809883a 	mov	r4,r3
  802be8:	08031d80 	call	8031d8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  802bec:	e037883a 	mov	sp,fp
  802bf0:	dfc00117 	ldw	ra,4(sp)
  802bf4:	df000017 	ldw	fp,0(sp)
  802bf8:	dec00204 	addi	sp,sp,8
  802bfc:	f800283a 	ret

00802c00 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  802c00:	defffa04 	addi	sp,sp,-24
  802c04:	dfc00515 	stw	ra,20(sp)
  802c08:	df000415 	stw	fp,16(sp)
  802c0c:	df000404 	addi	fp,sp,16
  802c10:	e13ffd15 	stw	r4,-12(fp)
  802c14:	e17ffe15 	stw	r5,-8(fp)
  802c18:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802c1c:	e0bffd17 	ldw	r2,-12(fp)
  802c20:	10800017 	ldw	r2,0(r2)
  802c24:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  802c28:	e0bffc17 	ldw	r2,-16(fp)
  802c2c:	10c00a04 	addi	r3,r2,40
  802c30:	e0bffd17 	ldw	r2,-12(fp)
  802c34:	10800217 	ldw	r2,8(r2)
  802c38:	100f883a 	mov	r7,r2
  802c3c:	e1bfff17 	ldw	r6,-4(fp)
  802c40:	e17ffe17 	ldw	r5,-8(fp)
  802c44:	1809883a 	mov	r4,r3
  802c48:	08033f40 	call	8033f4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  802c4c:	e037883a 	mov	sp,fp
  802c50:	dfc00117 	ldw	ra,4(sp)
  802c54:	df000017 	ldw	fp,0(sp)
  802c58:	dec00204 	addi	sp,sp,8
  802c5c:	f800283a 	ret

00802c60 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  802c60:	defffc04 	addi	sp,sp,-16
  802c64:	dfc00315 	stw	ra,12(sp)
  802c68:	df000215 	stw	fp,8(sp)
  802c6c:	df000204 	addi	fp,sp,8
  802c70:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802c74:	e0bfff17 	ldw	r2,-4(fp)
  802c78:	10800017 	ldw	r2,0(r2)
  802c7c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  802c80:	e0bffe17 	ldw	r2,-8(fp)
  802c84:	10c00a04 	addi	r3,r2,40
  802c88:	e0bfff17 	ldw	r2,-4(fp)
  802c8c:	10800217 	ldw	r2,8(r2)
  802c90:	100b883a 	mov	r5,r2
  802c94:	1809883a 	mov	r4,r3
  802c98:	08030800 	call	803080 <altera_avalon_jtag_uart_close>
}
  802c9c:	e037883a 	mov	sp,fp
  802ca0:	dfc00117 	ldw	ra,4(sp)
  802ca4:	df000017 	ldw	fp,0(sp)
  802ca8:	dec00204 	addi	sp,sp,8
  802cac:	f800283a 	ret

00802cb0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  802cb0:	defffa04 	addi	sp,sp,-24
  802cb4:	dfc00515 	stw	ra,20(sp)
  802cb8:	df000415 	stw	fp,16(sp)
  802cbc:	df000404 	addi	fp,sp,16
  802cc0:	e13ffd15 	stw	r4,-12(fp)
  802cc4:	e17ffe15 	stw	r5,-8(fp)
  802cc8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  802ccc:	e0bffd17 	ldw	r2,-12(fp)
  802cd0:	10800017 	ldw	r2,0(r2)
  802cd4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  802cd8:	e0bffc17 	ldw	r2,-16(fp)
  802cdc:	10800a04 	addi	r2,r2,40
  802ce0:	e1bfff17 	ldw	r6,-4(fp)
  802ce4:	e17ffe17 	ldw	r5,-8(fp)
  802ce8:	1009883a 	mov	r4,r2
  802cec:	08030e80 	call	8030e8 <altera_avalon_jtag_uart_ioctl>
}
  802cf0:	e037883a 	mov	sp,fp
  802cf4:	dfc00117 	ldw	ra,4(sp)
  802cf8:	df000017 	ldw	fp,0(sp)
  802cfc:	dec00204 	addi	sp,sp,8
  802d00:	f800283a 	ret

00802d04 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  802d04:	defffa04 	addi	sp,sp,-24
  802d08:	dfc00515 	stw	ra,20(sp)
  802d0c:	df000415 	stw	fp,16(sp)
  802d10:	df000404 	addi	fp,sp,16
  802d14:	e13ffd15 	stw	r4,-12(fp)
  802d18:	e17ffe15 	stw	r5,-8(fp)
  802d1c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802d20:	e0bffd17 	ldw	r2,-12(fp)
  802d24:	00c00044 	movi	r3,1
  802d28:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  802d2c:	e0bffd17 	ldw	r2,-12(fp)
  802d30:	10800017 	ldw	r2,0(r2)
  802d34:	10800104 	addi	r2,r2,4
  802d38:	1007883a 	mov	r3,r2
  802d3c:	e0bffd17 	ldw	r2,-12(fp)
  802d40:	10800817 	ldw	r2,32(r2)
  802d44:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  802d48:	e0bffe17 	ldw	r2,-8(fp)
  802d4c:	e0ffff17 	ldw	r3,-4(fp)
  802d50:	d8000015 	stw	zero,0(sp)
  802d54:	e1fffd17 	ldw	r7,-12(fp)
  802d58:	01802034 	movhi	r6,128
  802d5c:	318b7304 	addi	r6,r6,11724
  802d60:	180b883a 	mov	r5,r3
  802d64:	1009883a 	mov	r4,r2
  802d68:	08053dc0 	call	8053dc <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  802d6c:	e0bffd17 	ldw	r2,-12(fp)
  802d70:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  802d74:	e0bffd17 	ldw	r2,-12(fp)
  802d78:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  802d7c:	00802074 	movhi	r2,129
  802d80:	10a77d04 	addi	r2,r2,-25100
  802d84:	10800017 	ldw	r2,0(r2)
  802d88:	e1fffd17 	ldw	r7,-12(fp)
  802d8c:	01802034 	movhi	r6,128
  802d90:	318bf604 	addi	r6,r6,12248
  802d94:	100b883a 	mov	r5,r2
  802d98:	1809883a 	mov	r4,r3
  802d9c:	0804f200 	call	804f20 <alt_alarm_start>
  802da0:	1000040e 	bge	r2,zero,802db4 <altera_avalon_jtag_uart_init+0xb0>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  802da4:	e0fffd17 	ldw	r3,-12(fp)
  802da8:	00a00034 	movhi	r2,32768
  802dac:	10bfffc4 	addi	r2,r2,-1
  802db0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  802db4:	0001883a 	nop
  802db8:	e037883a 	mov	sp,fp
  802dbc:	dfc00117 	ldw	ra,4(sp)
  802dc0:	df000017 	ldw	fp,0(sp)
  802dc4:	dec00204 	addi	sp,sp,8
  802dc8:	f800283a 	ret

00802dcc <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  802dcc:	defff804 	addi	sp,sp,-32
  802dd0:	df000715 	stw	fp,28(sp)
  802dd4:	df000704 	addi	fp,sp,28
  802dd8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  802ddc:	e0bfff17 	ldw	r2,-4(fp)
  802de0:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
  802de4:	e0bffb17 	ldw	r2,-20(fp)
  802de8:	10800017 	ldw	r2,0(r2)
  802dec:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802df0:	e0bffc17 	ldw	r2,-16(fp)
  802df4:	10800104 	addi	r2,r2,4
  802df8:	10800037 	ldwio	r2,0(r2)
  802dfc:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  802e00:	e0bffd17 	ldw	r2,-12(fp)
  802e04:	1080c00c 	andi	r2,r2,768
  802e08:	10006d26 	beq	r2,zero,802fc0 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  802e0c:	e0bffd17 	ldw	r2,-12(fp)
  802e10:	1080400c 	andi	r2,r2,256
  802e14:	10003526 	beq	r2,zero,802eec <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  802e18:	00800074 	movhi	r2,1
  802e1c:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802e20:	e0bffb17 	ldw	r2,-20(fp)
  802e24:	10800a17 	ldw	r2,40(r2)
  802e28:	10800044 	addi	r2,r2,1
  802e2c:	1081ffcc 	andi	r2,r2,2047
  802e30:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
  802e34:	e0bffb17 	ldw	r2,-20(fp)
  802e38:	10c00b17 	ldw	r3,44(r2)
  802e3c:	e0bffe17 	ldw	r2,-8(fp)
  802e40:	18801526 	beq	r3,r2,802e98 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  802e44:	e0bffc17 	ldw	r2,-16(fp)
  802e48:	10800037 	ldwio	r2,0(r2)
  802e4c:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  802e50:	e0bff917 	ldw	r2,-28(fp)
  802e54:	10a0000c 	andi	r2,r2,32768
  802e58:	10001126 	beq	r2,zero,802ea0 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  802e5c:	e0bffb17 	ldw	r2,-20(fp)
  802e60:	10800a17 	ldw	r2,40(r2)
  802e64:	e0fff917 	ldw	r3,-28(fp)
  802e68:	1809883a 	mov	r4,r3
  802e6c:	e0fffb17 	ldw	r3,-20(fp)
  802e70:	1885883a 	add	r2,r3,r2
  802e74:	10800e04 	addi	r2,r2,56
  802e78:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802e7c:	e0bffb17 	ldw	r2,-20(fp)
  802e80:	10800a17 	ldw	r2,40(r2)
  802e84:	10800044 	addi	r2,r2,1
  802e88:	10c1ffcc 	andi	r3,r2,2047
  802e8c:	e0bffb17 	ldw	r2,-20(fp)
  802e90:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  802e94:	003fe206 	br	802e20 <__alt_mem_onchip_mem+0xff782e20>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  802e98:	0001883a 	nop
  802e9c:	00000106 	br	802ea4 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  802ea0:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  802ea4:	e0bff917 	ldw	r2,-28(fp)
  802ea8:	10bfffec 	andhi	r2,r2,65535
  802eac:	10000f26 	beq	r2,zero,802eec <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802eb0:	e0bffb17 	ldw	r2,-20(fp)
  802eb4:	10c00817 	ldw	r3,32(r2)
  802eb8:	00bfff84 	movi	r2,-2
  802ebc:	1886703a 	and	r3,r3,r2
  802ec0:	e0bffb17 	ldw	r2,-20(fp)
  802ec4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  802ec8:	e0bffc17 	ldw	r2,-16(fp)
  802ecc:	10800104 	addi	r2,r2,4
  802ed0:	1007883a 	mov	r3,r2
  802ed4:	e0bffb17 	ldw	r2,-20(fp)
  802ed8:	10800817 	ldw	r2,32(r2)
  802edc:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802ee0:	e0bffc17 	ldw	r2,-16(fp)
  802ee4:	10800104 	addi	r2,r2,4
  802ee8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  802eec:	e0bffd17 	ldw	r2,-12(fp)
  802ef0:	1080800c 	andi	r2,r2,512
  802ef4:	103fbe26 	beq	r2,zero,802df0 <__alt_mem_onchip_mem+0xff782df0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  802ef8:	e0bffd17 	ldw	r2,-12(fp)
  802efc:	1004d43a 	srli	r2,r2,16
  802f00:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  802f04:	00001406 	br	802f58 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  802f08:	e0bffc17 	ldw	r2,-16(fp)
  802f0c:	e0fffb17 	ldw	r3,-20(fp)
  802f10:	18c00d17 	ldw	r3,52(r3)
  802f14:	e13ffb17 	ldw	r4,-20(fp)
  802f18:	20c7883a 	add	r3,r4,r3
  802f1c:	18c20e04 	addi	r3,r3,2104
  802f20:	18c00003 	ldbu	r3,0(r3)
  802f24:	18c03fcc 	andi	r3,r3,255
  802f28:	18c0201c 	xori	r3,r3,128
  802f2c:	18ffe004 	addi	r3,r3,-128
  802f30:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802f34:	e0bffb17 	ldw	r2,-20(fp)
  802f38:	10800d17 	ldw	r2,52(r2)
  802f3c:	10800044 	addi	r2,r2,1
  802f40:	10c1ffcc 	andi	r3,r2,2047
  802f44:	e0bffb17 	ldw	r2,-20(fp)
  802f48:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  802f4c:	e0bffa17 	ldw	r2,-24(fp)
  802f50:	10bfffc4 	addi	r2,r2,-1
  802f54:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  802f58:	e0bffa17 	ldw	r2,-24(fp)
  802f5c:	10000526 	beq	r2,zero,802f74 <altera_avalon_jtag_uart_irq+0x1a8>
  802f60:	e0bffb17 	ldw	r2,-20(fp)
  802f64:	10c00d17 	ldw	r3,52(r2)
  802f68:	e0bffb17 	ldw	r2,-20(fp)
  802f6c:	10800c17 	ldw	r2,48(r2)
  802f70:	18bfe51e 	bne	r3,r2,802f08 <__alt_mem_onchip_mem+0xff782f08>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  802f74:	e0bffa17 	ldw	r2,-24(fp)
  802f78:	103f9d26 	beq	r2,zero,802df0 <__alt_mem_onchip_mem+0xff782df0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  802f7c:	e0bffb17 	ldw	r2,-20(fp)
  802f80:	10c00817 	ldw	r3,32(r2)
  802f84:	00bfff44 	movi	r2,-3
  802f88:	1886703a 	and	r3,r3,r2
  802f8c:	e0bffb17 	ldw	r2,-20(fp)
  802f90:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  802f94:	e0bffb17 	ldw	r2,-20(fp)
  802f98:	10800017 	ldw	r2,0(r2)
  802f9c:	10800104 	addi	r2,r2,4
  802fa0:	1007883a 	mov	r3,r2
  802fa4:	e0bffb17 	ldw	r2,-20(fp)
  802fa8:	10800817 	ldw	r2,32(r2)
  802fac:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802fb0:	e0bffc17 	ldw	r2,-16(fp)
  802fb4:	10800104 	addi	r2,r2,4
  802fb8:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  802fbc:	003f8c06 	br	802df0 <__alt_mem_onchip_mem+0xff782df0>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  802fc0:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  802fc4:	0001883a 	nop
  802fc8:	e037883a 	mov	sp,fp
  802fcc:	df000017 	ldw	fp,0(sp)
  802fd0:	dec00104 	addi	sp,sp,4
  802fd4:	f800283a 	ret

00802fd8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  802fd8:	defff804 	addi	sp,sp,-32
  802fdc:	df000715 	stw	fp,28(sp)
  802fe0:	df000704 	addi	fp,sp,28
  802fe4:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  802fe8:	e0bffb17 	ldw	r2,-20(fp)
  802fec:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  802ff0:	e0bff917 	ldw	r2,-28(fp)
  802ff4:	10800017 	ldw	r2,0(r2)
  802ff8:	10800104 	addi	r2,r2,4
  802ffc:	10800037 	ldwio	r2,0(r2)
  803000:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  803004:	e0bffa17 	ldw	r2,-24(fp)
  803008:	1081000c 	andi	r2,r2,1024
  80300c:	10000b26 	beq	r2,zero,80303c <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  803010:	e0bff917 	ldw	r2,-28(fp)
  803014:	10800017 	ldw	r2,0(r2)
  803018:	10800104 	addi	r2,r2,4
  80301c:	1007883a 	mov	r3,r2
  803020:	e0bff917 	ldw	r2,-28(fp)
  803024:	10800817 	ldw	r2,32(r2)
  803028:	10810014 	ori	r2,r2,1024
  80302c:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  803030:	e0bff917 	ldw	r2,-28(fp)
  803034:	10000915 	stw	zero,36(r2)
  803038:	00000a06 	br	803064 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  80303c:	e0bff917 	ldw	r2,-28(fp)
  803040:	10c00917 	ldw	r3,36(r2)
  803044:	00a00034 	movhi	r2,32768
  803048:	10bfff04 	addi	r2,r2,-4
  80304c:	10c00536 	bltu	r2,r3,803064 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  803050:	e0bff917 	ldw	r2,-28(fp)
  803054:	10800917 	ldw	r2,36(r2)
  803058:	10c00044 	addi	r3,r2,1
  80305c:	e0bff917 	ldw	r2,-28(fp)
  803060:	10c00915 	stw	r3,36(r2)
  803064:	00802074 	movhi	r2,129
  803068:	10a77d04 	addi	r2,r2,-25100
  80306c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  803070:	e037883a 	mov	sp,fp
  803074:	df000017 	ldw	fp,0(sp)
  803078:	dec00104 	addi	sp,sp,4
  80307c:	f800283a 	ret

00803080 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  803080:	defffd04 	addi	sp,sp,-12
  803084:	df000215 	stw	fp,8(sp)
  803088:	df000204 	addi	fp,sp,8
  80308c:	e13ffe15 	stw	r4,-8(fp)
  803090:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  803094:	00000506 	br	8030ac <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  803098:	e0bfff17 	ldw	r2,-4(fp)
  80309c:	1090000c 	andi	r2,r2,16384
  8030a0:	10000226 	beq	r2,zero,8030ac <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  8030a4:	00bffd44 	movi	r2,-11
  8030a8:	00000b06 	br	8030d8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  8030ac:	e0bffe17 	ldw	r2,-8(fp)
  8030b0:	10c00d17 	ldw	r3,52(r2)
  8030b4:	e0bffe17 	ldw	r2,-8(fp)
  8030b8:	10800c17 	ldw	r2,48(r2)
  8030bc:	18800526 	beq	r3,r2,8030d4 <altera_avalon_jtag_uart_close+0x54>
  8030c0:	e0bffe17 	ldw	r2,-8(fp)
  8030c4:	10c00917 	ldw	r3,36(r2)
  8030c8:	e0bffe17 	ldw	r2,-8(fp)
  8030cc:	10800117 	ldw	r2,4(r2)
  8030d0:	18bff136 	bltu	r3,r2,803098 <__alt_mem_onchip_mem+0xff783098>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  8030d4:	0005883a 	mov	r2,zero
}
  8030d8:	e037883a 	mov	sp,fp
  8030dc:	df000017 	ldw	fp,0(sp)
  8030e0:	dec00104 	addi	sp,sp,4
  8030e4:	f800283a 	ret

008030e8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  8030e8:	defffa04 	addi	sp,sp,-24
  8030ec:	df000515 	stw	fp,20(sp)
  8030f0:	df000504 	addi	fp,sp,20
  8030f4:	e13ffd15 	stw	r4,-12(fp)
  8030f8:	e17ffe15 	stw	r5,-8(fp)
  8030fc:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  803100:	00bff9c4 	movi	r2,-25
  803104:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  803108:	e0bffe17 	ldw	r2,-8(fp)
  80310c:	10da8060 	cmpeqi	r3,r2,27137
  803110:	1800031e 	bne	r3,zero,803120 <altera_avalon_jtag_uart_ioctl+0x38>
  803114:	109a80a0 	cmpeqi	r2,r2,27138
  803118:	1000181e 	bne	r2,zero,80317c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
  80311c:	00002906 	br	8031c4 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  803120:	e0bffd17 	ldw	r2,-12(fp)
  803124:	10c00117 	ldw	r3,4(r2)
  803128:	00a00034 	movhi	r2,32768
  80312c:	10bfffc4 	addi	r2,r2,-1
  803130:	18802126 	beq	r3,r2,8031b8 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
  803134:	e0bfff17 	ldw	r2,-4(fp)
  803138:	10800017 	ldw	r2,0(r2)
  80313c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  803140:	e0bffc17 	ldw	r2,-16(fp)
  803144:	10800090 	cmplti	r2,r2,2
  803148:	1000061e 	bne	r2,zero,803164 <altera_avalon_jtag_uart_ioctl+0x7c>
  80314c:	e0fffc17 	ldw	r3,-16(fp)
  803150:	00a00034 	movhi	r2,32768
  803154:	10bfffc4 	addi	r2,r2,-1
  803158:	18800226 	beq	r3,r2,803164 <altera_avalon_jtag_uart_ioctl+0x7c>
  80315c:	e0bffc17 	ldw	r2,-16(fp)
  803160:	00000206 	br	80316c <altera_avalon_jtag_uart_ioctl+0x84>
  803164:	00a00034 	movhi	r2,32768
  803168:	10bfff84 	addi	r2,r2,-2
  80316c:	e0fffd17 	ldw	r3,-12(fp)
  803170:	18800115 	stw	r2,4(r3)
      rc = 0;
  803174:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  803178:	00000f06 	br	8031b8 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  80317c:	e0bffd17 	ldw	r2,-12(fp)
  803180:	10c00117 	ldw	r3,4(r2)
  803184:	00a00034 	movhi	r2,32768
  803188:	10bfffc4 	addi	r2,r2,-1
  80318c:	18800c26 	beq	r3,r2,8031c0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  803190:	e0bffd17 	ldw	r2,-12(fp)
  803194:	10c00917 	ldw	r3,36(r2)
  803198:	e0bffd17 	ldw	r2,-12(fp)
  80319c:	10800117 	ldw	r2,4(r2)
  8031a0:	1885803a 	cmpltu	r2,r3,r2
  8031a4:	10c03fcc 	andi	r3,r2,255
  8031a8:	e0bfff17 	ldw	r2,-4(fp)
  8031ac:	10c00015 	stw	r3,0(r2)
      rc = 0;
  8031b0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  8031b4:	00000206 	br	8031c0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  8031b8:	0001883a 	nop
  8031bc:	00000106 	br	8031c4 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  8031c0:	0001883a 	nop

  default:
    break;
  }

  return rc;
  8031c4:	e0bffb17 	ldw	r2,-20(fp)
}
  8031c8:	e037883a 	mov	sp,fp
  8031cc:	df000017 	ldw	fp,0(sp)
  8031d0:	dec00104 	addi	sp,sp,4
  8031d4:	f800283a 	ret

008031d8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  8031d8:	defff304 	addi	sp,sp,-52
  8031dc:	dfc00c15 	stw	ra,48(sp)
  8031e0:	df000b15 	stw	fp,44(sp)
  8031e4:	df000b04 	addi	fp,sp,44
  8031e8:	e13ffc15 	stw	r4,-16(fp)
  8031ec:	e17ffd15 	stw	r5,-12(fp)
  8031f0:	e1bffe15 	stw	r6,-8(fp)
  8031f4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  8031f8:	e0bffd17 	ldw	r2,-12(fp)
  8031fc:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  803200:	00004706 	br	803320 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  803204:	e0bffc17 	ldw	r2,-16(fp)
  803208:	10800a17 	ldw	r2,40(r2)
  80320c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  803210:	e0bffc17 	ldw	r2,-16(fp)
  803214:	10800b17 	ldw	r2,44(r2)
  803218:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  80321c:	e0fff717 	ldw	r3,-36(fp)
  803220:	e0bff817 	ldw	r2,-32(fp)
  803224:	18800536 	bltu	r3,r2,80323c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  803228:	e0fff717 	ldw	r3,-36(fp)
  80322c:	e0bff817 	ldw	r2,-32(fp)
  803230:	1885c83a 	sub	r2,r3,r2
  803234:	e0bff615 	stw	r2,-40(fp)
  803238:	00000406 	br	80324c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  80323c:	00c20004 	movi	r3,2048
  803240:	e0bff817 	ldw	r2,-32(fp)
  803244:	1885c83a 	sub	r2,r3,r2
  803248:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80324c:	e0bff617 	ldw	r2,-40(fp)
  803250:	10001e26 	beq	r2,zero,8032cc <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  803254:	e0fffe17 	ldw	r3,-8(fp)
  803258:	e0bff617 	ldw	r2,-40(fp)
  80325c:	1880022e 	bgeu	r3,r2,803268 <altera_avalon_jtag_uart_read+0x90>
        n = space;
  803260:	e0bffe17 	ldw	r2,-8(fp)
  803264:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  803268:	e0bffc17 	ldw	r2,-16(fp)
  80326c:	10c00e04 	addi	r3,r2,56
  803270:	e0bff817 	ldw	r2,-32(fp)
  803274:	1885883a 	add	r2,r3,r2
  803278:	e1bff617 	ldw	r6,-40(fp)
  80327c:	100b883a 	mov	r5,r2
  803280:	e13ff517 	ldw	r4,-44(fp)
  803284:	08062600 	call	806260 <memcpy>
      ptr   += n;
  803288:	e0fff517 	ldw	r3,-44(fp)
  80328c:	e0bff617 	ldw	r2,-40(fp)
  803290:	1885883a 	add	r2,r3,r2
  803294:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  803298:	e0fffe17 	ldw	r3,-8(fp)
  80329c:	e0bff617 	ldw	r2,-40(fp)
  8032a0:	1885c83a 	sub	r2,r3,r2
  8032a4:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  8032a8:	e0fff817 	ldw	r3,-32(fp)
  8032ac:	e0bff617 	ldw	r2,-40(fp)
  8032b0:	1885883a 	add	r2,r3,r2
  8032b4:	10c1ffcc 	andi	r3,r2,2047
  8032b8:	e0bffc17 	ldw	r2,-16(fp)
  8032bc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  8032c0:	e0bffe17 	ldw	r2,-8(fp)
  8032c4:	00bfcf16 	blt	zero,r2,803204 <__alt_mem_onchip_mem+0xff783204>
  8032c8:	00000106 	br	8032d0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  8032cc:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  8032d0:	e0fff517 	ldw	r3,-44(fp)
  8032d4:	e0bffd17 	ldw	r2,-12(fp)
  8032d8:	1880141e 	bne	r3,r2,80332c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  8032dc:	e0bfff17 	ldw	r2,-4(fp)
  8032e0:	1090000c 	andi	r2,r2,16384
  8032e4:	1000131e 	bne	r2,zero,803334 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  8032e8:	0001883a 	nop
  8032ec:	e0bffc17 	ldw	r2,-16(fp)
  8032f0:	10c00a17 	ldw	r3,40(r2)
  8032f4:	e0bff717 	ldw	r2,-36(fp)
  8032f8:	1880051e 	bne	r3,r2,803310 <altera_avalon_jtag_uart_read+0x138>
  8032fc:	e0bffc17 	ldw	r2,-16(fp)
  803300:	10c00917 	ldw	r3,36(r2)
  803304:	e0bffc17 	ldw	r2,-16(fp)
  803308:	10800117 	ldw	r2,4(r2)
  80330c:	18bff736 	bltu	r3,r2,8032ec <__alt_mem_onchip_mem+0xff7832ec>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  803310:	e0bffc17 	ldw	r2,-16(fp)
  803314:	10c00a17 	ldw	r3,40(r2)
  803318:	e0bff717 	ldw	r2,-36(fp)
  80331c:	18800726 	beq	r3,r2,80333c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  803320:	e0bffe17 	ldw	r2,-8(fp)
  803324:	00bfb716 	blt	zero,r2,803204 <__alt_mem_onchip_mem+0xff783204>
  803328:	00000506 	br	803340 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  80332c:	0001883a 	nop
  803330:	00000306 	br	803340 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  803334:	0001883a 	nop
  803338:	00000106 	br	803340 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  80333c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  803340:	e0fff517 	ldw	r3,-44(fp)
  803344:	e0bffd17 	ldw	r2,-12(fp)
  803348:	18801826 	beq	r3,r2,8033ac <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80334c:	0005303a 	rdctl	r2,status
  803350:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803354:	e0fffb17 	ldw	r3,-20(fp)
  803358:	00bfff84 	movi	r2,-2
  80335c:	1884703a 	and	r2,r3,r2
  803360:	1001703a 	wrctl	status,r2
  
  return context;
  803364:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  803368:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80336c:	e0bffc17 	ldw	r2,-16(fp)
  803370:	10800817 	ldw	r2,32(r2)
  803374:	10c00054 	ori	r3,r2,1
  803378:	e0bffc17 	ldw	r2,-16(fp)
  80337c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  803380:	e0bffc17 	ldw	r2,-16(fp)
  803384:	10800017 	ldw	r2,0(r2)
  803388:	10800104 	addi	r2,r2,4
  80338c:	1007883a 	mov	r3,r2
  803390:	e0bffc17 	ldw	r2,-16(fp)
  803394:	10800817 	ldw	r2,32(r2)
  803398:	18800035 	stwio	r2,0(r3)
  80339c:	e0bffa17 	ldw	r2,-24(fp)
  8033a0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8033a4:	e0bff917 	ldw	r2,-28(fp)
  8033a8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  8033ac:	e0fff517 	ldw	r3,-44(fp)
  8033b0:	e0bffd17 	ldw	r2,-12(fp)
  8033b4:	18800426 	beq	r3,r2,8033c8 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
  8033b8:	e0fff517 	ldw	r3,-44(fp)
  8033bc:	e0bffd17 	ldw	r2,-12(fp)
  8033c0:	1885c83a 	sub	r2,r3,r2
  8033c4:	00000606 	br	8033e0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
  8033c8:	e0bfff17 	ldw	r2,-4(fp)
  8033cc:	1090000c 	andi	r2,r2,16384
  8033d0:	10000226 	beq	r2,zero,8033dc <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  8033d4:	00bffd44 	movi	r2,-11
  8033d8:	00000106 	br	8033e0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
  8033dc:	00bffec4 	movi	r2,-5
}
  8033e0:	e037883a 	mov	sp,fp
  8033e4:	dfc00117 	ldw	ra,4(sp)
  8033e8:	df000017 	ldw	fp,0(sp)
  8033ec:	dec00204 	addi	sp,sp,8
  8033f0:	f800283a 	ret

008033f4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  8033f4:	defff304 	addi	sp,sp,-52
  8033f8:	dfc00c15 	stw	ra,48(sp)
  8033fc:	df000b15 	stw	fp,44(sp)
  803400:	df000b04 	addi	fp,sp,44
  803404:	e13ffc15 	stw	r4,-16(fp)
  803408:	e17ffd15 	stw	r5,-12(fp)
  80340c:	e1bffe15 	stw	r6,-8(fp)
  803410:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  803414:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  803418:	e0bffd17 	ldw	r2,-12(fp)
  80341c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  803420:	00003706 	br	803500 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  803424:	e0bffc17 	ldw	r2,-16(fp)
  803428:	10800c17 	ldw	r2,48(r2)
  80342c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
  803430:	e0bffc17 	ldw	r2,-16(fp)
  803434:	10800d17 	ldw	r2,52(r2)
  803438:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  80343c:	e0fff917 	ldw	r3,-28(fp)
  803440:	e0bff517 	ldw	r2,-44(fp)
  803444:	1880062e 	bgeu	r3,r2,803460 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  803448:	e0fff517 	ldw	r3,-44(fp)
  80344c:	e0bff917 	ldw	r2,-28(fp)
  803450:	1885c83a 	sub	r2,r3,r2
  803454:	10bfffc4 	addi	r2,r2,-1
  803458:	e0bff615 	stw	r2,-40(fp)
  80345c:	00000b06 	br	80348c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  803460:	e0bff517 	ldw	r2,-44(fp)
  803464:	10000526 	beq	r2,zero,80347c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  803468:	00c20004 	movi	r3,2048
  80346c:	e0bff917 	ldw	r2,-28(fp)
  803470:	1885c83a 	sub	r2,r3,r2
  803474:	e0bff615 	stw	r2,-40(fp)
  803478:	00000406 	br	80348c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  80347c:	00c1ffc4 	movi	r3,2047
  803480:	e0bff917 	ldw	r2,-28(fp)
  803484:	1885c83a 	sub	r2,r3,r2
  803488:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80348c:	e0bff617 	ldw	r2,-40(fp)
  803490:	10001e26 	beq	r2,zero,80350c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  803494:	e0fffe17 	ldw	r3,-8(fp)
  803498:	e0bff617 	ldw	r2,-40(fp)
  80349c:	1880022e 	bgeu	r3,r2,8034a8 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  8034a0:	e0bffe17 	ldw	r2,-8(fp)
  8034a4:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  8034a8:	e0bffc17 	ldw	r2,-16(fp)
  8034ac:	10c20e04 	addi	r3,r2,2104
  8034b0:	e0bff917 	ldw	r2,-28(fp)
  8034b4:	1885883a 	add	r2,r3,r2
  8034b8:	e1bff617 	ldw	r6,-40(fp)
  8034bc:	e17ffd17 	ldw	r5,-12(fp)
  8034c0:	1009883a 	mov	r4,r2
  8034c4:	08062600 	call	806260 <memcpy>
      ptr   += n;
  8034c8:	e0fffd17 	ldw	r3,-12(fp)
  8034cc:	e0bff617 	ldw	r2,-40(fp)
  8034d0:	1885883a 	add	r2,r3,r2
  8034d4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  8034d8:	e0fffe17 	ldw	r3,-8(fp)
  8034dc:	e0bff617 	ldw	r2,-40(fp)
  8034e0:	1885c83a 	sub	r2,r3,r2
  8034e4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  8034e8:	e0fff917 	ldw	r3,-28(fp)
  8034ec:	e0bff617 	ldw	r2,-40(fp)
  8034f0:	1885883a 	add	r2,r3,r2
  8034f4:	10c1ffcc 	andi	r3,r2,2047
  8034f8:	e0bffc17 	ldw	r2,-16(fp)
  8034fc:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  803500:	e0bffe17 	ldw	r2,-8(fp)
  803504:	00bfc716 	blt	zero,r2,803424 <__alt_mem_onchip_mem+0xff783424>
  803508:	00000106 	br	803510 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  80350c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803510:	0005303a 	rdctl	r2,status
  803514:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803518:	e0fffb17 	ldw	r3,-20(fp)
  80351c:	00bfff84 	movi	r2,-2
  803520:	1884703a 	and	r2,r3,r2
  803524:	1001703a 	wrctl	status,r2
  
  return context;
  803528:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  80352c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  803530:	e0bffc17 	ldw	r2,-16(fp)
  803534:	10800817 	ldw	r2,32(r2)
  803538:	10c00094 	ori	r3,r2,2
  80353c:	e0bffc17 	ldw	r2,-16(fp)
  803540:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  803544:	e0bffc17 	ldw	r2,-16(fp)
  803548:	10800017 	ldw	r2,0(r2)
  80354c:	10800104 	addi	r2,r2,4
  803550:	1007883a 	mov	r3,r2
  803554:	e0bffc17 	ldw	r2,-16(fp)
  803558:	10800817 	ldw	r2,32(r2)
  80355c:	18800035 	stwio	r2,0(r3)
  803560:	e0bffa17 	ldw	r2,-24(fp)
  803564:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803568:	e0bff817 	ldw	r2,-32(fp)
  80356c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  803570:	e0bffe17 	ldw	r2,-8(fp)
  803574:	0080100e 	bge	zero,r2,8035b8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  803578:	e0bfff17 	ldw	r2,-4(fp)
  80357c:	1090000c 	andi	r2,r2,16384
  803580:	1000101e 	bne	r2,zero,8035c4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  803584:	0001883a 	nop
  803588:	e0bffc17 	ldw	r2,-16(fp)
  80358c:	10c00d17 	ldw	r3,52(r2)
  803590:	e0bff517 	ldw	r2,-44(fp)
  803594:	1880051e 	bne	r3,r2,8035ac <altera_avalon_jtag_uart_write+0x1b8>
  803598:	e0bffc17 	ldw	r2,-16(fp)
  80359c:	10c00917 	ldw	r3,36(r2)
  8035a0:	e0bffc17 	ldw	r2,-16(fp)
  8035a4:	10800117 	ldw	r2,4(r2)
  8035a8:	18bff736 	bltu	r3,r2,803588 <__alt_mem_onchip_mem+0xff783588>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  8035ac:	e0bffc17 	ldw	r2,-16(fp)
  8035b0:	10800917 	ldw	r2,36(r2)
  8035b4:	1000051e 	bne	r2,zero,8035cc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  8035b8:	e0bffe17 	ldw	r2,-8(fp)
  8035bc:	00bfd016 	blt	zero,r2,803500 <__alt_mem_onchip_mem+0xff783500>
  8035c0:	00000306 	br	8035d0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  8035c4:	0001883a 	nop
  8035c8:	00000106 	br	8035d0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
  8035cc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  8035d0:	e0fffd17 	ldw	r3,-12(fp)
  8035d4:	e0bff717 	ldw	r2,-36(fp)
  8035d8:	18800426 	beq	r3,r2,8035ec <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  8035dc:	e0fffd17 	ldw	r3,-12(fp)
  8035e0:	e0bff717 	ldw	r2,-36(fp)
  8035e4:	1885c83a 	sub	r2,r3,r2
  8035e8:	00000606 	br	803604 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  8035ec:	e0bfff17 	ldw	r2,-4(fp)
  8035f0:	1090000c 	andi	r2,r2,16384
  8035f4:	10000226 	beq	r2,zero,803600 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  8035f8:	00bffd44 	movi	r2,-11
  8035fc:	00000106 	br	803604 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  803600:	00bffec4 	movi	r2,-5
}
  803604:	e037883a 	mov	sp,fp
  803608:	dfc00117 	ldw	ra,4(sp)
  80360c:	df000017 	ldw	fp,0(sp)
  803610:	dec00204 	addi	sp,sp,8
  803614:	f800283a 	ret

00803618 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  803618:	defffa04 	addi	sp,sp,-24
  80361c:	dfc00515 	stw	ra,20(sp)
  803620:	df000415 	stw	fp,16(sp)
  803624:	df000404 	addi	fp,sp,16
  803628:	e13ffe15 	stw	r4,-8(fp)
  80362c:	2805883a 	mov	r2,r5
  803630:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  803634:	e0bffe17 	ldw	r2,-8(fp)
  803638:	10800017 	ldw	r2,0(r2)
  80363c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  803640:	008003f4 	movhi	r2,15
  803644:	10909004 	addi	r2,r2,16960
  803648:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  80364c:	e0bffe17 	ldw	r2,-8(fp)
  803650:	10800803 	ldbu	r2,32(r2)
  803654:	10803fcc 	andi	r2,r2,255
  803658:	1080201c 	xori	r2,r2,128
  80365c:	10bfe004 	addi	r2,r2,-128
  803660:	1000151e 	bne	r2,zero,8036b8 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  803664:	00000906 	br	80368c <lcd_write_command+0x74>
    if (--i == 0)
  803668:	e0bffc17 	ldw	r2,-16(fp)
  80366c:	10bfffc4 	addi	r2,r2,-1
  803670:	e0bffc15 	stw	r2,-16(fp)
  803674:	e0bffc17 	ldw	r2,-16(fp)
  803678:	1000041e 	bne	r2,zero,80368c <lcd_write_command+0x74>
    {
      sp->broken = 1;
  80367c:	e0bffe17 	ldw	r2,-8(fp)
  803680:	00c00044 	movi	r3,1
  803684:	10c00805 	stb	r3,32(r2)
      return;
  803688:	00000c06 	br	8036bc <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  80368c:	e0bffd17 	ldw	r2,-12(fp)
  803690:	10800104 	addi	r2,r2,4
  803694:	10800037 	ldwio	r2,0(r2)
  803698:	1080200c 	andi	r2,r2,128
  80369c:	103ff21e 	bne	r2,zero,803668 <__alt_mem_onchip_mem+0xff783668>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8036a0:	01001904 	movi	r4,100
  8036a4:	0805c680 	call	805c68 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  8036a8:	e0bffd17 	ldw	r2,-12(fp)
  8036ac:	e0ffff03 	ldbu	r3,-4(fp)
  8036b0:	10c00035 	stwio	r3,0(r2)
  8036b4:	00000106 	br	8036bc <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  8036b8:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
  8036bc:	e037883a 	mov	sp,fp
  8036c0:	dfc00117 	ldw	ra,4(sp)
  8036c4:	df000017 	ldw	fp,0(sp)
  8036c8:	dec00204 	addi	sp,sp,8
  8036cc:	f800283a 	ret

008036d0 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  8036d0:	defffa04 	addi	sp,sp,-24
  8036d4:	dfc00515 	stw	ra,20(sp)
  8036d8:	df000415 	stw	fp,16(sp)
  8036dc:	df000404 	addi	fp,sp,16
  8036e0:	e13ffe15 	stw	r4,-8(fp)
  8036e4:	2805883a 	mov	r2,r5
  8036e8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  8036ec:	e0bffe17 	ldw	r2,-8(fp)
  8036f0:	10800017 	ldw	r2,0(r2)
  8036f4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8036f8:	008003f4 	movhi	r2,15
  8036fc:	10909004 	addi	r2,r2,16960
  803700:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  803704:	e0bffe17 	ldw	r2,-8(fp)
  803708:	10800803 	ldbu	r2,32(r2)
  80370c:	10803fcc 	andi	r2,r2,255
  803710:	1080201c 	xori	r2,r2,128
  803714:	10bfe004 	addi	r2,r2,-128
  803718:	10001d1e 	bne	r2,zero,803790 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  80371c:	00000906 	br	803744 <lcd_write_data+0x74>
    if (--i == 0)
  803720:	e0bffc17 	ldw	r2,-16(fp)
  803724:	10bfffc4 	addi	r2,r2,-1
  803728:	e0bffc15 	stw	r2,-16(fp)
  80372c:	e0bffc17 	ldw	r2,-16(fp)
  803730:	1000041e 	bne	r2,zero,803744 <lcd_write_data+0x74>
    {
      sp->broken = 1;
  803734:	e0bffe17 	ldw	r2,-8(fp)
  803738:	00c00044 	movi	r3,1
  80373c:	10c00805 	stb	r3,32(r2)
      return;
  803740:	00001406 	br	803794 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  803744:	e0bffd17 	ldw	r2,-12(fp)
  803748:	10800104 	addi	r2,r2,4
  80374c:	10800037 	ldwio	r2,0(r2)
  803750:	1080200c 	andi	r2,r2,128
  803754:	103ff21e 	bne	r2,zero,803720 <__alt_mem_onchip_mem+0xff783720>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  803758:	01001904 	movi	r4,100
  80375c:	0805c680 	call	805c68 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  803760:	e0bffd17 	ldw	r2,-12(fp)
  803764:	10800204 	addi	r2,r2,8
  803768:	1007883a 	mov	r3,r2
  80376c:	e0bfff03 	ldbu	r2,-4(fp)
  803770:	18800035 	stwio	r2,0(r3)

  sp->address++;
  803774:	e0bffe17 	ldw	r2,-8(fp)
  803778:	108008c3 	ldbu	r2,35(r2)
  80377c:	10800044 	addi	r2,r2,1
  803780:	1007883a 	mov	r3,r2
  803784:	e0bffe17 	ldw	r2,-8(fp)
  803788:	10c008c5 	stb	r3,35(r2)
  80378c:	00000106 	br	803794 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  803790:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
  803794:	e037883a 	mov	sp,fp
  803798:	dfc00117 	ldw	ra,4(sp)
  80379c:	df000017 	ldw	fp,0(sp)
  8037a0:	dec00204 	addi	sp,sp,8
  8037a4:	f800283a 	ret

008037a8 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  8037a8:	defffc04 	addi	sp,sp,-16
  8037ac:	dfc00315 	stw	ra,12(sp)
  8037b0:	df000215 	stw	fp,8(sp)
  8037b4:	df000204 	addi	fp,sp,8
  8037b8:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  8037bc:	01400044 	movi	r5,1
  8037c0:	e13fff17 	ldw	r4,-4(fp)
  8037c4:	08036180 	call	803618 <lcd_write_command>

  sp->x = 0;
  8037c8:	e0bfff17 	ldw	r2,-4(fp)
  8037cc:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  8037d0:	e0bfff17 	ldw	r2,-4(fp)
  8037d4:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  8037d8:	e0bfff17 	ldw	r2,-4(fp)
  8037dc:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8037e0:	e03ffe15 	stw	zero,-8(fp)
  8037e4:	00001b06 	br	803854 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  8037e8:	e0bffe17 	ldw	r2,-8(fp)
  8037ec:	108018e4 	muli	r2,r2,99
  8037f0:	10801004 	addi	r2,r2,64
  8037f4:	e0ffff17 	ldw	r3,-4(fp)
  8037f8:	1885883a 	add	r2,r3,r2
  8037fc:	01801444 	movi	r6,81
  803800:	01400804 	movi	r5,32
  803804:	1009883a 	mov	r4,r2
  803808:	08063a80 	call	8063a8 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  80380c:	e0bffe17 	ldw	r2,-8(fp)
  803810:	108018e4 	muli	r2,r2,99
  803814:	10800c04 	addi	r2,r2,48
  803818:	e0ffff17 	ldw	r3,-4(fp)
  80381c:	1885883a 	add	r2,r3,r2
  803820:	01800404 	movi	r6,16
  803824:	01400804 	movi	r5,32
  803828:	1009883a 	mov	r4,r2
  80382c:	08063a80 	call	8063a8 <memset>
    sp->line[y].width = 0;
  803830:	e0ffff17 	ldw	r3,-4(fp)
  803834:	e0bffe17 	ldw	r2,-8(fp)
  803838:	108018e4 	muli	r2,r2,99
  80383c:	1885883a 	add	r2,r3,r2
  803840:	10802444 	addi	r2,r2,145
  803844:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803848:	e0bffe17 	ldw	r2,-8(fp)
  80384c:	10800044 	addi	r2,r2,1
  803850:	e0bffe15 	stw	r2,-8(fp)
  803854:	e0bffe17 	ldw	r2,-8(fp)
  803858:	10800090 	cmplti	r2,r2,2
  80385c:	103fe21e 	bne	r2,zero,8037e8 <__alt_mem_onchip_mem+0xff7837e8>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  803860:	0001883a 	nop
  803864:	e037883a 	mov	sp,fp
  803868:	dfc00117 	ldw	ra,4(sp)
  80386c:	df000017 	ldw	fp,0(sp)
  803870:	dec00204 	addi	sp,sp,8
  803874:	f800283a 	ret

00803878 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  803878:	defff704 	addi	sp,sp,-36
  80387c:	dfc00815 	stw	ra,32(sp)
  803880:	df000715 	stw	fp,28(sp)
  803884:	df000704 	addi	fp,sp,28
  803888:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  80388c:	e0bfff17 	ldw	r2,-4(fp)
  803890:	10800943 	ldbu	r2,37(r2)
  803894:	10803fcc 	andi	r2,r2,255
  803898:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80389c:	e03ff915 	stw	zero,-28(fp)
  8038a0:	00006706 	br	803a40 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  8038a4:	e0ffff17 	ldw	r3,-4(fp)
  8038a8:	e0bff917 	ldw	r2,-28(fp)
  8038ac:	108018e4 	muli	r2,r2,99
  8038b0:	1885883a 	add	r2,r3,r2
  8038b4:	10802444 	addi	r2,r2,145
  8038b8:	10800003 	ldbu	r2,0(r2)
  8038bc:	10803fcc 	andi	r2,r2,255
  8038c0:	1080201c 	xori	r2,r2,128
  8038c4:	10bfe004 	addi	r2,r2,-128
  8038c8:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  8038cc:	e0ffff17 	ldw	r3,-4(fp)
  8038d0:	e0bff917 	ldw	r2,-28(fp)
  8038d4:	108018e4 	muli	r2,r2,99
  8038d8:	1885883a 	add	r2,r3,r2
  8038dc:	10802484 	addi	r2,r2,146
  8038e0:	10800003 	ldbu	r2,0(r2)
  8038e4:	10c03fcc 	andi	r3,r2,255
  8038e8:	e0bffc17 	ldw	r2,-16(fp)
  8038ec:	1885383a 	mul	r2,r3,r2
  8038f0:	1005d23a 	srai	r2,r2,8
  8038f4:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  8038f8:	e0fffb17 	ldw	r3,-20(fp)
  8038fc:	e0bffd17 	ldw	r2,-12(fp)
  803900:	18800116 	blt	r3,r2,803908 <lcd_repaint_screen+0x90>
      offset = 0;
  803904:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  803908:	e03ffa15 	stw	zero,-24(fp)
  80390c:	00004606 	br	803a28 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  803910:	e0fffa17 	ldw	r3,-24(fp)
  803914:	e0bffb17 	ldw	r2,-20(fp)
  803918:	1885883a 	add	r2,r3,r2
  80391c:	e17ffd17 	ldw	r5,-12(fp)
  803920:	1009883a 	mov	r4,r2
  803924:	08068840 	call	806884 <__modsi3>
  803928:	1009883a 	mov	r4,r2
  80392c:	e0ffff17 	ldw	r3,-4(fp)
  803930:	e0bff917 	ldw	r2,-28(fp)
  803934:	108018e4 	muli	r2,r2,99
  803938:	1885883a 	add	r2,r3,r2
  80393c:	1105883a 	add	r2,r2,r4
  803940:	10801004 	addi	r2,r2,64
  803944:	10800003 	ldbu	r2,0(r2)
  803948:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  80394c:	e0ffff17 	ldw	r3,-4(fp)
  803950:	e0bff917 	ldw	r2,-28(fp)
  803954:	108018e4 	muli	r2,r2,99
  803958:	1887883a 	add	r3,r3,r2
  80395c:	e0bffa17 	ldw	r2,-24(fp)
  803960:	1885883a 	add	r2,r3,r2
  803964:	10800c04 	addi	r2,r2,48
  803968:	10800003 	ldbu	r2,0(r2)
  80396c:	10c03fcc 	andi	r3,r2,255
  803970:	18c0201c 	xori	r3,r3,128
  803974:	18ffe004 	addi	r3,r3,-128
  803978:	e0bffe07 	ldb	r2,-8(fp)
  80397c:	18802726 	beq	r3,r2,803a1c <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  803980:	e0fff917 	ldw	r3,-28(fp)
  803984:	d0a00104 	addi	r2,gp,-32764
  803988:	1885883a 	add	r2,r3,r2
  80398c:	10800003 	ldbu	r2,0(r2)
  803990:	1007883a 	mov	r3,r2
  803994:	e0bffa17 	ldw	r2,-24(fp)
  803998:	1885883a 	add	r2,r3,r2
  80399c:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  8039a0:	e0fffe43 	ldbu	r3,-7(fp)
  8039a4:	e0bfff17 	ldw	r2,-4(fp)
  8039a8:	108008c3 	ldbu	r2,35(r2)
  8039ac:	10803fcc 	andi	r2,r2,255
  8039b0:	1080201c 	xori	r2,r2,128
  8039b4:	10bfe004 	addi	r2,r2,-128
  8039b8:	18800a26 	beq	r3,r2,8039e4 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  8039bc:	e0fffe43 	ldbu	r3,-7(fp)
  8039c0:	00bfe004 	movi	r2,-128
  8039c4:	1884b03a 	or	r2,r3,r2
  8039c8:	10803fcc 	andi	r2,r2,255
  8039cc:	100b883a 	mov	r5,r2
  8039d0:	e13fff17 	ldw	r4,-4(fp)
  8039d4:	08036180 	call	803618 <lcd_write_command>
          sp->address = address;
  8039d8:	e0fffe43 	ldbu	r3,-7(fp)
  8039dc:	e0bfff17 	ldw	r2,-4(fp)
  8039e0:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  8039e4:	e0bffe03 	ldbu	r2,-8(fp)
  8039e8:	10803fcc 	andi	r2,r2,255
  8039ec:	100b883a 	mov	r5,r2
  8039f0:	e13fff17 	ldw	r4,-4(fp)
  8039f4:	08036d00 	call	8036d0 <lcd_write_data>
        sp->line[y].visible[x] = c;
  8039f8:	e0ffff17 	ldw	r3,-4(fp)
  8039fc:	e0bff917 	ldw	r2,-28(fp)
  803a00:	108018e4 	muli	r2,r2,99
  803a04:	1887883a 	add	r3,r3,r2
  803a08:	e0bffa17 	ldw	r2,-24(fp)
  803a0c:	1885883a 	add	r2,r3,r2
  803a10:	10800c04 	addi	r2,r2,48
  803a14:	e0fffe03 	ldbu	r3,-8(fp)
  803a18:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  803a1c:	e0bffa17 	ldw	r2,-24(fp)
  803a20:	10800044 	addi	r2,r2,1
  803a24:	e0bffa15 	stw	r2,-24(fp)
  803a28:	e0bffa17 	ldw	r2,-24(fp)
  803a2c:	10800410 	cmplti	r2,r2,16
  803a30:	103fb71e 	bne	r2,zero,803910 <__alt_mem_onchip_mem+0xff783910>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803a34:	e0bff917 	ldw	r2,-28(fp)
  803a38:	10800044 	addi	r2,r2,1
  803a3c:	e0bff915 	stw	r2,-28(fp)
  803a40:	e0bff917 	ldw	r2,-28(fp)
  803a44:	10800090 	cmplti	r2,r2,2
  803a48:	103f961e 	bne	r2,zero,8038a4 <__alt_mem_onchip_mem+0xff7838a4>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  803a4c:	0001883a 	nop
  803a50:	e037883a 	mov	sp,fp
  803a54:	dfc00117 	ldw	ra,4(sp)
  803a58:	df000017 	ldw	fp,0(sp)
  803a5c:	dec00204 	addi	sp,sp,8
  803a60:	f800283a 	ret

00803a64 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  803a64:	defffc04 	addi	sp,sp,-16
  803a68:	dfc00315 	stw	ra,12(sp)
  803a6c:	df000215 	stw	fp,8(sp)
  803a70:	df000204 	addi	fp,sp,8
  803a74:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803a78:	e03ffe15 	stw	zero,-8(fp)
  803a7c:	00001d06 	br	803af4 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  803a80:	e0bffe17 	ldw	r2,-8(fp)
  803a84:	00800f16 	blt	zero,r2,803ac4 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  803a88:	e0bffe17 	ldw	r2,-8(fp)
  803a8c:	108018e4 	muli	r2,r2,99
  803a90:	10801004 	addi	r2,r2,64
  803a94:	e0ffff17 	ldw	r3,-4(fp)
  803a98:	1889883a 	add	r4,r3,r2
  803a9c:	e0bffe17 	ldw	r2,-8(fp)
  803aa0:	10800044 	addi	r2,r2,1
  803aa4:	108018e4 	muli	r2,r2,99
  803aa8:	10801004 	addi	r2,r2,64
  803aac:	e0ffff17 	ldw	r3,-4(fp)
  803ab0:	1885883a 	add	r2,r3,r2
  803ab4:	01801404 	movi	r6,80
  803ab8:	100b883a 	mov	r5,r2
  803abc:	08062600 	call	806260 <memcpy>
  803ac0:	00000906 	br	803ae8 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  803ac4:	e0bffe17 	ldw	r2,-8(fp)
  803ac8:	108018e4 	muli	r2,r2,99
  803acc:	10801004 	addi	r2,r2,64
  803ad0:	e0ffff17 	ldw	r3,-4(fp)
  803ad4:	1885883a 	add	r2,r3,r2
  803ad8:	01801404 	movi	r6,80
  803adc:	01400804 	movi	r5,32
  803ae0:	1009883a 	mov	r4,r2
  803ae4:	08063a80 	call	8063a8 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803ae8:	e0bffe17 	ldw	r2,-8(fp)
  803aec:	10800044 	addi	r2,r2,1
  803af0:	e0bffe15 	stw	r2,-8(fp)
  803af4:	e0bffe17 	ldw	r2,-8(fp)
  803af8:	10800090 	cmplti	r2,r2,2
  803afc:	103fe01e 	bne	r2,zero,803a80 <__alt_mem_onchip_mem+0xff783a80>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  803b00:	e0bfff17 	ldw	r2,-4(fp)
  803b04:	10800883 	ldbu	r2,34(r2)
  803b08:	10bfffc4 	addi	r2,r2,-1
  803b0c:	1007883a 	mov	r3,r2
  803b10:	e0bfff17 	ldw	r2,-4(fp)
  803b14:	10c00885 	stb	r3,34(r2)
}
  803b18:	0001883a 	nop
  803b1c:	e037883a 	mov	sp,fp
  803b20:	dfc00117 	ldw	ra,4(sp)
  803b24:	df000017 	ldw	fp,0(sp)
  803b28:	dec00204 	addi	sp,sp,8
  803b2c:	f800283a 	ret

00803b30 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  803b30:	defff904 	addi	sp,sp,-28
  803b34:	dfc00615 	stw	ra,24(sp)
  803b38:	df000515 	stw	fp,20(sp)
  803b3c:	df000504 	addi	fp,sp,20
  803b40:	e13ffe15 	stw	r4,-8(fp)
  803b44:	2805883a 	mov	r2,r5
  803b48:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  803b4c:	e03ffb15 	stw	zero,-20(fp)
  803b50:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  803b54:	e0bffe17 	ldw	r2,-8(fp)
  803b58:	10800a03 	ldbu	r2,40(r2)
  803b5c:	10803fcc 	andi	r2,r2,255
  803b60:	1080201c 	xori	r2,r2,128
  803b64:	10bfe004 	addi	r2,r2,-128
  803b68:	108016d8 	cmpnei	r2,r2,91
  803b6c:	1000451e 	bne	r2,zero,803c84 <lcd_handle_escape+0x154>
  {
    char * ptr = sp->escape+1;
  803b70:	e0bffe17 	ldw	r2,-8(fp)
  803b74:	10800a04 	addi	r2,r2,40
  803b78:	10800044 	addi	r2,r2,1
  803b7c:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  803b80:	00000c06 	br	803bb4 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  803b84:	e0bffb17 	ldw	r2,-20(fp)
  803b88:	10c002a4 	muli	r3,r2,10
  803b8c:	e0bffd17 	ldw	r2,-12(fp)
  803b90:	11000044 	addi	r4,r2,1
  803b94:	e13ffd15 	stw	r4,-12(fp)
  803b98:	10800003 	ldbu	r2,0(r2)
  803b9c:	10803fcc 	andi	r2,r2,255
  803ba0:	1080201c 	xori	r2,r2,128
  803ba4:	10bfe004 	addi	r2,r2,-128
  803ba8:	10bff404 	addi	r2,r2,-48
  803bac:	1885883a 	add	r2,r3,r2
  803bb0:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  803bb4:	00802074 	movhi	r2,129
  803bb8:	10a13a04 	addi	r2,r2,-31512
  803bbc:	10c00017 	ldw	r3,0(r2)
  803bc0:	e0bffd17 	ldw	r2,-12(fp)
  803bc4:	10800003 	ldbu	r2,0(r2)
  803bc8:	10803fcc 	andi	r2,r2,255
  803bcc:	1080201c 	xori	r2,r2,128
  803bd0:	10bfe004 	addi	r2,r2,-128
  803bd4:	10800044 	addi	r2,r2,1
  803bd8:	1885883a 	add	r2,r3,r2
  803bdc:	10800003 	ldbu	r2,0(r2)
  803be0:	10803fcc 	andi	r2,r2,255
  803be4:	1080010c 	andi	r2,r2,4
  803be8:	103fe61e 	bne	r2,zero,803b84 <__alt_mem_onchip_mem+0xff783b84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  803bec:	e0bffd17 	ldw	r2,-12(fp)
  803bf0:	10800003 	ldbu	r2,0(r2)
  803bf4:	10803fcc 	andi	r2,r2,255
  803bf8:	1080201c 	xori	r2,r2,128
  803bfc:	10bfe004 	addi	r2,r2,-128
  803c00:	10800ed8 	cmpnei	r2,r2,59
  803c04:	1000211e 	bne	r2,zero,803c8c <lcd_handle_escape+0x15c>
    {
      ptr++;
  803c08:	e0bffd17 	ldw	r2,-12(fp)
  803c0c:	10800044 	addi	r2,r2,1
  803c10:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  803c14:	00000c06 	br	803c48 <lcd_handle_escape+0x118>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  803c18:	e0bffc17 	ldw	r2,-16(fp)
  803c1c:	10c002a4 	muli	r3,r2,10
  803c20:	e0bffd17 	ldw	r2,-12(fp)
  803c24:	11000044 	addi	r4,r2,1
  803c28:	e13ffd15 	stw	r4,-12(fp)
  803c2c:	10800003 	ldbu	r2,0(r2)
  803c30:	10803fcc 	andi	r2,r2,255
  803c34:	1080201c 	xori	r2,r2,128
  803c38:	10bfe004 	addi	r2,r2,-128
  803c3c:	10bff404 	addi	r2,r2,-48
  803c40:	1885883a 	add	r2,r3,r2
  803c44:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  803c48:	00802074 	movhi	r2,129
  803c4c:	10a13a04 	addi	r2,r2,-31512
  803c50:	10c00017 	ldw	r3,0(r2)
  803c54:	e0bffd17 	ldw	r2,-12(fp)
  803c58:	10800003 	ldbu	r2,0(r2)
  803c5c:	10803fcc 	andi	r2,r2,255
  803c60:	1080201c 	xori	r2,r2,128
  803c64:	10bfe004 	addi	r2,r2,-128
  803c68:	10800044 	addi	r2,r2,1
  803c6c:	1885883a 	add	r2,r3,r2
  803c70:	10800003 	ldbu	r2,0(r2)
  803c74:	10803fcc 	andi	r2,r2,255
  803c78:	1080010c 	andi	r2,r2,4
  803c7c:	103fe61e 	bne	r2,zero,803c18 <__alt_mem_onchip_mem+0xff783c18>
  803c80:	00000206 	br	803c8c <lcd_handle_escape+0x15c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  803c84:	00bfffc4 	movi	r2,-1
  803c88:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  803c8c:	e0bfff07 	ldb	r2,-4(fp)
  803c90:	10c012a0 	cmpeqi	r3,r2,74
  803c94:	1800291e 	bne	r3,zero,803d3c <lcd_handle_escape+0x20c>
  803c98:	10c012c8 	cmpgei	r3,r2,75
  803c9c:	1800031e 	bne	r3,zero,803cac <lcd_handle_escape+0x17c>
  803ca0:	10801220 	cmpeqi	r2,r2,72
  803ca4:	1000061e 	bne	r2,zero,803cc0 <lcd_handle_escape+0x190>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  803ca8:	00004a06 	br	803dd4 <lcd_handle_escape+0x2a4>
    }
  }
  else
    parm1 = -1;

  switch (c)
  803cac:	10c012e0 	cmpeqi	r3,r2,75
  803cb0:	1800281e 	bne	r3,zero,803d54 <lcd_handle_escape+0x224>
  803cb4:	108019a0 	cmpeqi	r2,r2,102
  803cb8:	1000011e 	bne	r2,zero,803cc0 <lcd_handle_escape+0x190>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  803cbc:	00004506 	br	803dd4 <lcd_handle_escape+0x2a4>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  803cc0:	e0bffc17 	ldw	r2,-16(fp)
  803cc4:	0080050e 	bge	zero,r2,803cdc <lcd_handle_escape+0x1ac>
      sp->x = parm2 - 1;
  803cc8:	e0bffc17 	ldw	r2,-16(fp)
  803ccc:	10bfffc4 	addi	r2,r2,-1
  803cd0:	1007883a 	mov	r3,r2
  803cd4:	e0bffe17 	ldw	r2,-8(fp)
  803cd8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  803cdc:	e0bffb17 	ldw	r2,-20(fp)
  803ce0:	0080370e 	bge	zero,r2,803dc0 <lcd_handle_escape+0x290>
    {
      sp->y = parm1 - 1;
  803ce4:	e0bffb17 	ldw	r2,-20(fp)
  803ce8:	10bfffc4 	addi	r2,r2,-1
  803cec:	1007883a 	mov	r3,r2
  803cf0:	e0bffe17 	ldw	r2,-8(fp)
  803cf4:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  803cf8:	e0bffe17 	ldw	r2,-8(fp)
  803cfc:	10800883 	ldbu	r2,34(r2)
  803d00:	10803fcc 	andi	r2,r2,255
  803d04:	10800170 	cmpltui	r2,r2,5
  803d08:	1000061e 	bne	r2,zero,803d24 <lcd_handle_escape+0x1f4>
        sp->y = ALT_LCD_HEIGHT * 2;
  803d0c:	e0bffe17 	ldw	r2,-8(fp)
  803d10:	00c00104 	movi	r3,4
  803d14:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  803d18:	00000206 	br	803d24 <lcd_handle_escape+0x1f4>
        lcd_scroll_up(sp);
  803d1c:	e13ffe17 	ldw	r4,-8(fp)
  803d20:	0803a640 	call	803a64 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  803d24:	e0bffe17 	ldw	r2,-8(fp)
  803d28:	10800883 	ldbu	r2,34(r2)
  803d2c:	10803fcc 	andi	r2,r2,255
  803d30:	108000e8 	cmpgeui	r2,r2,3
  803d34:	103ff91e 	bne	r2,zero,803d1c <__alt_mem_onchip_mem+0xff783d1c>
        lcd_scroll_up(sp);
    }
    break;
  803d38:	00002106 	br	803dc0 <lcd_handle_escape+0x290>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  803d3c:	e0bffb17 	ldw	r2,-20(fp)
  803d40:	10800098 	cmpnei	r2,r2,2
  803d44:	1000201e 	bne	r2,zero,803dc8 <lcd_handle_escape+0x298>
      lcd_clear_screen(sp);
  803d48:	e13ffe17 	ldw	r4,-8(fp)
  803d4c:	08037a80 	call	8037a8 <lcd_clear_screen>
    break;
  803d50:	00001d06 	br	803dc8 <lcd_handle_escape+0x298>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  803d54:	e0bffb17 	ldw	r2,-20(fp)
  803d58:	00801d16 	blt	zero,r2,803dd0 <lcd_handle_escape+0x2a0>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  803d5c:	e0bffe17 	ldw	r2,-8(fp)
  803d60:	10800843 	ldbu	r2,33(r2)
  803d64:	10803fcc 	andi	r2,r2,255
  803d68:	10801428 	cmpgeui	r2,r2,80
  803d6c:	1000181e 	bne	r2,zero,803dd0 <lcd_handle_escape+0x2a0>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  803d70:	e0bffe17 	ldw	r2,-8(fp)
  803d74:	10800883 	ldbu	r2,34(r2)
  803d78:	10803fcc 	andi	r2,r2,255
  803d7c:	108018e4 	muli	r2,r2,99
  803d80:	10801004 	addi	r2,r2,64
  803d84:	e0fffe17 	ldw	r3,-8(fp)
  803d88:	1887883a 	add	r3,r3,r2
  803d8c:	e0bffe17 	ldw	r2,-8(fp)
  803d90:	10800843 	ldbu	r2,33(r2)
  803d94:	10803fcc 	andi	r2,r2,255
  803d98:	1889883a 	add	r4,r3,r2
  803d9c:	e0bffe17 	ldw	r2,-8(fp)
  803da0:	10800843 	ldbu	r2,33(r2)
  803da4:	10803fcc 	andi	r2,r2,255
  803da8:	00c01404 	movi	r3,80
  803dac:	1885c83a 	sub	r2,r3,r2
  803db0:	100d883a 	mov	r6,r2
  803db4:	01400804 	movi	r5,32
  803db8:	08063a80 	call	8063a8 <memset>
    }
    break;
  803dbc:	00000406 	br	803dd0 <lcd_handle_escape+0x2a0>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
  803dc0:	0001883a 	nop
  803dc4:	00000306 	br	803dd4 <lcd_handle_escape+0x2a4>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
  803dc8:	0001883a 	nop
  803dcc:	00000106 	br	803dd4 <lcd_handle_escape+0x2a4>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  803dd0:	0001883a 	nop
  }
}
  803dd4:	0001883a 	nop
  803dd8:	e037883a 	mov	sp,fp
  803ddc:	dfc00117 	ldw	ra,4(sp)
  803de0:	df000017 	ldw	fp,0(sp)
  803de4:	dec00204 	addi	sp,sp,8
  803de8:	f800283a 	ret

00803dec <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  803dec:	defff304 	addi	sp,sp,-52
  803df0:	dfc00c15 	stw	ra,48(sp)
  803df4:	df000b15 	stw	fp,44(sp)
  803df8:	df000b04 	addi	fp,sp,44
  803dfc:	e13ffc15 	stw	r4,-16(fp)
  803e00:	e17ffd15 	stw	r5,-12(fp)
  803e04:	e1bffe15 	stw	r6,-8(fp)
  803e08:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  803e0c:	e0bffe17 	ldw	r2,-8(fp)
  803e10:	e0fffd17 	ldw	r3,-12(fp)
  803e14:	1885883a 	add	r2,r3,r2
  803e18:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  803e1c:	e0bffc17 	ldw	r2,-16(fp)
  803e20:	00c00044 	movi	r3,1
  803e24:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  803e28:	00009d06 	br	8040a0 <altera_avalon_lcd_16207_write+0x2b4>
  {
    char c = *ptr;
  803e2c:	e0bffd17 	ldw	r2,-12(fp)
  803e30:	10800003 	ldbu	r2,0(r2)
  803e34:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  803e38:	e0bffc17 	ldw	r2,-16(fp)
  803e3c:	10800903 	ldbu	r2,36(r2)
  803e40:	10803fcc 	andi	r2,r2,255
  803e44:	1080201c 	xori	r2,r2,128
  803e48:	10bfe004 	addi	r2,r2,-128
  803e4c:	10003916 	blt	r2,zero,803f34 <altera_avalon_lcd_16207_write+0x148>
    {
      unsigned int esccount = sp->esccount;
  803e50:	e0bffc17 	ldw	r2,-16(fp)
  803e54:	10800903 	ldbu	r2,36(r2)
  803e58:	10803fcc 	andi	r2,r2,255
  803e5c:	1080201c 	xori	r2,r2,128
  803e60:	10bfe004 	addi	r2,r2,-128
  803e64:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  803e68:	e0bffa17 	ldw	r2,-24(fp)
  803e6c:	1000031e 	bne	r2,zero,803e7c <altera_avalon_lcd_16207_write+0x90>
  803e70:	e0bff907 	ldb	r2,-28(fp)
  803e74:	108016d8 	cmpnei	r2,r2,91
  803e78:	10000f1e 	bne	r2,zero,803eb8 <altera_avalon_lcd_16207_write+0xcc>
  803e7c:	e0bffa17 	ldw	r2,-24(fp)
  803e80:	10001a26 	beq	r2,zero,803eec <altera_avalon_lcd_16207_write+0x100>
          (esccount > 0 && !isdigit(c) && c != ';'))
  803e84:	00802074 	movhi	r2,129
  803e88:	10a13a04 	addi	r2,r2,-31512
  803e8c:	10c00017 	ldw	r3,0(r2)
  803e90:	e0bff907 	ldb	r2,-28(fp)
  803e94:	10800044 	addi	r2,r2,1
  803e98:	1885883a 	add	r2,r3,r2
  803e9c:	10800003 	ldbu	r2,0(r2)
  803ea0:	10803fcc 	andi	r2,r2,255
  803ea4:	1080010c 	andi	r2,r2,4
  803ea8:	1000101e 	bne	r2,zero,803eec <altera_avalon_lcd_16207_write+0x100>
  803eac:	e0bff907 	ldb	r2,-28(fp)
  803eb0:	10800ee0 	cmpeqi	r2,r2,59
  803eb4:	10000d1e 	bne	r2,zero,803eec <altera_avalon_lcd_16207_write+0x100>
      {
        sp->escape[esccount] = 0;
  803eb8:	e0fffc17 	ldw	r3,-16(fp)
  803ebc:	e0bffa17 	ldw	r2,-24(fp)
  803ec0:	1885883a 	add	r2,r3,r2
  803ec4:	10800a04 	addi	r2,r2,40
  803ec8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  803ecc:	e0bff907 	ldb	r2,-28(fp)
  803ed0:	100b883a 	mov	r5,r2
  803ed4:	e13ffc17 	ldw	r4,-16(fp)
  803ed8:	0803b300 	call	803b30 <lcd_handle_escape>

        sp->esccount = -1;
  803edc:	e0bffc17 	ldw	r2,-16(fp)
  803ee0:	00ffffc4 	movi	r3,-1
  803ee4:	10c00905 	stb	r3,36(r2)
  803ee8:	00006a06 	br	804094 <altera_avalon_lcd_16207_write+0x2a8>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  803eec:	e0bffc17 	ldw	r2,-16(fp)
  803ef0:	10800903 	ldbu	r2,36(r2)
  803ef4:	10803fcc 	andi	r2,r2,255
  803ef8:	108001e8 	cmpgeui	r2,r2,7
  803efc:	1000651e 	bne	r2,zero,804094 <altera_avalon_lcd_16207_write+0x2a8>
      {
        sp->escape[esccount] = c;
  803f00:	e0fffc17 	ldw	r3,-16(fp)
  803f04:	e0bffa17 	ldw	r2,-24(fp)
  803f08:	1885883a 	add	r2,r3,r2
  803f0c:	10800a04 	addi	r2,r2,40
  803f10:	e0fff903 	ldbu	r3,-28(fp)
  803f14:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  803f18:	e0bffc17 	ldw	r2,-16(fp)
  803f1c:	10800903 	ldbu	r2,36(r2)
  803f20:	10800044 	addi	r2,r2,1
  803f24:	1007883a 	mov	r3,r2
  803f28:	e0bffc17 	ldw	r2,-16(fp)
  803f2c:	10c00905 	stb	r3,36(r2)
  803f30:	00005806 	br	804094 <altera_avalon_lcd_16207_write+0x2a8>
      }
    }
    else if (c == 27) /* ESC */
  803f34:	e0bff907 	ldb	r2,-28(fp)
  803f38:	108006d8 	cmpnei	r2,r2,27
  803f3c:	1000031e 	bne	r2,zero,803f4c <altera_avalon_lcd_16207_write+0x160>
    {
      sp->esccount = 0;
  803f40:	e0bffc17 	ldw	r2,-16(fp)
  803f44:	10000905 	stb	zero,36(r2)
  803f48:	00005206 	br	804094 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (c == '\r')
  803f4c:	e0bff907 	ldb	r2,-28(fp)
  803f50:	10800358 	cmpnei	r2,r2,13
  803f54:	1000031e 	bne	r2,zero,803f64 <altera_avalon_lcd_16207_write+0x178>
    {
      sp->x = 0;
  803f58:	e0bffc17 	ldw	r2,-16(fp)
  803f5c:	10000845 	stb	zero,33(r2)
  803f60:	00004c06 	br	804094 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (c == '\n')
  803f64:	e0bff907 	ldb	r2,-28(fp)
  803f68:	10800298 	cmpnei	r2,r2,10
  803f6c:	1000101e 	bne	r2,zero,803fb0 <altera_avalon_lcd_16207_write+0x1c4>
    {
      sp->x = 0;
  803f70:	e0bffc17 	ldw	r2,-16(fp)
  803f74:	10000845 	stb	zero,33(r2)
      sp->y++;
  803f78:	e0bffc17 	ldw	r2,-16(fp)
  803f7c:	10800883 	ldbu	r2,34(r2)
  803f80:	10800044 	addi	r2,r2,1
  803f84:	1007883a 	mov	r3,r2
  803f88:	e0bffc17 	ldw	r2,-16(fp)
  803f8c:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  803f90:	e0bffc17 	ldw	r2,-16(fp)
  803f94:	10800883 	ldbu	r2,34(r2)
  803f98:	10803fcc 	andi	r2,r2,255
  803f9c:	108000f0 	cmpltui	r2,r2,3
  803fa0:	10003c1e 	bne	r2,zero,804094 <altera_avalon_lcd_16207_write+0x2a8>
        lcd_scroll_up(sp);
  803fa4:	e13ffc17 	ldw	r4,-16(fp)
  803fa8:	0803a640 	call	803a64 <lcd_scroll_up>
  803fac:	00003906 	br	804094 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (c == '\b')
  803fb0:	e0bff907 	ldb	r2,-28(fp)
  803fb4:	10800218 	cmpnei	r2,r2,8
  803fb8:	10000b1e 	bne	r2,zero,803fe8 <altera_avalon_lcd_16207_write+0x1fc>
    {
      if (sp->x > 0)
  803fbc:	e0bffc17 	ldw	r2,-16(fp)
  803fc0:	10800843 	ldbu	r2,33(r2)
  803fc4:	10803fcc 	andi	r2,r2,255
  803fc8:	10003226 	beq	r2,zero,804094 <altera_avalon_lcd_16207_write+0x2a8>
        sp->x--;
  803fcc:	e0bffc17 	ldw	r2,-16(fp)
  803fd0:	10800843 	ldbu	r2,33(r2)
  803fd4:	10bfffc4 	addi	r2,r2,-1
  803fd8:	1007883a 	mov	r3,r2
  803fdc:	e0bffc17 	ldw	r2,-16(fp)
  803fe0:	10c00845 	stb	r3,33(r2)
  803fe4:	00002b06 	br	804094 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (isprint(c))
  803fe8:	00802074 	movhi	r2,129
  803fec:	10a13a04 	addi	r2,r2,-31512
  803ff0:	10c00017 	ldw	r3,0(r2)
  803ff4:	e0bff907 	ldb	r2,-28(fp)
  803ff8:	10800044 	addi	r2,r2,1
  803ffc:	1885883a 	add	r2,r3,r2
  804000:	10800003 	ldbu	r2,0(r2)
  804004:	10803fcc 	andi	r2,r2,255
  804008:	1080201c 	xori	r2,r2,128
  80400c:	10bfe004 	addi	r2,r2,-128
  804010:	108025cc 	andi	r2,r2,151
  804014:	10001f26 	beq	r2,zero,804094 <altera_avalon_lcd_16207_write+0x2a8>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  804018:	e0bffc17 	ldw	r2,-16(fp)
  80401c:	10800883 	ldbu	r2,34(r2)
  804020:	10803fcc 	andi	r2,r2,255
  804024:	108000b0 	cmpltui	r2,r2,2
  804028:	1000021e 	bne	r2,zero,804034 <altera_avalon_lcd_16207_write+0x248>
        lcd_scroll_up(sp);
  80402c:	e13ffc17 	ldw	r4,-16(fp)
  804030:	0803a640 	call	803a64 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  804034:	e0bffc17 	ldw	r2,-16(fp)
  804038:	10800843 	ldbu	r2,33(r2)
  80403c:	10803fcc 	andi	r2,r2,255
  804040:	10801428 	cmpgeui	r2,r2,80
  804044:	10000d1e 	bne	r2,zero,80407c <altera_avalon_lcd_16207_write+0x290>
        sp->line[sp->y].data[sp->x] = c;
  804048:	e0bffc17 	ldw	r2,-16(fp)
  80404c:	10800883 	ldbu	r2,34(r2)
  804050:	10c03fcc 	andi	r3,r2,255
  804054:	e0bffc17 	ldw	r2,-16(fp)
  804058:	10800843 	ldbu	r2,33(r2)
  80405c:	10803fcc 	andi	r2,r2,255
  804060:	e13ffc17 	ldw	r4,-16(fp)
  804064:	18c018e4 	muli	r3,r3,99
  804068:	20c7883a 	add	r3,r4,r3
  80406c:	1885883a 	add	r2,r3,r2
  804070:	10801004 	addi	r2,r2,64
  804074:	e0fff903 	ldbu	r3,-28(fp)
  804078:	10c00005 	stb	r3,0(r2)

      sp->x++;
  80407c:	e0bffc17 	ldw	r2,-16(fp)
  804080:	10800843 	ldbu	r2,33(r2)
  804084:	10800044 	addi	r2,r2,1
  804088:	1007883a 	mov	r3,r2
  80408c:	e0bffc17 	ldw	r2,-16(fp)
  804090:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  804094:	e0bffd17 	ldw	r2,-12(fp)
  804098:	10800044 	addi	r2,r2,1
  80409c:	e0bffd15 	stw	r2,-12(fp)
  8040a0:	e0fffd17 	ldw	r3,-12(fp)
  8040a4:	e0bff817 	ldw	r2,-32(fp)
  8040a8:	18bf6036 	bltu	r3,r2,803e2c <__alt_mem_onchip_mem+0xff783e2c>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  8040ac:	00800404 	movi	r2,16
  8040b0:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8040b4:	e03ff515 	stw	zero,-44(fp)
  8040b8:	00003706 	br	804198 <altera_avalon_lcd_16207_write+0x3ac>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  8040bc:	00801404 	movi	r2,80
  8040c0:	e0bff715 	stw	r2,-36(fp)
  8040c4:	00001106 	br	80410c <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
  8040c8:	e0bff717 	ldw	r2,-36(fp)
  8040cc:	10bfffc4 	addi	r2,r2,-1
  8040d0:	e13ffc17 	ldw	r4,-16(fp)
  8040d4:	e0fff517 	ldw	r3,-44(fp)
  8040d8:	18c018e4 	muli	r3,r3,99
  8040dc:	20c7883a 	add	r3,r4,r3
  8040e0:	1885883a 	add	r2,r3,r2
  8040e4:	10801004 	addi	r2,r2,64
  8040e8:	10800003 	ldbu	r2,0(r2)
  8040ec:	10803fcc 	andi	r2,r2,255
  8040f0:	1080201c 	xori	r2,r2,128
  8040f4:	10bfe004 	addi	r2,r2,-128
  8040f8:	10800820 	cmpeqi	r2,r2,32
  8040fc:	10000626 	beq	r2,zero,804118 <altera_avalon_lcd_16207_write+0x32c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  804100:	e0bff717 	ldw	r2,-36(fp)
  804104:	10bfffc4 	addi	r2,r2,-1
  804108:	e0bff715 	stw	r2,-36(fp)
  80410c:	e0bff717 	ldw	r2,-36(fp)
  804110:	00bfed16 	blt	zero,r2,8040c8 <__alt_mem_onchip_mem+0xff7840c8>
  804114:	00000106 	br	80411c <altera_avalon_lcd_16207_write+0x330>
      if (sp->line[y].data[width-1] != ' ')
        break;
  804118:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  80411c:	e0bff717 	ldw	r2,-36(fp)
  804120:	10800448 	cmpgei	r2,r2,17
  804124:	1000031e 	bne	r2,zero,804134 <altera_avalon_lcd_16207_write+0x348>
      width = ALT_LCD_WIDTH;
  804128:	00800404 	movi	r2,16
  80412c:	e0bff715 	stw	r2,-36(fp)
  804130:	00000306 	br	804140 <altera_avalon_lcd_16207_write+0x354>
    else
      width++;
  804134:	e0bff717 	ldw	r2,-36(fp)
  804138:	10800044 	addi	r2,r2,1
  80413c:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  804140:	e0bff717 	ldw	r2,-36(fp)
  804144:	1009883a 	mov	r4,r2
  804148:	e0fffc17 	ldw	r3,-16(fp)
  80414c:	e0bff517 	ldw	r2,-44(fp)
  804150:	108018e4 	muli	r2,r2,99
  804154:	1885883a 	add	r2,r3,r2
  804158:	10802444 	addi	r2,r2,145
  80415c:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
  804160:	e0fff617 	ldw	r3,-40(fp)
  804164:	e0bff717 	ldw	r2,-36(fp)
  804168:	1880020e 	bge	r3,r2,804174 <altera_avalon_lcd_16207_write+0x388>
      widthmax = width;
  80416c:	e0bff717 	ldw	r2,-36(fp)
  804170:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  804174:	e0fffc17 	ldw	r3,-16(fp)
  804178:	e0bff517 	ldw	r2,-44(fp)
  80417c:	108018e4 	muli	r2,r2,99
  804180:	1885883a 	add	r2,r3,r2
  804184:	10802484 	addi	r2,r2,146
  804188:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80418c:	e0bff517 	ldw	r2,-44(fp)
  804190:	10800044 	addi	r2,r2,1
  804194:	e0bff515 	stw	r2,-44(fp)
  804198:	e0bff517 	ldw	r2,-44(fp)
  80419c:	10800090 	cmplti	r2,r2,2
  8041a0:	103fc61e 	bne	r2,zero,8040bc <__alt_mem_onchip_mem+0xff7840bc>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  8041a4:	e0bff617 	ldw	r2,-40(fp)
  8041a8:	10800448 	cmpgei	r2,r2,17
  8041ac:	1000031e 	bne	r2,zero,8041bc <altera_avalon_lcd_16207_write+0x3d0>
    sp->scrollmax = 0;
  8041b0:	e0bffc17 	ldw	r2,-16(fp)
  8041b4:	10000985 	stb	zero,38(r2)
  8041b8:	00002e06 	br	804274 <altera_avalon_lcd_16207_write+0x488>
  else
  {
    widthmax *= 2;
  8041bc:	e0bff617 	ldw	r2,-40(fp)
  8041c0:	1085883a 	add	r2,r2,r2
  8041c4:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  8041c8:	e0bff617 	ldw	r2,-40(fp)
  8041cc:	1007883a 	mov	r3,r2
  8041d0:	e0bffc17 	ldw	r2,-16(fp)
  8041d4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8041d8:	e03ff515 	stw	zero,-44(fp)
  8041dc:	00002206 	br	804268 <altera_avalon_lcd_16207_write+0x47c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  8041e0:	e0fffc17 	ldw	r3,-16(fp)
  8041e4:	e0bff517 	ldw	r2,-44(fp)
  8041e8:	108018e4 	muli	r2,r2,99
  8041ec:	1885883a 	add	r2,r3,r2
  8041f0:	10802444 	addi	r2,r2,145
  8041f4:	10800003 	ldbu	r2,0(r2)
  8041f8:	10803fcc 	andi	r2,r2,255
  8041fc:	1080201c 	xori	r2,r2,128
  804200:	10bfe004 	addi	r2,r2,-128
  804204:	10800450 	cmplti	r2,r2,17
  804208:	1000141e 	bne	r2,zero,80425c <altera_avalon_lcd_16207_write+0x470>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  80420c:	e0fffc17 	ldw	r3,-16(fp)
  804210:	e0bff517 	ldw	r2,-44(fp)
  804214:	108018e4 	muli	r2,r2,99
  804218:	1885883a 	add	r2,r3,r2
  80421c:	10802444 	addi	r2,r2,145
  804220:	10800003 	ldbu	r2,0(r2)
  804224:	10803fcc 	andi	r2,r2,255
  804228:	1080201c 	xori	r2,r2,128
  80422c:	10bfe004 	addi	r2,r2,-128
  804230:	1004923a 	slli	r2,r2,8
  804234:	e17ff617 	ldw	r5,-40(fp)
  804238:	1009883a 	mov	r4,r2
  80423c:	08068000 	call	806800 <__divsi3>
  804240:	1009883a 	mov	r4,r2
  804244:	e0fffc17 	ldw	r3,-16(fp)
  804248:	e0bff517 	ldw	r2,-44(fp)
  80424c:	108018e4 	muli	r2,r2,99
  804250:	1885883a 	add	r2,r3,r2
  804254:	10802484 	addi	r2,r2,146
  804258:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80425c:	e0bff517 	ldw	r2,-44(fp)
  804260:	10800044 	addi	r2,r2,1
  804264:	e0bff515 	stw	r2,-44(fp)
  804268:	e0bff517 	ldw	r2,-44(fp)
  80426c:	10800090 	cmplti	r2,r2,2
  804270:	103fdb1e 	bne	r2,zero,8041e0 <__alt_mem_onchip_mem+0xff7841e0>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  804274:	e0bffc17 	ldw	r2,-16(fp)
  804278:	10800943 	ldbu	r2,37(r2)
  80427c:	10803fcc 	andi	r2,r2,255
  804280:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  804284:	e13ffc17 	ldw	r4,-16(fp)
  804288:	08038780 	call	803878 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  80428c:	e0bffc17 	ldw	r2,-16(fp)
  804290:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  804294:	e0bffc17 	ldw	r2,-16(fp)
  804298:	10800943 	ldbu	r2,37(r2)
  80429c:	10c03fcc 	andi	r3,r2,255
  8042a0:	e0bffb17 	ldw	r2,-20(fp)
  8042a4:	18800426 	beq	r3,r2,8042b8 <altera_avalon_lcd_16207_write+0x4cc>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  8042a8:	e0bffc17 	ldw	r2,-16(fp)
  8042ac:	00c00044 	movi	r3,1
  8042b0:	10c009c5 	stb	r3,39(r2)
  }
  8042b4:	003fef06 	br	804274 <__alt_mem_onchip_mem+0xff784274>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
  8042b8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  8042bc:	e0bffe17 	ldw	r2,-8(fp)
}
  8042c0:	e037883a 	mov	sp,fp
  8042c4:	dfc00117 	ldw	ra,4(sp)
  8042c8:	df000017 	ldw	fp,0(sp)
  8042cc:	dec00204 	addi	sp,sp,8
  8042d0:	f800283a 	ret

008042d4 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  8042d4:	defffc04 	addi	sp,sp,-16
  8042d8:	dfc00315 	stw	ra,12(sp)
  8042dc:	df000215 	stw	fp,8(sp)
  8042e0:	df000204 	addi	fp,sp,8
  8042e4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  8042e8:	e0bfff17 	ldw	r2,-4(fp)
  8042ec:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  8042f0:	e0bffe17 	ldw	r2,-8(fp)
  8042f4:	10800943 	ldbu	r2,37(r2)
  8042f8:	10803fcc 	andi	r2,r2,255
  8042fc:	10c00044 	addi	r3,r2,1
  804300:	e0bffe17 	ldw	r2,-8(fp)
  804304:	10800983 	ldbu	r2,38(r2)
  804308:	10803fcc 	andi	r2,r2,255
  80430c:	18800316 	blt	r3,r2,80431c <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  804310:	e0bffe17 	ldw	r2,-8(fp)
  804314:	10000945 	stb	zero,37(r2)
  804318:	00000606 	br	804334 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  80431c:	e0bffe17 	ldw	r2,-8(fp)
  804320:	10800943 	ldbu	r2,37(r2)
  804324:	10800044 	addi	r2,r2,1
  804328:	1007883a 	mov	r3,r2
  80432c:	e0bffe17 	ldw	r2,-8(fp)
  804330:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  804334:	e0bffe17 	ldw	r2,-8(fp)
  804338:	10800983 	ldbu	r2,38(r2)
  80433c:	10803fcc 	andi	r2,r2,255
  804340:	10000826 	beq	r2,zero,804364 <alt_lcd_16207_timeout+0x90>
  804344:	e0bffe17 	ldw	r2,-8(fp)
  804348:	108009c3 	ldbu	r2,39(r2)
  80434c:	10803fcc 	andi	r2,r2,255
  804350:	1080201c 	xori	r2,r2,128
  804354:	10bfe004 	addi	r2,r2,-128
  804358:	1000021e 	bne	r2,zero,804364 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  80435c:	e13ffe17 	ldw	r4,-8(fp)
  804360:	08038780 	call	803878 <lcd_repaint_screen>

  return sp->period;
  804364:	e0bffe17 	ldw	r2,-8(fp)
  804368:	10800717 	ldw	r2,28(r2)
}
  80436c:	e037883a 	mov	sp,fp
  804370:	dfc00117 	ldw	ra,4(sp)
  804374:	df000017 	ldw	fp,0(sp)
  804378:	dec00204 	addi	sp,sp,8
  80437c:	f800283a 	ret

00804380 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  804380:	defffc04 	addi	sp,sp,-16
  804384:	dfc00315 	stw	ra,12(sp)
  804388:	df000215 	stw	fp,8(sp)
  80438c:	df000204 	addi	fp,sp,8
  804390:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  804394:	e0bfff17 	ldw	r2,-4(fp)
  804398:	10800017 	ldw	r2,0(r2)
  80439c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  8043a0:	e0bfff17 	ldw	r2,-4(fp)
  8043a4:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  8043a8:	010ea604 	movi	r4,15000
  8043ac:	0805c680 	call	805c68 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8043b0:	e0bffe17 	ldw	r2,-8(fp)
  8043b4:	00c00c04 	movi	r3,48
  8043b8:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  8043bc:	01040104 	movi	r4,4100
  8043c0:	0805c680 	call	805c68 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8043c4:	e0bffe17 	ldw	r2,-8(fp)
  8043c8:	00c00c04 	movi	r3,48
  8043cc:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  8043d0:	0100fa04 	movi	r4,1000
  8043d4:	0805c680 	call	805c68 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8043d8:	e0bffe17 	ldw	r2,-8(fp)
  8043dc:	00c00c04 	movi	r3,48
  8043e0:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  8043e4:	01400e04 	movi	r5,56
  8043e8:	e13fff17 	ldw	r4,-4(fp)
  8043ec:	08036180 	call	803618 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  8043f0:	01400204 	movi	r5,8
  8043f4:	e13fff17 	ldw	r4,-4(fp)
  8043f8:	08036180 	call	803618 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  8043fc:	e13fff17 	ldw	r4,-4(fp)
  804400:	08037a80 	call	8037a8 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  804404:	01400184 	movi	r5,6
  804408:	e13fff17 	ldw	r4,-4(fp)
  80440c:	08036180 	call	803618 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  804410:	01400304 	movi	r5,12
  804414:	e13fff17 	ldw	r4,-4(fp)
  804418:	08036180 	call	803618 <lcd_write_command>

  sp->esccount = -1;
  80441c:	e0bfff17 	ldw	r2,-4(fp)
  804420:	00ffffc4 	movi	r3,-1
  804424:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  804428:	e0bfff17 	ldw	r2,-4(fp)
  80442c:	10800a04 	addi	r2,r2,40
  804430:	01800204 	movi	r6,8
  804434:	000b883a 	mov	r5,zero
  804438:	1009883a 	mov	r4,r2
  80443c:	08063a80 	call	8063a8 <memset>

  sp->scrollpos = 0;
  804440:	e0bfff17 	ldw	r2,-4(fp)
  804444:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  804448:	e0bfff17 	ldw	r2,-4(fp)
  80444c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  804450:	e0bfff17 	ldw	r2,-4(fp)
  804454:	100009c5 	stb	zero,39(r2)
  804458:	00802074 	movhi	r2,129
  80445c:	10a77d04 	addi	r2,r2,-25100
  804460:	10800017 	ldw	r2,0(r2)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  804464:	01400284 	movi	r5,10
  804468:	1009883a 	mov	r4,r2
  80446c:	08068f80 	call	8068f8 <__udivsi3>
  804470:	1007883a 	mov	r3,r2
  804474:	e0bfff17 	ldw	r2,-4(fp)
  804478:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  80447c:	e0bfff17 	ldw	r2,-4(fp)
  804480:	10c00104 	addi	r3,r2,4
  804484:	e0bfff17 	ldw	r2,-4(fp)
  804488:	10800717 	ldw	r2,28(r2)
  80448c:	e1ffff17 	ldw	r7,-4(fp)
  804490:	01802034 	movhi	r6,128
  804494:	3190b504 	addi	r6,r6,17108
  804498:	100b883a 	mov	r5,r2
  80449c:	1809883a 	mov	r4,r3
  8044a0:	0804f200 	call	804f20 <alt_alarm_start>
}
  8044a4:	0001883a 	nop
  8044a8:	e037883a 	mov	sp,fp
  8044ac:	dfc00117 	ldw	ra,4(sp)
  8044b0:	df000017 	ldw	fp,0(sp)
  8044b4:	dec00204 	addi	sp,sp,8
  8044b8:	f800283a 	ret

008044bc <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8044bc:	defffa04 	addi	sp,sp,-24
  8044c0:	dfc00515 	stw	ra,20(sp)
  8044c4:	df000415 	stw	fp,16(sp)
  8044c8:	df000404 	addi	fp,sp,16
  8044cc:	e13ffd15 	stw	r4,-12(fp)
  8044d0:	e17ffe15 	stw	r5,-8(fp)
  8044d4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  8044d8:	e0bffd17 	ldw	r2,-12(fp)
  8044dc:	10800017 	ldw	r2,0(r2)
  8044e0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  8044e4:	e0bffc17 	ldw	r2,-16(fp)
  8044e8:	10c00a04 	addi	r3,r2,40
  8044ec:	e0bffd17 	ldw	r2,-12(fp)
  8044f0:	10800217 	ldw	r2,8(r2)
  8044f4:	100f883a 	mov	r7,r2
  8044f8:	e1bfff17 	ldw	r6,-4(fp)
  8044fc:	e17ffe17 	ldw	r5,-8(fp)
  804500:	1809883a 	mov	r4,r3
  804504:	0803dec0 	call	803dec <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  804508:	e037883a 	mov	sp,fp
  80450c:	dfc00117 	ldw	ra,4(sp)
  804510:	df000017 	ldw	fp,0(sp)
  804514:	dec00204 	addi	sp,sp,8
  804518:	f800283a 	ret

0080451c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  80451c:	defffa04 	addi	sp,sp,-24
  804520:	dfc00515 	stw	ra,20(sp)
  804524:	df000415 	stw	fp,16(sp)
  804528:	df000404 	addi	fp,sp,16
  80452c:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  804530:	0007883a 	mov	r3,zero
  804534:	e0bfff17 	ldw	r2,-4(fp)
  804538:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  80453c:	e0bfff17 	ldw	r2,-4(fp)
  804540:	10800104 	addi	r2,r2,4
  804544:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804548:	0005303a 	rdctl	r2,status
  80454c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804550:	e0fffd17 	ldw	r3,-12(fp)
  804554:	00bfff84 	movi	r2,-2
  804558:	1884703a 	and	r2,r3,r2
  80455c:	1001703a 	wrctl	status,r2
  
  return context;
  804560:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  804564:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
  804568:	0805b600 	call	805b60 <alt_tick>
  80456c:	e0bffc17 	ldw	r2,-16(fp)
  804570:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804574:	e0bffe17 	ldw	r2,-8(fp)
  804578:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  80457c:	0001883a 	nop
  804580:	e037883a 	mov	sp,fp
  804584:	dfc00117 	ldw	ra,4(sp)
  804588:	df000017 	ldw	fp,0(sp)
  80458c:	dec00204 	addi	sp,sp,8
  804590:	f800283a 	ret

00804594 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  804594:	defff804 	addi	sp,sp,-32
  804598:	dfc00715 	stw	ra,28(sp)
  80459c:	df000615 	stw	fp,24(sp)
  8045a0:	df000604 	addi	fp,sp,24
  8045a4:	e13ffc15 	stw	r4,-16(fp)
  8045a8:	e17ffd15 	stw	r5,-12(fp)
  8045ac:	e1bffe15 	stw	r6,-8(fp)
  8045b0:	e1ffff15 	stw	r7,-4(fp)
  8045b4:	e0bfff17 	ldw	r2,-4(fp)
  8045b8:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  8045bc:	00802074 	movhi	r2,129
  8045c0:	10a77d04 	addi	r2,r2,-25100
  8045c4:	10800017 	ldw	r2,0(r2)
  8045c8:	1000041e 	bne	r2,zero,8045dc <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
  8045cc:	00802074 	movhi	r2,129
  8045d0:	10a77d04 	addi	r2,r2,-25100
  8045d4:	e0fffb17 	ldw	r3,-20(fp)
  8045d8:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  8045dc:	e0bffc17 	ldw	r2,-16(fp)
  8045e0:	10800104 	addi	r2,r2,4
  8045e4:	00c001c4 	movi	r3,7
  8045e8:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  8045ec:	d8000015 	stw	zero,0(sp)
  8045f0:	e1fffc17 	ldw	r7,-16(fp)
  8045f4:	01802034 	movhi	r6,128
  8045f8:	31914704 	addi	r6,r6,17692
  8045fc:	e17ffe17 	ldw	r5,-8(fp)
  804600:	e13ffd17 	ldw	r4,-12(fp)
  804604:	08053dc0 	call	8053dc <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  804608:	0001883a 	nop
  80460c:	e037883a 	mov	sp,fp
  804610:	dfc00117 	ldw	ra,4(sp)
  804614:	df000017 	ldw	fp,0(sp)
  804618:	dec00204 	addi	sp,sp,8
  80461c:	f800283a 	ret

00804620 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  804620:	defffa04 	addi	sp,sp,-24
  804624:	dfc00515 	stw	ra,20(sp)
  804628:	df000415 	stw	fp,16(sp)
  80462c:	df000404 	addi	fp,sp,16
  804630:	e13ffd15 	stw	r4,-12(fp)
  804634:	e17ffe15 	stw	r5,-8(fp)
  804638:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80463c:	e0bffd17 	ldw	r2,-12(fp)
  804640:	10800017 	ldw	r2,0(r2)
  804644:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  804648:	e0bffc17 	ldw	r2,-16(fp)
  80464c:	10c00a04 	addi	r3,r2,40
  804650:	e0bffd17 	ldw	r2,-12(fp)
  804654:	10800217 	ldw	r2,8(r2)
  804658:	100f883a 	mov	r7,r2
  80465c:	e1bfff17 	ldw	r6,-4(fp)
  804660:	e17ffe17 	ldw	r5,-8(fp)
  804664:	1809883a 	mov	r4,r3
  804668:	0804b480 	call	804b48 <altera_avalon_uart_read>
      fd->fd_flags);
}
  80466c:	e037883a 	mov	sp,fp
  804670:	dfc00117 	ldw	ra,4(sp)
  804674:	df000017 	ldw	fp,0(sp)
  804678:	dec00204 	addi	sp,sp,8
  80467c:	f800283a 	ret

00804680 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  804680:	defffa04 	addi	sp,sp,-24
  804684:	dfc00515 	stw	ra,20(sp)
  804688:	df000415 	stw	fp,16(sp)
  80468c:	df000404 	addi	fp,sp,16
  804690:	e13ffd15 	stw	r4,-12(fp)
  804694:	e17ffe15 	stw	r5,-8(fp)
  804698:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80469c:	e0bffd17 	ldw	r2,-12(fp)
  8046a0:	10800017 	ldw	r2,0(r2)
  8046a4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  8046a8:	e0bffc17 	ldw	r2,-16(fp)
  8046ac:	10c00a04 	addi	r3,r2,40
  8046b0:	e0bffd17 	ldw	r2,-12(fp)
  8046b4:	10800217 	ldw	r2,8(r2)
  8046b8:	100f883a 	mov	r7,r2
  8046bc:	e1bfff17 	ldw	r6,-4(fp)
  8046c0:	e17ffe17 	ldw	r5,-8(fp)
  8046c4:	1809883a 	mov	r4,r3
  8046c8:	0804d740 	call	804d74 <altera_avalon_uart_write>
      fd->fd_flags);
}
  8046cc:	e037883a 	mov	sp,fp
  8046d0:	dfc00117 	ldw	ra,4(sp)
  8046d4:	df000017 	ldw	fp,0(sp)
  8046d8:	dec00204 	addi	sp,sp,8
  8046dc:	f800283a 	ret

008046e0 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  8046e0:	defffc04 	addi	sp,sp,-16
  8046e4:	dfc00315 	stw	ra,12(sp)
  8046e8:	df000215 	stw	fp,8(sp)
  8046ec:	df000204 	addi	fp,sp,8
  8046f0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8046f4:	e0bfff17 	ldw	r2,-4(fp)
  8046f8:	10800017 	ldw	r2,0(r2)
  8046fc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  804700:	e0bffe17 	ldw	r2,-8(fp)
  804704:	10c00a04 	addi	r3,r2,40
  804708:	e0bfff17 	ldw	r2,-4(fp)
  80470c:	10800217 	ldw	r2,8(r2)
  804710:	100b883a 	mov	r5,r2
  804714:	1809883a 	mov	r4,r3
  804718:	0804aa40 	call	804aa4 <altera_avalon_uart_close>
}
  80471c:	e037883a 	mov	sp,fp
  804720:	dfc00117 	ldw	ra,4(sp)
  804724:	df000017 	ldw	fp,0(sp)
  804728:	dec00204 	addi	sp,sp,8
  80472c:	f800283a 	ret

00804730 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  804730:	defff804 	addi	sp,sp,-32
  804734:	dfc00715 	stw	ra,28(sp)
  804738:	df000615 	stw	fp,24(sp)
  80473c:	df000604 	addi	fp,sp,24
  804740:	e13ffd15 	stw	r4,-12(fp)
  804744:	e17ffe15 	stw	r5,-8(fp)
  804748:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  80474c:	e0bffd17 	ldw	r2,-12(fp)
  804750:	10800017 	ldw	r2,0(r2)
  804754:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  804758:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80475c:	1000041e 	bne	r2,zero,804770 <altera_avalon_uart_init+0x40>
  804760:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  804764:	1000021e 	bne	r2,zero,804770 <altera_avalon_uart_init+0x40>
  804768:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80476c:	10000226 	beq	r2,zero,804778 <altera_avalon_uart_init+0x48>
  804770:	00800044 	movi	r2,1
  804774:	00000106 	br	80477c <altera_avalon_uart_init+0x4c>
  804778:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  80477c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  804780:	e0bffc17 	ldw	r2,-16(fp)
  804784:	10000f1e 	bne	r2,zero,8047c4 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  804788:	e0bffd17 	ldw	r2,-12(fp)
  80478c:	00c32004 	movi	r3,3200
  804790:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  804794:	e0bffb17 	ldw	r2,-20(fp)
  804798:	10800304 	addi	r2,r2,12
  80479c:	e0fffd17 	ldw	r3,-12(fp)
  8047a0:	18c00117 	ldw	r3,4(r3)
  8047a4:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  8047a8:	d8000015 	stw	zero,0(sp)
  8047ac:	e1fffd17 	ldw	r7,-12(fp)
  8047b0:	01802034 	movhi	r6,128
  8047b4:	3191f704 	addi	r6,r6,18396
  8047b8:	e17fff17 	ldw	r5,-4(fp)
  8047bc:	e13ffe17 	ldw	r4,-8(fp)
  8047c0:	08053dc0 	call	8053dc <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  8047c4:	0001883a 	nop
  8047c8:	e037883a 	mov	sp,fp
  8047cc:	dfc00117 	ldw	ra,4(sp)
  8047d0:	df000017 	ldw	fp,0(sp)
  8047d4:	dec00204 	addi	sp,sp,8
  8047d8:	f800283a 	ret

008047dc <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  8047dc:	defffa04 	addi	sp,sp,-24
  8047e0:	dfc00515 	stw	ra,20(sp)
  8047e4:	df000415 	stw	fp,16(sp)
  8047e8:	df000404 	addi	fp,sp,16
  8047ec:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  8047f0:	e0bfff17 	ldw	r2,-4(fp)
  8047f4:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
  8047f8:	e0bffc17 	ldw	r2,-16(fp)
  8047fc:	10800017 	ldw	r2,0(r2)
  804800:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  804804:	e0bffd17 	ldw	r2,-12(fp)
  804808:	10800204 	addi	r2,r2,8
  80480c:	10800037 	ldwio	r2,0(r2)
  804810:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  804814:	e0bffd17 	ldw	r2,-12(fp)
  804818:	10800204 	addi	r2,r2,8
  80481c:	0007883a 	mov	r3,zero
  804820:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  804824:	e0bffd17 	ldw	r2,-12(fp)
  804828:	10800204 	addi	r2,r2,8
  80482c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  804830:	e0bffe17 	ldw	r2,-8(fp)
  804834:	1080200c 	andi	r2,r2,128
  804838:	10000326 	beq	r2,zero,804848 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  80483c:	e17ffe17 	ldw	r5,-8(fp)
  804840:	e13ffc17 	ldw	r4,-16(fp)
  804844:	08048780 	call	804878 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  804848:	e0bffe17 	ldw	r2,-8(fp)
  80484c:	1081100c 	andi	r2,r2,1088
  804850:	10000326 	beq	r2,zero,804860 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  804854:	e17ffe17 	ldw	r5,-8(fp)
  804858:	e13ffc17 	ldw	r4,-16(fp)
  80485c:	080495c0 	call	80495c <altera_avalon_uart_txirq>
  }
  

}
  804860:	0001883a 	nop
  804864:	e037883a 	mov	sp,fp
  804868:	dfc00117 	ldw	ra,4(sp)
  80486c:	df000017 	ldw	fp,0(sp)
  804870:	dec00204 	addi	sp,sp,8
  804874:	f800283a 	ret

00804878 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  804878:	defffc04 	addi	sp,sp,-16
  80487c:	df000315 	stw	fp,12(sp)
  804880:	df000304 	addi	fp,sp,12
  804884:	e13ffe15 	stw	r4,-8(fp)
  804888:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  80488c:	e0bfff17 	ldw	r2,-4(fp)
  804890:	108000cc 	andi	r2,r2,3
  804894:	10002c1e 	bne	r2,zero,804948 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  804898:	e0bffe17 	ldw	r2,-8(fp)
  80489c:	10800317 	ldw	r2,12(r2)
  8048a0:	e0bffe17 	ldw	r2,-8(fp)
  8048a4:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8048a8:	e0bffe17 	ldw	r2,-8(fp)
  8048ac:	10800317 	ldw	r2,12(r2)
  8048b0:	10800044 	addi	r2,r2,1
  8048b4:	10800fcc 	andi	r2,r2,63
  8048b8:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  8048bc:	e0bffe17 	ldw	r2,-8(fp)
  8048c0:	10800317 	ldw	r2,12(r2)
  8048c4:	e0fffe17 	ldw	r3,-8(fp)
  8048c8:	18c00017 	ldw	r3,0(r3)
  8048cc:	18c00037 	ldwio	r3,0(r3)
  8048d0:	1809883a 	mov	r4,r3
  8048d4:	e0fffe17 	ldw	r3,-8(fp)
  8048d8:	1885883a 	add	r2,r3,r2
  8048dc:	10800704 	addi	r2,r2,28
  8048e0:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  8048e4:	e0bffe17 	ldw	r2,-8(fp)
  8048e8:	e0fffd17 	ldw	r3,-12(fp)
  8048ec:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8048f0:	e0bffe17 	ldw	r2,-8(fp)
  8048f4:	10800317 	ldw	r2,12(r2)
  8048f8:	10800044 	addi	r2,r2,1
  8048fc:	10800fcc 	andi	r2,r2,63
  804900:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  804904:	e0bffe17 	ldw	r2,-8(fp)
  804908:	10c00217 	ldw	r3,8(r2)
  80490c:	e0bffd17 	ldw	r2,-12(fp)
  804910:	18800e1e 	bne	r3,r2,80494c <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804914:	e0bffe17 	ldw	r2,-8(fp)
  804918:	10c00117 	ldw	r3,4(r2)
  80491c:	00bfdfc4 	movi	r2,-129
  804920:	1886703a 	and	r3,r3,r2
  804924:	e0bffe17 	ldw	r2,-8(fp)
  804928:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  80492c:	e0bffe17 	ldw	r2,-8(fp)
  804930:	10800017 	ldw	r2,0(r2)
  804934:	10800304 	addi	r2,r2,12
  804938:	e0fffe17 	ldw	r3,-8(fp)
  80493c:	18c00117 	ldw	r3,4(r3)
  804940:	10c00035 	stwio	r3,0(r2)
  804944:	00000106 	br	80494c <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  804948:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
  80494c:	e037883a 	mov	sp,fp
  804950:	df000017 	ldw	fp,0(sp)
  804954:	dec00104 	addi	sp,sp,4
  804958:	f800283a 	ret

0080495c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  80495c:	defffb04 	addi	sp,sp,-20
  804960:	df000415 	stw	fp,16(sp)
  804964:	df000404 	addi	fp,sp,16
  804968:	e13ffc15 	stw	r4,-16(fp)
  80496c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  804970:	e0bffc17 	ldw	r2,-16(fp)
  804974:	10c00417 	ldw	r3,16(r2)
  804978:	e0bffc17 	ldw	r2,-16(fp)
  80497c:	10800517 	ldw	r2,20(r2)
  804980:	18803226 	beq	r3,r2,804a4c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  804984:	e0bffc17 	ldw	r2,-16(fp)
  804988:	10800617 	ldw	r2,24(r2)
  80498c:	1080008c 	andi	r2,r2,2
  804990:	10000326 	beq	r2,zero,8049a0 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  804994:	e0bffd17 	ldw	r2,-12(fp)
  804998:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  80499c:	10001d26 	beq	r2,zero,804a14 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  8049a0:	e0bffc17 	ldw	r2,-16(fp)
  8049a4:	10800417 	ldw	r2,16(r2)
  8049a8:	e0bffc17 	ldw	r2,-16(fp)
  8049ac:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  8049b0:	e0bffc17 	ldw	r2,-16(fp)
  8049b4:	10800017 	ldw	r2,0(r2)
  8049b8:	10800104 	addi	r2,r2,4
  8049bc:	e0fffc17 	ldw	r3,-16(fp)
  8049c0:	18c00417 	ldw	r3,16(r3)
  8049c4:	e13ffc17 	ldw	r4,-16(fp)
  8049c8:	20c7883a 	add	r3,r4,r3
  8049cc:	18c01704 	addi	r3,r3,92
  8049d0:	18c00003 	ldbu	r3,0(r3)
  8049d4:	18c03fcc 	andi	r3,r3,255
  8049d8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  8049dc:	e0bffc17 	ldw	r2,-16(fp)
  8049e0:	10800417 	ldw	r2,16(r2)
  8049e4:	10800044 	addi	r2,r2,1
  8049e8:	e0fffc17 	ldw	r3,-16(fp)
  8049ec:	18800415 	stw	r2,16(r3)
  8049f0:	10c00fcc 	andi	r3,r2,63
  8049f4:	e0bffc17 	ldw	r2,-16(fp)
  8049f8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8049fc:	e0bffc17 	ldw	r2,-16(fp)
  804a00:	10800117 	ldw	r2,4(r2)
  804a04:	10c01014 	ori	r3,r2,64
  804a08:	e0bffc17 	ldw	r2,-16(fp)
  804a0c:	10c00115 	stw	r3,4(r2)
  804a10:	00000e06 	br	804a4c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  804a14:	e0bffc17 	ldw	r2,-16(fp)
  804a18:	10800017 	ldw	r2,0(r2)
  804a1c:	10800204 	addi	r2,r2,8
  804a20:	10800037 	ldwio	r2,0(r2)
  804a24:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  804a28:	e0bffd17 	ldw	r2,-12(fp)
  804a2c:	1082000c 	andi	r2,r2,2048
  804a30:	1000061e 	bne	r2,zero,804a4c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  804a34:	e0bffc17 	ldw	r2,-16(fp)
  804a38:	10c00117 	ldw	r3,4(r2)
  804a3c:	00bfefc4 	movi	r2,-65
  804a40:	1886703a 	and	r3,r3,r2
  804a44:	e0bffc17 	ldw	r2,-16(fp)
  804a48:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  804a4c:	e0bffc17 	ldw	r2,-16(fp)
  804a50:	10c00417 	ldw	r3,16(r2)
  804a54:	e0bffc17 	ldw	r2,-16(fp)
  804a58:	10800517 	ldw	r2,20(r2)
  804a5c:	1880061e 	bne	r3,r2,804a78 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804a60:	e0bffc17 	ldw	r2,-16(fp)
  804a64:	10c00117 	ldw	r3,4(r2)
  804a68:	00beefc4 	movi	r2,-1089
  804a6c:	1886703a 	and	r3,r3,r2
  804a70:	e0bffc17 	ldw	r2,-16(fp)
  804a74:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804a78:	e0bffc17 	ldw	r2,-16(fp)
  804a7c:	10800017 	ldw	r2,0(r2)
  804a80:	10800304 	addi	r2,r2,12
  804a84:	e0fffc17 	ldw	r3,-16(fp)
  804a88:	18c00117 	ldw	r3,4(r3)
  804a8c:	10c00035 	stwio	r3,0(r2)
}
  804a90:	0001883a 	nop
  804a94:	e037883a 	mov	sp,fp
  804a98:	df000017 	ldw	fp,0(sp)
  804a9c:	dec00104 	addi	sp,sp,4
  804aa0:	f800283a 	ret

00804aa4 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  804aa4:	defffd04 	addi	sp,sp,-12
  804aa8:	df000215 	stw	fp,8(sp)
  804aac:	df000204 	addi	fp,sp,8
  804ab0:	e13ffe15 	stw	r4,-8(fp)
  804ab4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  804ab8:	00000506 	br	804ad0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  804abc:	e0bfff17 	ldw	r2,-4(fp)
  804ac0:	1090000c 	andi	r2,r2,16384
  804ac4:	10000226 	beq	r2,zero,804ad0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  804ac8:	00bffd44 	movi	r2,-11
  804acc:	00000606 	br	804ae8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  804ad0:	e0bffe17 	ldw	r2,-8(fp)
  804ad4:	10c00417 	ldw	r3,16(r2)
  804ad8:	e0bffe17 	ldw	r2,-8(fp)
  804adc:	10800517 	ldw	r2,20(r2)
  804ae0:	18bff61e 	bne	r3,r2,804abc <__alt_mem_onchip_mem+0xff784abc>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804ae4:	0005883a 	mov	r2,zero
}
  804ae8:	e037883a 	mov	sp,fp
  804aec:	df000017 	ldw	fp,0(sp)
  804af0:	dec00104 	addi	sp,sp,4
  804af4:	f800283a 	ret

00804af8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804af8:	defffe04 	addi	sp,sp,-8
  804afc:	dfc00115 	stw	ra,4(sp)
  804b00:	df000015 	stw	fp,0(sp)
  804b04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  804b08:	00802074 	movhi	r2,129
  804b0c:	10a13704 	addi	r2,r2,-31524
  804b10:	10800017 	ldw	r2,0(r2)
  804b14:	10000526 	beq	r2,zero,804b2c <alt_get_errno+0x34>
  804b18:	00802074 	movhi	r2,129
  804b1c:	10a13704 	addi	r2,r2,-31524
  804b20:	10800017 	ldw	r2,0(r2)
  804b24:	103ee83a 	callr	r2
  804b28:	00000206 	br	804b34 <alt_get_errno+0x3c>
  804b2c:	00802074 	movhi	r2,129
  804b30:	10a78004 	addi	r2,r2,-25088
}
  804b34:	e037883a 	mov	sp,fp
  804b38:	dfc00117 	ldw	ra,4(sp)
  804b3c:	df000017 	ldw	fp,0(sp)
  804b40:	dec00204 	addi	sp,sp,8
  804b44:	f800283a 	ret

00804b48 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  804b48:	defff204 	addi	sp,sp,-56
  804b4c:	dfc00d15 	stw	ra,52(sp)
  804b50:	df000c15 	stw	fp,48(sp)
  804b54:	df000c04 	addi	fp,sp,48
  804b58:	e13ffc15 	stw	r4,-16(fp)
  804b5c:	e17ffd15 	stw	r5,-12(fp)
  804b60:	e1bffe15 	stw	r6,-8(fp)
  804b64:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  804b68:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  804b6c:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  804b70:	e0bfff17 	ldw	r2,-4(fp)
  804b74:	1090000c 	andi	r2,r2,16384
  804b78:	1005003a 	cmpeq	r2,r2,zero
  804b7c:	10803fcc 	andi	r2,r2,255
  804b80:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  804b84:	00001306 	br	804bd4 <altera_avalon_uart_read+0x8c>
    {
      count++;
  804b88:	e0bff517 	ldw	r2,-44(fp)
  804b8c:	10800044 	addi	r2,r2,1
  804b90:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  804b94:	e0bffd17 	ldw	r2,-12(fp)
  804b98:	10c00044 	addi	r3,r2,1
  804b9c:	e0fffd15 	stw	r3,-12(fp)
  804ba0:	e0fffc17 	ldw	r3,-16(fp)
  804ba4:	18c00217 	ldw	r3,8(r3)
  804ba8:	e13ffc17 	ldw	r4,-16(fp)
  804bac:	20c7883a 	add	r3,r4,r3
  804bb0:	18c00704 	addi	r3,r3,28
  804bb4:	18c00003 	ldbu	r3,0(r3)
  804bb8:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  804bbc:	e0bffc17 	ldw	r2,-16(fp)
  804bc0:	10800217 	ldw	r2,8(r2)
  804bc4:	10800044 	addi	r2,r2,1
  804bc8:	10c00fcc 	andi	r3,r2,63
  804bcc:	e0bffc17 	ldw	r2,-16(fp)
  804bd0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  804bd4:	e0fff517 	ldw	r3,-44(fp)
  804bd8:	e0bffe17 	ldw	r2,-8(fp)
  804bdc:	1880050e 	bge	r3,r2,804bf4 <altera_avalon_uart_read+0xac>
  804be0:	e0bffc17 	ldw	r2,-16(fp)
  804be4:	10c00217 	ldw	r3,8(r2)
  804be8:	e0bffc17 	ldw	r2,-16(fp)
  804bec:	10800317 	ldw	r2,12(r2)
  804bf0:	18bfe51e 	bne	r3,r2,804b88 <__alt_mem_onchip_mem+0xff784b88>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  804bf4:	e0bff517 	ldw	r2,-44(fp)
  804bf8:	1000251e 	bne	r2,zero,804c90 <altera_avalon_uart_read+0x148>
  804bfc:	e0bffc17 	ldw	r2,-16(fp)
  804c00:	10c00217 	ldw	r3,8(r2)
  804c04:	e0bffc17 	ldw	r2,-16(fp)
  804c08:	10800317 	ldw	r2,12(r2)
  804c0c:	1880201e 	bne	r3,r2,804c90 <altera_avalon_uart_read+0x148>
    {
      if (!block)
  804c10:	e0bff617 	ldw	r2,-40(fp)
  804c14:	1000071e 	bne	r2,zero,804c34 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  804c18:	0804af80 	call	804af8 <alt_get_errno>
  804c1c:	1007883a 	mov	r3,r2
  804c20:	008002c4 	movi	r2,11
  804c24:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  804c28:	00800044 	movi	r2,1
  804c2c:	e0bff405 	stb	r2,-48(fp)
        break;
  804c30:	00001b06 	br	804ca0 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804c34:	0005303a 	rdctl	r2,status
  804c38:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804c3c:	e0fff917 	ldw	r3,-28(fp)
  804c40:	00bfff84 	movi	r2,-2
  804c44:	1884703a 	and	r2,r3,r2
  804c48:	1001703a 	wrctl	status,r2
  
  return context;
  804c4c:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  804c50:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804c54:	e0bffc17 	ldw	r2,-16(fp)
  804c58:	10800117 	ldw	r2,4(r2)
  804c5c:	10c02014 	ori	r3,r2,128
  804c60:	e0bffc17 	ldw	r2,-16(fp)
  804c64:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804c68:	e0bffc17 	ldw	r2,-16(fp)
  804c6c:	10800017 	ldw	r2,0(r2)
  804c70:	10800304 	addi	r2,r2,12
  804c74:	e0fffc17 	ldw	r3,-16(fp)
  804c78:	18c00117 	ldw	r3,4(r3)
  804c7c:	10c00035 	stwio	r3,0(r2)
  804c80:	e0bff817 	ldw	r2,-32(fp)
  804c84:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804c88:	e0bffa17 	ldw	r2,-24(fp)
  804c8c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  804c90:	e0bff517 	ldw	r2,-44(fp)
  804c94:	1000021e 	bne	r2,zero,804ca0 <altera_avalon_uart_read+0x158>
  804c98:	e0bffe17 	ldw	r2,-8(fp)
  804c9c:	103fcd1e 	bne	r2,zero,804bd4 <__alt_mem_onchip_mem+0xff784bd4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804ca0:	0005303a 	rdctl	r2,status
  804ca4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804ca8:	e0fffb17 	ldw	r3,-20(fp)
  804cac:	00bfff84 	movi	r2,-2
  804cb0:	1884703a 	and	r2,r3,r2
  804cb4:	1001703a 	wrctl	status,r2
  
  return context;
  804cb8:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  804cbc:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804cc0:	e0bffc17 	ldw	r2,-16(fp)
  804cc4:	10800117 	ldw	r2,4(r2)
  804cc8:	10c02014 	ori	r3,r2,128
  804ccc:	e0bffc17 	ldw	r2,-16(fp)
  804cd0:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804cd4:	e0bffc17 	ldw	r2,-16(fp)
  804cd8:	10800017 	ldw	r2,0(r2)
  804cdc:	10800304 	addi	r2,r2,12
  804ce0:	e0fffc17 	ldw	r3,-16(fp)
  804ce4:	18c00117 	ldw	r3,4(r3)
  804ce8:	10c00035 	stwio	r3,0(r2)
  804cec:	e0bff817 	ldw	r2,-32(fp)
  804cf0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804cf4:	e0bff717 	ldw	r2,-36(fp)
  804cf8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  804cfc:	e0bff403 	ldbu	r2,-48(fp)
  804d00:	10000226 	beq	r2,zero,804d0c <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  804d04:	00bffd44 	movi	r2,-11
  804d08:	00000106 	br	804d10 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  804d0c:	e0bff517 	ldw	r2,-44(fp)
  }
}
  804d10:	e037883a 	mov	sp,fp
  804d14:	dfc00117 	ldw	ra,4(sp)
  804d18:	df000017 	ldw	fp,0(sp)
  804d1c:	dec00204 	addi	sp,sp,8
  804d20:	f800283a 	ret

00804d24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804d24:	defffe04 	addi	sp,sp,-8
  804d28:	dfc00115 	stw	ra,4(sp)
  804d2c:	df000015 	stw	fp,0(sp)
  804d30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  804d34:	00802074 	movhi	r2,129
  804d38:	10a13704 	addi	r2,r2,-31524
  804d3c:	10800017 	ldw	r2,0(r2)
  804d40:	10000526 	beq	r2,zero,804d58 <alt_get_errno+0x34>
  804d44:	00802074 	movhi	r2,129
  804d48:	10a13704 	addi	r2,r2,-31524
  804d4c:	10800017 	ldw	r2,0(r2)
  804d50:	103ee83a 	callr	r2
  804d54:	00000206 	br	804d60 <alt_get_errno+0x3c>
  804d58:	00802074 	movhi	r2,129
  804d5c:	10a78004 	addi	r2,r2,-25088
}
  804d60:	e037883a 	mov	sp,fp
  804d64:	dfc00117 	ldw	ra,4(sp)
  804d68:	df000017 	ldw	fp,0(sp)
  804d6c:	dec00204 	addi	sp,sp,8
  804d70:	f800283a 	ret

00804d74 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  804d74:	defff204 	addi	sp,sp,-56
  804d78:	dfc00d15 	stw	ra,52(sp)
  804d7c:	df000c15 	stw	fp,48(sp)
  804d80:	df000c04 	addi	fp,sp,48
  804d84:	e13ffc15 	stw	r4,-16(fp)
  804d88:	e17ffd15 	stw	r5,-12(fp)
  804d8c:	e1bffe15 	stw	r6,-8(fp)
  804d90:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  804d94:	e0bffe17 	ldw	r2,-8(fp)
  804d98:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  804d9c:	e0bfff17 	ldw	r2,-4(fp)
  804da0:	1090000c 	andi	r2,r2,16384
  804da4:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  804da8:	00003c06 	br	804e9c <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  804dac:	e0bffc17 	ldw	r2,-16(fp)
  804db0:	10800517 	ldw	r2,20(r2)
  804db4:	10800044 	addi	r2,r2,1
  804db8:	10800fcc 	andi	r2,r2,63
  804dbc:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  804dc0:	e0bffc17 	ldw	r2,-16(fp)
  804dc4:	10c00417 	ldw	r3,16(r2)
  804dc8:	e0bff717 	ldw	r2,-36(fp)
  804dcc:	1880221e 	bne	r3,r2,804e58 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  804dd0:	e0bff517 	ldw	r2,-44(fp)
  804dd4:	10000526 	beq	r2,zero,804dec <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  804dd8:	0804d240 	call	804d24 <alt_get_errno>
  804ddc:	1007883a 	mov	r3,r2
  804de0:	008002c4 	movi	r2,11
  804de4:	18800015 	stw	r2,0(r3)
        break;
  804de8:	00002e06 	br	804ea4 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804dec:	0005303a 	rdctl	r2,status
  804df0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804df4:	e0fff917 	ldw	r3,-28(fp)
  804df8:	00bfff84 	movi	r2,-2
  804dfc:	1884703a 	and	r2,r3,r2
  804e00:	1001703a 	wrctl	status,r2
  
  return context;
  804e04:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  804e08:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804e0c:	e0bffc17 	ldw	r2,-16(fp)
  804e10:	10800117 	ldw	r2,4(r2)
  804e14:	10c11014 	ori	r3,r2,1088
  804e18:	e0bffc17 	ldw	r2,-16(fp)
  804e1c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804e20:	e0bffc17 	ldw	r2,-16(fp)
  804e24:	10800017 	ldw	r2,0(r2)
  804e28:	10800304 	addi	r2,r2,12
  804e2c:	e0fffc17 	ldw	r3,-16(fp)
  804e30:	18c00117 	ldw	r3,4(r3)
  804e34:	10c00035 	stwio	r3,0(r2)
  804e38:	e0bff817 	ldw	r2,-32(fp)
  804e3c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804e40:	e0bff617 	ldw	r2,-40(fp)
  804e44:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  804e48:	e0bffc17 	ldw	r2,-16(fp)
  804e4c:	10c00417 	ldw	r3,16(r2)
  804e50:	e0bff717 	ldw	r2,-36(fp)
  804e54:	18bffc26 	beq	r3,r2,804e48 <__alt_mem_onchip_mem+0xff784e48>
      }
    }

    count--;
  804e58:	e0bff417 	ldw	r2,-48(fp)
  804e5c:	10bfffc4 	addi	r2,r2,-1
  804e60:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  804e64:	e0bffc17 	ldw	r2,-16(fp)
  804e68:	10c00517 	ldw	r3,20(r2)
  804e6c:	e0bffd17 	ldw	r2,-12(fp)
  804e70:	11000044 	addi	r4,r2,1
  804e74:	e13ffd15 	stw	r4,-12(fp)
  804e78:	10800003 	ldbu	r2,0(r2)
  804e7c:	1009883a 	mov	r4,r2
  804e80:	e0bffc17 	ldw	r2,-16(fp)
  804e84:	10c5883a 	add	r2,r2,r3
  804e88:	10801704 	addi	r2,r2,92
  804e8c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  804e90:	e0bffc17 	ldw	r2,-16(fp)
  804e94:	e0fff717 	ldw	r3,-36(fp)
  804e98:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  804e9c:	e0bff417 	ldw	r2,-48(fp)
  804ea0:	103fc21e 	bne	r2,zero,804dac <__alt_mem_onchip_mem+0xff784dac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804ea4:	0005303a 	rdctl	r2,status
  804ea8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804eac:	e0fffb17 	ldw	r3,-20(fp)
  804eb0:	00bfff84 	movi	r2,-2
  804eb4:	1884703a 	and	r2,r3,r2
  804eb8:	1001703a 	wrctl	status,r2
  
  return context;
  804ebc:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  804ec0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804ec4:	e0bffc17 	ldw	r2,-16(fp)
  804ec8:	10800117 	ldw	r2,4(r2)
  804ecc:	10c11014 	ori	r3,r2,1088
  804ed0:	e0bffc17 	ldw	r2,-16(fp)
  804ed4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804ed8:	e0bffc17 	ldw	r2,-16(fp)
  804edc:	10800017 	ldw	r2,0(r2)
  804ee0:	10800304 	addi	r2,r2,12
  804ee4:	e0fffc17 	ldw	r3,-16(fp)
  804ee8:	18c00117 	ldw	r3,4(r3)
  804eec:	10c00035 	stwio	r3,0(r2)
  804ef0:	e0bff817 	ldw	r2,-32(fp)
  804ef4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804ef8:	e0bffa17 	ldw	r2,-24(fp)
  804efc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  804f00:	e0fffe17 	ldw	r3,-8(fp)
  804f04:	e0bff417 	ldw	r2,-48(fp)
  804f08:	1885c83a 	sub	r2,r3,r2
}
  804f0c:	e037883a 	mov	sp,fp
  804f10:	dfc00117 	ldw	ra,4(sp)
  804f14:	df000017 	ldw	fp,0(sp)
  804f18:	dec00204 	addi	sp,sp,8
  804f1c:	f800283a 	ret

00804f20 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  804f20:	defff504 	addi	sp,sp,-44
  804f24:	df000a15 	stw	fp,40(sp)
  804f28:	df000a04 	addi	fp,sp,40
  804f2c:	e13ffc15 	stw	r4,-16(fp)
  804f30:	e17ffd15 	stw	r5,-12(fp)
  804f34:	e1bffe15 	stw	r6,-8(fp)
  804f38:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  804f3c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  804f40:	00802074 	movhi	r2,129
  804f44:	10a77d04 	addi	r2,r2,-25100
  804f48:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  804f4c:	10003f26 	beq	r2,zero,80504c <alt_alarm_start+0x12c>
  {
    if (alarm)
  804f50:	e0bffc17 	ldw	r2,-16(fp)
  804f54:	10003b26 	beq	r2,zero,805044 <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
  804f58:	e0bffc17 	ldw	r2,-16(fp)
  804f5c:	e0fffe17 	ldw	r3,-8(fp)
  804f60:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  804f64:	e0bffc17 	ldw	r2,-16(fp)
  804f68:	e0ffff17 	ldw	r3,-4(fp)
  804f6c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804f70:	0005303a 	rdctl	r2,status
  804f74:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804f78:	e0fff917 	ldw	r3,-28(fp)
  804f7c:	00bfff84 	movi	r2,-2
  804f80:	1884703a 	and	r2,r3,r2
  804f84:	1001703a 	wrctl	status,r2
  
  return context;
  804f88:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
  804f8c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  804f90:	00802074 	movhi	r2,129
  804f94:	10a77e04 	addi	r2,r2,-25096
  804f98:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  804f9c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  804fa0:	e0fffd17 	ldw	r3,-12(fp)
  804fa4:	e0bff617 	ldw	r2,-40(fp)
  804fa8:	1885883a 	add	r2,r3,r2
  804fac:	10c00044 	addi	r3,r2,1
  804fb0:	e0bffc17 	ldw	r2,-16(fp)
  804fb4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  804fb8:	e0bffc17 	ldw	r2,-16(fp)
  804fbc:	10c00217 	ldw	r3,8(r2)
  804fc0:	e0bff617 	ldw	r2,-40(fp)
  804fc4:	1880042e 	bgeu	r3,r2,804fd8 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
  804fc8:	e0bffc17 	ldw	r2,-16(fp)
  804fcc:	00c00044 	movi	r3,1
  804fd0:	10c00405 	stb	r3,16(r2)
  804fd4:	00000206 	br	804fe0 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
  804fd8:	e0bffc17 	ldw	r2,-16(fp)
  804fdc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  804fe0:	e0fffc17 	ldw	r3,-16(fp)
  804fe4:	00802074 	movhi	r2,129
  804fe8:	10a13804 	addi	r2,r2,-31520
  804fec:	e0bffa15 	stw	r2,-24(fp)
  804ff0:	e0fffb15 	stw	r3,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  804ff4:	e0bffb17 	ldw	r2,-20(fp)
  804ff8:	e0fffa17 	ldw	r3,-24(fp)
  804ffc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  805000:	e0bffa17 	ldw	r2,-24(fp)
  805004:	10c00017 	ldw	r3,0(r2)
  805008:	e0bffb17 	ldw	r2,-20(fp)
  80500c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805010:	e0bffa17 	ldw	r2,-24(fp)
  805014:	10800017 	ldw	r2,0(r2)
  805018:	e0fffb17 	ldw	r3,-20(fp)
  80501c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  805020:	e0bffa17 	ldw	r2,-24(fp)
  805024:	e0fffb17 	ldw	r3,-20(fp)
  805028:	10c00015 	stw	r3,0(r2)
  80502c:	e0bff817 	ldw	r2,-32(fp)
  805030:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805034:	e0bff717 	ldw	r2,-36(fp)
  805038:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  80503c:	0005883a 	mov	r2,zero
  805040:	00000306 	br	805050 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
  805044:	00bffa84 	movi	r2,-22
  805048:	00000106 	br	805050 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
  80504c:	00bfde84 	movi	r2,-134
  }
}
  805050:	e037883a 	mov	sp,fp
  805054:	df000017 	ldw	fp,0(sp)
  805058:	dec00104 	addi	sp,sp,4
  80505c:	f800283a 	ret

00805060 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805060:	defffe04 	addi	sp,sp,-8
  805064:	dfc00115 	stw	ra,4(sp)
  805068:	df000015 	stw	fp,0(sp)
  80506c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805070:	00802074 	movhi	r2,129
  805074:	10a13704 	addi	r2,r2,-31524
  805078:	10800017 	ldw	r2,0(r2)
  80507c:	10000526 	beq	r2,zero,805094 <alt_get_errno+0x34>
  805080:	00802074 	movhi	r2,129
  805084:	10a13704 	addi	r2,r2,-31524
  805088:	10800017 	ldw	r2,0(r2)
  80508c:	103ee83a 	callr	r2
  805090:	00000206 	br	80509c <alt_get_errno+0x3c>
  805094:	00802074 	movhi	r2,129
  805098:	10a78004 	addi	r2,r2,-25088
}
  80509c:	e037883a 	mov	sp,fp
  8050a0:	dfc00117 	ldw	ra,4(sp)
  8050a4:	df000017 	ldw	fp,0(sp)
  8050a8:	dec00204 	addi	sp,sp,8
  8050ac:	f800283a 	ret

008050b0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  8050b0:	defffb04 	addi	sp,sp,-20
  8050b4:	dfc00415 	stw	ra,16(sp)
  8050b8:	df000315 	stw	fp,12(sp)
  8050bc:	df000304 	addi	fp,sp,12
  8050c0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  8050c4:	e0bfff17 	ldw	r2,-4(fp)
  8050c8:	10000616 	blt	r2,zero,8050e4 <close+0x34>
  8050cc:	e0bfff17 	ldw	r2,-4(fp)
  8050d0:	10c00324 	muli	r3,r2,12
  8050d4:	00802034 	movhi	r2,128
  8050d8:	109fc704 	addi	r2,r2,32540
  8050dc:	1885883a 	add	r2,r3,r2
  8050e0:	00000106 	br	8050e8 <close+0x38>
  8050e4:	0005883a 	mov	r2,zero
  8050e8:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  8050ec:	e0bffd17 	ldw	r2,-12(fp)
  8050f0:	10001926 	beq	r2,zero,805158 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  8050f4:	e0bffd17 	ldw	r2,-12(fp)
  8050f8:	10800017 	ldw	r2,0(r2)
  8050fc:	10800417 	ldw	r2,16(r2)
  805100:	10000626 	beq	r2,zero,80511c <close+0x6c>
  805104:	e0bffd17 	ldw	r2,-12(fp)
  805108:	10800017 	ldw	r2,0(r2)
  80510c:	10800417 	ldw	r2,16(r2)
  805110:	e13ffd17 	ldw	r4,-12(fp)
  805114:	103ee83a 	callr	r2
  805118:	00000106 	br	805120 <close+0x70>
  80511c:	0005883a 	mov	r2,zero
  805120:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  805124:	e13fff17 	ldw	r4,-4(fp)
  805128:	0805a600 	call	805a60 <alt_release_fd>
    if (rval < 0)
  80512c:	e0bffe17 	ldw	r2,-8(fp)
  805130:	1000070e 	bge	r2,zero,805150 <close+0xa0>
    {
      ALT_ERRNO = -rval;
  805134:	08050600 	call	805060 <alt_get_errno>
  805138:	1007883a 	mov	r3,r2
  80513c:	e0bffe17 	ldw	r2,-8(fp)
  805140:	0085c83a 	sub	r2,zero,r2
  805144:	18800015 	stw	r2,0(r3)
      return -1;
  805148:	00bfffc4 	movi	r2,-1
  80514c:	00000706 	br	80516c <close+0xbc>
    }
    return 0;
  805150:	0005883a 	mov	r2,zero
  805154:	00000506 	br	80516c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  805158:	08050600 	call	805060 <alt_get_errno>
  80515c:	1007883a 	mov	r3,r2
  805160:	00801444 	movi	r2,81
  805164:	18800015 	stw	r2,0(r3)
    return -1;
  805168:	00bfffc4 	movi	r2,-1
  }
}
  80516c:	e037883a 	mov	sp,fp
  805170:	dfc00117 	ldw	ra,4(sp)
  805174:	df000017 	ldw	fp,0(sp)
  805178:	dec00204 	addi	sp,sp,8
  80517c:	f800283a 	ret

00805180 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  805180:	defffe04 	addi	sp,sp,-8
  805184:	df000115 	stw	fp,4(sp)
  805188:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  80518c:	e03fff15 	stw	zero,-4(fp)
  805190:	00000506 	br	8051a8 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  805194:	e0bfff17 	ldw	r2,-4(fp)
  805198:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  80519c:	e0bfff17 	ldw	r2,-4(fp)
  8051a0:	10800804 	addi	r2,r2,32
  8051a4:	e0bfff15 	stw	r2,-4(fp)
  8051a8:	e0bfff17 	ldw	r2,-4(fp)
  8051ac:	10820030 	cmpltui	r2,r2,2048
  8051b0:	103ff81e 	bne	r2,zero,805194 <__alt_mem_onchip_mem+0xff785194>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  8051b4:	0001883a 	nop
  8051b8:	e037883a 	mov	sp,fp
  8051bc:	df000017 	ldw	fp,0(sp)
  8051c0:	dec00104 	addi	sp,sp,4
  8051c4:	f800283a 	ret

008051c8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  8051c8:	defffc04 	addi	sp,sp,-16
  8051cc:	df000315 	stw	fp,12(sp)
  8051d0:	df000304 	addi	fp,sp,12
  8051d4:	e13ffd15 	stw	r4,-12(fp)
  8051d8:	e17ffe15 	stw	r5,-8(fp)
  8051dc:	e1bfff15 	stw	r6,-4(fp)
  return len;
  8051e0:	e0bfff17 	ldw	r2,-4(fp)
}
  8051e4:	e037883a 	mov	sp,fp
  8051e8:	df000017 	ldw	fp,0(sp)
  8051ec:	dec00104 	addi	sp,sp,4
  8051f0:	f800283a 	ret

008051f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8051f4:	defffe04 	addi	sp,sp,-8
  8051f8:	dfc00115 	stw	ra,4(sp)
  8051fc:	df000015 	stw	fp,0(sp)
  805200:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  805204:	00802074 	movhi	r2,129
  805208:	10a13704 	addi	r2,r2,-31524
  80520c:	10800017 	ldw	r2,0(r2)
  805210:	10000526 	beq	r2,zero,805228 <alt_get_errno+0x34>
  805214:	00802074 	movhi	r2,129
  805218:	10a13704 	addi	r2,r2,-31524
  80521c:	10800017 	ldw	r2,0(r2)
  805220:	103ee83a 	callr	r2
  805224:	00000206 	br	805230 <alt_get_errno+0x3c>
  805228:	00802074 	movhi	r2,129
  80522c:	10a78004 	addi	r2,r2,-25088
}
  805230:	e037883a 	mov	sp,fp
  805234:	dfc00117 	ldw	ra,4(sp)
  805238:	df000017 	ldw	fp,0(sp)
  80523c:	dec00204 	addi	sp,sp,8
  805240:	f800283a 	ret

00805244 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  805244:	defffa04 	addi	sp,sp,-24
  805248:	dfc00515 	stw	ra,20(sp)
  80524c:	df000415 	stw	fp,16(sp)
  805250:	df000404 	addi	fp,sp,16
  805254:	e13ffe15 	stw	r4,-8(fp)
  805258:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  80525c:	e0bffe17 	ldw	r2,-8(fp)
  805260:	10000326 	beq	r2,zero,805270 <alt_dev_llist_insert+0x2c>
  805264:	e0bffe17 	ldw	r2,-8(fp)
  805268:	10800217 	ldw	r2,8(r2)
  80526c:	1000061e 	bne	r2,zero,805288 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  805270:	08051f40 	call	8051f4 <alt_get_errno>
  805274:	1007883a 	mov	r3,r2
  805278:	00800584 	movi	r2,22
  80527c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  805280:	00bffa84 	movi	r2,-22
  805284:	00001306 	br	8052d4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  805288:	e0bffe17 	ldw	r2,-8(fp)
  80528c:	e0ffff17 	ldw	r3,-4(fp)
  805290:	e0fffc15 	stw	r3,-16(fp)
  805294:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  805298:	e0bffd17 	ldw	r2,-12(fp)
  80529c:	e0fffc17 	ldw	r3,-16(fp)
  8052a0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  8052a4:	e0bffc17 	ldw	r2,-16(fp)
  8052a8:	10c00017 	ldw	r3,0(r2)
  8052ac:	e0bffd17 	ldw	r2,-12(fp)
  8052b0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  8052b4:	e0bffc17 	ldw	r2,-16(fp)
  8052b8:	10800017 	ldw	r2,0(r2)
  8052bc:	e0fffd17 	ldw	r3,-12(fp)
  8052c0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  8052c4:	e0bffc17 	ldw	r2,-16(fp)
  8052c8:	e0fffd17 	ldw	r3,-12(fp)
  8052cc:	10c00015 	stw	r3,0(r2)

  return 0;  
  8052d0:	0005883a 	mov	r2,zero
}
  8052d4:	e037883a 	mov	sp,fp
  8052d8:	dfc00117 	ldw	ra,4(sp)
  8052dc:	df000017 	ldw	fp,0(sp)
  8052e0:	dec00204 	addi	sp,sp,8
  8052e4:	f800283a 	ret

008052e8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  8052e8:	defffd04 	addi	sp,sp,-12
  8052ec:	dfc00215 	stw	ra,8(sp)
  8052f0:	df000115 	stw	fp,4(sp)
  8052f4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  8052f8:	00802034 	movhi	r2,128
  8052fc:	109a7904 	addi	r2,r2,27108
  805300:	e0bfff15 	stw	r2,-4(fp)
  805304:	00000606 	br	805320 <_do_ctors+0x38>
        (*ctor) (); 
  805308:	e0bfff17 	ldw	r2,-4(fp)
  80530c:	10800017 	ldw	r2,0(r2)
  805310:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  805314:	e0bfff17 	ldw	r2,-4(fp)
  805318:	10bfff04 	addi	r2,r2,-4
  80531c:	e0bfff15 	stw	r2,-4(fp)
  805320:	e0ffff17 	ldw	r3,-4(fp)
  805324:	00802034 	movhi	r2,128
  805328:	109a7a04 	addi	r2,r2,27112
  80532c:	18bff62e 	bgeu	r3,r2,805308 <__alt_mem_onchip_mem+0xff785308>
        (*ctor) (); 
}
  805330:	0001883a 	nop
  805334:	e037883a 	mov	sp,fp
  805338:	dfc00117 	ldw	ra,4(sp)
  80533c:	df000017 	ldw	fp,0(sp)
  805340:	dec00204 	addi	sp,sp,8
  805344:	f800283a 	ret

00805348 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  805348:	defffd04 	addi	sp,sp,-12
  80534c:	dfc00215 	stw	ra,8(sp)
  805350:	df000115 	stw	fp,4(sp)
  805354:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805358:	00802034 	movhi	r2,128
  80535c:	109a7904 	addi	r2,r2,27108
  805360:	e0bfff15 	stw	r2,-4(fp)
  805364:	00000606 	br	805380 <_do_dtors+0x38>
        (*dtor) (); 
  805368:	e0bfff17 	ldw	r2,-4(fp)
  80536c:	10800017 	ldw	r2,0(r2)
  805370:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805374:	e0bfff17 	ldw	r2,-4(fp)
  805378:	10bfff04 	addi	r2,r2,-4
  80537c:	e0bfff15 	stw	r2,-4(fp)
  805380:	e0ffff17 	ldw	r3,-4(fp)
  805384:	00802034 	movhi	r2,128
  805388:	109a7a04 	addi	r2,r2,27112
  80538c:	18bff62e 	bgeu	r3,r2,805368 <__alt_mem_onchip_mem+0xff785368>
        (*dtor) (); 
}
  805390:	0001883a 	nop
  805394:	e037883a 	mov	sp,fp
  805398:	dfc00117 	ldw	ra,4(sp)
  80539c:	df000017 	ldw	fp,0(sp)
  8053a0:	dec00204 	addi	sp,sp,8
  8053a4:	f800283a 	ret

008053a8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  8053a8:	defffe04 	addi	sp,sp,-8
  8053ac:	dfc00115 	stw	ra,4(sp)
  8053b0:	df000015 	stw	fp,0(sp)
  8053b4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  8053b8:	01440004 	movi	r5,4096
  8053bc:	0009883a 	mov	r4,zero
  8053c0:	080606c0 	call	80606c <alt_icache_flush>
#endif
}
  8053c4:	0001883a 	nop
  8053c8:	e037883a 	mov	sp,fp
  8053cc:	dfc00117 	ldw	ra,4(sp)
  8053d0:	df000017 	ldw	fp,0(sp)
  8053d4:	dec00204 	addi	sp,sp,8
  8053d8:	f800283a 	ret

008053dc <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  8053dc:	defff904 	addi	sp,sp,-28
  8053e0:	dfc00615 	stw	ra,24(sp)
  8053e4:	df000515 	stw	fp,20(sp)
  8053e8:	df000504 	addi	fp,sp,20
  8053ec:	e13ffc15 	stw	r4,-16(fp)
  8053f0:	e17ffd15 	stw	r5,-12(fp)
  8053f4:	e1bffe15 	stw	r6,-8(fp)
  8053f8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  8053fc:	e0800217 	ldw	r2,8(fp)
  805400:	d8800015 	stw	r2,0(sp)
  805404:	e1ffff17 	ldw	r7,-4(fp)
  805408:	e1bffe17 	ldw	r6,-8(fp)
  80540c:	e17ffd17 	ldw	r5,-12(fp)
  805410:	e13ffc17 	ldw	r4,-16(fp)
  805414:	08055bc0 	call	8055bc <alt_iic_isr_register>
}  
  805418:	e037883a 	mov	sp,fp
  80541c:	dfc00117 	ldw	ra,4(sp)
  805420:	df000017 	ldw	fp,0(sp)
  805424:	dec00204 	addi	sp,sp,8
  805428:	f800283a 	ret

0080542c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  80542c:	defff904 	addi	sp,sp,-28
  805430:	df000615 	stw	fp,24(sp)
  805434:	df000604 	addi	fp,sp,24
  805438:	e13ffe15 	stw	r4,-8(fp)
  80543c:	e17fff15 	stw	r5,-4(fp)
  805440:	e0bfff17 	ldw	r2,-4(fp)
  805444:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805448:	0005303a 	rdctl	r2,status
  80544c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805450:	e0fffb17 	ldw	r3,-20(fp)
  805454:	00bfff84 	movi	r2,-2
  805458:	1884703a 	and	r2,r3,r2
  80545c:	1001703a 	wrctl	status,r2
  
  return context;
  805460:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805464:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
  805468:	00c00044 	movi	r3,1
  80546c:	e0bffa17 	ldw	r2,-24(fp)
  805470:	1884983a 	sll	r2,r3,r2
  805474:	1007883a 	mov	r3,r2
  805478:	00802074 	movhi	r2,129
  80547c:	10a77904 	addi	r2,r2,-25116
  805480:	10800017 	ldw	r2,0(r2)
  805484:	1886b03a 	or	r3,r3,r2
  805488:	00802074 	movhi	r2,129
  80548c:	10a77904 	addi	r2,r2,-25116
  805490:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805494:	00802074 	movhi	r2,129
  805498:	10a77904 	addi	r2,r2,-25116
  80549c:	10800017 	ldw	r2,0(r2)
  8054a0:	100170fa 	wrctl	ienable,r2
  8054a4:	e0bffc17 	ldw	r2,-16(fp)
  8054a8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8054ac:	e0bffd17 	ldw	r2,-12(fp)
  8054b0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  8054b4:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
  8054b8:	0001883a 	nop
}
  8054bc:	e037883a 	mov	sp,fp
  8054c0:	df000017 	ldw	fp,0(sp)
  8054c4:	dec00104 	addi	sp,sp,4
  8054c8:	f800283a 	ret

008054cc <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  8054cc:	defff904 	addi	sp,sp,-28
  8054d0:	df000615 	stw	fp,24(sp)
  8054d4:	df000604 	addi	fp,sp,24
  8054d8:	e13ffe15 	stw	r4,-8(fp)
  8054dc:	e17fff15 	stw	r5,-4(fp)
  8054e0:	e0bfff17 	ldw	r2,-4(fp)
  8054e4:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8054e8:	0005303a 	rdctl	r2,status
  8054ec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8054f0:	e0fffb17 	ldw	r3,-20(fp)
  8054f4:	00bfff84 	movi	r2,-2
  8054f8:	1884703a 	and	r2,r3,r2
  8054fc:	1001703a 	wrctl	status,r2
  
  return context;
  805500:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805504:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
  805508:	00c00044 	movi	r3,1
  80550c:	e0bffa17 	ldw	r2,-24(fp)
  805510:	1884983a 	sll	r2,r3,r2
  805514:	0084303a 	nor	r2,zero,r2
  805518:	1007883a 	mov	r3,r2
  80551c:	00802074 	movhi	r2,129
  805520:	10a77904 	addi	r2,r2,-25116
  805524:	10800017 	ldw	r2,0(r2)
  805528:	1886703a 	and	r3,r3,r2
  80552c:	00802074 	movhi	r2,129
  805530:	10a77904 	addi	r2,r2,-25116
  805534:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805538:	00802074 	movhi	r2,129
  80553c:	10a77904 	addi	r2,r2,-25116
  805540:	10800017 	ldw	r2,0(r2)
  805544:	100170fa 	wrctl	ienable,r2
  805548:	e0bffc17 	ldw	r2,-16(fp)
  80554c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805550:	e0bffd17 	ldw	r2,-12(fp)
  805554:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  805558:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
  80555c:	0001883a 	nop
}
  805560:	e037883a 	mov	sp,fp
  805564:	df000017 	ldw	fp,0(sp)
  805568:	dec00104 	addi	sp,sp,4
  80556c:	f800283a 	ret

00805570 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  805570:	defffc04 	addi	sp,sp,-16
  805574:	df000315 	stw	fp,12(sp)
  805578:	df000304 	addi	fp,sp,12
  80557c:	e13ffe15 	stw	r4,-8(fp)
  805580:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  805584:	000530fa 	rdctl	r2,ienable
  805588:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  80558c:	00c00044 	movi	r3,1
  805590:	e0bfff17 	ldw	r2,-4(fp)
  805594:	1884983a 	sll	r2,r3,r2
  805598:	1007883a 	mov	r3,r2
  80559c:	e0bffd17 	ldw	r2,-12(fp)
  8055a0:	1884703a 	and	r2,r3,r2
  8055a4:	1004c03a 	cmpne	r2,r2,zero
  8055a8:	10803fcc 	andi	r2,r2,255
}
  8055ac:	e037883a 	mov	sp,fp
  8055b0:	df000017 	ldw	fp,0(sp)
  8055b4:	dec00104 	addi	sp,sp,4
  8055b8:	f800283a 	ret

008055bc <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  8055bc:	defff504 	addi	sp,sp,-44
  8055c0:	dfc00a15 	stw	ra,40(sp)
  8055c4:	df000915 	stw	fp,36(sp)
  8055c8:	df000904 	addi	fp,sp,36
  8055cc:	e13ffc15 	stw	r4,-16(fp)
  8055d0:	e17ffd15 	stw	r5,-12(fp)
  8055d4:	e1bffe15 	stw	r6,-8(fp)
  8055d8:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
  8055dc:	00bffa84 	movi	r2,-22
  8055e0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  8055e4:	e0bffd17 	ldw	r2,-12(fp)
  8055e8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  8055ec:	e0bff817 	ldw	r2,-32(fp)
  8055f0:	10800808 	cmpgei	r2,r2,32
  8055f4:	1000271e 	bne	r2,zero,805694 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8055f8:	0005303a 	rdctl	r2,status
  8055fc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805600:	e0fffb17 	ldw	r3,-20(fp)
  805604:	00bfff84 	movi	r2,-2
  805608:	1884703a 	and	r2,r3,r2
  80560c:	1001703a 	wrctl	status,r2
  
  return context;
  805610:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  805614:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
  805618:	00802074 	movhi	r2,129
  80561c:	10a78104 	addi	r2,r2,-25084
  805620:	e0fff817 	ldw	r3,-32(fp)
  805624:	180690fa 	slli	r3,r3,3
  805628:	10c5883a 	add	r2,r2,r3
  80562c:	e0fffe17 	ldw	r3,-8(fp)
  805630:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
  805634:	00802074 	movhi	r2,129
  805638:	10a78104 	addi	r2,r2,-25084
  80563c:	e0fff817 	ldw	r3,-32(fp)
  805640:	180690fa 	slli	r3,r3,3
  805644:	10c5883a 	add	r2,r2,r3
  805648:	10800104 	addi	r2,r2,4
  80564c:	e0ffff17 	ldw	r3,-4(fp)
  805650:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  805654:	e0bffe17 	ldw	r2,-8(fp)
  805658:	10000526 	beq	r2,zero,805670 <alt_iic_isr_register+0xb4>
  80565c:	e0bff817 	ldw	r2,-32(fp)
  805660:	100b883a 	mov	r5,r2
  805664:	e13ffc17 	ldw	r4,-16(fp)
  805668:	080542c0 	call	80542c <alt_ic_irq_enable>
  80566c:	00000406 	br	805680 <alt_iic_isr_register+0xc4>
  805670:	e0bff817 	ldw	r2,-32(fp)
  805674:	100b883a 	mov	r5,r2
  805678:	e13ffc17 	ldw	r4,-16(fp)
  80567c:	08054cc0 	call	8054cc <alt_ic_irq_disable>
  805680:	e0bff715 	stw	r2,-36(fp)
  805684:	e0bffa17 	ldw	r2,-24(fp)
  805688:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80568c:	e0bff917 	ldw	r2,-28(fp)
  805690:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  805694:	e0bff717 	ldw	r2,-36(fp)
}
  805698:	e037883a 	mov	sp,fp
  80569c:	dfc00117 	ldw	ra,4(sp)
  8056a0:	df000017 	ldw	fp,0(sp)
  8056a4:	dec00204 	addi	sp,sp,8
  8056a8:	f800283a 	ret

008056ac <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  8056ac:	defff904 	addi	sp,sp,-28
  8056b0:	dfc00615 	stw	ra,24(sp)
  8056b4:	df000515 	stw	fp,20(sp)
  8056b8:	df000504 	addi	fp,sp,20
  8056bc:	e13ffc15 	stw	r4,-16(fp)
  8056c0:	e17ffd15 	stw	r5,-12(fp)
  8056c4:	e1bffe15 	stw	r6,-8(fp)
  8056c8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  8056cc:	e1bfff17 	ldw	r6,-4(fp)
  8056d0:	e17ffe17 	ldw	r5,-8(fp)
  8056d4:	e13ffd17 	ldw	r4,-12(fp)
  8056d8:	08059080 	call	805908 <open>
  8056dc:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  8056e0:	e0bffb17 	ldw	r2,-20(fp)
  8056e4:	10001c16 	blt	r2,zero,805758 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  8056e8:	00802034 	movhi	r2,128
  8056ec:	109fc704 	addi	r2,r2,32540
  8056f0:	e0fffb17 	ldw	r3,-20(fp)
  8056f4:	18c00324 	muli	r3,r3,12
  8056f8:	10c5883a 	add	r2,r2,r3
  8056fc:	10c00017 	ldw	r3,0(r2)
  805700:	e0bffc17 	ldw	r2,-16(fp)
  805704:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  805708:	00802034 	movhi	r2,128
  80570c:	109fc704 	addi	r2,r2,32540
  805710:	e0fffb17 	ldw	r3,-20(fp)
  805714:	18c00324 	muli	r3,r3,12
  805718:	10c5883a 	add	r2,r2,r3
  80571c:	10800104 	addi	r2,r2,4
  805720:	10c00017 	ldw	r3,0(r2)
  805724:	e0bffc17 	ldw	r2,-16(fp)
  805728:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  80572c:	00802034 	movhi	r2,128
  805730:	109fc704 	addi	r2,r2,32540
  805734:	e0fffb17 	ldw	r3,-20(fp)
  805738:	18c00324 	muli	r3,r3,12
  80573c:	10c5883a 	add	r2,r2,r3
  805740:	10800204 	addi	r2,r2,8
  805744:	10c00017 	ldw	r3,0(r2)
  805748:	e0bffc17 	ldw	r2,-16(fp)
  80574c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  805750:	e13ffb17 	ldw	r4,-20(fp)
  805754:	0805a600 	call	805a60 <alt_release_fd>
  }
} 
  805758:	0001883a 	nop
  80575c:	e037883a 	mov	sp,fp
  805760:	dfc00117 	ldw	ra,4(sp)
  805764:	df000017 	ldw	fp,0(sp)
  805768:	dec00204 	addi	sp,sp,8
  80576c:	f800283a 	ret

00805770 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  805770:	defffb04 	addi	sp,sp,-20
  805774:	dfc00415 	stw	ra,16(sp)
  805778:	df000315 	stw	fp,12(sp)
  80577c:	df000304 	addi	fp,sp,12
  805780:	e13ffd15 	stw	r4,-12(fp)
  805784:	e17ffe15 	stw	r5,-8(fp)
  805788:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  80578c:	01c07fc4 	movi	r7,511
  805790:	01800044 	movi	r6,1
  805794:	e17ffd17 	ldw	r5,-12(fp)
  805798:	01002034 	movhi	r4,128
  80579c:	211fca04 	addi	r4,r4,32552
  8057a0:	08056ac0 	call	8056ac <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  8057a4:	01c07fc4 	movi	r7,511
  8057a8:	000d883a 	mov	r6,zero
  8057ac:	e17ffe17 	ldw	r5,-8(fp)
  8057b0:	01002034 	movhi	r4,128
  8057b4:	211fc704 	addi	r4,r4,32540
  8057b8:	08056ac0 	call	8056ac <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  8057bc:	01c07fc4 	movi	r7,511
  8057c0:	01800044 	movi	r6,1
  8057c4:	e17fff17 	ldw	r5,-4(fp)
  8057c8:	01002034 	movhi	r4,128
  8057cc:	211fcd04 	addi	r4,r4,32564
  8057d0:	08056ac0 	call	8056ac <alt_open_fd>
}  
  8057d4:	0001883a 	nop
  8057d8:	e037883a 	mov	sp,fp
  8057dc:	dfc00117 	ldw	ra,4(sp)
  8057e0:	df000017 	ldw	fp,0(sp)
  8057e4:	dec00204 	addi	sp,sp,8
  8057e8:	f800283a 	ret

008057ec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8057ec:	defffe04 	addi	sp,sp,-8
  8057f0:	dfc00115 	stw	ra,4(sp)
  8057f4:	df000015 	stw	fp,0(sp)
  8057f8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8057fc:	00802074 	movhi	r2,129
  805800:	10a13704 	addi	r2,r2,-31524
  805804:	10800017 	ldw	r2,0(r2)
  805808:	10000526 	beq	r2,zero,805820 <alt_get_errno+0x34>
  80580c:	00802074 	movhi	r2,129
  805810:	10a13704 	addi	r2,r2,-31524
  805814:	10800017 	ldw	r2,0(r2)
  805818:	103ee83a 	callr	r2
  80581c:	00000206 	br	805828 <alt_get_errno+0x3c>
  805820:	00802074 	movhi	r2,129
  805824:	10a78004 	addi	r2,r2,-25088
}
  805828:	e037883a 	mov	sp,fp
  80582c:	dfc00117 	ldw	ra,4(sp)
  805830:	df000017 	ldw	fp,0(sp)
  805834:	dec00204 	addi	sp,sp,8
  805838:	f800283a 	ret

0080583c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  80583c:	defffd04 	addi	sp,sp,-12
  805840:	df000215 	stw	fp,8(sp)
  805844:	df000204 	addi	fp,sp,8
  805848:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  80584c:	e0bfff17 	ldw	r2,-4(fp)
  805850:	10800217 	ldw	r2,8(r2)
  805854:	10d00034 	orhi	r3,r2,16384
  805858:	e0bfff17 	ldw	r2,-4(fp)
  80585c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  805860:	e03ffe15 	stw	zero,-8(fp)
  805864:	00001d06 	br	8058dc <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  805868:	00802034 	movhi	r2,128
  80586c:	109fc704 	addi	r2,r2,32540
  805870:	e0fffe17 	ldw	r3,-8(fp)
  805874:	18c00324 	muli	r3,r3,12
  805878:	10c5883a 	add	r2,r2,r3
  80587c:	10c00017 	ldw	r3,0(r2)
  805880:	e0bfff17 	ldw	r2,-4(fp)
  805884:	10800017 	ldw	r2,0(r2)
  805888:	1880111e 	bne	r3,r2,8058d0 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  80588c:	00802034 	movhi	r2,128
  805890:	109fc704 	addi	r2,r2,32540
  805894:	e0fffe17 	ldw	r3,-8(fp)
  805898:	18c00324 	muli	r3,r3,12
  80589c:	10c5883a 	add	r2,r2,r3
  8058a0:	10800204 	addi	r2,r2,8
  8058a4:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  8058a8:	1000090e 	bge	r2,zero,8058d0 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  8058ac:	e0bffe17 	ldw	r2,-8(fp)
  8058b0:	10c00324 	muli	r3,r2,12
  8058b4:	00802034 	movhi	r2,128
  8058b8:	109fc704 	addi	r2,r2,32540
  8058bc:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  8058c0:	e0bfff17 	ldw	r2,-4(fp)
  8058c4:	18800226 	beq	r3,r2,8058d0 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  8058c8:	00bffcc4 	movi	r2,-13
  8058cc:	00000a06 	br	8058f8 <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  8058d0:	e0bffe17 	ldw	r2,-8(fp)
  8058d4:	10800044 	addi	r2,r2,1
  8058d8:	e0bffe15 	stw	r2,-8(fp)
  8058dc:	00802074 	movhi	r2,129
  8058e0:	10a13604 	addi	r2,r2,-31528
  8058e4:	10800017 	ldw	r2,0(r2)
  8058e8:	1007883a 	mov	r3,r2
  8058ec:	e0bffe17 	ldw	r2,-8(fp)
  8058f0:	18bfdd2e 	bgeu	r3,r2,805868 <__alt_mem_onchip_mem+0xff785868>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  8058f4:	0005883a 	mov	r2,zero
}
  8058f8:	e037883a 	mov	sp,fp
  8058fc:	df000017 	ldw	fp,0(sp)
  805900:	dec00104 	addi	sp,sp,4
  805904:	f800283a 	ret

00805908 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  805908:	defff604 	addi	sp,sp,-40
  80590c:	dfc00915 	stw	ra,36(sp)
  805910:	df000815 	stw	fp,32(sp)
  805914:	df000804 	addi	fp,sp,32
  805918:	e13ffd15 	stw	r4,-12(fp)
  80591c:	e17ffe15 	stw	r5,-8(fp)
  805920:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  805924:	00bfffc4 	movi	r2,-1
  805928:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  80592c:	00bffb44 	movi	r2,-19
  805930:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  805934:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  805938:	01402074 	movhi	r5,129
  80593c:	29613404 	addi	r5,r5,-31536
  805940:	e13ffd17 	ldw	r4,-12(fp)
  805944:	0805e140 	call	805e14 <alt_find_dev>
  805948:	e0bff815 	stw	r2,-32(fp)
  80594c:	e0bff817 	ldw	r2,-32(fp)
  805950:	1000051e 	bne	r2,zero,805968 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  805954:	e13ffd17 	ldw	r4,-12(fp)
  805958:	0805ea40 	call	805ea4 <alt_find_file>
  80595c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  805960:	00800044 	movi	r2,1
  805964:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  805968:	e0bff817 	ldw	r2,-32(fp)
  80596c:	10002926 	beq	r2,zero,805a14 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
  805970:	e13ff817 	ldw	r4,-32(fp)
  805974:	0805fb80 	call	805fb8 <alt_get_fd>
  805978:	e0bff915 	stw	r2,-28(fp)
  80597c:	e0bff917 	ldw	r2,-28(fp)
  805980:	1000030e 	bge	r2,zero,805990 <open+0x88>
    {
      status = index;
  805984:	e0bff917 	ldw	r2,-28(fp)
  805988:	e0bffa15 	stw	r2,-24(fp)
  80598c:	00002306 	br	805a1c <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
  805990:	e0bff917 	ldw	r2,-28(fp)
  805994:	10c00324 	muli	r3,r2,12
  805998:	00802034 	movhi	r2,128
  80599c:	109fc704 	addi	r2,r2,32540
  8059a0:	1885883a 	add	r2,r3,r2
  8059a4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  8059a8:	e0fffe17 	ldw	r3,-8(fp)
  8059ac:	00900034 	movhi	r2,16384
  8059b0:	10bfffc4 	addi	r2,r2,-1
  8059b4:	1886703a 	and	r3,r3,r2
  8059b8:	e0bffc17 	ldw	r2,-16(fp)
  8059bc:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  8059c0:	e0bffb17 	ldw	r2,-20(fp)
  8059c4:	1000051e 	bne	r2,zero,8059dc <open+0xd4>
  8059c8:	e13ffc17 	ldw	r4,-16(fp)
  8059cc:	080583c0 	call	80583c <alt_file_locked>
  8059d0:	e0bffa15 	stw	r2,-24(fp)
  8059d4:	e0bffa17 	ldw	r2,-24(fp)
  8059d8:	10001016 	blt	r2,zero,805a1c <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  8059dc:	e0bff817 	ldw	r2,-32(fp)
  8059e0:	10800317 	ldw	r2,12(r2)
  8059e4:	10000826 	beq	r2,zero,805a08 <open+0x100>
  8059e8:	e0bff817 	ldw	r2,-32(fp)
  8059ec:	10800317 	ldw	r2,12(r2)
  8059f0:	e1ffff17 	ldw	r7,-4(fp)
  8059f4:	e1bffe17 	ldw	r6,-8(fp)
  8059f8:	e17ffd17 	ldw	r5,-12(fp)
  8059fc:	e13ffc17 	ldw	r4,-16(fp)
  805a00:	103ee83a 	callr	r2
  805a04:	00000106 	br	805a0c <open+0x104>
  805a08:	0005883a 	mov	r2,zero
  805a0c:	e0bffa15 	stw	r2,-24(fp)
  805a10:	00000206 	br	805a1c <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
  805a14:	00bffb44 	movi	r2,-19
  805a18:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  805a1c:	e0bffa17 	ldw	r2,-24(fp)
  805a20:	1000090e 	bge	r2,zero,805a48 <open+0x140>
  {
    alt_release_fd (index);  
  805a24:	e13ff917 	ldw	r4,-28(fp)
  805a28:	0805a600 	call	805a60 <alt_release_fd>
    ALT_ERRNO = -status;
  805a2c:	08057ec0 	call	8057ec <alt_get_errno>
  805a30:	1007883a 	mov	r3,r2
  805a34:	e0bffa17 	ldw	r2,-24(fp)
  805a38:	0085c83a 	sub	r2,zero,r2
  805a3c:	18800015 	stw	r2,0(r3)
    return -1;
  805a40:	00bfffc4 	movi	r2,-1
  805a44:	00000106 	br	805a4c <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
  805a48:	e0bff917 	ldw	r2,-28(fp)
}
  805a4c:	e037883a 	mov	sp,fp
  805a50:	dfc00117 	ldw	ra,4(sp)
  805a54:	df000017 	ldw	fp,0(sp)
  805a58:	dec00204 	addi	sp,sp,8
  805a5c:	f800283a 	ret

00805a60 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  805a60:	defffe04 	addi	sp,sp,-8
  805a64:	df000115 	stw	fp,4(sp)
  805a68:	df000104 	addi	fp,sp,4
  805a6c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  805a70:	e0bfff17 	ldw	r2,-4(fp)
  805a74:	108000d0 	cmplti	r2,r2,3
  805a78:	10000d1e 	bne	r2,zero,805ab0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  805a7c:	00802034 	movhi	r2,128
  805a80:	109fc704 	addi	r2,r2,32540
  805a84:	e0ffff17 	ldw	r3,-4(fp)
  805a88:	18c00324 	muli	r3,r3,12
  805a8c:	10c5883a 	add	r2,r2,r3
  805a90:	10800204 	addi	r2,r2,8
  805a94:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  805a98:	00802034 	movhi	r2,128
  805a9c:	109fc704 	addi	r2,r2,32540
  805aa0:	e0ffff17 	ldw	r3,-4(fp)
  805aa4:	18c00324 	muli	r3,r3,12
  805aa8:	10c5883a 	add	r2,r2,r3
  805aac:	10000015 	stw	zero,0(r2)
  }
}
  805ab0:	0001883a 	nop
  805ab4:	e037883a 	mov	sp,fp
  805ab8:	df000017 	ldw	fp,0(sp)
  805abc:	dec00104 	addi	sp,sp,4
  805ac0:	f800283a 	ret

00805ac4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  805ac4:	defffa04 	addi	sp,sp,-24
  805ac8:	df000515 	stw	fp,20(sp)
  805acc:	df000504 	addi	fp,sp,20
  805ad0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805ad4:	0005303a 	rdctl	r2,status
  805ad8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805adc:	e0fffc17 	ldw	r3,-16(fp)
  805ae0:	00bfff84 	movi	r2,-2
  805ae4:	1884703a 	and	r2,r3,r2
  805ae8:	1001703a 	wrctl	status,r2
  
  return context;
  805aec:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  805af0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  805af4:	e0bfff17 	ldw	r2,-4(fp)
  805af8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  805afc:	e0bffd17 	ldw	r2,-12(fp)
  805b00:	10800017 	ldw	r2,0(r2)
  805b04:	e0fffd17 	ldw	r3,-12(fp)
  805b08:	18c00117 	ldw	r3,4(r3)
  805b0c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  805b10:	e0bffd17 	ldw	r2,-12(fp)
  805b14:	10800117 	ldw	r2,4(r2)
  805b18:	e0fffd17 	ldw	r3,-12(fp)
  805b1c:	18c00017 	ldw	r3,0(r3)
  805b20:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  805b24:	e0bffd17 	ldw	r2,-12(fp)
  805b28:	e0fffd17 	ldw	r3,-12(fp)
  805b2c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  805b30:	e0bffd17 	ldw	r2,-12(fp)
  805b34:	e0fffd17 	ldw	r3,-12(fp)
  805b38:	10c00015 	stw	r3,0(r2)
  805b3c:	e0bffb17 	ldw	r2,-20(fp)
  805b40:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805b44:	e0bffe17 	ldw	r2,-8(fp)
  805b48:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  805b4c:	0001883a 	nop
  805b50:	e037883a 	mov	sp,fp
  805b54:	df000017 	ldw	fp,0(sp)
  805b58:	dec00104 	addi	sp,sp,4
  805b5c:	f800283a 	ret

00805b60 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  805b60:	defffb04 	addi	sp,sp,-20
  805b64:	dfc00415 	stw	ra,16(sp)
  805b68:	df000315 	stw	fp,12(sp)
  805b6c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  805b70:	d0a00817 	ldw	r2,-32736(gp)
  805b74:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  805b78:	d0a64e17 	ldw	r2,-26312(gp)
  805b7c:	10800044 	addi	r2,r2,1
  805b80:	d0a64e15 	stw	r2,-26312(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  805b84:	00002e06 	br	805c40 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  805b88:	e0bffd17 	ldw	r2,-12(fp)
  805b8c:	10800017 	ldw	r2,0(r2)
  805b90:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  805b94:	e0bffd17 	ldw	r2,-12(fp)
  805b98:	10800403 	ldbu	r2,16(r2)
  805b9c:	10803fcc 	andi	r2,r2,255
  805ba0:	10000426 	beq	r2,zero,805bb4 <alt_tick+0x54>
  805ba4:	d0a64e17 	ldw	r2,-26312(gp)
  805ba8:	1000021e 	bne	r2,zero,805bb4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  805bac:	e0bffd17 	ldw	r2,-12(fp)
  805bb0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  805bb4:	e0bffd17 	ldw	r2,-12(fp)
  805bb8:	10800217 	ldw	r2,8(r2)
  805bbc:	d0e64e17 	ldw	r3,-26312(gp)
  805bc0:	18801d36 	bltu	r3,r2,805c38 <alt_tick+0xd8>
  805bc4:	e0bffd17 	ldw	r2,-12(fp)
  805bc8:	10800403 	ldbu	r2,16(r2)
  805bcc:	10803fcc 	andi	r2,r2,255
  805bd0:	1000191e 	bne	r2,zero,805c38 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  805bd4:	e0bffd17 	ldw	r2,-12(fp)
  805bd8:	10800317 	ldw	r2,12(r2)
  805bdc:	e0fffd17 	ldw	r3,-12(fp)
  805be0:	18c00517 	ldw	r3,20(r3)
  805be4:	1809883a 	mov	r4,r3
  805be8:	103ee83a 	callr	r2
  805bec:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  805bf0:	e0bfff17 	ldw	r2,-4(fp)
  805bf4:	1000031e 	bne	r2,zero,805c04 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  805bf8:	e13ffd17 	ldw	r4,-12(fp)
  805bfc:	0805ac40 	call	805ac4 <alt_alarm_stop>
  805c00:	00000d06 	br	805c38 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  805c04:	e0bffd17 	ldw	r2,-12(fp)
  805c08:	10c00217 	ldw	r3,8(r2)
  805c0c:	e0bfff17 	ldw	r2,-4(fp)
  805c10:	1887883a 	add	r3,r3,r2
  805c14:	e0bffd17 	ldw	r2,-12(fp)
  805c18:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  805c1c:	e0bffd17 	ldw	r2,-12(fp)
  805c20:	10c00217 	ldw	r3,8(r2)
  805c24:	d0a64e17 	ldw	r2,-26312(gp)
  805c28:	1880032e 	bgeu	r3,r2,805c38 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  805c2c:	e0bffd17 	ldw	r2,-12(fp)
  805c30:	00c00044 	movi	r3,1
  805c34:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  805c38:	e0bffe17 	ldw	r2,-8(fp)
  805c3c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  805c40:	e0fffd17 	ldw	r3,-12(fp)
  805c44:	d0a00804 	addi	r2,gp,-32736
  805c48:	18bfcf1e 	bne	r3,r2,805b88 <__alt_mem_onchip_mem+0xff785b88>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  805c4c:	0001883a 	nop
}
  805c50:	0001883a 	nop
  805c54:	e037883a 	mov	sp,fp
  805c58:	dfc00117 	ldw	ra,4(sp)
  805c5c:	df000017 	ldw	fp,0(sp)
  805c60:	dec00204 	addi	sp,sp,8
  805c64:	f800283a 	ret

00805c68 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  805c68:	defffd04 	addi	sp,sp,-12
  805c6c:	dfc00215 	stw	ra,8(sp)
  805c70:	df000115 	stw	fp,4(sp)
  805c74:	df000104 	addi	fp,sp,4
  805c78:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  805c7c:	e13fff17 	ldw	r4,-4(fp)
  805c80:	0805cbc0 	call	805cbc <alt_busy_sleep>
}
  805c84:	e037883a 	mov	sp,fp
  805c88:	dfc00117 	ldw	ra,4(sp)
  805c8c:	df000017 	ldw	fp,0(sp)
  805c90:	dec00204 	addi	sp,sp,8
  805c94:	f800283a 	ret

00805c98 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  805c98:	deffff04 	addi	sp,sp,-4
  805c9c:	df000015 	stw	fp,0(sp)
  805ca0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  805ca4:	000170fa 	wrctl	ienable,zero
}
  805ca8:	0001883a 	nop
  805cac:	e037883a 	mov	sp,fp
  805cb0:	df000017 	ldw	fp,0(sp)
  805cb4:	dec00104 	addi	sp,sp,4
  805cb8:	f800283a 	ret

00805cbc <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  805cbc:	defffa04 	addi	sp,sp,-24
  805cc0:	dfc00515 	stw	ra,20(sp)
  805cc4:	df000415 	stw	fp,16(sp)
  805cc8:	df000404 	addi	fp,sp,16
  805ccc:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  805cd0:	008000c4 	movi	r2,3
  805cd4:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  805cd8:	e0fffd17 	ldw	r3,-12(fp)
  805cdc:	008003f4 	movhi	r2,15
  805ce0:	10909004 	addi	r2,r2,16960
  805ce4:	1885383a 	mul	r2,r3,r2
  805ce8:	100b883a 	mov	r5,r2
  805cec:	0100bef4 	movhi	r4,763
  805cf0:	213c2004 	addi	r4,r4,-3968
  805cf4:	08068f80 	call	8068f8 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  805cf8:	100b883a 	mov	r5,r2
  805cfc:	01200034 	movhi	r4,32768
  805d00:	213fffc4 	addi	r4,r4,-1
  805d04:	08068f80 	call	8068f8 <__udivsi3>
  805d08:	100b883a 	mov	r5,r2
  805d0c:	e13fff17 	ldw	r4,-4(fp)
  805d10:	08068f80 	call	8068f8 <__udivsi3>
  805d14:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  805d18:	e0bffe17 	ldw	r2,-8(fp)
  805d1c:	10002a26 	beq	r2,zero,805dc8 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  805d20:	e03ffc15 	stw	zero,-16(fp)
  805d24:	00001706 	br	805d84 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  805d28:	00a00034 	movhi	r2,32768
  805d2c:	10bfffc4 	addi	r2,r2,-1
  805d30:	10bfffc4 	addi	r2,r2,-1
  805d34:	103ffe1e 	bne	r2,zero,805d30 <__alt_mem_onchip_mem+0xff785d30>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  805d38:	e0fffd17 	ldw	r3,-12(fp)
  805d3c:	008003f4 	movhi	r2,15
  805d40:	10909004 	addi	r2,r2,16960
  805d44:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  805d48:	100b883a 	mov	r5,r2
  805d4c:	0100bef4 	movhi	r4,763
  805d50:	213c2004 	addi	r4,r4,-3968
  805d54:	08068f80 	call	8068f8 <__udivsi3>
  805d58:	100b883a 	mov	r5,r2
  805d5c:	01200034 	movhi	r4,32768
  805d60:	213fffc4 	addi	r4,r4,-1
  805d64:	08068f80 	call	8068f8 <__udivsi3>
  805d68:	1007883a 	mov	r3,r2
  805d6c:	e0bfff17 	ldw	r2,-4(fp)
  805d70:	10c5c83a 	sub	r2,r2,r3
  805d74:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  805d78:	e0bffc17 	ldw	r2,-16(fp)
  805d7c:	10800044 	addi	r2,r2,1
  805d80:	e0bffc15 	stw	r2,-16(fp)
  805d84:	e0fffc17 	ldw	r3,-16(fp)
  805d88:	e0bffe17 	ldw	r2,-8(fp)
  805d8c:	18bfe616 	blt	r3,r2,805d28 <__alt_mem_onchip_mem+0xff785d28>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  805d90:	e0fffd17 	ldw	r3,-12(fp)
  805d94:	008003f4 	movhi	r2,15
  805d98:	10909004 	addi	r2,r2,16960
  805d9c:	1885383a 	mul	r2,r3,r2
  805da0:	100b883a 	mov	r5,r2
  805da4:	0100bef4 	movhi	r4,763
  805da8:	213c2004 	addi	r4,r4,-3968
  805dac:	08068f80 	call	8068f8 <__udivsi3>
  805db0:	1007883a 	mov	r3,r2
  805db4:	e0bfff17 	ldw	r2,-4(fp)
  805db8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  805dbc:	10bfffc4 	addi	r2,r2,-1
  805dc0:	103ffe1e 	bne	r2,zero,805dbc <__alt_mem_onchip_mem+0xff785dbc>
  805dc4:	00000d06 	br	805dfc <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  805dc8:	e0fffd17 	ldw	r3,-12(fp)
  805dcc:	008003f4 	movhi	r2,15
  805dd0:	10909004 	addi	r2,r2,16960
  805dd4:	1885383a 	mul	r2,r3,r2
  805dd8:	100b883a 	mov	r5,r2
  805ddc:	0100bef4 	movhi	r4,763
  805de0:	213c2004 	addi	r4,r4,-3968
  805de4:	08068f80 	call	8068f8 <__udivsi3>
  805de8:	1007883a 	mov	r3,r2
  805dec:	e0bfff17 	ldw	r2,-4(fp)
  805df0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  805df4:	10bfffc4 	addi	r2,r2,-1
  805df8:	00bffe16 	blt	zero,r2,805df4 <__alt_mem_onchip_mem+0xff785df4>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  805dfc:	0005883a 	mov	r2,zero
}
  805e00:	e037883a 	mov	sp,fp
  805e04:	dfc00117 	ldw	ra,4(sp)
  805e08:	df000017 	ldw	fp,0(sp)
  805e0c:	dec00204 	addi	sp,sp,8
  805e10:	f800283a 	ret

00805e14 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  805e14:	defffa04 	addi	sp,sp,-24
  805e18:	dfc00515 	stw	ra,20(sp)
  805e1c:	df000415 	stw	fp,16(sp)
  805e20:	df000404 	addi	fp,sp,16
  805e24:	e13ffe15 	stw	r4,-8(fp)
  805e28:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  805e2c:	e0bfff17 	ldw	r2,-4(fp)
  805e30:	10800017 	ldw	r2,0(r2)
  805e34:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  805e38:	e13ffe17 	ldw	r4,-8(fp)
  805e3c:	08064d00 	call	8064d0 <strlen>
  805e40:	10800044 	addi	r2,r2,1
  805e44:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  805e48:	00000d06 	br	805e80 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  805e4c:	e0bffc17 	ldw	r2,-16(fp)
  805e50:	10800217 	ldw	r2,8(r2)
  805e54:	e0fffd17 	ldw	r3,-12(fp)
  805e58:	180d883a 	mov	r6,r3
  805e5c:	e17ffe17 	ldw	r5,-8(fp)
  805e60:	1009883a 	mov	r4,r2
  805e64:	08061e40 	call	8061e4 <memcmp>
  805e68:	1000021e 	bne	r2,zero,805e74 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  805e6c:	e0bffc17 	ldw	r2,-16(fp)
  805e70:	00000706 	br	805e90 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  805e74:	e0bffc17 	ldw	r2,-16(fp)
  805e78:	10800017 	ldw	r2,0(r2)
  805e7c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  805e80:	e0fffc17 	ldw	r3,-16(fp)
  805e84:	e0bfff17 	ldw	r2,-4(fp)
  805e88:	18bff01e 	bne	r3,r2,805e4c <__alt_mem_onchip_mem+0xff785e4c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  805e8c:	0005883a 	mov	r2,zero
}
  805e90:	e037883a 	mov	sp,fp
  805e94:	dfc00117 	ldw	ra,4(sp)
  805e98:	df000017 	ldw	fp,0(sp)
  805e9c:	dec00204 	addi	sp,sp,8
  805ea0:	f800283a 	ret

00805ea4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  805ea4:	defffb04 	addi	sp,sp,-20
  805ea8:	dfc00415 	stw	ra,16(sp)
  805eac:	df000315 	stw	fp,12(sp)
  805eb0:	df000304 	addi	fp,sp,12
  805eb4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  805eb8:	00802074 	movhi	r2,129
  805ebc:	10a13204 	addi	r2,r2,-31544
  805ec0:	10800017 	ldw	r2,0(r2)
  805ec4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  805ec8:	00003106 	br	805f90 <alt_find_file+0xec>
  {
    len = strlen(next->name);
  805ecc:	e0bffd17 	ldw	r2,-12(fp)
  805ed0:	10800217 	ldw	r2,8(r2)
  805ed4:	1009883a 	mov	r4,r2
  805ed8:	08064d00 	call	8064d0 <strlen>
  805edc:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  805ee0:	e0bffd17 	ldw	r2,-12(fp)
  805ee4:	10c00217 	ldw	r3,8(r2)
  805ee8:	e0bffe17 	ldw	r2,-8(fp)
  805eec:	10bfffc4 	addi	r2,r2,-1
  805ef0:	1885883a 	add	r2,r3,r2
  805ef4:	10800003 	ldbu	r2,0(r2)
  805ef8:	10803fcc 	andi	r2,r2,255
  805efc:	1080201c 	xori	r2,r2,128
  805f00:	10bfe004 	addi	r2,r2,-128
  805f04:	10800bd8 	cmpnei	r2,r2,47
  805f08:	1000031e 	bne	r2,zero,805f18 <alt_find_file+0x74>
    {
      len -= 1;
  805f0c:	e0bffe17 	ldw	r2,-8(fp)
  805f10:	10bfffc4 	addi	r2,r2,-1
  805f14:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  805f18:	e0bffe17 	ldw	r2,-8(fp)
  805f1c:	e0ffff17 	ldw	r3,-4(fp)
  805f20:	1885883a 	add	r2,r3,r2
  805f24:	10800003 	ldbu	r2,0(r2)
  805f28:	10803fcc 	andi	r2,r2,255
  805f2c:	1080201c 	xori	r2,r2,128
  805f30:	10bfe004 	addi	r2,r2,-128
  805f34:	10800be0 	cmpeqi	r2,r2,47
  805f38:	1000081e 	bne	r2,zero,805f5c <alt_find_file+0xb8>
  805f3c:	e0bffe17 	ldw	r2,-8(fp)
  805f40:	e0ffff17 	ldw	r3,-4(fp)
  805f44:	1885883a 	add	r2,r3,r2
  805f48:	10800003 	ldbu	r2,0(r2)
  805f4c:	10803fcc 	andi	r2,r2,255
  805f50:	1080201c 	xori	r2,r2,128
  805f54:	10bfe004 	addi	r2,r2,-128
  805f58:	10000a1e 	bne	r2,zero,805f84 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
  805f5c:	e0bffd17 	ldw	r2,-12(fp)
  805f60:	10800217 	ldw	r2,8(r2)
  805f64:	e0fffe17 	ldw	r3,-8(fp)
  805f68:	180d883a 	mov	r6,r3
  805f6c:	e17fff17 	ldw	r5,-4(fp)
  805f70:	1009883a 	mov	r4,r2
  805f74:	08061e40 	call	8061e4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  805f78:	1000021e 	bne	r2,zero,805f84 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  805f7c:	e0bffd17 	ldw	r2,-12(fp)
  805f80:	00000806 	br	805fa4 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
  805f84:	e0bffd17 	ldw	r2,-12(fp)
  805f88:	10800017 	ldw	r2,0(r2)
  805f8c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  805f90:	e0fffd17 	ldw	r3,-12(fp)
  805f94:	00802074 	movhi	r2,129
  805f98:	10a13204 	addi	r2,r2,-31544
  805f9c:	18bfcb1e 	bne	r3,r2,805ecc <__alt_mem_onchip_mem+0xff785ecc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  805fa0:	0005883a 	mov	r2,zero
}
  805fa4:	e037883a 	mov	sp,fp
  805fa8:	dfc00117 	ldw	ra,4(sp)
  805fac:	df000017 	ldw	fp,0(sp)
  805fb0:	dec00204 	addi	sp,sp,8
  805fb4:	f800283a 	ret

00805fb8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  805fb8:	defffc04 	addi	sp,sp,-16
  805fbc:	df000315 	stw	fp,12(sp)
  805fc0:	df000304 	addi	fp,sp,12
  805fc4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  805fc8:	00bffa04 	movi	r2,-24
  805fcc:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  805fd0:	e03ffd15 	stw	zero,-12(fp)
  805fd4:	00001d06 	br	80604c <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
  805fd8:	00802034 	movhi	r2,128
  805fdc:	109fc704 	addi	r2,r2,32540
  805fe0:	e0fffd17 	ldw	r3,-12(fp)
  805fe4:	18c00324 	muli	r3,r3,12
  805fe8:	10c5883a 	add	r2,r2,r3
  805fec:	10800017 	ldw	r2,0(r2)
  805ff0:	1000131e 	bne	r2,zero,806040 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
  805ff4:	00802034 	movhi	r2,128
  805ff8:	109fc704 	addi	r2,r2,32540
  805ffc:	e0fffd17 	ldw	r3,-12(fp)
  806000:	18c00324 	muli	r3,r3,12
  806004:	10c5883a 	add	r2,r2,r3
  806008:	e0ffff17 	ldw	r3,-4(fp)
  80600c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  806010:	00802074 	movhi	r2,129
  806014:	10a13604 	addi	r2,r2,-31528
  806018:	10c00017 	ldw	r3,0(r2)
  80601c:	e0bffd17 	ldw	r2,-12(fp)
  806020:	1880040e 	bge	r3,r2,806034 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
  806024:	00802074 	movhi	r2,129
  806028:	10a13604 	addi	r2,r2,-31528
  80602c:	e0fffd17 	ldw	r3,-12(fp)
  806030:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
  806034:	e0bffd17 	ldw	r2,-12(fp)
  806038:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  80603c:	00000606 	br	806058 <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  806040:	e0bffd17 	ldw	r2,-12(fp)
  806044:	10800044 	addi	r2,r2,1
  806048:	e0bffd15 	stw	r2,-12(fp)
  80604c:	e0bffd17 	ldw	r2,-12(fp)
  806050:	10800810 	cmplti	r2,r2,32
  806054:	103fe01e 	bne	r2,zero,805fd8 <__alt_mem_onchip_mem+0xff785fd8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  806058:	e0bffe17 	ldw	r2,-8(fp)
}
  80605c:	e037883a 	mov	sp,fp
  806060:	df000017 	ldw	fp,0(sp)
  806064:	dec00104 	addi	sp,sp,4
  806068:	f800283a 	ret

0080606c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  80606c:	defffb04 	addi	sp,sp,-20
  806070:	df000415 	stw	fp,16(sp)
  806074:	df000404 	addi	fp,sp,16
  806078:	e13ffe15 	stw	r4,-8(fp)
  80607c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  806080:	e0bfff17 	ldw	r2,-4(fp)
  806084:	10840070 	cmpltui	r2,r2,4097
  806088:	1000021e 	bne	r2,zero,806094 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  80608c:	00840004 	movi	r2,4096
  806090:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  806094:	e0fffe17 	ldw	r3,-8(fp)
  806098:	e0bfff17 	ldw	r2,-4(fp)
  80609c:	1885883a 	add	r2,r3,r2
  8060a0:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8060a4:	e0bffe17 	ldw	r2,-8(fp)
  8060a8:	e0bffc15 	stw	r2,-16(fp)
  8060ac:	00000506 	br	8060c4 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  8060b0:	e0bffc17 	ldw	r2,-16(fp)
  8060b4:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  8060b8:	e0bffc17 	ldw	r2,-16(fp)
  8060bc:	10800804 	addi	r2,r2,32
  8060c0:	e0bffc15 	stw	r2,-16(fp)
  8060c4:	e0fffc17 	ldw	r3,-16(fp)
  8060c8:	e0bffd17 	ldw	r2,-12(fp)
  8060cc:	18bff836 	bltu	r3,r2,8060b0 <__alt_mem_onchip_mem+0xff7860b0>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  8060d0:	e0bffe17 	ldw	r2,-8(fp)
  8060d4:	108007cc 	andi	r2,r2,31
  8060d8:	10000226 	beq	r2,zero,8060e4 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  8060dc:	e0bffc17 	ldw	r2,-16(fp)
  8060e0:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  8060e4:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  8060e8:	0001883a 	nop
  8060ec:	e037883a 	mov	sp,fp
  8060f0:	df000017 	ldw	fp,0(sp)
  8060f4:	dec00104 	addi	sp,sp,4
  8060f8:	f800283a 	ret

008060fc <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  8060fc:	defffe04 	addi	sp,sp,-8
  806100:	df000115 	stw	fp,4(sp)
  806104:	df000104 	addi	fp,sp,4
  806108:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  80610c:	e0bfff17 	ldw	r2,-4(fp)
  806110:	10bffe84 	addi	r2,r2,-6
  806114:	10c00428 	cmpgeui	r3,r2,16
  806118:	18001a1e 	bne	r3,zero,806184 <alt_exception_cause_generated_bad_addr+0x88>
  80611c:	100690ba 	slli	r3,r2,2
  806120:	00802034 	movhi	r2,128
  806124:	10984d04 	addi	r2,r2,24884
  806128:	1885883a 	add	r2,r3,r2
  80612c:	10800017 	ldw	r2,0(r2)
  806130:	1000683a 	jmp	r2
  806134:	00806174 	movhi	r2,389
  806138:	00806174 	movhi	r2,389
  80613c:	00806184 	movi	r2,390
  806140:	00806184 	movi	r2,390
  806144:	00806184 	movi	r2,390
  806148:	00806174 	movhi	r2,389
  80614c:	0080617c 	xorhi	r2,zero,389
  806150:	00806184 	movi	r2,390
  806154:	00806174 	movhi	r2,389
  806158:	00806174 	movhi	r2,389
  80615c:	00806184 	movi	r2,390
  806160:	00806174 	movhi	r2,389
  806164:	0080617c 	xorhi	r2,zero,389
  806168:	00806184 	movi	r2,390
  80616c:	00806184 	movi	r2,390
  806170:	00806174 	movhi	r2,389
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  806174:	00800044 	movi	r2,1
  806178:	00000306 	br	806188 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  80617c:	0005883a 	mov	r2,zero
  806180:	00000106 	br	806188 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  806184:	0005883a 	mov	r2,zero
  }
}
  806188:	e037883a 	mov	sp,fp
  80618c:	df000017 	ldw	fp,0(sp)
  806190:	dec00104 	addi	sp,sp,4
  806194:	f800283a 	ret

00806198 <atexit>:
  806198:	200b883a 	mov	r5,r4
  80619c:	000f883a 	mov	r7,zero
  8061a0:	000d883a 	mov	r6,zero
  8061a4:	0009883a 	mov	r4,zero
  8061a8:	08065681 	jmpi	806568 <__register_exitproc>

008061ac <exit>:
  8061ac:	defffe04 	addi	sp,sp,-8
  8061b0:	000b883a 	mov	r5,zero
  8061b4:	dc000015 	stw	r16,0(sp)
  8061b8:	dfc00115 	stw	ra,4(sp)
  8061bc:	2021883a 	mov	r16,r4
  8061c0:	08066800 	call	806680 <__call_exitprocs>
  8061c4:	00802074 	movhi	r2,129
  8061c8:	10a13b04 	addi	r2,r2,-31508
  8061cc:	11000017 	ldw	r4,0(r2)
  8061d0:	20800f17 	ldw	r2,60(r4)
  8061d4:	10000126 	beq	r2,zero,8061dc <exit+0x30>
  8061d8:	103ee83a 	callr	r2
  8061dc:	8009883a 	mov	r4,r16
  8061e0:	08069b40 	call	8069b4 <_exit>

008061e4 <memcmp>:
  8061e4:	01c000c4 	movi	r7,3
  8061e8:	3980192e 	bgeu	r7,r6,806250 <memcmp+0x6c>
  8061ec:	2144b03a 	or	r2,r4,r5
  8061f0:	11c4703a 	and	r2,r2,r7
  8061f4:	10000f26 	beq	r2,zero,806234 <memcmp+0x50>
  8061f8:	20800003 	ldbu	r2,0(r4)
  8061fc:	28c00003 	ldbu	r3,0(r5)
  806200:	10c0151e 	bne	r2,r3,806258 <memcmp+0x74>
  806204:	31bfff84 	addi	r6,r6,-2
  806208:	01ffffc4 	movi	r7,-1
  80620c:	00000406 	br	806220 <memcmp+0x3c>
  806210:	20800003 	ldbu	r2,0(r4)
  806214:	28c00003 	ldbu	r3,0(r5)
  806218:	31bfffc4 	addi	r6,r6,-1
  80621c:	10c00e1e 	bne	r2,r3,806258 <memcmp+0x74>
  806220:	21000044 	addi	r4,r4,1
  806224:	29400044 	addi	r5,r5,1
  806228:	31fff91e 	bne	r6,r7,806210 <__alt_mem_onchip_mem+0xff786210>
  80622c:	0005883a 	mov	r2,zero
  806230:	f800283a 	ret
  806234:	20c00017 	ldw	r3,0(r4)
  806238:	28800017 	ldw	r2,0(r5)
  80623c:	18bfee1e 	bne	r3,r2,8061f8 <__alt_mem_onchip_mem+0xff7861f8>
  806240:	31bfff04 	addi	r6,r6,-4
  806244:	21000104 	addi	r4,r4,4
  806248:	29400104 	addi	r5,r5,4
  80624c:	39bff936 	bltu	r7,r6,806234 <__alt_mem_onchip_mem+0xff786234>
  806250:	303fe91e 	bne	r6,zero,8061f8 <__alt_mem_onchip_mem+0xff7861f8>
  806254:	003ff506 	br	80622c <__alt_mem_onchip_mem+0xff78622c>
  806258:	10c5c83a 	sub	r2,r2,r3
  80625c:	f800283a 	ret

00806260 <memcpy>:
  806260:	defffd04 	addi	sp,sp,-12
  806264:	dfc00215 	stw	ra,8(sp)
  806268:	dc400115 	stw	r17,4(sp)
  80626c:	dc000015 	stw	r16,0(sp)
  806270:	00c003c4 	movi	r3,15
  806274:	2005883a 	mov	r2,r4
  806278:	1980452e 	bgeu	r3,r6,806390 <memcpy+0x130>
  80627c:	2906b03a 	or	r3,r5,r4
  806280:	18c000cc 	andi	r3,r3,3
  806284:	1800441e 	bne	r3,zero,806398 <memcpy+0x138>
  806288:	347ffc04 	addi	r17,r6,-16
  80628c:	8822d13a 	srli	r17,r17,4
  806290:	28c00104 	addi	r3,r5,4
  806294:	23400104 	addi	r13,r4,4
  806298:	8820913a 	slli	r16,r17,4
  80629c:	2b000204 	addi	r12,r5,8
  8062a0:	22c00204 	addi	r11,r4,8
  8062a4:	84000504 	addi	r16,r16,20
  8062a8:	2a800304 	addi	r10,r5,12
  8062ac:	22400304 	addi	r9,r4,12
  8062b0:	2c21883a 	add	r16,r5,r16
  8062b4:	2811883a 	mov	r8,r5
  8062b8:	200f883a 	mov	r7,r4
  8062bc:	41000017 	ldw	r4,0(r8)
  8062c0:	1fc00017 	ldw	ra,0(r3)
  8062c4:	63c00017 	ldw	r15,0(r12)
  8062c8:	39000015 	stw	r4,0(r7)
  8062cc:	53800017 	ldw	r14,0(r10)
  8062d0:	6fc00015 	stw	ra,0(r13)
  8062d4:	5bc00015 	stw	r15,0(r11)
  8062d8:	4b800015 	stw	r14,0(r9)
  8062dc:	18c00404 	addi	r3,r3,16
  8062e0:	39c00404 	addi	r7,r7,16
  8062e4:	42000404 	addi	r8,r8,16
  8062e8:	6b400404 	addi	r13,r13,16
  8062ec:	63000404 	addi	r12,r12,16
  8062f0:	5ac00404 	addi	r11,r11,16
  8062f4:	52800404 	addi	r10,r10,16
  8062f8:	4a400404 	addi	r9,r9,16
  8062fc:	1c3fef1e 	bne	r3,r16,8062bc <__alt_mem_onchip_mem+0xff7862bc>
  806300:	89c00044 	addi	r7,r17,1
  806304:	380e913a 	slli	r7,r7,4
  806308:	310003cc 	andi	r4,r6,15
  80630c:	02c000c4 	movi	r11,3
  806310:	11c7883a 	add	r3,r2,r7
  806314:	29cb883a 	add	r5,r5,r7
  806318:	5900212e 	bgeu	r11,r4,8063a0 <memcpy+0x140>
  80631c:	1813883a 	mov	r9,r3
  806320:	2811883a 	mov	r8,r5
  806324:	200f883a 	mov	r7,r4
  806328:	42800017 	ldw	r10,0(r8)
  80632c:	4a400104 	addi	r9,r9,4
  806330:	39ffff04 	addi	r7,r7,-4
  806334:	4abfff15 	stw	r10,-4(r9)
  806338:	42000104 	addi	r8,r8,4
  80633c:	59fffa36 	bltu	r11,r7,806328 <__alt_mem_onchip_mem+0xff786328>
  806340:	213fff04 	addi	r4,r4,-4
  806344:	2008d0ba 	srli	r4,r4,2
  806348:	318000cc 	andi	r6,r6,3
  80634c:	21000044 	addi	r4,r4,1
  806350:	2109883a 	add	r4,r4,r4
  806354:	2109883a 	add	r4,r4,r4
  806358:	1907883a 	add	r3,r3,r4
  80635c:	290b883a 	add	r5,r5,r4
  806360:	30000626 	beq	r6,zero,80637c <memcpy+0x11c>
  806364:	198d883a 	add	r6,r3,r6
  806368:	29c00003 	ldbu	r7,0(r5)
  80636c:	18c00044 	addi	r3,r3,1
  806370:	29400044 	addi	r5,r5,1
  806374:	19ffffc5 	stb	r7,-1(r3)
  806378:	19bffb1e 	bne	r3,r6,806368 <__alt_mem_onchip_mem+0xff786368>
  80637c:	dfc00217 	ldw	ra,8(sp)
  806380:	dc400117 	ldw	r17,4(sp)
  806384:	dc000017 	ldw	r16,0(sp)
  806388:	dec00304 	addi	sp,sp,12
  80638c:	f800283a 	ret
  806390:	2007883a 	mov	r3,r4
  806394:	003ff206 	br	806360 <__alt_mem_onchip_mem+0xff786360>
  806398:	2007883a 	mov	r3,r4
  80639c:	003ff106 	br	806364 <__alt_mem_onchip_mem+0xff786364>
  8063a0:	200d883a 	mov	r6,r4
  8063a4:	003fee06 	br	806360 <__alt_mem_onchip_mem+0xff786360>

008063a8 <memset>:
  8063a8:	20c000cc 	andi	r3,r4,3
  8063ac:	2005883a 	mov	r2,r4
  8063b0:	18004426 	beq	r3,zero,8064c4 <memset+0x11c>
  8063b4:	31ffffc4 	addi	r7,r6,-1
  8063b8:	30004026 	beq	r6,zero,8064bc <memset+0x114>
  8063bc:	2813883a 	mov	r9,r5
  8063c0:	200d883a 	mov	r6,r4
  8063c4:	2007883a 	mov	r3,r4
  8063c8:	00000406 	br	8063dc <memset+0x34>
  8063cc:	3a3fffc4 	addi	r8,r7,-1
  8063d0:	31800044 	addi	r6,r6,1
  8063d4:	38003926 	beq	r7,zero,8064bc <memset+0x114>
  8063d8:	400f883a 	mov	r7,r8
  8063dc:	18c00044 	addi	r3,r3,1
  8063e0:	32400005 	stb	r9,0(r6)
  8063e4:	1a0000cc 	andi	r8,r3,3
  8063e8:	403ff81e 	bne	r8,zero,8063cc <__alt_mem_onchip_mem+0xff7863cc>
  8063ec:	010000c4 	movi	r4,3
  8063f0:	21c02d2e 	bgeu	r4,r7,8064a8 <memset+0x100>
  8063f4:	29003fcc 	andi	r4,r5,255
  8063f8:	200c923a 	slli	r6,r4,8
  8063fc:	3108b03a 	or	r4,r6,r4
  806400:	200c943a 	slli	r6,r4,16
  806404:	218cb03a 	or	r6,r4,r6
  806408:	010003c4 	movi	r4,15
  80640c:	21c0182e 	bgeu	r4,r7,806470 <memset+0xc8>
  806410:	3b3ffc04 	addi	r12,r7,-16
  806414:	6018d13a 	srli	r12,r12,4
  806418:	1a000104 	addi	r8,r3,4
  80641c:	1ac00204 	addi	r11,r3,8
  806420:	6008913a 	slli	r4,r12,4
  806424:	1a800304 	addi	r10,r3,12
  806428:	1813883a 	mov	r9,r3
  80642c:	21000504 	addi	r4,r4,20
  806430:	1909883a 	add	r4,r3,r4
  806434:	49800015 	stw	r6,0(r9)
  806438:	41800015 	stw	r6,0(r8)
  80643c:	59800015 	stw	r6,0(r11)
  806440:	51800015 	stw	r6,0(r10)
  806444:	42000404 	addi	r8,r8,16
  806448:	4a400404 	addi	r9,r9,16
  80644c:	5ac00404 	addi	r11,r11,16
  806450:	52800404 	addi	r10,r10,16
  806454:	413ff71e 	bne	r8,r4,806434 <__alt_mem_onchip_mem+0xff786434>
  806458:	63000044 	addi	r12,r12,1
  80645c:	6018913a 	slli	r12,r12,4
  806460:	39c003cc 	andi	r7,r7,15
  806464:	010000c4 	movi	r4,3
  806468:	1b07883a 	add	r3,r3,r12
  80646c:	21c00e2e 	bgeu	r4,r7,8064a8 <memset+0x100>
  806470:	1813883a 	mov	r9,r3
  806474:	3811883a 	mov	r8,r7
  806478:	010000c4 	movi	r4,3
  80647c:	49800015 	stw	r6,0(r9)
  806480:	423fff04 	addi	r8,r8,-4
  806484:	4a400104 	addi	r9,r9,4
  806488:	223ffc36 	bltu	r4,r8,80647c <__alt_mem_onchip_mem+0xff78647c>
  80648c:	393fff04 	addi	r4,r7,-4
  806490:	2008d0ba 	srli	r4,r4,2
  806494:	39c000cc 	andi	r7,r7,3
  806498:	21000044 	addi	r4,r4,1
  80649c:	2109883a 	add	r4,r4,r4
  8064a0:	2109883a 	add	r4,r4,r4
  8064a4:	1907883a 	add	r3,r3,r4
  8064a8:	38000526 	beq	r7,zero,8064c0 <memset+0x118>
  8064ac:	19cf883a 	add	r7,r3,r7
  8064b0:	19400005 	stb	r5,0(r3)
  8064b4:	18c00044 	addi	r3,r3,1
  8064b8:	38fffd1e 	bne	r7,r3,8064b0 <__alt_mem_onchip_mem+0xff7864b0>
  8064bc:	f800283a 	ret
  8064c0:	f800283a 	ret
  8064c4:	2007883a 	mov	r3,r4
  8064c8:	300f883a 	mov	r7,r6
  8064cc:	003fc706 	br	8063ec <__alt_mem_onchip_mem+0xff7863ec>

008064d0 <strlen>:
  8064d0:	208000cc 	andi	r2,r4,3
  8064d4:	10002026 	beq	r2,zero,806558 <strlen+0x88>
  8064d8:	20800007 	ldb	r2,0(r4)
  8064dc:	10002026 	beq	r2,zero,806560 <strlen+0x90>
  8064e0:	2005883a 	mov	r2,r4
  8064e4:	00000206 	br	8064f0 <strlen+0x20>
  8064e8:	10c00007 	ldb	r3,0(r2)
  8064ec:	18001826 	beq	r3,zero,806550 <strlen+0x80>
  8064f0:	10800044 	addi	r2,r2,1
  8064f4:	10c000cc 	andi	r3,r2,3
  8064f8:	183ffb1e 	bne	r3,zero,8064e8 <__alt_mem_onchip_mem+0xff7864e8>
  8064fc:	10c00017 	ldw	r3,0(r2)
  806500:	01ffbff4 	movhi	r7,65279
  806504:	39ffbfc4 	addi	r7,r7,-257
  806508:	00ca303a 	nor	r5,zero,r3
  80650c:	01a02074 	movhi	r6,32897
  806510:	19c7883a 	add	r3,r3,r7
  806514:	31a02004 	addi	r6,r6,-32640
  806518:	1946703a 	and	r3,r3,r5
  80651c:	1986703a 	and	r3,r3,r6
  806520:	1800091e 	bne	r3,zero,806548 <strlen+0x78>
  806524:	10800104 	addi	r2,r2,4
  806528:	10c00017 	ldw	r3,0(r2)
  80652c:	19cb883a 	add	r5,r3,r7
  806530:	00c6303a 	nor	r3,zero,r3
  806534:	28c6703a 	and	r3,r5,r3
  806538:	1986703a 	and	r3,r3,r6
  80653c:	183ff926 	beq	r3,zero,806524 <__alt_mem_onchip_mem+0xff786524>
  806540:	00000106 	br	806548 <strlen+0x78>
  806544:	10800044 	addi	r2,r2,1
  806548:	10c00007 	ldb	r3,0(r2)
  80654c:	183ffd1e 	bne	r3,zero,806544 <__alt_mem_onchip_mem+0xff786544>
  806550:	1105c83a 	sub	r2,r2,r4
  806554:	f800283a 	ret
  806558:	2005883a 	mov	r2,r4
  80655c:	003fe706 	br	8064fc <__alt_mem_onchip_mem+0xff7864fc>
  806560:	0005883a 	mov	r2,zero
  806564:	f800283a 	ret

00806568 <__register_exitproc>:
  806568:	defffa04 	addi	sp,sp,-24
  80656c:	dc000315 	stw	r16,12(sp)
  806570:	04002074 	movhi	r16,129
  806574:	84213b04 	addi	r16,r16,-31508
  806578:	80c00017 	ldw	r3,0(r16)
  80657c:	dc400415 	stw	r17,16(sp)
  806580:	dfc00515 	stw	ra,20(sp)
  806584:	18805217 	ldw	r2,328(r3)
  806588:	2023883a 	mov	r17,r4
  80658c:	10003726 	beq	r2,zero,80666c <__register_exitproc+0x104>
  806590:	10c00117 	ldw	r3,4(r2)
  806594:	010007c4 	movi	r4,31
  806598:	20c00e16 	blt	r4,r3,8065d4 <__register_exitproc+0x6c>
  80659c:	1a000044 	addi	r8,r3,1
  8065a0:	8800221e 	bne	r17,zero,80662c <__register_exitproc+0xc4>
  8065a4:	18c00084 	addi	r3,r3,2
  8065a8:	18c7883a 	add	r3,r3,r3
  8065ac:	18c7883a 	add	r3,r3,r3
  8065b0:	12000115 	stw	r8,4(r2)
  8065b4:	10c7883a 	add	r3,r2,r3
  8065b8:	19400015 	stw	r5,0(r3)
  8065bc:	0005883a 	mov	r2,zero
  8065c0:	dfc00517 	ldw	ra,20(sp)
  8065c4:	dc400417 	ldw	r17,16(sp)
  8065c8:	dc000317 	ldw	r16,12(sp)
  8065cc:	dec00604 	addi	sp,sp,24
  8065d0:	f800283a 	ret
  8065d4:	00800034 	movhi	r2,0
  8065d8:	10800004 	addi	r2,r2,0
  8065dc:	10002626 	beq	r2,zero,806678 <__register_exitproc+0x110>
  8065e0:	01006404 	movi	r4,400
  8065e4:	d9400015 	stw	r5,0(sp)
  8065e8:	d9800115 	stw	r6,4(sp)
  8065ec:	d9c00215 	stw	r7,8(sp)
  8065f0:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  8065f4:	d9400017 	ldw	r5,0(sp)
  8065f8:	d9800117 	ldw	r6,4(sp)
  8065fc:	d9c00217 	ldw	r7,8(sp)
  806600:	10001d26 	beq	r2,zero,806678 <__register_exitproc+0x110>
  806604:	81000017 	ldw	r4,0(r16)
  806608:	10000115 	stw	zero,4(r2)
  80660c:	02000044 	movi	r8,1
  806610:	22405217 	ldw	r9,328(r4)
  806614:	0007883a 	mov	r3,zero
  806618:	12400015 	stw	r9,0(r2)
  80661c:	20805215 	stw	r2,328(r4)
  806620:	10006215 	stw	zero,392(r2)
  806624:	10006315 	stw	zero,396(r2)
  806628:	883fde26 	beq	r17,zero,8065a4 <__alt_mem_onchip_mem+0xff7865a4>
  80662c:	18c9883a 	add	r4,r3,r3
  806630:	2109883a 	add	r4,r4,r4
  806634:	1109883a 	add	r4,r2,r4
  806638:	21802215 	stw	r6,136(r4)
  80663c:	01800044 	movi	r6,1
  806640:	12406217 	ldw	r9,392(r2)
  806644:	30cc983a 	sll	r6,r6,r3
  806648:	4992b03a 	or	r9,r9,r6
  80664c:	12406215 	stw	r9,392(r2)
  806650:	21c04215 	stw	r7,264(r4)
  806654:	01000084 	movi	r4,2
  806658:	893fd21e 	bne	r17,r4,8065a4 <__alt_mem_onchip_mem+0xff7865a4>
  80665c:	11006317 	ldw	r4,396(r2)
  806660:	218cb03a 	or	r6,r4,r6
  806664:	11806315 	stw	r6,396(r2)
  806668:	003fce06 	br	8065a4 <__alt_mem_onchip_mem+0xff7865a4>
  80666c:	18805304 	addi	r2,r3,332
  806670:	18805215 	stw	r2,328(r3)
  806674:	003fc606 	br	806590 <__alt_mem_onchip_mem+0xff786590>
  806678:	00bfffc4 	movi	r2,-1
  80667c:	003fd006 	br	8065c0 <__alt_mem_onchip_mem+0xff7865c0>

00806680 <__call_exitprocs>:
  806680:	defff504 	addi	sp,sp,-44
  806684:	df000915 	stw	fp,36(sp)
  806688:	dd400615 	stw	r21,24(sp)
  80668c:	dc800315 	stw	r18,12(sp)
  806690:	dfc00a15 	stw	ra,40(sp)
  806694:	ddc00815 	stw	r23,32(sp)
  806698:	dd800715 	stw	r22,28(sp)
  80669c:	dd000515 	stw	r20,20(sp)
  8066a0:	dcc00415 	stw	r19,16(sp)
  8066a4:	dc400215 	stw	r17,8(sp)
  8066a8:	dc000115 	stw	r16,4(sp)
  8066ac:	d9000015 	stw	r4,0(sp)
  8066b0:	2839883a 	mov	fp,r5
  8066b4:	04800044 	movi	r18,1
  8066b8:	057fffc4 	movi	r21,-1
  8066bc:	00802074 	movhi	r2,129
  8066c0:	10a13b04 	addi	r2,r2,-31508
  8066c4:	12000017 	ldw	r8,0(r2)
  8066c8:	45005217 	ldw	r20,328(r8)
  8066cc:	44c05204 	addi	r19,r8,328
  8066d0:	a0001c26 	beq	r20,zero,806744 <__call_exitprocs+0xc4>
  8066d4:	a0800117 	ldw	r2,4(r20)
  8066d8:	15ffffc4 	addi	r23,r2,-1
  8066dc:	b8000d16 	blt	r23,zero,806714 <__call_exitprocs+0x94>
  8066e0:	14000044 	addi	r16,r2,1
  8066e4:	8421883a 	add	r16,r16,r16
  8066e8:	8421883a 	add	r16,r16,r16
  8066ec:	84402004 	addi	r17,r16,128
  8066f0:	a463883a 	add	r17,r20,r17
  8066f4:	a421883a 	add	r16,r20,r16
  8066f8:	e0001e26 	beq	fp,zero,806774 <__call_exitprocs+0xf4>
  8066fc:	80804017 	ldw	r2,256(r16)
  806700:	e0801c26 	beq	fp,r2,806774 <__call_exitprocs+0xf4>
  806704:	bdffffc4 	addi	r23,r23,-1
  806708:	843fff04 	addi	r16,r16,-4
  80670c:	8c7fff04 	addi	r17,r17,-4
  806710:	bd7ff91e 	bne	r23,r21,8066f8 <__alt_mem_onchip_mem+0xff7866f8>
  806714:	00800034 	movhi	r2,0
  806718:	10800004 	addi	r2,r2,0
  80671c:	10000926 	beq	r2,zero,806744 <__call_exitprocs+0xc4>
  806720:	a0800117 	ldw	r2,4(r20)
  806724:	1000301e 	bne	r2,zero,8067e8 <__call_exitprocs+0x168>
  806728:	a0800017 	ldw	r2,0(r20)
  80672c:	10003226 	beq	r2,zero,8067f8 <__call_exitprocs+0x178>
  806730:	a009883a 	mov	r4,r20
  806734:	98800015 	stw	r2,0(r19)
  806738:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  80673c:	9d000017 	ldw	r20,0(r19)
  806740:	a03fe41e 	bne	r20,zero,8066d4 <__alt_mem_onchip_mem+0xff7866d4>
  806744:	dfc00a17 	ldw	ra,40(sp)
  806748:	df000917 	ldw	fp,36(sp)
  80674c:	ddc00817 	ldw	r23,32(sp)
  806750:	dd800717 	ldw	r22,28(sp)
  806754:	dd400617 	ldw	r21,24(sp)
  806758:	dd000517 	ldw	r20,20(sp)
  80675c:	dcc00417 	ldw	r19,16(sp)
  806760:	dc800317 	ldw	r18,12(sp)
  806764:	dc400217 	ldw	r17,8(sp)
  806768:	dc000117 	ldw	r16,4(sp)
  80676c:	dec00b04 	addi	sp,sp,44
  806770:	f800283a 	ret
  806774:	a0800117 	ldw	r2,4(r20)
  806778:	80c00017 	ldw	r3,0(r16)
  80677c:	10bfffc4 	addi	r2,r2,-1
  806780:	15c01426 	beq	r2,r23,8067d4 <__call_exitprocs+0x154>
  806784:	80000015 	stw	zero,0(r16)
  806788:	183fde26 	beq	r3,zero,806704 <__alt_mem_onchip_mem+0xff786704>
  80678c:	95c8983a 	sll	r4,r18,r23
  806790:	a0806217 	ldw	r2,392(r20)
  806794:	a5800117 	ldw	r22,4(r20)
  806798:	2084703a 	and	r2,r4,r2
  80679c:	10000b26 	beq	r2,zero,8067cc <__call_exitprocs+0x14c>
  8067a0:	a0806317 	ldw	r2,396(r20)
  8067a4:	2088703a 	and	r4,r4,r2
  8067a8:	20000c1e 	bne	r4,zero,8067dc <__call_exitprocs+0x15c>
  8067ac:	89400017 	ldw	r5,0(r17)
  8067b0:	d9000017 	ldw	r4,0(sp)
  8067b4:	183ee83a 	callr	r3
  8067b8:	a0800117 	ldw	r2,4(r20)
  8067bc:	15bfbf1e 	bne	r2,r22,8066bc <__alt_mem_onchip_mem+0xff7866bc>
  8067c0:	98800017 	ldw	r2,0(r19)
  8067c4:	153fcf26 	beq	r2,r20,806704 <__alt_mem_onchip_mem+0xff786704>
  8067c8:	003fbc06 	br	8066bc <__alt_mem_onchip_mem+0xff7866bc>
  8067cc:	183ee83a 	callr	r3
  8067d0:	003ff906 	br	8067b8 <__alt_mem_onchip_mem+0xff7867b8>
  8067d4:	a5c00115 	stw	r23,4(r20)
  8067d8:	003feb06 	br	806788 <__alt_mem_onchip_mem+0xff786788>
  8067dc:	89000017 	ldw	r4,0(r17)
  8067e0:	183ee83a 	callr	r3
  8067e4:	003ff406 	br	8067b8 <__alt_mem_onchip_mem+0xff7867b8>
  8067e8:	a0800017 	ldw	r2,0(r20)
  8067ec:	a027883a 	mov	r19,r20
  8067f0:	1029883a 	mov	r20,r2
  8067f4:	003fb606 	br	8066d0 <__alt_mem_onchip_mem+0xff7866d0>
  8067f8:	0005883a 	mov	r2,zero
  8067fc:	003ffb06 	br	8067ec <__alt_mem_onchip_mem+0xff7867ec>

00806800 <__divsi3>:
  806800:	20001b16 	blt	r4,zero,806870 <__divsi3+0x70>
  806804:	000f883a 	mov	r7,zero
  806808:	28001616 	blt	r5,zero,806864 <__divsi3+0x64>
  80680c:	200d883a 	mov	r6,r4
  806810:	29001a2e 	bgeu	r5,r4,80687c <__divsi3+0x7c>
  806814:	00800804 	movi	r2,32
  806818:	00c00044 	movi	r3,1
  80681c:	00000106 	br	806824 <__divsi3+0x24>
  806820:	10000d26 	beq	r2,zero,806858 <__divsi3+0x58>
  806824:	294b883a 	add	r5,r5,r5
  806828:	10bfffc4 	addi	r2,r2,-1
  80682c:	18c7883a 	add	r3,r3,r3
  806830:	293ffb36 	bltu	r5,r4,806820 <__alt_mem_onchip_mem+0xff786820>
  806834:	0005883a 	mov	r2,zero
  806838:	18000726 	beq	r3,zero,806858 <__divsi3+0x58>
  80683c:	0005883a 	mov	r2,zero
  806840:	31400236 	bltu	r6,r5,80684c <__divsi3+0x4c>
  806844:	314dc83a 	sub	r6,r6,r5
  806848:	10c4b03a 	or	r2,r2,r3
  80684c:	1806d07a 	srli	r3,r3,1
  806850:	280ad07a 	srli	r5,r5,1
  806854:	183ffa1e 	bne	r3,zero,806840 <__alt_mem_onchip_mem+0xff786840>
  806858:	38000126 	beq	r7,zero,806860 <__divsi3+0x60>
  80685c:	0085c83a 	sub	r2,zero,r2
  806860:	f800283a 	ret
  806864:	014bc83a 	sub	r5,zero,r5
  806868:	39c0005c 	xori	r7,r7,1
  80686c:	003fe706 	br	80680c <__alt_mem_onchip_mem+0xff78680c>
  806870:	0109c83a 	sub	r4,zero,r4
  806874:	01c00044 	movi	r7,1
  806878:	003fe306 	br	806808 <__alt_mem_onchip_mem+0xff786808>
  80687c:	00c00044 	movi	r3,1
  806880:	003fee06 	br	80683c <__alt_mem_onchip_mem+0xff78683c>

00806884 <__modsi3>:
  806884:	20001716 	blt	r4,zero,8068e4 <__modsi3+0x60>
  806888:	000f883a 	mov	r7,zero
  80688c:	2005883a 	mov	r2,r4
  806890:	28001216 	blt	r5,zero,8068dc <__modsi3+0x58>
  806894:	2900162e 	bgeu	r5,r4,8068f0 <__modsi3+0x6c>
  806898:	01800804 	movi	r6,32
  80689c:	00c00044 	movi	r3,1
  8068a0:	00000106 	br	8068a8 <__modsi3+0x24>
  8068a4:	30000a26 	beq	r6,zero,8068d0 <__modsi3+0x4c>
  8068a8:	294b883a 	add	r5,r5,r5
  8068ac:	31bfffc4 	addi	r6,r6,-1
  8068b0:	18c7883a 	add	r3,r3,r3
  8068b4:	293ffb36 	bltu	r5,r4,8068a4 <__alt_mem_onchip_mem+0xff7868a4>
  8068b8:	18000526 	beq	r3,zero,8068d0 <__modsi3+0x4c>
  8068bc:	1806d07a 	srli	r3,r3,1
  8068c0:	11400136 	bltu	r2,r5,8068c8 <__modsi3+0x44>
  8068c4:	1145c83a 	sub	r2,r2,r5
  8068c8:	280ad07a 	srli	r5,r5,1
  8068cc:	183ffb1e 	bne	r3,zero,8068bc <__alt_mem_onchip_mem+0xff7868bc>
  8068d0:	38000126 	beq	r7,zero,8068d8 <__modsi3+0x54>
  8068d4:	0085c83a 	sub	r2,zero,r2
  8068d8:	f800283a 	ret
  8068dc:	014bc83a 	sub	r5,zero,r5
  8068e0:	003fec06 	br	806894 <__alt_mem_onchip_mem+0xff786894>
  8068e4:	0109c83a 	sub	r4,zero,r4
  8068e8:	01c00044 	movi	r7,1
  8068ec:	003fe706 	br	80688c <__alt_mem_onchip_mem+0xff78688c>
  8068f0:	00c00044 	movi	r3,1
  8068f4:	003ff106 	br	8068bc <__alt_mem_onchip_mem+0xff7868bc>

008068f8 <__udivsi3>:
  8068f8:	200d883a 	mov	r6,r4
  8068fc:	2900152e 	bgeu	r5,r4,806954 <__udivsi3+0x5c>
  806900:	28001416 	blt	r5,zero,806954 <__udivsi3+0x5c>
  806904:	00800804 	movi	r2,32
  806908:	00c00044 	movi	r3,1
  80690c:	00000206 	br	806918 <__udivsi3+0x20>
  806910:	10000e26 	beq	r2,zero,80694c <__udivsi3+0x54>
  806914:	28000516 	blt	r5,zero,80692c <__udivsi3+0x34>
  806918:	294b883a 	add	r5,r5,r5
  80691c:	10bfffc4 	addi	r2,r2,-1
  806920:	18c7883a 	add	r3,r3,r3
  806924:	293ffa36 	bltu	r5,r4,806910 <__alt_mem_onchip_mem+0xff786910>
  806928:	18000826 	beq	r3,zero,80694c <__udivsi3+0x54>
  80692c:	0005883a 	mov	r2,zero
  806930:	31400236 	bltu	r6,r5,80693c <__udivsi3+0x44>
  806934:	314dc83a 	sub	r6,r6,r5
  806938:	10c4b03a 	or	r2,r2,r3
  80693c:	1806d07a 	srli	r3,r3,1
  806940:	280ad07a 	srli	r5,r5,1
  806944:	183ffa1e 	bne	r3,zero,806930 <__alt_mem_onchip_mem+0xff786930>
  806948:	f800283a 	ret
  80694c:	0005883a 	mov	r2,zero
  806950:	f800283a 	ret
  806954:	00c00044 	movi	r3,1
  806958:	003ff406 	br	80692c <__alt_mem_onchip_mem+0xff78692c>

0080695c <__umodsi3>:
  80695c:	2005883a 	mov	r2,r4
  806960:	2900122e 	bgeu	r5,r4,8069ac <__umodsi3+0x50>
  806964:	28001116 	blt	r5,zero,8069ac <__umodsi3+0x50>
  806968:	01800804 	movi	r6,32
  80696c:	00c00044 	movi	r3,1
  806970:	00000206 	br	80697c <__umodsi3+0x20>
  806974:	30000c26 	beq	r6,zero,8069a8 <__umodsi3+0x4c>
  806978:	28000516 	blt	r5,zero,806990 <__umodsi3+0x34>
  80697c:	294b883a 	add	r5,r5,r5
  806980:	31bfffc4 	addi	r6,r6,-1
  806984:	18c7883a 	add	r3,r3,r3
  806988:	293ffa36 	bltu	r5,r4,806974 <__alt_mem_onchip_mem+0xff786974>
  80698c:	18000626 	beq	r3,zero,8069a8 <__umodsi3+0x4c>
  806990:	1806d07a 	srli	r3,r3,1
  806994:	11400136 	bltu	r2,r5,80699c <__umodsi3+0x40>
  806998:	1145c83a 	sub	r2,r2,r5
  80699c:	280ad07a 	srli	r5,r5,1
  8069a0:	183ffb1e 	bne	r3,zero,806990 <__alt_mem_onchip_mem+0xff786990>
  8069a4:	f800283a 	ret
  8069a8:	f800283a 	ret
  8069ac:	00c00044 	movi	r3,1
  8069b0:	003ff706 	br	806990 <__alt_mem_onchip_mem+0xff786990>

008069b4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  8069b4:	defffd04 	addi	sp,sp,-12
  8069b8:	df000215 	stw	fp,8(sp)
  8069bc:	df000204 	addi	fp,sp,8
  8069c0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  8069c4:	0001883a 	nop
  8069c8:	e0bfff17 	ldw	r2,-4(fp)
  8069cc:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  8069d0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  8069d4:	10000226 	beq	r2,zero,8069e0 <_exit+0x2c>
    ALT_SIM_FAIL();
  8069d8:	002af070 	cmpltui	zero,zero,43969
  8069dc:	00000106 	br	8069e4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  8069e0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  8069e4:	003fff06 	br	8069e4 <__alt_mem_onchip_mem+0xff7869e4>
