// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: RAM.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INIT_FILE="../../RAM/image.mif" NUMWORDS_A=160000 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=18 address_a clock0 data_a q_a rden_a wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=20 LPM_WIDTH=5 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  RAM_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [4:0]  data;
	input   enable;
	output   [19:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [4:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [4:0]  data_wire;
	wire  enable_wire;
	wire  [19:0]  eq_node;
	wire  [31:0]  eq_wire;
	wire  [2:0]  w_anode1018w;
	wire  [3:0]  w_anode1031w;
	wire  [3:0]  w_anode1048w;
	wire  [3:0]  w_anode1058w;
	wire  [3:0]  w_anode1068w;
	wire  [3:0]  w_anode1078w;
	wire  [3:0]  w_anode1088w;
	wire  [3:0]  w_anode1098w;
	wire  [3:0]  w_anode1108w;
	wire  [2:0]  w_anode1120w;
	wire  [3:0]  w_anode1129w;
	wire  [3:0]  w_anode1140w;
	wire  [3:0]  w_anode1150w;
	wire  [3:0]  w_anode1160w;
	wire  [3:0]  w_anode1170w;
	wire  [3:0]  w_anode1180w;
	wire  [3:0]  w_anode1190w;
	wire  [3:0]  w_anode1200w;
	wire  [2:0]  w_anode1211w;
	wire  [3:0]  w_anode1220w;
	wire  [3:0]  w_anode1231w;
	wire  [3:0]  w_anode1241w;
	wire  [3:0]  w_anode1251w;
	wire  [3:0]  w_anode1261w;
	wire  [3:0]  w_anode1271w;
	wire  [3:0]  w_anode1281w;
	wire  [3:0]  w_anode1291w;
	wire  [2:0]  w_anode1302w;
	wire  [3:0]  w_anode1311w;
	wire  [3:0]  w_anode1322w;
	wire  [3:0]  w_anode1332w;
	wire  [3:0]  w_anode1342w;
	wire  [3:0]  w_anode1352w;
	wire  [3:0]  w_anode1362w;
	wire  [3:0]  w_anode1372w;
	wire  [3:0]  w_anode1382w;
	wire  [2:0]  w_data1016w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[19:0],
		eq_wire = {{w_anode1382w[3], w_anode1372w[3], w_anode1362w[3], w_anode1352w[3], w_anode1342w[3], w_anode1332w[3], w_anode1322w[3], w_anode1311w[3]}, {w_anode1291w[3], w_anode1281w[3], w_anode1271w[3], w_anode1261w[3], w_anode1251w[3], w_anode1241w[3], w_anode1231w[3], w_anode1220w[3]}, {w_anode1200w[3], w_anode1190w[3], w_anode1180w[3], w_anode1170w[3], w_anode1160w[3], w_anode1150w[3], w_anode1140w[3], w_anode1129w[3]}, {w_anode1108w[3], w_anode1098w[3], w_anode1088w[3], w_anode1078w[3], w_anode1068w[3], w_anode1058w[3], w_anode1048w[3], w_anode1031w[3]}},
		w_anode1018w = {(w_anode1018w[1] & (~ data_wire[4])), (w_anode1018w[0] & (~ data_wire[3])), enable_wire},
		w_anode1031w = {(w_anode1031w[2] & (~ w_data1016w[2])), (w_anode1031w[1] & (~ w_data1016w[1])), (w_anode1031w[0] & (~ w_data1016w[0])), w_anode1018w[2]},
		w_anode1048w = {(w_anode1048w[2] & (~ w_data1016w[2])), (w_anode1048w[1] & (~ w_data1016w[1])), (w_anode1048w[0] & w_data1016w[0]), w_anode1018w[2]},
		w_anode1058w = {(w_anode1058w[2] & (~ w_data1016w[2])), (w_anode1058w[1] & w_data1016w[1]), (w_anode1058w[0] & (~ w_data1016w[0])), w_anode1018w[2]},
		w_anode1068w = {(w_anode1068w[2] & (~ w_data1016w[2])), (w_anode1068w[1] & w_data1016w[1]), (w_anode1068w[0] & w_data1016w[0]), w_anode1018w[2]},
		w_anode1078w = {(w_anode1078w[2] & w_data1016w[2]), (w_anode1078w[1] & (~ w_data1016w[1])), (w_anode1078w[0] & (~ w_data1016w[0])), w_anode1018w[2]},
		w_anode1088w = {(w_anode1088w[2] & w_data1016w[2]), (w_anode1088w[1] & (~ w_data1016w[1])), (w_anode1088w[0] & w_data1016w[0]), w_anode1018w[2]},
		w_anode1098w = {(w_anode1098w[2] & w_data1016w[2]), (w_anode1098w[1] & w_data1016w[1]), (w_anode1098w[0] & (~ w_data1016w[0])), w_anode1018w[2]},
		w_anode1108w = {(w_anode1108w[2] & w_data1016w[2]), (w_anode1108w[1] & w_data1016w[1]), (w_anode1108w[0] & w_data1016w[0]), w_anode1018w[2]},
		w_anode1120w = {(w_anode1120w[1] & (~ data_wire[4])), (w_anode1120w[0] & data_wire[3]), enable_wire},
		w_anode1129w = {(w_anode1129w[2] & (~ w_data1016w[2])), (w_anode1129w[1] & (~ w_data1016w[1])), (w_anode1129w[0] & (~ w_data1016w[0])), w_anode1120w[2]},
		w_anode1140w = {(w_anode1140w[2] & (~ w_data1016w[2])), (w_anode1140w[1] & (~ w_data1016w[1])), (w_anode1140w[0] & w_data1016w[0]), w_anode1120w[2]},
		w_anode1150w = {(w_anode1150w[2] & (~ w_data1016w[2])), (w_anode1150w[1] & w_data1016w[1]), (w_anode1150w[0] & (~ w_data1016w[0])), w_anode1120w[2]},
		w_anode1160w = {(w_anode1160w[2] & (~ w_data1016w[2])), (w_anode1160w[1] & w_data1016w[1]), (w_anode1160w[0] & w_data1016w[0]), w_anode1120w[2]},
		w_anode1170w = {(w_anode1170w[2] & w_data1016w[2]), (w_anode1170w[1] & (~ w_data1016w[1])), (w_anode1170w[0] & (~ w_data1016w[0])), w_anode1120w[2]},
		w_anode1180w = {(w_anode1180w[2] & w_data1016w[2]), (w_anode1180w[1] & (~ w_data1016w[1])), (w_anode1180w[0] & w_data1016w[0]), w_anode1120w[2]},
		w_anode1190w = {(w_anode1190w[2] & w_data1016w[2]), (w_anode1190w[1] & w_data1016w[1]), (w_anode1190w[0] & (~ w_data1016w[0])), w_anode1120w[2]},
		w_anode1200w = {(w_anode1200w[2] & w_data1016w[2]), (w_anode1200w[1] & w_data1016w[1]), (w_anode1200w[0] & w_data1016w[0]), w_anode1120w[2]},
		w_anode1211w = {(w_anode1211w[1] & data_wire[4]), (w_anode1211w[0] & (~ data_wire[3])), enable_wire},
		w_anode1220w = {(w_anode1220w[2] & (~ w_data1016w[2])), (w_anode1220w[1] & (~ w_data1016w[1])), (w_anode1220w[0] & (~ w_data1016w[0])), w_anode1211w[2]},
		w_anode1231w = {(w_anode1231w[2] & (~ w_data1016w[2])), (w_anode1231w[1] & (~ w_data1016w[1])), (w_anode1231w[0] & w_data1016w[0]), w_anode1211w[2]},
		w_anode1241w = {(w_anode1241w[2] & (~ w_data1016w[2])), (w_anode1241w[1] & w_data1016w[1]), (w_anode1241w[0] & (~ w_data1016w[0])), w_anode1211w[2]},
		w_anode1251w = {(w_anode1251w[2] & (~ w_data1016w[2])), (w_anode1251w[1] & w_data1016w[1]), (w_anode1251w[0] & w_data1016w[0]), w_anode1211w[2]},
		w_anode1261w = {(w_anode1261w[2] & w_data1016w[2]), (w_anode1261w[1] & (~ w_data1016w[1])), (w_anode1261w[0] & (~ w_data1016w[0])), w_anode1211w[2]},
		w_anode1271w = {(w_anode1271w[2] & w_data1016w[2]), (w_anode1271w[1] & (~ w_data1016w[1])), (w_anode1271w[0] & w_data1016w[0]), w_anode1211w[2]},
		w_anode1281w = {(w_anode1281w[2] & w_data1016w[2]), (w_anode1281w[1] & w_data1016w[1]), (w_anode1281w[0] & (~ w_data1016w[0])), w_anode1211w[2]},
		w_anode1291w = {(w_anode1291w[2] & w_data1016w[2]), (w_anode1291w[1] & w_data1016w[1]), (w_anode1291w[0] & w_data1016w[0]), w_anode1211w[2]},
		w_anode1302w = {(w_anode1302w[1] & data_wire[4]), (w_anode1302w[0] & data_wire[3]), enable_wire},
		w_anode1311w = {(w_anode1311w[2] & (~ w_data1016w[2])), (w_anode1311w[1] & (~ w_data1016w[1])), (w_anode1311w[0] & (~ w_data1016w[0])), w_anode1302w[2]},
		w_anode1322w = {(w_anode1322w[2] & (~ w_data1016w[2])), (w_anode1322w[1] & (~ w_data1016w[1])), (w_anode1322w[0] & w_data1016w[0]), w_anode1302w[2]},
		w_anode1332w = {(w_anode1332w[2] & (~ w_data1016w[2])), (w_anode1332w[1] & w_data1016w[1]), (w_anode1332w[0] & (~ w_data1016w[0])), w_anode1302w[2]},
		w_anode1342w = {(w_anode1342w[2] & (~ w_data1016w[2])), (w_anode1342w[1] & w_data1016w[1]), (w_anode1342w[0] & w_data1016w[0]), w_anode1302w[2]},
		w_anode1352w = {(w_anode1352w[2] & w_data1016w[2]), (w_anode1352w[1] & (~ w_data1016w[1])), (w_anode1352w[0] & (~ w_data1016w[0])), w_anode1302w[2]},
		w_anode1362w = {(w_anode1362w[2] & w_data1016w[2]), (w_anode1362w[1] & (~ w_data1016w[1])), (w_anode1362w[0] & w_data1016w[0]), w_anode1302w[2]},
		w_anode1372w = {(w_anode1372w[2] & w_data1016w[2]), (w_anode1372w[1] & w_data1016w[1]), (w_anode1372w[0] & (~ w_data1016w[0])), w_anode1302w[2]},
		w_anode1382w = {(w_anode1382w[2] & w_data1016w[2]), (w_anode1382w[1] & w_data1016w[1]), (w_anode1382w[0] & w_data1016w[0]), w_anode1302w[2]},
		w_data1016w = data_wire[2:0];
endmodule //RAM_decode


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=20 LPM_WIDTH=8 LPM_WIDTHS=5 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END

//synthesis_resources = lut 83 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  RAM_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [159:0]  data;
	output   [7:0]  result;
	input   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [159:0]  data;
	tri0   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n10_mux_dataout;
	wire	wire_l1_w1_n11_mux_dataout;
	wire	wire_l1_w1_n12_mux_dataout;
	wire	wire_l1_w1_n13_mux_dataout;
	wire	wire_l1_w1_n14_mux_dataout;
	wire	wire_l1_w1_n15_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w1_n8_mux_dataout;
	wire	wire_l1_w1_n9_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n10_mux_dataout;
	wire	wire_l1_w2_n11_mux_dataout;
	wire	wire_l1_w2_n12_mux_dataout;
	wire	wire_l1_w2_n13_mux_dataout;
	wire	wire_l1_w2_n14_mux_dataout;
	wire	wire_l1_w2_n15_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w2_n8_mux_dataout;
	wire	wire_l1_w2_n9_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n10_mux_dataout;
	wire	wire_l1_w3_n11_mux_dataout;
	wire	wire_l1_w3_n12_mux_dataout;
	wire	wire_l1_w3_n13_mux_dataout;
	wire	wire_l1_w3_n14_mux_dataout;
	wire	wire_l1_w3_n15_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w3_n8_mux_dataout;
	wire	wire_l1_w3_n9_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n10_mux_dataout;
	wire	wire_l1_w4_n11_mux_dataout;
	wire	wire_l1_w4_n12_mux_dataout;
	wire	wire_l1_w4_n13_mux_dataout;
	wire	wire_l1_w4_n14_mux_dataout;
	wire	wire_l1_w4_n15_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w4_n8_mux_dataout;
	wire	wire_l1_w4_n9_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n10_mux_dataout;
	wire	wire_l1_w5_n11_mux_dataout;
	wire	wire_l1_w5_n12_mux_dataout;
	wire	wire_l1_w5_n13_mux_dataout;
	wire	wire_l1_w5_n14_mux_dataout;
	wire	wire_l1_w5_n15_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w5_n8_mux_dataout;
	wire	wire_l1_w5_n9_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n10_mux_dataout;
	wire	wire_l1_w6_n11_mux_dataout;
	wire	wire_l1_w6_n12_mux_dataout;
	wire	wire_l1_w6_n13_mux_dataout;
	wire	wire_l1_w6_n14_mux_dataout;
	wire	wire_l1_w6_n15_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w6_n8_mux_dataout;
	wire	wire_l1_w6_n9_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n10_mux_dataout;
	wire	wire_l1_w7_n11_mux_dataout;
	wire	wire_l1_w7_n12_mux_dataout;
	wire	wire_l1_w7_n13_mux_dataout;
	wire	wire_l1_w7_n14_mux_dataout;
	wire	wire_l1_w7_n15_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w7_n8_mux_dataout;
	wire	wire_l1_w7_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w1_n4_mux_dataout;
	wire	wire_l2_w1_n5_mux_dataout;
	wire	wire_l2_w1_n6_mux_dataout;
	wire	wire_l2_w1_n7_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w2_n4_mux_dataout;
	wire	wire_l2_w2_n5_mux_dataout;
	wire	wire_l2_w2_n6_mux_dataout;
	wire	wire_l2_w2_n7_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w3_n4_mux_dataout;
	wire	wire_l2_w3_n5_mux_dataout;
	wire	wire_l2_w3_n6_mux_dataout;
	wire	wire_l2_w3_n7_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w4_n4_mux_dataout;
	wire	wire_l2_w4_n5_mux_dataout;
	wire	wire_l2_w4_n6_mux_dataout;
	wire	wire_l2_w4_n7_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w5_n4_mux_dataout;
	wire	wire_l2_w5_n5_mux_dataout;
	wire	wire_l2_w5_n6_mux_dataout;
	wire	wire_l2_w5_n7_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w6_n4_mux_dataout;
	wire	wire_l2_w6_n5_mux_dataout;
	wire	wire_l2_w6_n6_mux_dataout;
	wire	wire_l2_w6_n7_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w7_n4_mux_dataout;
	wire	wire_l2_w7_n5_mux_dataout;
	wire	wire_l2_w7_n6_mux_dataout;
	wire	wire_l2_w7_n7_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w1_n2_mux_dataout;
	wire	wire_l3_w1_n3_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w2_n2_mux_dataout;
	wire	wire_l3_w2_n3_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w3_n2_mux_dataout;
	wire	wire_l3_w3_n3_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w4_n2_mux_dataout;
	wire	wire_l3_w4_n3_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w5_n2_mux_dataout;
	wire	wire_l3_w5_n3_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w6_n2_mux_dataout;
	wire	wire_l3_w6_n3_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w7_n2_mux_dataout;
	wire	wire_l3_w7_n3_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w1_n1_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w2_n1_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w3_n1_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w4_n1_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w5_n1_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w6_n1_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w7_n1_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire	wire_l5_w1_n0_mux_dataout;
	wire	wire_l5_w2_n0_mux_dataout;
	wire	wire_l5_w3_n0_mux_dataout;
	wire	wire_l5_w4_n0_mux_dataout;
	wire	wire_l5_w5_n0_mux_dataout;
	wire	wire_l5_w6_n0_mux_dataout;
	wire	wire_l5_w7_n0_mux_dataout;
	wire  [495:0]  data_wire;
	wire  [7:0]  result_wire_ext;
	wire  [24:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[8] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[160];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[176];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[192];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[216] : data_wire[208];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[224];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[240];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[16];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[32];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[48];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[64];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[80];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[96];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[112];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[136] : data_wire[128];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[152] : data_wire[144];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[9] : data_wire[1];
	assign		wire_l1_w1_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[161];
	assign		wire_l1_w1_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[177];
	assign		wire_l1_w1_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[193];
	assign		wire_l1_w1_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[217] : data_wire[209];
	assign		wire_l1_w1_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[225];
	assign		wire_l1_w1_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[241];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[17];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[33];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[49];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[65];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[81];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[97];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[113];
	assign		wire_l1_w1_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[137] : data_wire[129];
	assign		wire_l1_w1_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[153] : data_wire[145];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[10] : data_wire[2];
	assign		wire_l1_w2_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[162];
	assign		wire_l1_w2_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[178];
	assign		wire_l1_w2_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[194];
	assign		wire_l1_w2_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[218] : data_wire[210];
	assign		wire_l1_w2_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[226];
	assign		wire_l1_w2_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[242];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[18];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[34];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[50];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[66];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[82];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[98];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[114];
	assign		wire_l1_w2_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[138] : data_wire[130];
	assign		wire_l1_w2_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[154] : data_wire[146];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[11] : data_wire[3];
	assign		wire_l1_w3_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[163];
	assign		wire_l1_w3_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[179];
	assign		wire_l1_w3_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[195];
	assign		wire_l1_w3_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[219] : data_wire[211];
	assign		wire_l1_w3_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[227];
	assign		wire_l1_w3_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[243];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[19];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[35];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[51];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[67];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[83];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[99];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[115];
	assign		wire_l1_w3_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[139] : data_wire[131];
	assign		wire_l1_w3_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[155] : data_wire[147];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[12] : data_wire[4];
	assign		wire_l1_w4_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[164];
	assign		wire_l1_w4_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[180];
	assign		wire_l1_w4_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[196];
	assign		wire_l1_w4_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[220] : data_wire[212];
	assign		wire_l1_w4_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[228];
	assign		wire_l1_w4_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[244];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[20];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[36];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[52];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[68];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[84];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[100];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[116];
	assign		wire_l1_w4_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[140] : data_wire[132];
	assign		wire_l1_w4_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[156] : data_wire[148];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[13] : data_wire[5];
	assign		wire_l1_w5_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[165];
	assign		wire_l1_w5_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[181];
	assign		wire_l1_w5_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[197];
	assign		wire_l1_w5_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[221] : data_wire[213];
	assign		wire_l1_w5_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[229];
	assign		wire_l1_w5_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[245];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[21];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[37];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[53];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[69];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[85];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[101];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[117];
	assign		wire_l1_w5_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[141] : data_wire[133];
	assign		wire_l1_w5_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[157] : data_wire[149];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[14] : data_wire[6];
	assign		wire_l1_w6_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[166];
	assign		wire_l1_w6_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[182];
	assign		wire_l1_w6_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[198];
	assign		wire_l1_w6_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[222] : data_wire[214];
	assign		wire_l1_w6_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[230];
	assign		wire_l1_w6_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[246];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[22];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[38];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[54];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[70];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[86];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[102];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[118];
	assign		wire_l1_w6_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[142] : data_wire[134];
	assign		wire_l1_w6_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[158] : data_wire[150];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[15] : data_wire[7];
	assign		wire_l1_w7_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[167];
	assign		wire_l1_w7_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[183];
	assign		wire_l1_w7_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[199];
	assign		wire_l1_w7_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[223] : data_wire[215];
	assign		wire_l1_w7_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[231];
	assign		wire_l1_w7_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[247];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[23];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[39];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[55];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[71];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[87];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[103];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[119];
	assign		wire_l1_w7_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[143] : data_wire[135];
	assign		wire_l1_w7_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[159] : data_wire[151];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[257] : data_wire[256];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[259] : data_wire[258];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[261] : data_wire[260];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[263] : data_wire[262];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[265] : data_wire[264];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[267] : data_wire[266];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[269] : data_wire[268];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[271] : data_wire[270];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[273] : data_wire[272];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[275] : data_wire[274];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[277] : data_wire[276];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[279] : data_wire[278];
	assign		wire_l2_w1_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[281] : data_wire[280];
	assign		wire_l2_w1_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[283] : data_wire[282];
	assign		wire_l2_w1_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[285] : data_wire[284];
	assign		wire_l2_w1_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[287] : data_wire[286];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[289] : data_wire[288];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[291] : data_wire[290];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[293] : data_wire[292];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[295] : data_wire[294];
	assign		wire_l2_w2_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[297] : data_wire[296];
	assign		wire_l2_w2_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[299] : data_wire[298];
	assign		wire_l2_w2_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[301] : data_wire[300];
	assign		wire_l2_w2_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[303] : data_wire[302];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[305] : data_wire[304];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[307] : data_wire[306];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[309] : data_wire[308];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[311] : data_wire[310];
	assign		wire_l2_w3_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[313] : data_wire[312];
	assign		wire_l2_w3_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[315] : data_wire[314];
	assign		wire_l2_w3_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[317] : data_wire[316];
	assign		wire_l2_w3_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[319] : data_wire[318];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[321] : data_wire[320];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[323] : data_wire[322];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[325] : data_wire[324];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[327] : data_wire[326];
	assign		wire_l2_w4_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[329] : data_wire[328];
	assign		wire_l2_w4_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[331] : data_wire[330];
	assign		wire_l2_w4_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[333] : data_wire[332];
	assign		wire_l2_w4_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[335] : data_wire[334];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[337] : data_wire[336];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[339] : data_wire[338];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[341] : data_wire[340];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[343] : data_wire[342];
	assign		wire_l2_w5_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[345] : data_wire[344];
	assign		wire_l2_w5_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[347] : data_wire[346];
	assign		wire_l2_w5_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[349] : data_wire[348];
	assign		wire_l2_w5_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[351] : data_wire[350];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[353] : data_wire[352];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[355] : data_wire[354];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[357] : data_wire[356];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[359] : data_wire[358];
	assign		wire_l2_w6_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[361] : data_wire[360];
	assign		wire_l2_w6_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[363] : data_wire[362];
	assign		wire_l2_w6_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[365] : data_wire[364];
	assign		wire_l2_w6_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[367] : data_wire[366];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[369] : data_wire[368];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[371] : data_wire[370];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[373] : data_wire[372];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[375] : data_wire[374];
	assign		wire_l2_w7_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[377] : data_wire[376];
	assign		wire_l2_w7_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[379] : data_wire[378];
	assign		wire_l2_w7_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[381] : data_wire[380];
	assign		wire_l2_w7_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[383] : data_wire[382];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[385] : data_wire[384];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[387] : data_wire[386];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[389] : data_wire[388];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[391] : data_wire[390];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[393] : data_wire[392];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[395] : data_wire[394];
	assign		wire_l3_w1_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[397] : data_wire[396];
	assign		wire_l3_w1_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[399] : data_wire[398];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[401] : data_wire[400];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[403] : data_wire[402];
	assign		wire_l3_w2_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[405] : data_wire[404];
	assign		wire_l3_w2_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[407] : data_wire[406];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[409] : data_wire[408];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[411] : data_wire[410];
	assign		wire_l3_w3_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[413] : data_wire[412];
	assign		wire_l3_w3_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[415] : data_wire[414];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[417] : data_wire[416];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[419] : data_wire[418];
	assign		wire_l3_w4_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[421] : data_wire[420];
	assign		wire_l3_w4_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[423] : data_wire[422];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[425] : data_wire[424];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[427] : data_wire[426];
	assign		wire_l3_w5_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[429] : data_wire[428];
	assign		wire_l3_w5_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[431] : data_wire[430];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[433] : data_wire[432];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[435] : data_wire[434];
	assign		wire_l3_w6_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[437] : data_wire[436];
	assign		wire_l3_w6_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[439] : data_wire[438];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[441] : data_wire[440];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[443] : data_wire[442];
	assign		wire_l3_w7_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[445] : data_wire[444];
	assign		wire_l3_w7_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[447] : data_wire[446];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[449] : data_wire[448];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[451] : data_wire[450];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[453] : data_wire[452];
	assign		wire_l4_w1_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[455] : data_wire[454];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[457] : data_wire[456];
	assign		wire_l4_w2_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[459] : data_wire[458];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[461] : data_wire[460];
	assign		wire_l4_w3_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[463] : data_wire[462];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[465] : data_wire[464];
	assign		wire_l4_w4_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[467] : data_wire[466];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[469] : data_wire[468];
	assign		wire_l4_w5_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[471] : data_wire[470];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[473] : data_wire[472];
	assign		wire_l4_w6_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[475] : data_wire[474];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[477] : data_wire[476];
	assign		wire_l4_w7_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[479] : data_wire[478];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[481] : data_wire[480];
	assign		wire_l5_w1_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[483] : data_wire[482];
	assign		wire_l5_w2_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[485] : data_wire[484];
	assign		wire_l5_w3_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[487] : data_wire[486];
	assign		wire_l5_w4_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[489] : data_wire[488];
	assign		wire_l5_w5_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[491] : data_wire[490];
	assign		wire_l5_w6_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[493] : data_wire[492];
	assign		wire_l5_w7_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[495] : data_wire[494];
	assign
		data_wire = {wire_l4_w7_n1_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n1_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n1_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n1_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n1_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n1_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n1_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w7_n3_mux_dataout, wire_l3_w7_n2_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n3_mux_dataout, wire_l3_w6_n2_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n3_mux_dataout, wire_l3_w5_n2_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n3_mux_dataout, wire_l3_w4_n2_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n3_mux_dataout, wire_l3_w3_n2_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n3_mux_dataout, wire_l3_w2_n2_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n3_mux_dataout, wire_l3_w1_n2_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w7_n7_mux_dataout, wire_l2_w7_n6_mux_dataout, wire_l2_w7_n5_mux_dataout, wire_l2_w7_n4_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n7_mux_dataout, wire_l2_w6_n6_mux_dataout, wire_l2_w6_n5_mux_dataout, wire_l2_w6_n4_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n7_mux_dataout, wire_l2_w5_n6_mux_dataout, wire_l2_w5_n5_mux_dataout, wire_l2_w5_n4_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n7_mux_dataout, wire_l2_w4_n6_mux_dataout, wire_l2_w4_n5_mux_dataout, wire_l2_w4_n4_mux_dataout
, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n7_mux_dataout, wire_l2_w3_n6_mux_dataout, wire_l2_w3_n5_mux_dataout, wire_l2_w3_n4_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n7_mux_dataout, wire_l2_w2_n6_mux_dataout, wire_l2_w2_n5_mux_dataout, wire_l2_w2_n4_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n7_mux_dataout, wire_l2_w1_n6_mux_dataout, wire_l2_w1_n5_mux_dataout, wire_l2_w1_n4_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w7_n15_mux_dataout, wire_l1_w7_n14_mux_dataout, wire_l1_w7_n13_mux_dataout, wire_l1_w7_n12_mux_dataout, wire_l1_w7_n11_mux_dataout, wire_l1_w7_n10_mux_dataout, wire_l1_w7_n9_mux_dataout, wire_l1_w7_n8_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n15_mux_dataout, wire_l1_w6_n14_mux_dataout, wire_l1_w6_n13_mux_dataout, wire_l1_w6_n12_mux_dataout, wire_l1_w6_n11_mux_dataout, wire_l1_w6_n10_mux_dataout, wire_l1_w6_n9_mux_dataout, wire_l1_w6_n8_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n15_mux_dataout, wire_l1_w5_n14_mux_dataout, wire_l1_w5_n13_mux_dataout, wire_l1_w5_n12_mux_dataout, wire_l1_w5_n11_mux_dataout, wire_l1_w5_n10_mux_dataout, wire_l1_w5_n9_mux_dataout, wire_l1_w5_n8_mux_dataout
, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n15_mux_dataout, wire_l1_w4_n14_mux_dataout, wire_l1_w4_n13_mux_dataout, wire_l1_w4_n12_mux_dataout, wire_l1_w4_n11_mux_dataout, wire_l1_w4_n10_mux_dataout, wire_l1_w4_n9_mux_dataout, wire_l1_w4_n8_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n15_mux_dataout, wire_l1_w3_n14_mux_dataout, wire_l1_w3_n13_mux_dataout, wire_l1_w3_n12_mux_dataout, wire_l1_w3_n11_mux_dataout, wire_l1_w3_n10_mux_dataout, wire_l1_w3_n9_mux_dataout, wire_l1_w3_n8_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n15_mux_dataout, wire_l1_w2_n14_mux_dataout, wire_l1_w2_n13_mux_dataout, wire_l1_w2_n12_mux_dataout, wire_l1_w2_n11_mux_dataout, wire_l1_w2_n10_mux_dataout, wire_l1_w2_n9_mux_dataout, wire_l1_w2_n8_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n15_mux_dataout, wire_l1_w1_n14_mux_dataout, wire_l1_w1_n13_mux_dataout, wire_l1_w1_n12_mux_dataout, wire_l1_w1_n11_mux_dataout, wire_l1_w1_n10_mux_dataout, wire_l1_w1_n9_mux_dataout, wire_l1_w1_n8_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout
, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, {96{1'b0}}, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l5_w7_n0_mux_dataout, wire_l5_w6_n0_mux_dataout, wire_l5_w5_n0_mux_dataout, wire_l5_w4_n0_mux_dataout, wire_l5_w3_n0_mux_dataout, wire_l5_w2_n0_mux_dataout, wire_l5_w1_n0_mux_dataout, wire_l5_w0_n0_mux_dataout},
		sel_wire = {sel[4], {5{1'b0}}, sel[3], {5{1'b0}}, sel[2], {5{1'b0}}, sel[1], {5{1'b0}}, sel[0]};
endmodule //RAM_mux

//synthesis_resources = lut 155 M10K 160 reg 10 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  RAM_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	rden_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [17:0]  address_a;
	input   clock0;
	input   [7:0]  data_a;
	output   [7:0]  q_a;
	input   rden_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [7:0]  data_a;
	tri1   rden_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[4:0]	address_reg_a;
	reg	[4:0]	out_address_reg_a;
	wire  [19:0]   wire_decode3_eq;
	wire  [19:0]   wire_rden_decode_eq;
	wire  [7:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [0:0]   wire_ram_block1a_128portadataout;
	wire  [0:0]   wire_ram_block1a_129portadataout;
	wire  [0:0]   wire_ram_block1a_130portadataout;
	wire  [0:0]   wire_ram_block1a_131portadataout;
	wire  [0:0]   wire_ram_block1a_132portadataout;
	wire  [0:0]   wire_ram_block1a_133portadataout;
	wire  [0:0]   wire_ram_block1a_134portadataout;
	wire  [0:0]   wire_ram_block1a_135portadataout;
	wire  [0:0]   wire_ram_block1a_136portadataout;
	wire  [0:0]   wire_ram_block1a_137portadataout;
	wire  [0:0]   wire_ram_block1a_138portadataout;
	wire  [0:0]   wire_ram_block1a_139portadataout;
	wire  [0:0]   wire_ram_block1a_140portadataout;
	wire  [0:0]   wire_ram_block1a_141portadataout;
	wire  [0:0]   wire_ram_block1a_142portadataout;
	wire  [0:0]   wire_ram_block1a_143portadataout;
	wire  [0:0]   wire_ram_block1a_144portadataout;
	wire  [0:0]   wire_ram_block1a_145portadataout;
	wire  [0:0]   wire_ram_block1a_146portadataout;
	wire  [0:0]   wire_ram_block1a_147portadataout;
	wire  [0:0]   wire_ram_block1a_148portadataout;
	wire  [0:0]   wire_ram_block1a_149portadataout;
	wire  [0:0]   wire_ram_block1a_150portadataout;
	wire  [0:0]   wire_ram_block1a_151portadataout;
	wire  [0:0]   wire_ram_block1a_152portadataout;
	wire  [0:0]   wire_ram_block1a_153portadataout;
	wire  [0:0]   wire_ram_block1a_154portadataout;
	wire  [0:0]   wire_ram_block1a_155portadataout;
	wire  [0:0]   wire_ram_block1a_156portadataout;
	wire  [0:0]   wire_ram_block1a_157portadataout;
	wire  [0:0]   wire_ram_block1a_158portadataout;
	wire  [0:0]   wire_ram_block1a_159portadataout;
	wire  [4:0]  address_a_sel;
	wire  [17:0]  address_a_wire;
	wire  [4:0]  rden_decode_addr_sel_a;
	wire  [4:0]  w_addr_val_a5w;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		if (rden_a == 1'b1)   address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	RAM_decode   decode3
	( 
	.data(address_a_wire[17:13]),
	.enable(wren_a),
	.eq(wire_decode3_eq));
	RAM_decode   rden_decode
	( 
	.data(w_addr_val_a5w),
	.enable((wren_a | rden_a)),
	.eq(wire_rden_decode_eq));
	RAM_mux   mux2
	( 
	.data({wire_ram_block1a_159portadataout[0], wire_ram_block1a_158portadataout[0], wire_ram_block1a_157portadataout[0], wire_ram_block1a_156portadataout[0], wire_ram_block1a_155portadataout[0], wire_ram_block1a_154portadataout[0], wire_ram_block1a_153portadataout[0], wire_ram_block1a_152portadataout[0], wire_ram_block1a_151portadataout[0], wire_ram_block1a_150portadataout[0], wire_ram_block1a_149portadataout[0], wire_ram_block1a_148portadataout[0], wire_ram_block1a_147portadataout[0], wire_ram_block1a_146portadataout[0], wire_ram_block1a_145portadataout[0], wire_ram_block1a_144portadataout[0], wire_ram_block1a_143portadataout[0], wire_ram_block1a_142portadataout[0], wire_ram_block1a_141portadataout[0], wire_ram_block1a_140portadataout[0], wire_ram_block1a_139portadataout[0], wire_ram_block1a_138portadataout[0], wire_ram_block1a_137portadataout[0], wire_ram_block1a_136portadataout[0], wire_ram_block1a_135portadataout[0], wire_ram_block1a_134portadataout[0], wire_ram_block1a_133portadataout[0], wire_ram_block1a_132portadataout[0], wire_ram_block1a_131portadataout[0], wire_ram_block1a_130portadataout[0], wire_ram_block1a_129portadataout[0], wire_ram_block1a_128portadataout[0], wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0]
, wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0]
, wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(out_address_reg_a));
	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "../../RAM/image.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h000000000000000000000000000000000000000000000002EE58DBC9D1FE85A804A408F251D24746000000000000000000000000000000000000000000000000000000000000000000002CC626B1CC747F76C09F9E092C89BD4000000000000000000000000000000000000000000000000000000000000000000000011D4AE221274B7461F34258C82E00000000000000000000000000000000000000000000000000000000000000000000000000000053C7050728EBE21C030000000000000000000000000000000000000000000000000000000000000000000000000000000000000901D18169E780000000000000000000000000000000000000000000,
		ram_block1a_0.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000001D4D1EB88840E680751BC7C387700413AFE0F3B59100000000000000000000000000000000000000000000000000000000000406D8B4811968976C37F7EC7F30809DD3A84D7C74000000000000000000000000000000000000000000000000000000000000FD52B10DBA6F587B3EF5FAFF013119F308DD70E000000000000000000000000000000000000000000000000000000000000025C009E7FF761BC8FB21EAFFF0C018FE3C60248000000000000000000000000000000000000000000000000000000000000000042421207123E02A3B4DBF7FC1D4606CA12000000000000000000,
		ram_block1a_0.mem_init2 = 2048'h5EB214A83648000000000000000000000000000000000000000000000000000001384C20D1BCB4EA1B0B845DA57425D54386C3BDE7C8AFE000000000000000000000000000000000000000000000000000000087D475DA94CF95CF351EBD2F741429A1866EAE7E56F8E00000000000000000000000000000000000000000000000000000001595F548ABC2BA69702EE9681FF87A12E18EABA9FE030000000000000000000000000000000000000000000000000000000000EEA5FB2407904ABBC8384A438030442AA64396984400000000000000000000000000000000000000000000000000000000025B8A0CAF9E8C6DBA8E7581483C37440E93B345838E00,
		ram_block1a_0.mem_init3 = 2048'hEB2192D589D3BE13D7E8671300000000000000000000000000000000000000000000000000001F25703AF504A36F002943F076ECC2DD664DF7682AE4749FC00000000000000000000000000000000000000000000000000013A2C45B7D98BB054F6ECA1F4FF600803F861598A031D26B000000000000000000000000000000000000000000000000000002CEE386B5AF421CF81BDBA26C97501F0853A7F6C6CB616900000000000000000000000000000000000000000000000000000F9E050DC821B05EFAFBDAB3AE0CD1D239B354E0DA4F44C8000000000000000000000000000000000000000000000000000000985BB9BF51BAEE71B20B434B77642C7CE8,
		ram_block1a_0.operation_mode = "single_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_byte_enable_mask_width = 1,
		ram_block1a_0.port_a_byte_size = 1,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 160000,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "../../RAM/image.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h000000000000000000000000000000000000000000000002B493E3F9DFFFD2D80BBBF83E744E2346000000000000000000000000000000000000000000000000000000000000000000006588C6CD2C07F74B006C50192892BE8000000000000000000000000000000000000000000000000000000000000000000000017B1BFEF1F83C85003F74E62D0E0000000000000000000000000000000000000000000000000000000000000000000000000000007ED9E233F8F70318C4000000000000000000000000000000000000000000000000000000000000000000000000000000000000155F32C1F8E400000000000000000000000000000000000000000000,
		ram_block1a_1.mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000015D806E70FBFFF1007586EFC78800793300DF3B78F000000000000000000000000000000000000000000000000000000000004B3F4530A47090F6C4A21E03F3FFF9FEC75685F84000000000000000000000000000000000000000000000000000000000000A15A36C1CFF1B8793DC1FBFFFE0319F30547D0C000000000000000000000000000000000000000000000000000000000000029DC09200919E40151700BFFFF3C180046207B80000000000000000000000000000000000000000000000000000000000000008137E1071F3C7303FF81BF0E0004FE9EB4A000000000000000000,
		ram_block1a_1.mem_init2 = 2048'h8A38157800AC00000000000000000000000000000000000000000000000000000073396D78224FFA0B432B4E4097FCCB83F09B57F098D250000000000000000000000000000000000000000000000000000000933F3006C9800E5422CC93C84803EFC1002C64EE625DA000000000000000000000000000000000000000000000000000000034A9C62CDB676C6E8DAA45B13C07FDD336FB564643AD00000000000000000000000000000000000000000000000000000000095DC96FCF6C489472E1C21BBFFFFF87C9F4E3EEF98400000000000000000000000000000000000000000000000000000000011358538A8D7B3682DA1B98743FFF800F79494A025600,
		ram_block1a_1.mem_init3 = 2048'h53D56C73A202820422820ADBE00000000000000000000000000000000000000000000000000028E25A2F7379865498AD84B45343EEFD102BB1AF299273ED40000000000000000000000000000000000000000000000000000D14233998D7E075FA63290AD7894A60216F738A3649DE9F800000000000000000000000000000000000000000000000000007FE0DCCEF6E2388311D666B0098B7FEAD811D510D8B83AA00000000000000000000000000000000000000000000000000000BEC1033A773F4F9D631A5A259A2E3F2866C4E05124FAB1E000000000000000000000000000000000000000000000000000002C8ABB869060728BE8A667E3E1BC3DE7FEF,
		ram_block1a_1.operation_mode = "single_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_byte_enable_mask_width = 1,
		ram_block1a_1.port_a_byte_size = 1,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 160000,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "../../RAM/image.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h000000000000000000000000000000000000000000000002C91003F9DFFFD8280FBFF8FE707E0ED50000000000000000000000000000000000000000000000000000000000000000000013E3F9020C07FDD4000C2FE6D7CE57200000000000000000000000000000000000000000000000000000000000000000000001D2E50111FFF09A0000FFFF8C0E00000000000000000000000000000000000000000000000000000000000000000000000000000060A1FFFE51F01CC687000000000000000000000000000000000000000000000000000000000000000000000000000000000000051E2DE111DC80000000000000000000000000000000000000000000,
		ram_block1a_2.mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000014AC1E800800000FC4ACC5FFFFFFF86CC0097C4C61000000000000000000000000000000000000000000000000000000000005521C100380F6009ADD9E1FC0C000600004FFAD0C000000000000000000000000000000000000000000000000000000000000A9A23001F1FE0789EC3E04000000E60CFC88B410000000000000000000000000000000000000000000000000000000000000243809200F1FFFF9A0FFF4000003E7FFFE49D780000000000000000000000000000000000000000000000000000000000000017D07E1071F3FF3F5FFFE40F1FFFBFF7CAA2000000000000000000,
		ram_block1a_2.mem_init2 = 2048'h7BEF1BB86D5400000000000000000000000000000000000000000000000000000018D2CF7EDE3FF59263AFA6BC08033FFC00D35FFF18E300000000000000000000000000000000000000000000000000000000E3E58F05FF7FFFC9E4D4199040001001FFD6F3F18305200000000000000000000000000000000000000000000000000000001EAFAF20317FE07D21069AF9FFFFFFEC30E0847F81300000000000000000000000000000000000000000000000000000000002CF36E0CA0C3FFB05912C1C00000007F700100F0208000000000000000000000000000000000000000000000000000000000171D7C0430C00C65402E3E07C3FFFFFF0023EB0125600,
		ram_block1a_2.mem_init3 = 2048'h816C97EFBAC0F5B41BBE74A50000000000000000000000000000000000000000000000000000001E6277557712DBBE21925FB08F9DFD0F6836C03E1E6933C000000000000000000000000000000000000000000000000000080FF7BEC9E64477A763ABBDAE023BE01E9C67C45639E01A00000000000000000000000000000000000000000000000000000C01ED85A4FE6E85C59E553B4F23AFFE12770CAFA90BF69800000000000000000000000000000000000000000000000000000A73CBF22B73785C4B2D80E3EBDF7FF20038F9FB698FFE3C000000000000000000000000000000000000000000000000000000D7567B4333DB3AB21FF00EC63C3FFE7FF0,
		ram_block1a_2.operation_mode = "single_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_byte_enable_mask_width = 1,
		ram_block1a_2.port_a_byte_size = 1,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 160000,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "../../RAM/image.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h000000000000000000000000000000000000000000000000FC1FFC06200024F7F04007018FBE0E29000000000000000000000000000000000000000000000000000000000000000000002FFBFFFFF3F8027FFFF3FFFFFFFE0D400000000000000000000000000000000000000000000000000000000000000000000001B3FFFFF1FFFF4F00007FFF8CEE0000000000000000000000000000000000000000000000000000000000000000000000000000000081FFFC19F000017F00000000000000000000000000000000000000000000000000000000000000000000000000000000000015E00161E9E380000000000000000000000000000000000000000000,
		ram_block1a_3.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000001093E17FF000000022D3480000000000000FE003AF000000000000000000000000000000000000000000000000000000000007CDE3EFFC00000001AB0000000000000007701D280000000000000000000000000000000000000000000000000000000000005DFDCFFE0000000A380000000000000001E78FA000000000000000000000000000000000000000000000000000000000000011FFF6DFF0E000050E0000000000000000261C80000000000000000000000000000000000000000000000000000000000000017D381EF8E0C00C4A00000000000000FD97A000000000000000000,
		ram_block1a_3.mem_init2 = 2048'h25301FC79B08000000000000000000000000000000000000000000000000000001843FD081FE00006EC5EB70440000000000C077FFE73890000000000000000000000000000000000000000000000000000000840A00F800FFFFCE72369F0040000001FFF0EBFFFCF3A0000000000000000000000000000000000000000000000000000000275CC0DFCD001F9A1F2BBF19FFFFFFFFCF07187FFF0A800000000000000000000000000000000000000000000000000000000DA1C01FFC0C00071EBDF97FFFFFFFF800005C0FF874000000000000000000000000000000000000000000000000000000000226203FFC0C0005F7E0FD1F83C000000002EC000F6A00,
		ram_block1a_3.mem_init3 = 2048'h0380800045C0B76BDCD180BA20000000000000000000000000000000000000000000000000000C01B2C67CD5D7A64FDE176033030002FF14DA2030A1801D40000000000000000000000000000000000000000000000000001E0019766183318C779C2D6055CC041FFF82ADBFE74603AE80000000000000000000000000000000000000000000000000000F001209600D97F91DE0698296A84001FFF024A031F407E800000000000000000000000000000000000000000000000000000F801BFF58F3016F7091B6C04180000DFFC79DBF8FF00042000000000000000000000000000000000000000000000000000000E009889F0C5B34BD4BD31AC40000018000,
		ram_block1a_3.operation_mode = "single_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_byte_enable_mask_width = 1,
		ram_block1a_3.port_a_byte_size = 1,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 160000,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "../../RAM/image.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h00000000000000000000000000000000000000000000000303E00000000000C0000000000001F1FD000000000000000000000000000000000000000000000000000000000000000000003804000000000080000000000001F82000000000000000000000000000000000000000000000000000000000000000000000015C00000E000110FFFF800073EE0000000000000000000000000000000000000000000000000000000000000000000000000000007F7E0000DE0FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000001A000161861FC0000000000000000000000000000000000000000000,
		ram_block1a_4.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000001E4000000000000012AF000000000000000CC00021000000000000000000000000000000000000000000000000000000000006E800000000000004F60000000000000007C002180000000000000000000000000000000000000000000000000000000000001A0000000000000924000000000000000198785000000000000000000000000000000000000000000000000000000000000036000000000000012C00000000000000004FE2800000000000000000000000000000000000000000000000000000000000000182C000000000003000000000000000020BA000000000000000000,
		ram_block1a_4.mem_init2 = 2048'hF5401FFFF838000000000000000000000000000000000000000000000000000001E01BC00001FFFFF41408C9A7FFFFFFFFFF39A7FFFFF870000000000000000000000000000000000000000000000000000000F80800000000003C83056B1FBFFFFFFE000AA3FFFFF060000000000000000000000000000000000000000000000000000000381E000001000007BA18C126000000000002407FFF21800000000000000000000000000000000000000000000000000000000F030000000C0000E218F900000000000000400FF8C20000000000000000000000000000000000000000000000000000000003CA0000000C0004089AD000000000000002F00003C600,
		ram_block1a_4.mem_init3 = 2048'hF0395FFFFFC0AFE01F1FFFCEC0000000000000000000000000000000000000000000000000003000114D1FAA227B8FFFD73FF5D3FFFFFF0356E03F3FFFFC80000000000000000000000000000000000000000000000000001000125A120040CF37FFE2FFF737FFFFFF81987FF87FFF190000000000000000000000000000000000000000000000000000080017C3380C07EAA3FFAB7D8737FFFFFFF0E95FC1FFFC2600000000000000000000000000000000000000000000000000000C0011ECFFF30077E5FE62BF1EFFFFFFFFFF8C800FFFFFDC00000000000000000000000000000000000000000000000000000100148400FFDB3F43E428A4F9FFFFFFFFFF,
		ram_block1a_4.operation_mode = "single_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_byte_enable_mask_width = 1,
		ram_block1a_4.port_a_byte_size = 1,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 160000,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "../../RAM/image.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000180000000000000000100000000000000000000000000000000000000000000000000000000000000000000400000000000018000000000000007E00000000000000000000000000000000000000000000000000000000000000000000001700000000001C000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFEE1FFFF80000000000000000000000000000000000000000000,
		ram_block1a_5.mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000010A000000000000008CB800000000000000FC000200000000000000000000000000000000000000000000000000000000000008000000000000002800000000000000006800004000000000000000000000000000000000000000000000000000000000000D00000000000000814000000000000000120002000000000000000000000000000000000000000000000000000000000000038000000000000011C000000000000000060008000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000582000000000000000000,
		ram_block1a_5.mem_init2 = 2048'h05801FFFFE000000000000000000000000000000000000000000000000000000000011C00000000005CC1C00D8000000000001E7FFFFF8000000000000000000000000000000000000000000000000000000008004000000000000F90408E0000000000000C3FFFFF00000000000000000000000000000000000000000000000000000000000140000010000005F8B11C0000000000003507FFF200000000000000000000000000000000000000000000000000000000000090000000C000000758380000000000000E00FF8C10000000000000000000000000000000000000000000000000000000000080000000C000400A56E00000000000002B80003C200,
		ram_block1a_5.mem_init3 = 2048'h0CF32000003F1E1FE01FFFDE200000000000000000000000000000000000000000000000000020001D431FFC43F9700021C005BC000000FFAE1FC03FFFFC400000000000000000000000000000000000000000000000000000001CC9E3FF8110680017400CE00000007FC600007FFF98800000000000000000000000000000000000000000000000000000001ADF3FF3F8F3D80015401BC00000000FC58001FFFF2100000000000000000000000000000000000000000000000000000C001AE0000CFF87A2801CC0C3000000000069800FFFFD42000000000000000000000000000000000000000000000000000002001980000024C019201FC1160000000000,
		ram_block1a_5.operation_mode = "single_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_byte_enable_mask_width = 1,
		ram_block1a_5.port_a_byte_size = 1,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 160000,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "../../RAM/image.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000140000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000000000001900000000001C000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000040000000000000000000000000000000000000000000,
		ram_block1a_6.mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000010E00000000000000300000000000000000E400020000000000000000000000000000000000000000000000000000000000000E00000000000000008000000000000000740000000000000000000000000000000000000000000000000000000000000000070000000000000084C0000000000000001E0001000000000000000000000000000000000000000000000000000000000000030000000000000012400000000000000006001800000000000000000000000000000000000000000000000000000000000000000000000000000240000000000000000182000000000000000000,
		ram_block1a_6.mem_init2 = 2048'h06401FFFFE04000000000000000000000000000000000000000000000000000000001FC00000000007BC08824000000000000227FFFFF800000000000000000000000000000000000000000000000000000000000A000000000000FF008C8000000000000323FFFFF000000000000000000000000000000000000000000000000000000000001A0000010000001C8C9F00000000000003B07FFF2000000000000000000000000000000000000000000000000000000000000F0000000C000003FA7800000000000000900FF8C000000000000000000000000000000000000000000000000000000000000E0000000C000400D82000000000000002C80003C000,
		ram_block1a_6.mem_init3 = 2048'h0158000000000A00001FFFFE000000000000000000000000000000000000000000000000000000001EC0E0007C070000080006E0000000002000003FFFFC000000000000000000000000000000000000000000000000000000001FC7FC0001E0E00008001E00000000001100007FFF98000000000000000000000000000000000000000000000000000000001DC0C00000FC08000A002200000000000A8001FFFF20000000000000000000000000000000000000000000000000000008001DE000000007C7800B80A000000000000E000FFFFF40000000000000000000000000000000000000000000000000000000001F800000000016E00881000000000000,
		ram_block1a_6.operation_mode = "single_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_byte_enable_mask_width = 1,
		ram_block1a_6.port_a_byte_size = 1,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 160000,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "../../RAM/image.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFE3FFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000001EFFFFFFFFFFE3FFFFFFFFFFFEE0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE1FFFFC0000000000000000000000000000000000000000000,
		ram_block1a_7.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000F1FFFFFFFFFFFFFFC07FFFFFFFFFFFFFFF03FFFDF0000000000000000000000000000000000000000000000000000000000071FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF83FFFFC0000000000000000000000000000000000000000000000000000000000008FFFFFFFFFFFFFF783FFFFFFFFFFFFFFFE1FFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFF9FFF8000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFE78000000000000000000,
		ram_block1a_7.mem_init2 = 2048'hF83FE00001FC000000000000000000000000000000000000000000000000000001FFE03FFFFFFFFFF803F07C3FFFFFFFFFFFFC18000007F0000000000000000000000000000000000000000000000000000000FFF1FFFFFFFFFFFF00F8707FFFFFFFFFFFFC1C00000FE00000000000000000000000000000000000000000000000000000003FE1FFFFFEFFFFFFE07060FFFFFFFFFFFFFC0F8000DF800000000000000000000000000000000000000000000000000000000FF0FFFFFFF3FFFFFC0007FFFFFFFFFFFFFF0FF0073F0000000000000000000000000000000000000000000000000000000003F1FFFFFFF3FFFBFF001FFFFFFFFFFFFFFD07FFFC3E00,
		ram_block1a_7.mem_init3 = 2048'hFE3FFFFFFFFFC1FFFFE00001E0000000000000000000000000000000000000000000000000003FFFE03FFFFF8000FFFFF0FFF87FFFFFFFFFC1FFFFC00003C0000000000000000000000000000000000000000000000000001FFFE03FFFFFFE001FFFF0FFE1FFFFFFFFFFE0FFFF80006780000000000000000000000000000000000000000000000000000FFFE03FFFFFFF0007FFF0FFCDFFFFFFFFFFF07FFE0000DF00000000000000000000000000000000000000000000000000000FFFE01FFFFFFFF8007FF07F1FFFFFFFFFFFF07FF00000BE000000000000000000000000000000000000000000000000000003FFE07FFFFFFFFFE01FF07E3FFFFFFFFFFF,
		ram_block1a_7.operation_mode = "single_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_byte_enable_mask_width = 1,
		ram_block1a_7.port_a_byte_size = 1,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 160000,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "../../RAM/image.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hAC286254F1C9FC49E87F2B70AAA55AEA47005400000000000000000000000000000000000000000000000001A863B7C26822BBA11FD1E53B6394E504053C211A6D9C601DC000000000000000000000000000000000000000000000000000B86BD8F29DC7844DCBD62E94F22761C1DAAC0C6F12B471D1380000000000000000000000000000000000000000000000000003598681C0D576B70644DFC9A39B647EF8AD94A402A0FC37E40000000000000000000000000000000000000000000000000024B20D74A93C0D3EBD9B71BC80A16B95BBEDE4E889F14CFFD000000000000000000000000000000000000000000000000000547573119E050B2F3F1E7E55,
		ram_block1a_8.mem_init1 = 2048'h10BEB1C577834ECC25DA6AB95C5B78E408152845F5AACC099E0000000000000000000000000000000000000000000000000BD0371CD9C8B128721192C0B95F1764C0AED39BB6362C1F39CF0000000000000000000000000000000000000000000000001F983A0D732C6D7ADD290C6F340E027FD290BB03705A7347B5EF00000000000000000000000000000000000000000000000001400AE6E919574F3F29A1CADD5D047DDA413468FF136ACE1ED0000000000000000000000000000000000000000000000000049E709A387349FE3886661C56EC9E00526BC8B93A9C35E123E200000000000000000000000000000000000000000000000003D938D5B32F4C,
		ram_block1a_8.mem_init2 = 2048'h0000000000416A116777BFE997B470267D53DAFB3DA70F461DB6B577A2B73900000000000000000000000000000000000000000000000049BC5A049B8A2E224308B438FA1B1CFAB6BD098E3FADCEBE66984000000000000000000000000000000000000000000000009169469C233E78C055C7208DD111C7AC16C4203D9574573D785F0000000000000000000000000000000000000000000000003722959BD37B053B78A09AD162AAD6BAD012A7BC153ACEFD6FDD0000000000000000000000000000000000000000000000003FD9B5992164D0273CE7A07E9103BEC0B268F6C77032F0BB261B8000000000000000000000000000000000000000000000002D,
		ram_block1a_8.mem_init3 = 2048'h0000000000000000000000479BCD18AEB642A9C12CB1E1506755F3F65A40CF7CDE102501E5800000000000000000000000000000000000000000000000031653897754847045858CAA74AE979BD3E8ADE2F7372EBE38A7B000000000000000000000000000000000000000000000014B636B6E03B70F0C034180B2697EE7759C2025737BC3C460189FA80000000000000000000000000000000000000000000000E8E28A92907D5142309ED84CD0155FE1E75F2E4DC61C969A36A3400000000000000000000000000000000000000000000001A0D1C6B6E8F77007FCADDBECF6F4D7F8E74FA2C0AFFECB99AD6C90000000000000000000000000000000000000,
		ram_block1a_8.operation_mode = "single_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_byte_enable_mask_width = 1,
		ram_block1a_8.port_a_byte_size = 1,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 160000,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "../../RAM/image.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h84CFFB9850B9F014078F206520D9E044F0FE9400000000000000000000000000000000000000000000000000FE7B3CA18E1C8E7EE7E5D863A5A0488819F804F2E3C0C0B5B00000000000000000000000000000000000000000000000000106B8CC5C17D0FF5DF3E42320F8001656666D3262AB0291A3C8000000000000000000000000000000000000000000000000017EE9B9CC9F8086657A7990A14D5068CD2E1346691124845F14000000000000000000000000000000000000000000000000001846253DCC2EE10398028EB63391867D551851DB19877430300000000000000000000000000000000000000000000000000040C7550C485EFCB8288C74A5,
		ram_block1a_9.mem_init1 = 2048'hAE55AFEC17FB70F2C72BA2AB71389803FC8DE8D29FC5EE146900000000000000000000000000000000000000000000000013DE251D55BE02D1FC1CE3AF42014281A622AA96C776F93EED190000000000000000000000000000000000000000000000001CE61FA7867EC88CE23276838A400999B6CC69FBF5335A6FFD860000000000000000000000000000000000000000000000000B5A11CD80FFA18D00323B53B088264E86FA6A20ACFC9BE80A9600000000000000000000000000000000000000000000000003A48C0450C28ED8C09BBB822DE11AD855DF9C5126D990E7942C000000000000000000000000000000000000000000000000038DC190F34EE2,
		ram_block1a_9.mem_init2 = 2048'h000000000086387742B52EFE143BEB45AA9E0EBBFC2EF7D11C989BDA4BC67D400000000000000000000000000000000000000000000000CA850259DFC6F65C7DE94B38898D5CF233CCA45C6FD3EB0B9832A00000000000000000000000000000000000000000000000AB450D4A2EFBEC807EE7DF46E396F44012C72923F03B93899B5C4000000000000000000000000000000000000000000000000B44526CAE78DBBF79C176B609C895A8C3F146DFA1B0BE899A230000000000000000000000000000000000000000000000002A045378EF0469B8FE7974D28A7311948158FD5002D44ECDDBA400000000000000000000000000000000000000000000000016,
		ram_block1a_9.mem_init3 = 2048'h00000000000000000000014703F52AC16D7E238629D05E115BB013EC1A2C7B5AF9F116C4D2880000000000000000000000000000000000000000000000078D823E6BA13A338627E07403A5A01BCC28CB50454F0E14D83D58000000000000000000000000000000000000000000000007E131245C383D480363EF92AA63007181F300912E79E08AE10BE800000000000000000000000000000000000000000000000B700B6B836AED800A82EE16319D47F9EEAD58FB4978CD53CA754000000000000000000000000000000000000000000000014301C8CA9A6815840694EC6E371847F8EEB91E5ACD530151CF9970000000000000000000000000000000000000,
		ram_block1a_9.operation_mode = "single_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_byte_enable_mask_width = 1,
		ram_block1a_9.port_a_byte_size = 1,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 160000,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "../../RAM/image.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'h733003E0BBB98FEEAADBE95083FCA406FF315C000000000000000000000000000000000000000000000000007EF85588A993F70007F918439E655E04A1414309A556FF097000000000000000000000000000000000000000000000000001BE78A47E3BD4CE6203F8D1B8C785C07B9F8B9194FDC4EE2780000000000000000000000000000000000000000000000000003E39E7CB32246446827ED45E51EDF8C1683EDDFB15C8FB955400000000000000000000000000000000000000000000000000103E61AB21A4119EE0037FCF0B26F4801503732C4D477BCB9000000000000000000000000000000000000000000000000000503ACA3F7E004BDF7000F4BE,
		ram_block1a_10.mem_init1 = 2048'h61CD6722F7FC80C3F9F48A57BEDB9FFFFC409C286676F03B610000000000000000000000000000000000000000000000000031EC77AAFEFC01FFE103011FFEE387FFDE8051440BCE20163F0000000000000000000000000000000000000000000000001F11F72E5BFEB60FFFC387045FFFF19FFF0270CFDA0D3C7019520000000000000000000000000000000000000000000000000DB9F791A3FFFE0EFFC3C2706D7FD84079513E888F324CF7C7BC00000000000000000000000000000000000000000000000000DDFA5BBC83F11F3F63C37DA19FE41BB156119F2AC256FE62F400000000000000000000000000000000000000000000000003FCFBE7568905,
		ram_block1a_10.mem_init2 = 2048'h0000000000E087D61E19510417C005876A3A384403DE071E34206292F3F99DA00000000000000000000000000000000000000000000000D802D2449DC1007F8109835F3C7FE30DCE0EDD34162282F3FF6E000000000000000000000000000000000000000000000000F0C2DD7528780CFF80078354FC6F7BFFEEC6B6D8DB829AF1FA9700000000000000000000000000000000000000000000000008C3CDFF20F81FC08601838FF4371BB73FF02705DEC237F1E3034000000000000000000000000000000000000000000000002843CDE7D2E47FC0007E01CF76BCDF9B7F783DC279E677F1DBCD00000000000000000000000000000000000000000000000010,
		ram_block1a_10.mem_init3 = 2048'h0000000000000000000001C087B8D95AE77F2FF9D11E6F642A2FEC1C3E4A38AC148FE7FE002000000000000000000000000000000000000000000000000083BB8EE0E73FBFF9D90ED6A4CE5FE43C143F3136B594E7E75E68000000000000000000000000000000000000000000000080EF1B22C4FF3E8FFC9D0E8DEC8E6F8E7C0796B37F6D4CF3FE3E88000000000000000000000000000000000000000000000188EFAAA621F7FE03F1630F04782528061E0B955BA0518DE3FC3DB0000000000000000000000000000000000000000000000100BE6DFD9637EE07F5610FD91E0658071E0E592992E28BE1F016B0000000000000000000000000000000000000,
		ram_block1a_10.operation_mode = "single_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_byte_enable_mask_width = 1,
		ram_block1a_10.port_a_byte_size = 1,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 160000,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "../../RAM/image.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h07FFFC00F9F98002AB126046121C27770036BC000000000000000000000000000000000000000000000000037E0787CE20F307FFF801D4438016710908695FF026670002B000000000000000000000000000000000000000000000000000FE072BB909BDF07FFC00F980C04064E2E952B5970E270001C0000000000000000000000000000000000000000000000000015E0606AEDB6EAC47FD80FF404078C8B407CDDC95E62F007804000000000000000000000000000000000000000000000000002001F70A8D8315FCFFFC7300071A076FEF736959EE68804190000000000000000000000000000000000000000000000000005801D6CF73702DF3BFFF6F40,
		ram_block1a_11.mem_init1 = 2048'hE03CBECC080000C3FE009243001B9FFFFC35C5CFF8870003D580000000000000000000000000000000000000000000000003F01CBAA8010001FFFE03AB43000387FFFE9D0A7BFC8FC0077700000000000000000000000000000000000000000000000013F00F2E0401000FFFFC07A14300019FFFFE6F5E9FFE5F801C6B00000000000000000000000000000000000000000000000009F80FC0DC00000FFFFC03F061000041FFA7395F3FFF6F001F8C00000000000000000000000000000000000000000000000004FC067561FC001FFFFC03FD2180003B922184240ACF6700311600000000000000000000000000000000000000000000000000FC07B7E1F1F8,
		ram_block1a_11.mem_init2 = 2048'h00000000007F803758C7BFFFE80001F81282017FFFFE07E30C57FCE303FFA0A00000000000000000000000000000000000000000000000578033B667BFFF800109FC0580007FFFFE0E828DDBFCF303FFA5200000000000000000000000000000000000000000000000BFC03C28CB07F3000007FC3D40007FFFFEC66C0983FCE301FB950000000000000000000000000000000000000000000000004FC03CB6B607E0000001FCA440001FBFFFF077CC17FCC701E3190000000000000000000000000000000000000000000000000FC03C90EE1B8000007FFEF042001F9FFF7823CC8FF88701C3E900000000000000000000000000000000000000000000000017,
		ram_block1a_11.mem_init3 = 2048'h0000000000000000000003BF80788038B77FD00001E0AE38A43FFFFC07F9F812412207FFFB9800000000000000000000000000000000000000000000027F80783E1F273FC00001F0A218201FFFFC0282F099662707FFFC100000000000000000000000000000000000000000000000FFE0FBCE391F3FF00001F0C310200FFFFC0400700F8E7703FFA5180000000000000000000000000000000000000000000000B7E069B26D7FFFFC0003F04F80260FFFFE0F5538D39EF603FFF59000000000000000000000000000000000000000000000013F802CA6723FFFF80401F00486055FFFFE0E6D187CFCF201FFF690000000000000000000000000000000000000,
		ram_block1a_11.operation_mode = "single_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_byte_enable_mask_width = 1,
		ram_block1a_11.port_a_byte_size = 1,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 160000,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "../../RAM/image.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'h07FFFFFF20467FFEF1E2725D473C2787FFCE80000000000000000000000000000000000000000000000000007E0030F7D00C07FFFFFE19FC7FF61000884CBE202787FFFA88000000000000000000000000000000000000000000000000013E000388DAEC007FFFFF333F3FC937DA12D625480FC7FFFAB0000000000000000000000000000000000000000000000000009E00117D3183E387FFFF3AFFBF6E19F3FB8EC64E07CFFFF7740000000000000000000000000000000000000000000000000040001F1FB8869480FFFFABBFFF7DE3FFFF431FC60F8FFFDF600000000000000000000000000000000000000000000000000060003C8C045F38E83FFFB8BF,
		ram_block1a_12.mem_init1 = 2048'hE003AAE4000000C3FFFF423CFFE4600003E6FCF7FF07FFFC9200000000000000000000000000000000000000000000000003F0038094000001FFFFFC633CFFFC7800017C783FFF0FFFF89000000000000000000000000000000000000000000000000013F00083FC00000FFFFFF86B3CFFFE60000199D9FFFF9FFFE16500000000000000000000000000000000000000000000000001F8006F8400000FFFFFFC3F1EFFFFBFFFFF21545FFF8FFFE2C200000000000000000000000000000000000000000000000000FC01927800001FFFFFFC325E7FFFFBE00F870EFACF87FFCF0A00000000000000000000000000000000000000000000000004FC003B47FE00,
		ram_block1a_12.mem_init2 = 2048'h00000000007F8009921F8000000001FFD57DFF800001F80BFC13FF03FC007C600000000000000000000000000000000000000000000000DF800D1E388000000109FFDC7FFF800001F1E6FCDBFF03FC0054C00000000000000000000000000000000000000000000000BFC00336010000000007FFDC3FFF8000013981F8C7FF03FE045CC000000000000000000000000000000000000000000000004FC00390080000000001FF403FFFE040000FC47C5FFF07FE1CC8C000000000000000000000000000000000000000000000000FC003BE2A000000007FFF003DFFE0600087E3FC07FF07FE3C1A80000000000000000000000000000000000000000000000037,
		ram_block1a_12.mem_init3 = 2048'h0000000000000000000001FF8007C80A4880000001FF477FDFC00003FDFFF819A1C3F80008B000000000000000000000000000000000000000000000007F8005B60AB8C0000001FF4A7FDFE00003FCB5F01B07C7F80009380000000000000000000000000000000000000000000000FFE0062601C0C0000001FF497FDFF00003FA8BF0130F87FC005D780000000000000000000000000000000000000000000000BFE01616034000000003FFCF7FDBF00001F1E8F8BB1F07FC00177000000000000000000000000000000000000000000000013F801212098000000401FFC779FBA00001F1CBF802FF03FE002A70000000000000000000000000000000000000,
		ram_block1a_12.operation_mode = "single_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_byte_enable_mask_width = 1,
		ram_block1a_12.port_a_byte_size = 1,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 160000,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "../../RAM/image.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hF8000000128000013DF18A548D83D807FFFF80000000000000000000000000000000000000000000000000007E000A6FFFFFF800000033800008A40009BD491FD807FFFB80000000000000000000000000000000000000000000000000003E000E38DBE3FF8000001AC00035CDBA0641323FF007FFFB88000000000000000000000000000000000000000000000000011E00116D38BF9FF800001B8000AEB7F0005C153FF80FFFEF0400000000000000000000000000000000000000000000000000000007D79BD89C7F00000CC0002DE00000BC8C3FF00FFFEF100000000000000000000000000000000000000000000000000040001DCAFFA447A7C00008C0,
		ram_block1a_13.mem_init1 = 2048'hE00049CFFFFFFF3C0000338000000000001682600007FFFFF000000000000000000000000000000000000000000000000003F00063F3FFFFFE0000001280000000000002C4E0000FFFFE7000000000000000000000000000000000000000000000000003F0007E3BFFFFF00000001E80000000000006E560001FFFFD2000000000000000000000000000000000000000000000000001F8003CF3FFFFF00000000E800000000000DC2C40000FFFFD4000000000000000000000000000000000000000000000000000FC003517FFFFE0000000028000000400007A09053007FFFD8000000000000000000000000000000000000000000000000000FC000E2FFFFF,
		ram_block1a_13.mem_init2 = 2048'h00000000007F8000E1FB7FFFFFFFFE0021800000000000E603940003FFFFE40000000000000000000000000000000000000000000000005F8000F5C07FFFFFFEF600218000000000004803000003FFFFEC200000000000000000000000000000000000000000000000BFC000CDC6FFFFFFFFF800218000000000007E07000003FFFFEC0000000000000000000000000000000000000000000000000FC00045F1FFFFFFFFFE00318000000000002D03D00007FFFFF80000000000000000000000000000000000000000000000000FC0004F95FFFFFFFF8000318000000000001F83000007FFFFF800000000000000000000000000000000000000000000000017,
		ram_block1a_13.mem_init3 = 2048'h0000000000000000000001FF8003C7F25FFFFFFFFE003B800000000003C007E57E03FFFFFB8800000000000000000000000000000000000000000000007F800351F41FFFFFFFFE0036800000000003680FFCF807FFFFFF080000000000000000000000000000000000000000000000FFE00191F0BFFFFFFFFE003F800000000001DC0FEBF007FFFFFB080000000000000000000000000000000000000000000000BFE001E1FE3FFFFFFFFC00358000000000007A075EE007FFFFFB0000000000000000000000000000000000000000000000013F8001C9E77FFFFFFBFE0035800000000000C807F90003FFFFF610000000000000000000000000000000000000,
		ram_block1a_13.operation_mode = "single_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_byte_enable_mask_width = 1,
		ram_block1a_13.port_a_byte_size = 1,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 160000,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "../../RAM/image.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'h00000000100000003E0C1D9D12800007FFFF80000000000000000000000000000000000000000000000000007E001A6000000000000011000000C80C10368B000007FFFB80000000000000000000000000000000000000000000000000003E001A38DBE000000000150000060805F9F3EE000007FFFB80000000000000000000000000000000000000000000000000001E0009F3F6BF8000000015000031CFF000039000000FFFFF040000000000000000000000000000000000000000000000000000000659869F6C0000000100005DE00000005000000FFFFF000000000000000000000000000000000000000000000000000000001E4E0007806000000100,
		ram_block1a_14.mem_init1 = 2048'hE0000274000000000000100000000000000180C00007FFFFF000000000000000000000000000000000000000000000000003F00002480000000000001000000000000005C0A0000FFFFE7000000000000000000000000000000000000000000000000003F0000E48000000000000100000000000000441A0001FFFFC6000000000000000000000000000000000000000000000000001F8000CF0000000000000100000000000000781C0000FFFFCC000000000000000000000000000000000000000000000000000FC0004700000000000001000000000000006E2800007FFFD8000000000000000000000000000000000000000000000000000FC0016600000,
		ram_block1a_14.mem_init2 = 2048'h00000000007F80001811000000000000120000000000003E002C0003FFFFFC0000000000000000000000000000000000000000000000005F80001C12000000000000120000000000001000780003FFFFFC000000000000000000000000000000000000000000000000BFC0000C12000000000000120000000000001400600003FFFFFC0000000000000000000000000000000000000000000000000FC0000424000000000000120000000000000B00700007FFFFF84000000000000000000000000000000000000000000000000FC0000624000000000000120000000000000880000007FFFFF800000000000000000000000000000000000000000000000017,
		ram_block1a_14.mem_init3 = 2048'h0000000000000000000001FF8000A003C00000000000160000000000012000080003FFFFFB8000000000000000000000000000000000000000000000007F8000700780000000000013000000000000D000110007FFFFFF000000000000000000000000000000000000000000000000FFE0003007800000000000120000000000008800150007FFFFFF080000000000000000000000000000000000000000000000BFE00030090000000000001A0000000000006000060007FFFFFF0000000000000000000000000000000000000000000000013F800018090000000000001A0000000000007400240003FFFFFE10000000000000000000000000000000000000,
		ram_block1a_14.operation_mode = "single_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_byte_enable_mask_width = 1,
		ram_block1a_14.port_a_byte_size = 1,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 160000,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "../../RAM/image.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'hFFFFFFFFE1FFFFFFC00000220C7FFFF800007C0000000000000000000000000000000000000000000000000381FFFD9FFFFFFFFFFFFFE0FFFFFF0000000304FFFFF800047800000000000000000000000000000000000000000000000001C1FFFDC7241FFFFFFFFFE0FFFFF80000000F01FFFFF800047800000000000000000000000000000000000000000000000001E1FFFE000F407FFFFFFFE0FFFFC0000FFFFF23FFFFF00000F4000000000000000000000000000000000000000000000000007FFFF8207F6003FFFFFFF0FFFF821FFFFFFF83FFFFF00000F0000000000000000000000000000000000000000000000000007FFFE031FFF8001FFFFFF0FF,
		ram_block1a_15.mem_init1 = 2048'h1FFFFD83FFFFFFFFFFFFE1FFFFFFFFFFFFF87F3FFFF800000F8000000000000000000000000000000000000000000000001C0FFFFD87FFFFFFFFFFFFE1FFFFFFFFFFFFF83F1FFFF000018F0000000000000000000000000000000000000000000000001C0FFFF187FFFFFFFFFFFFE1FFFFFFFFFFFFF83E1FFFE000039F0000000000000000000000000000000000000000000000000E07FFF30FFFFFFFFFFFFFE1FFFFFFFFFFFFF87E3FFFF000033E0000000000000000000000000000000000000000000000000703FFFB8FFFFFFFFFFFFFE1FFFFFFFFFFFFF91C7FFFF800027E0000000000000000000000000000000000000000000000000703FFF99FFFFF,
		ram_block1a_15.mem_init2 = 2048'h0000000000807FFFE7E0FFFFFFFFFFFFE1FFFFFFFFFFFFC1FFC3FFFC000003E00000000000000000000000000000000000000000000000A07FFFE3E1FFFFFFFFFFFFE1FFFFFFFFFFFFE7FF87FFFC000003E00000000000000000000000000000000000000000000000C03FFFF3E1FFFFFFFFFFFFE1FFFFFFFFFFFFE3FF9FFFFC000003C00000000000000000000000000000000000000000000000703FFFFBC3FFFFFFFFFFFFE1FFFFFFFFFFFFF0FF8FFFF8000007C00000000000000000000000000000000000000000000000303FFFF9C3FFFFFFFFFFFFE1FFFFFFFFFFFFF07FFFFFF800000780000000000000000000000000000000000000000000000028,
		ram_block1a_15.mem_init3 = 2048'h0000000000000000000002007FFF1FFC3FFFFFFFFFFFE1FFFFFFFFFFFE1FFFF0FFFC000004780000000000000000000000000000000000000000000003807FFF8FF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFE0FFF8000000F80000000000000000000000000000000000000000000001001FFFCFF87FFFFFFFFFFFE1FFFFFFFFFFFF67FFE0FFF8000000F80000000000000000000000000000000000000000000001401FFFCFF0FFFFFFFFFFFFE1FFFFFFFFFFFF87FFE1FFF8000000F00000000000000000000000000000000000000000000000C07FFFE7F0FFFFFFFFFFFFE1FFFFFFFFFFFF83FFC3FFFC000001F0000000000000000000000000000000000000,
		ram_block1a_15.operation_mode = "single_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_byte_enable_mask_width = 1,
		ram_block1a_15.port_a_byte_size = 1,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 160000,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "../../RAM/image.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h000000000000000000000000000000000926869A3AC785C181776E0B485FDB50C5A9764779D5E14C89D7EEA0000000000000000000000000000000000000000000000D4A32F8011716A2E50D689B3ADEA5AD54287EAC8618DEF0FBD64D000000000000000000000000000000000000000000000004E9222DF285EDEC976E568E9D0B858DD44981D58436F97BE183C5B00000000000000000000000000000000000000000000002F132D424C39EFBBBE8ECA2A656E7251C48D177174B8E2AC910D790000000000000000000000000000000000000000000000540331AA7B94CA589F5C91C4F69CA226E680D19FB01983F91B93228000000000000000000000000,
		ram_block1a_16.mem_init1 = 2048'h000000000000000000000000000000000000000000001E841C4552AE754C4B15030F7686120847A7178B3F894D7FFB0FFDF00000000000000000000000000000000000000000000016D6CC442D1CE70E6E64F12A404F65D8F06AD5640B27E224909DAD240000000000000000000000000000000000000000000005D66B8DBB66580F6B379259E9F4C65D7822C7FCD43CAD7C1EBE0AD40000000000000000000000000000000000000000000003F51416485A4DDCDE36448378A704B5F745E8D62AE4D09D1D5CDD70000000000000000000000000000000000000000000000F658F8AC01EEAD61C2C20F8461DDB0CCDCAE9213155BA3608A386E0000000000000,
		ram_block1a_16.mem_init2 = 2048'hEA5C00AE3A970000000000000000000000000000000000000000000014E9D9AB20D7047EE43036EE0B74B40020306EB6210AE98892F996BA000000000000000000000000000000000000000000001D5C66A08F3D075224E7240197CAC256370D7EEB12EE88A58C99F3C0000000000000000000000000000000000000000000000D517ECD321DCCADF98896A9D2818E50D9F0B4E2131E9AEDBA5E0E7C000000000000000000000000000000000000000000003B869428CCA3B606A176756E56E54700661C1B43095579B6FDA1A9160000000000000000000000000000000000000000000015C76503DEC38ECC57AB173643B32357E4F7AB6360D50812A941DA7A,
		ram_block1a_16.mem_init3 = 2048'h7A4CD529D2265FB150456EC0000000000000000000000000000000000000000000003F92D367E7CE57718474EA8E6F2C78003D72B2EF204BE7EABC46D68A000000000000000000000000000000000000000000001020D432762ECBE1E36CBC3E19AEED7CE574B1EE95F6031AAAD7CA7B00000000000000000000000000000000000000000000029AE7EEA1882608A39D78B2EE71C201E6DD02B26092FABEC112B226000000000000000000000000000000000000000000003CA1D8F6F198312A40292644C083353E4B8614025CA092741123E1C1000000000000000000000000000000000000000000003627A03EB832A4B9593B81AADCAF07B4483FCCC3C962,
		ram_block1a_16.operation_mode = "single_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_byte_enable_mask_width = 1,
		ram_block1a_16.port_a_byte_size = 1,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 160000,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "../../RAM/image.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h0000000000000000000000000000000009EE9C62F1E65BF97AC47415A4E9E3B8241975FDE0D41DE4B1E899480000000000000000000000000000000000000000000008C693E3B2F9D2EFCEBD90CA16F31C54281843DD61EE4EA9C3F117E80000000000000000000000000000000000000000000000E49CFF9D6114E6F93263FC90243FD44839C9A9724CFFE057E05E900000000000000000000000000000000000000000000007F48CD2D9A95AC3FA3FF032DF6C437C80382EA673781D06BFE05E380000000000000000000000000000000000000000000003F4899F51EBE524B3B7CA56D331F4A2A01824BB3F900AAAD7C70970000000000000000000000000,
		ram_block1a_17.mem_init1 = 2048'h00000000000000000000000000000000000000000000174F69AA89F7C1EE1E341DDF25EC122FBF9418745F9FE5C6F2A2EC9000000000000000000000000000000000000000000000034DABCCDC99A32E0A8E0E4D1D01B0D0FF1C06BF3857D9904AA1FC34000000000000000000000000000000000000000000000C4EF613C2879D862D7B8007E69E5241FF525FE720C4AFD19FA02FAC00000000000000000000000000000000000000000000086C811C9050EF37F307E0B2388E41A1FC3FADCC2A527FAFB282FD880000000000000000000000000000000000000000000001EC861240567F23AE005DEB5C335B586C3B8AD2C1FE3F9350DCFA40000000000000,
		ram_block1a_17.mem_init2 = 2048'h0A34315F0F9E000000000000000000000000000000000000000000001BE489196EBF854AA73305E688ED7CF840082A711EF9132FE3D56F7D0000000000000000000000000000000000000000000024C2E6DDE086BAABA65E183BC01F6A7C48FF2A8F722836701B4B7815000000000000000000000000000000000000000000003CCF4E985044AB46118E8B1E2873D07D7E34DB6664AF5E1D2B9CF99600000000000000000000000000000000000000000000304E6388A6C0B55F68499276E6E5E1FFFF196F3F5F3916507022153800000000000000000000000000000000000000000000160FF6F4BDE52EC3AF61F25FCBFD83D81F47E87F58567C2630E0C7C8,
		ram_block1a_17.mem_init3 = 2048'h7A197BD0C0FFC61A0D09EF540000000000000000000000000000000000000000000016360D0F21C3A1F40BD298D5ACC0B46037E46D3E9ED6827F4850F744000000000000000000000000000000000000000000004FE5B68ECA84B1C0702DBF9C5FD8C2271195B48D8E87E96564273C3D000000000000000000000000000000000000000000002946E0F022FAFC640C234F2661F79D7C442CFE81D005A52004877656000000000000000000000000000000000000000000000B696496E58307EE8340DB7968544382E8D02A81DC1557229E06338C000000000000000000000000000000000000000000002BEF253AA6F96628E551BDD5D3E71F6DE8A67A41D4E4,
		ram_block1a_17.operation_mode = "single_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_byte_enable_mask_width = 1,
		ram_block1a_17.port_a_byte_size = 1,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 160000,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "../../RAM/image.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h0000000000000000000000000000000009E18238AA22CCD07B88701437832A679BF90D0CE056DB6DC1FF1818000000000000000000000000000000000000000000000AC18E251D0BA4EA4FC2050493F9E1239FF83CD4E041CBE483EF92A00000000000000000000000000000000000000000000004E382340CEED5E4C2C182EC5639D523BFF9A244F1FA29C287FF90480000000000000000000000000000000000000000000007F382FC3C668B41FBC0013A2E199183FFF818C2F0A539C40FFF968800000000000000000000000000000000000000000000027387BF9C6EB1E6BFC833986D2492DDDFF82BD7784ACA6D27FECAA8000000000000000000000000,
		ram_block1a_18.mem_init1 = 2048'h000000000000000000000000000000000000000000000BC0E498A7E0ECAFEBF4018D74F2EDD0007BF27C3F8645C07CDCE140000000000000000000000000000000000000000000000FC0665F64033E1270FE004D528BCF8F00FE5B7C180C01E27CDE39C4000000000000000000000000000000000000000000000DC1EE4207AB4D2AB65C802DE0DC6D4E00F2627C130FA47520DFCC6C0000000000000000000000000000000000000000000001E38F28F403ED581FDBFC9C48D79E8E03FFD1BDD9A5184A20FF1C18000000000000000000000000000000000000000000000FE381B4A5895C9C8FC0932C7F93AAE793FB8A71F0E77F8260FF1C98000000000000,
		ram_block1a_18.mem_init2 = 2048'hE75FEDE8D4AF0000000000000000000000000000000000000000000007E38F1D1E0077872720041114189B06003DD60F01FBF3C32D238D78000000000000000000000000000000000000000000003FC1D9AF9E00748427E00036D24C9D820003A2770DE7B3E588B29DC6000000000000000000000000000000000000000000001FC0C4310E23CF301E7083F9B1B26F820002F2FE0F87C5924CE0AA8A0000000000000000000000000000000000000000000023C1ECB59ABE7E1430400B9519BA7E00002547FF2705C1E59EDC245A000000000000000000000000000000000000000000001BC0EB7703D8E49637E00B8E3DA37C20003BF59F384C0FC7BE9EC8F8,
		ram_block1a_18.mem_init3 = 2048'h2648080FC1E1219F2871B1720000000000000000000000000000000000000000000069F1173B603C72219C89349FAFFC452E7708DCC181C199AC193F3103000000000000000000000000000000000000000000000FE39B6A397F75CC6B4C16BD0AB285B7BBE8CC7381805CE96A6A7A350000000000000000000000000000000000000000000017C1CEA218871E59703089935F4C130047E56E7FCF8E5CD126245B1D0000000000000000000000000000000000000000000017E6D858DD800BF9FC7FFC4FB8B3BC6208DDFE7FC38DCBE8B820474F0000000000000000000000000000000000000000000017E0B7FE9E0008A27E9FBC24BA06340008E6363FC3E0,
		ram_block1a_18.operation_mode = "single_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_byte_enable_mask_width = 1,
		ram_block1a_18.port_a_byte_size = 1,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 160000,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "../../RAM/image.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h00000000000000000000000000000000081F81FEF9E1D8DF84007808A83013FFFFF92543E02A5A4901FFE260000000000000000000000000000000000000000000000B3F81E63CFFD0EDB0000600E70019FFFFF812F3E03AACC903FFEB2000000000000000000000000000000000000000000000041F81FF9C1BA5E73C00030C86C009FFFFF998C3F0093E8B07FFE84000000000000000000000000000000000000000000000030F8134CC182BC2040001C2AAE00DFFFFF80F11F0139E8F0FFFEB8000000000000000000000000000000000000000000000078F807C5C16F1E7400003E08C780CFFFFF817F0F836F4B207FFF810000000000000000000000000,
		ram_block1a_19.mem_init1 = 2048'h000000000000000000000000000000000000000000000C3FE3B0001C46B00C0BFE013006FFFFFFFE1303FF83DC2680FF1DFC000000000000000000000000000000000000000000001C3FE1B443FA4C5D8301FF817F33FFFFFFFE6783F803159480FFC5FC000000000000000000000000000000000000000000000E3FE1C3C0672ECDC0607FC166A07F7FFFF208C3F001C5F5C0FFF56C00000000000000000000000000000000000000000000021F80DDB3CAF29FE01C0360FEA01FBFFFFFB543F803B3AFC0FFE5D800000000000000000000000000000000000000000000061F806C53C54F1F7000E010C1200BFFFFFB8FEFF002112780FFE4C0000000000000,
		ram_block1a_19.mem_init2 = 2048'h1E3221F155AC00000000000000000000000000000000000000000000381F815501FFE6C4273FFBE8461BFFFFFFCB1E00FFF809DB11FD544A00000000000000000000000000000000000000000000183FC61B81FFDE7827FFFFC593DFFFFFFFFA1600FFE0487470FCABD700000000000000000000000000000000000000000000383FC05B01FFC0D01FFF7C02ABEBFFFFFFF85201FF80355270FF0054000000000000000000000000000000000000000000003C3FE3B3817E75D83FBFFC090F87FFFFFFFD1100FF022C72E0FFD092000000000000000000000000000000000000000000001C3FE1A6803FA858381FFC0015C7FFFFFFFE3300F843DE6CC0FF3862,
		ram_block1a_19.mem_init3 = 2048'hE016F8003FE0EFD97DE55F3400000000000000000000000000000000000000000000000F72071FFFF5D78FFFD9063C7C679FF8367C007FC077C45A514F4600000000000000000000000000000000000000000000001FAEB607FFF210E48C27FEF871A32803C5BC007F803BF50269067700000000000000000000000000000000000000000000183FCC1E077FFE54FFC00DE55BCC68FFB803BE003F803F980439FE5700000000000000000000000000000000000000000000181FD68EC27FF2DFFF8000461CA683FDF7351E003F823D86E03EAB4600000000000000000000000000000000000000000000181FA10681FFF4947FE043C6D952FBFFF7111E003FE3,
		ram_block1a_19.operation_mode = "single_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_byte_enable_mask_width = 1,
		ram_block1a_19.port_a_byte_size = 1,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 160000,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "../../RAM/image.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'h0000000000000000000000000000000009FF8014181DFF2000007FFF6A7FFC000006EC7FE003D471FE000698000000000000000000000000000000000000000000000BFF80121C031B10000007FF757FFE000007FB2FE00380F1FC0007400000000000000000000000000000000000000000000004FF800ABC020218000003F3607FFE000006709FF00360F3F80005600000000000000000000000000000000000000000000003FF800BDC02F43C000001FD4C7FFE000007F9DFF00480F7F00006200000000000000000000000000000000000000000000007FF80076C077E18000003FF5B7FFF000007FA5FF80540C3F80002B0000000000000000000000000,
		ram_block1a_20.mem_init1 = 2048'h000000000000000000000000000000000000000000000FFFE03B800350C00FFFFFFE3B7900000001F6FFFF801658FF0003AC000000000000000000000000000000000000000000000FFFE040C00757E003FFFFFE197C00000001847FF800E0B8FF000300000000000000000000000000000000000000000000000FFFE00F401E74F0007FFFFE01FF8080000DC83FF000B7A9FF00038C0000000000000000000000000000000000000000000003FF8023F03A97E0001FFFFF1AFFE040000070BFF8005F33FF0003480000000000000000000000000000000000000000000007FF8001B03F81E00000FFFF127FF40000045C1FF000C63BFF000298000000000000,
		ram_block1a_20.mem_init2 = 2048'h01A4FE004234000000000000000000000000000000000000000000001FFF87FD000005A8273FFFF09EF800000007F1FFFFF806CABE0129F0000000000000000000000000000000000000000000001FFFC3C780001A2027FFFFF9034000000004A9FFFFE0073B7F0096FD000000000000000000000000000000000000000000001FFFC29700000C001FFFFFFCD99C0000000745FFFF800B187F0016BC000000000000000000000000000000000000000000003FFFE1AB8001B1E03FFFFFFE0C78000000025CFFFF0012D0FF000E78000000000000000000000000000000000000000000001FFFE0AD800031203FFFFFFF1FF80000000140FFF8403380FF00040A,
		ram_block1a_20.mem_init3 = 2048'hE00D87FFFFE01FE85B1C80E7000000000000000000000000000000000000000000002FFF00FF00000BD680001E294CB2B47FFFFA03FFFFC00FFCDF8C80D5000000000000000000000000000000000000000000000FFF877E00000B101FF3C75C5A2A1F2003CB43FFFF8007E7D39E41E5000000000000000000000000000000000000000000001FFFD27E00000633FFFFF1C8BF84F800001C01FFFF8003ACC7C291C5000000000000000000000000000000000000000000001FFFC93EC00001E7FFFFFF94FD858000000BE1FFFF8003E13FC0E4D4000000000000000000000000000000000000000000001FFFAD3E800005F07FFFFFEBFC4E0000000A41FFFFE0,
		ram_block1a_20.operation_mode = "single_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_byte_enable_mask_width = 1,
		ram_block1a_20.port_a_byte_size = 1,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 160000,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "../../RAM/image.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h0000000000000000000000000000000009FF800987FEDBFFFFFF80002A80000000001D801FFCBF81FFFFFEC00000000000000000000000000000000000000000000003FF800F03FCD7FFFFFFF80027800000000005C01FFDFF01FFFFFFD80000000000000000000000000000000000000000000004FF800443FC2FFFFFFFFC002A80000000000BA00FFB9F03FFFFFDD80000000000000000000000000000000000000000000003FF800743FD6FFFFFFFFE0026800000000007E00FF8BF07FFFFFF980000000000000000000000000000000000000000000003FF800203FAEFFFFFFFFC003F8000000000058007F7BF03FFFFFB88000000000000000000000000,
		ram_block1a_21.mem_init1 = 2048'h000000000000000000000000000000000000000000000FFFE0467FFFBE7FF00000001780000000005C00007FEE50FFFFFF40000000000000000000000000000000000000000000000FFFE0203FFF82FFFC000000378000000000220007FF84A0FFFFFF50000000000000000000000000000000000000000000000FFFE03C3FFF81FFFF8000002700000000000F000FFF2DC1FFFFFF240000000000000000000000000000000000000000000003FF80118FFB0DFFFFE000003E00000000000D0007FFCBC3FFFFFF480000000000000000000000000000000000000000000007FF801F8FFE7BFFFFFF000036800000000029800FFEF7C3FFFFFED0000000000000,
		ram_block1a_21.mem_init2 = 2048'hFFE6BFFFF7B2000000000000000000000000000000000000000000001FFF8132FFFFFCDFD8C0000183B800000002A0000007FF583FFED7F6000000000000000000000000000000000000000000001FFFC0C07FFFE41FD8000001A4C0000000001000001FFED47FFF6BF2000000000000000000000000000000000000000000001FFFC108FFFFF0BFE0000000E78000000001A800007FFFC47FFFFAB2000000000000000000000000000000000000000000001FFFE0287FFFC0BFC0000000220000000000D80000FFFF64FFFFFFF6000000000000000000000000000000000000000000001FFFE0707FFFCF7FC00000003200000000002C0007BFE7E8FFFFFC66,
		ram_block1a_21.mem_init3 = 2048'h1FF50000001FFFF06DA1FFF3000000000000000000000000000000000000000000006FFF1400FFFFFC3980001F59972C6BFFFFE38000003FFFF49BE97FD3000000000000000000000000000000000000000000004FFF8C01FFFFFC80000007A5B1057F2003CE8000007FFFF67BF4BFF3000000000000000000000000000000000000000000001FFFC781FFFFF850000001F97E01F8000008C000007FFFAED7FD4FD3000000000000000000000000000000000000000000001FFFC3C13FFFFC800000001DFD13800000014000007FFFC9FFFF8FD2000000000000000000000000000000000000000000001FFFA0E17FFFFAEF8000000D431E00000002E000001F,
		ram_block1a_21.operation_mode = "single_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_byte_enable_mask_width = 1,
		ram_block1a_21.port_a_byte_size = 1,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 160000,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "../../RAM/image.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'h0000000000000000000000000000000009FF80028000B800000000000700000000000B0000011001FFFFFEC00000000000000000000000000000000000000000000003FF80028000B00000000000060000000000068000022001FFFFFFC00000000000000000000000000000000000000000000004FF80014000E000000000000F0000000000030000004003FFFFFDC00000000000000000000000000000000000000000000003FF80010001E000000000000B0000000000024000070007FFFFFF800000000000000000000000000000000000000000000003FF8000A003E000000000001E0000000000004000008003FFFFFB80000000000000000000000000,
		ram_block1a_22.mem_init1 = 2048'h000000000000000000000000000000000000000000000FFFE01200001E00000000001A0000000000680000001120FFFFFFA0000000000000000000000000000000000000000000000FFFE00A00001E00000000001A0000000000380000003A40FFFFFF70000000000000000000000000000000000000000000000FFFE00900003C00000000000A0000000000140000005001FFFFFF380000000000000000000000000000000000000000000003FF800480043C000000000013000000000010000000A003FFFFFF500000000000000000000000000000000000000000000007FF800480007800000000001B0000000000020000000003FFFFFED8000000000000,
		ram_block1a_22.mem_init2 = 2048'h0039BFFF8FB1000000000000000000000000000000000000000000001FFF819000000740000000010078000000020000000000663FFFE3F1000000000000000000000000000000000000000000001FFFC0900000078000000001C3C00000000140000000008C7FFFF1F1000000000000000000000000000000000000000000001FFFC0480000078000000000F380000000012000000002307FFFFDB0000000000000000000000000000000000000000000001FFFE0000000078000000000020000000000B00000000428FFFFFFF0000000000000000000000000000000000000000000001FFFE02400000F0000000000120000000000500000000850FFFFFCA0,
		ram_block1a_22.mem_init3 = 2048'hFFE000000000000073C3FFF0000000000000000000000000000000000000000000006FFF1A000000004F80001F8814301FFFFFF6000000000004E7F0FFD0000000000000000000000000000000000000000000004FFF8900000000F0000007C01040FF2003C20000000000078BF87FF0000000000000000000000000000000000000000000001FFFC480000000B0000001F31E83F800000A00000000004F37FE3FD0000000000000000000000000000000000000000000001FFFC24000000120000000189D0F8000000400000000000E7FFF1FD1000000000000000000000000000000000000000000001FFFA120000003200000000E3E3E0000000080000000,
		ram_block1a_22.operation_mode = "single_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_byte_enable_mask_width = 1,
		ram_block1a_22.port_a_byte_size = 1,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 160000,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "../../RAM/image.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h0000000000000000000000000000000006007FFC7FFF07FFFFFFFFFFF1FFFFFFFFFFF0FFFFFE0FFE00000138000000000000000000000000000000000000000000000C007FFC7FFF0FFFFFFFFFFFF9FFFFFFFFFFF87FFFFC1FFE000000380000000000000000000000000000000000000000000003007FFE3FFF1FFFFFFFFFFFF1FFFFFFFFFFFC7FFFFC3FFC000002380000000000000000000000000000000000000000000004007FFE3FFE1FFFFFFFFFFFF1FFFFFFFFFFFC3FFFF87FF8000000780000000000000000000000000000000000000000000004007FFF1FFC1FFFFFFFFFFFE1FFFFFFFFFFFE3FFFF87FFC00000478000000000000000000000000,
		ram_block1a_23.mem_init1 = 2048'h0000000000000000000000000000000000000000000010001FE1FFFFE1FFFFFFFFFFE1FFFFFFFFFF87FFFFFFE0FF0000001C0000000000000000000000000000000000000000000010001FF1FFFFE1FFFFFFFFFFE1FFFFFFFFFFC7FFFFFFC1FF0000008C0000000000000000000000000000000000000000000000001FF0FFFFC3FFFFFFFFFFF1FFFFFFFFFFE3FFFFFF83FE000000C4000000000000000000000000000000000000000000000C007FF87FFFC3FFFFFFFFFFE1FFFFFFFFFFE3FFFFFF07FC000000A00000000000000000000000000000000000000000000008007FF87FFF87FFFFFFFFFFE1FFFFFFFFFFF1FFFFFF0FFC00000120000000000000,
		ram_block1a_23.mem_init2 = 2048'hFFC04000004F0000000000000000000000000000000000000000000020007E0FFFFFF83FFFFFFFFE0007FFFFFFFC7FFFFFFFFF81C000000F0000000000000000000000000000000000000000000020003F0FFFFFF87FFFFFFFFE003FFFFFFFFE3FFFFFFFFF038000000F0000000000000000000000000000000000000000000020003F87FFFFF87FFFFFFFFF007FFFFFFFFE1FFFFFFFFC0F8000004E0000000000000000000000000000000000000000000020001FC7FFFFF87FFFFFFFFFF1FFFFFFFFFF0FFFFFFFF81F0000000E0000000000000000000000000000000000000000000000001FC3FFFFF0FFFFFFFFFFE1FFFFFFFFFF8FFFFFFFF03F0000031E,
		ram_block1a_23.mem_init3 = 2048'h0003FFFFFFFFFFFF8000000F000000000000000000000000000000000000000000001000E1FFFFFFFF807FFFE007EBC000000001FFFFFFFFFFFB0000002F00000000000000000000000000000000000000000000300070FFFFFFFF0FFFFFF803EF8000DFFC31FFFFFFFFFFF80400000F000000000000000000000000000000000000000000002000387FFFFFFF0FFFFFFE00E10007FFFFF1FFFFFFFFFFF00800002F0000000000000000000000000000000000000000000020003C3FFFFFFE1FFFFFFFE062007FFFFFF8FFFFFFFFFFF00000002F0000000000000000000000000000000000000000000020005E1FFFFFFC1FFFFFFFF00001FFFFFFFC7FFFFFFF,
		ram_block1a_23.operation_mode = "single_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_byte_enable_mask_width = 1,
		ram_block1a_23.port_a_byte_size = 1,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 160000,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "../../RAM/image.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h6FE86DA9EFD6DCE5067F64897DAD0886C48C00000000000000000000000000000000000000000000BA3927C68A004648611265005322D114C405785492EEE70E78B4847B0000000000000000000000000000000000000000000092700F43BE947ADD5C319B938699937D602F6DB2A983692F92E0CD33000000000000000000000000000000000000000000002A1D54388FF9848BDF095C570A7825B080A32CCA9CAC37C38E6C8E9600000000000000000000000000000000000000000000BD11012AF314D79E28896EA2A56BAD2DF575EB62C371277E7585D7D200000000000000000000000000000000000000000000B55096FFA1455972BB3FF099314B3078,
		ram_block1a_24.mem_init1 = 2048'hBB01FD7611942A5A4A5A6D92A02F56FF54BDB609C7BA2509000000000000000000000000000000000000000000018C6ED9681D09A2DFAF8475D1DC2C5C154939727D0017229BECD64D0800000000000000000000000000000000000000000001D1B4135711DE28ECBF5F94DB174FDCDF5C84E70FE0587906CDC583B70000000000000000000000000000000000000000000044DC9BD3E3E2C2F1CDFBAD81ABD27BB515AC4A0FCF8817895154098E0000000000000000000000000000000000000000000109309986C692C75BEFFB625A42AAFA2451565D00990EDC5093001A04000000000000000000000000000000000000000000004A92DFD79FC577380896,
		ram_block1a_24.mem_init2 = 2048'h0000F01CD708DB54128F10C1E4B8486DA4EE18C0E9E353C5EF58314C9A3F80000000000000000000000000000000000000000003B90F7BFA79138843028FEA080BD41128586AC93A98EC4EDCD6B45C010000000000000000000000000000000000000000000191FDF651726C2CFA7ED8ADF4DBF2B3A7749CDCACE5982DC6DF9FD64D80000000000000000000000000000000000000000001A9ED7EFC76D117DC704622234025FFE5D75B9C681962E495CE8DD44700000000000000000000000000000000000000000000B907510AC6C5ADC1158503ED3123FF01167119F3CFD55E34B4BFFC920000000000000000000000000000000000000000000197F6E149,
		ram_block1a_24.mem_init3 = 2048'h000000000000000015923E7E2C0D19C835477F294141A5A405DF7C22EDBB5BE392FC927B800000000000000000000000000000000000000000020F7CC81376C0BBD7DD245D8C4257BA8978E6B8DCA1D8C26C20886C7C000000000000000000000000000000000000000000017B52C06A54DECA2F3B68788FC55686460D7CCD3C5702007CFA2E125500000000000000000000000000000000000000000002359A1049FFD700DD7BB709B8F8250995CB98C44760C3E7F7FCD9724F00000000000000000000000000000000000000000003793C5865817B47C17E3C12B23395C5EAF506740B99F322002D1F9B990000000000000000000000000000000000000000,
		ram_block1a_24.operation_mode = "single_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_byte_enable_mask_width = 1,
		ram_block1a_24.port_a_byte_size = 1,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 160000,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "../../RAM/image.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h92EEF3E8C8601D8F7908DC526A5960D50CC7000000000000000000000000000000000000000000005676715E36F0FA44BA5C819BE2669FB394D98BAB7E606FF962554CD200000000000000000000000000000000000000000000A30A6E4F078F4CD248A310268FFFF4C16C41A5B95BC79CAA55572CDB000000000000000000000000000000000000000000001CF221F8401E4835A340296669F68038608F9739E6CAEA53617803F0000000000000000000000000000000000000000000002FF6104EAE07F106E6C57F9D1D5E0CB7AFE7A391E2C93BFAE64DCB4D0000000000000000000000000000000000000000000024320BF8DE36F9E96CC75BBC645C4E38,
		ram_block1a_25.mem_init1 = 2048'h0F1649D1392F0860451F801073EAEB7473A845E626AB861900000000000000000000000000000000000000000000E388219CBD6A42150A25711236A621D02A67842CD789905C95A9CFBA000000000000000000000000000000000000000000004DCDBCFA4203FD2F5BA17612CD9223E12FF5CCD2F0DA86D801AC4FA000000000000000000000000000000000000000000001C52C74D85A8336D564961A9D1565FE80F1487502DED694E2AD86497300000000000000000000000000000000000000000001EAE3154D401B02F00881F22EAF7557E0645FBF0888DB707289D6484F00000000000000000000000000000000000000000000CE48689F510653994955,
		ram_block1a_25.mem_init2 = 2048'h0001129894F76F73CB3E77CE1941522FE70FF7BE23BCDD0B47FB5229E769800000000000000000000000000000000000000000035AEC21D40673B595D3F022C09C8771C933A6C4DBBBDC5B7E0BAE7C3400000000000000000000000000000000000000000001B6E04C717F99207F51C8403C574FCF47DC76F0D47FC167385757FE9100000000000000000000000000000000000000000000A4B8AA9CB6C77F74B5BE0D0EFD07000688097B16776243D34C11DEEE0000000000000000000000000000000000000000000104E43A194931D1003E6F0282AE19800178D0EE5660D47C335F1F9E9A00000000000000000000000000000000000000000000D74649ED,
		ram_block1a_25.mem_init3 = 2048'h0000000000000000DD2552A8AEE9D86E8AE979AEC98034B71E3E3EEC050B756AF2A79F4D000000000000000000000000000000000000000000017E8C4FD340030DA66205263E49C63115FA18ADF66F6BCB04F0AEDE4480000000000000000000000000000000000000000002C6BE0DACF7233A4FE46902FE9F8609570B02A8B64ED2DB67778EE624800000000000000000000000000000000000000000012665A39BB63C8DC89E9EF2BF79870E1C2747443252FE451662B3FE9E8000000000000000000000000000000000000000000397A111378F7A3C003593FABE4447C80E3BDD99D5095894936F675A300000000000000000000000000000000000000000,
		ram_block1a_25.operation_mode = "single_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_byte_enable_mask_width = 1,
		ram_block1a_25.port_a_byte_size = 1,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 160000,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "../../RAM/image.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'hEBA297692B36E975DF07C3CFB97BD39633C90000000000000000000000000000000000000000000029C6330C010F7EA23A717C1843A09B26094EDB87C1EEC9395DF233C4000000000000000000000000000000000000000000000EFE1C1D00804C6F42968E9AB9FD32C56B779D87C78F8E7BCC0113DD000000000000000000000000000000000000000000006CF01425C000338E2D9C857B147B2E7060C33C07E28684F6D09AB1FB0000000000000000000000000000000000000000000078F7832A9EF80DAB38AABCCBE9B2A3FB8FBC180FE1C7382A249B71790000000000000000000000000000000000000000000037F29D83BEF80ECE919F373ADC709499,
		ram_block1a_26.mem_init1 = 2048'h831FE00B7C3F08716A700013A11D80F3CF976CC7E23C79DA000000000000000000000000000000000000000000000A4794BB810BF02368C1711AAEE80011F1CB53E3CFB99BF7BD4E30BD00000000000000000000000000000000000000000001AB4489C93C03F6D58D3E16193BDC0001F8A203C1EFCF54B5F92A30E000000000000000000000000000000000000000000000BB13C9C93B03F8B3C2F913987B7E0084E3470301C1CA61C93138366500000000000000000000000000000000000000000001B5E958DD3FE3F84C181E5C84547E38181228830787C4E39A098C374D000000000000000000000000000000000000000000003347124D20F868C498FB,
		ram_block1a_26.mem_init2 = 2048'h0001D025A7B00073E1E507800186E330180FC3802AFBCF3D6AA51A3C00C600000000000000000000000000000000000000000001D828383000738865A8002284F3D88E093A976A3987C676BFCBE583D80000000000000000000000000000000000000000000090C0C7310000078EAEC80040C98C0007F9CCAD35C3C5705B948C010A80000000000000000000000000000000000000000001828B63BC4938145006FE00B07B4E00072B29A4F1CF661EE439FA21470000000000000000000000000000000000000000000022CCEB38FFFE7BD01EFF023134760002D23CF4F1DFD39ADA1D7461240000000000000000000000000000000000000000000131A4F4AA,
		ram_block1a_26.mem_init3 = 2048'h0000000000000003152015EA1DF4100F27AF79D0FD7FC4BB46017C0DEC1B579323F0ADB800000000000000000000000000000000000000000003B499EC830FFDE847055B07C0E639C01BEA01FD65F6BB284747FACDB9800000000000000000000000000000000000000000013C740048BBFE9133F3B7030004F9F05915012455D64FC55852E7E1BC0000000000000000000000000000000000000000000074D6859C79FBBC4CC09E0340E1B8F01E650061F1CE0E23EFD713D9B28000000000000000000000000000000000000000000251382C507082155D48D003409318300F1A0142DA872F32A274B3189B0000000000000000000000000000000000000000,
		ram_block1a_26.operation_mode = "single_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_byte_enable_mask_width = 1,
		ram_block1a_26.port_a_byte_size = 1,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 160000,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "../../RAM/image.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h55996769E8CF0CC13F003FC15C081B9FFF9B00000000000000000000000000000000000000000000E20CA73DFFFF83C9FE9AFBE1F320B8A53D303B803FE1B6411977FF92000000000000000000000000000000000000000000009806323CFF7FB18ECECC1A87193CFAECC65D7D803F803F40A3BEFF9300000000000000000000000000000000000000000000DC0E721C3FFFFCDA44D178C6BED2AAC000DE7C001E815F6159957FBF000000000000000000000000000000000000000000008009431681FFFD6A65A2DBDB36A90364E0B1F8001FC0E7BA710FBF3D00000000000000000000000000000000000000000000BC0D798781FFFEF07007E2898FC9683D,
		ram_block1a_27.mem_init1 = 2048'h7CE00AE0663F087E417FFFEC2A84BFF03F80D63A6D4FFFEA00000000000000000000000000000000000000000001C8098C787EF4075DE701711CB1EFFFEE0D712FE03F864353840FFFAB00000000000000000000000000000000000000000001CFF48438FFFC044523C0161DB4DFFFFE06AA7FC01FC7A9491BAFFFA700000000000000000000000000000000000000000000C93F4438FBFC03CC1EFFE39D8C7FFF7B07677F003FC65F02619FFF3700000000000000000000000000000000000000000001D88AD43CFFFC023409E76884BF7FFFFFE2FF7F007FC2249E02DFFF17000000000000000000000000000000000000000000007005963CFFFF8239655C,
		ram_block1a_27.mem_init2 = 2048'h00039010CD700073DA79020001FF033FFFF0477EC8783F05295C635FFFD380000000000000000000000000000000000000000001981E9AF00073B5F1D40022FC1BDFFFF66EF905F87FC24C406867FFCD8000000000000000000000000000000000000000000150AE42F100002CBE0CC8007C70CFFFF83FB6C3F43FC35DD8B0A7FFC20000000000000000000000000000000000000000000140D8667C00000B50ECFE003F764FFFF808550BF03F6190562D03FF8300000000000000000000000000000000000000000000C0C3E6F800001617B8FF023E0D7FFFFC6A06B3F03FD087B60A07FFD600000000000000000000000000000000000000000000D145EC68,
		ram_block1a_27.mem_init3 = 2048'h00000000000000039D2FDCCDC0048B702F6F79FF467FFB41D1FF76A41C8BAE03C204D38780000000000000000000000000000000000000000003BCAFEE988003C8F865BF07FF557FFFE0B1FFFD541653078785EC138900000000000000000000000000000000000000000001BCA63338000057FC409F03FF0B7FFFA0EAFFF3F43626435F9990FF8500000000000000000000000000000000000000000003B427CFB80000A22F251E03FF6E3FFFE120FFD6F03E1E18A81D64E785000000000000000000000000000000000000000000019133CD300002752E581003FF0A1FFFF10FFFCC587F01E7B87D44E7838000000000000000000000000000000000000000,
		ram_block1a_27.operation_mode = "single_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_byte_enable_mask_width = 1,
		ram_block1a_27.port_a_byte_size = 1,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 160000,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "../../RAM/image.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'hB97C2F9617FFF1CD00FFFFC0E78F12800044000000000000000000000000000000000000000000007BFEA0FC00000307A954837C03DF7D437DED047FFFE07F84DEA8004D000000000000000000000000000000000000000000002BFF11FC0000014A94500F6A41C3D1D341A8027FFF807F803B44004C000000000000000000000000000000000000000000005FFE81FC0000013A2CEB325E48EE20A0007303FFFE803F825CDE006C000000000000000000000000000000000000000000004FFF78FE800000BAEC45644648BCC79CE07E07FFFFC01FCD71F700EE000000000000000000000000000000000000000000005BFF247F800003EB3807F09A58D61485,
		ram_block1a_28.mem_init1 = 2048'h00000D4FEFC0F7806780000024E5800FFF80388B67F0003900000000000000000000000000000000000000000000F5C983F80000047D3FFE8EE0B31000000443801FFF803C777FF0007800000000000000000000000000000000000000000000F5C483F80000062ADFFFE9E1B32000000240803FFFC01E152FD0007000000000000000000000000000000000000000000001F9FD43F80400029C3EFFFC61BF800000004700FFFFC18E0F81E000E000000000000000000000000000000000000000000001FC3393FC0000032848008F78B780000002A000FFFFC1CF1C7AE000C0000000000000000000000000000000000000000000007FF891FC000003110184,
		ram_block1a_28.mem_init2 = 2048'h0003EFF2FCF00073E3EE8BFFFE0037C000003F008007FF023E818330002B80000000000000000000000000000000000000000001E79499F00073A016CFFFDD03372000002302A007FFC1FDB089D8002180000000000000000000000000000000000000000001EF6281F1000033357B37FF836D3000001880E00BFFC09468D4F8002580000000000000000000000000000000000000000001FF5DE1FC000010720B01FFC065B000000D85E80FFF60660248FC002400000000000000000000000000000000000000000000FFAFE1F8000018830700FDC02B800000600F200FFFD07A0F32B8003500000000000000000000000000000000000000000000EF87E3E8,
		ram_block1a_28.mem_init3 = 2048'h0000000000000001E20FC00C00067E7FD1D086007F800000D00092E3FC772003FCEF206380000000000000000000000000000000000000000001C387CAA80002017F8B80F8007B8000011C00224BF62B3007F9E4E06980000000000000000000000000000000000000000003C3D66F180000B1BFA880FC003F800000E0005C0BF61EA09FE3EA006B80000000000000000000000000000000000000000003CBC68B780000CDCFC761FC005FC000004E00820FFE03864FE7B8006F80000000000000000000000000000000000000000003EEE908F00002442FC1EFFC0027E00000D0007027FF07A5C38488006B8000000000000000000000000000000000000000,
		ram_block1a_28.operation_mode = "single_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_byte_enable_mask_width = 1,
		ram_block1a_28.port_a_byte_size = 1,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 160000,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "../../RAM/image.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h7E0018000000039F0000003FFFF045DFFFDB000000000000000000000000000000000000000000007DFE2003FFFFFC13CDC05780140001FF03A00000001FFFF8698FFFDB000000000000000000000000000000000000000000002FFF5003FFFFFE12682304F20E001B20C0C20000007FFFFC38E7FFDB0000000000000000000000000000000000000000000077FEA003FFFFFE6353FB417A0F01710000120000017FFFFC5D37FFFB00000000000000000000000000000000000000000000FFFF50017FFFFE7E1BFF883C1F4180031FCB0000003FFFF07887FFFB00000000000000000000000000000000000000000000FFFF28007FFFFC7D0807FB0F0F2A0C82,
		ram_block1a_29.mem_init1 = 2048'hFFFFF0BC000000005800000021C84000007FFF2288FFFFF300000000000000000000000000000000000000000000FCA58007FFFFF8722000000098000000062A0000007FFF9C917FFFF300000000000000000000000000000000000000000000FC308007FFFFF86BC00000019800000001F28000003FFFE4C1FFFFFB00000000000000000000000000000000000000000000FA4D4007FFFFFC81810000019800000000EA0000003FFFF284FFFFFB00000000000000000000000000000000000000000001FB719003FFFFFC3A37FFF0008800000000DD0000003FFFE0CA7FFFDB0000000000000000000000000000000000000000000070FC9003FFFFFC23FE1C,
		ram_block1a_29.mem_init2 = 2048'h0001FFA28C0FFF8C047052000000160000000E01500000FF943E031FFFED80000000000000000000000000000000000000000003FFAE780FFF8C40B80C000000160000003101C000003F992F0A5FFFEF80000000000000000000000000000000000000000001FFEDC00EFFFFC2F8C00000004C00000007029000003FE30F153FFFEF80000000000000000000000000000000000000000001FFD0E003FFFFE085480000004C00000008820800009FFAC58F3FFFEF00000000000000000000000000000000000000000000FF9DE007FFFFE0D430000000100000006FC26000002FFCB0D9BFFFFF00000000000000000000000000000000000000000000FF2FE017,
		ram_block1a_29.mem_init3 = 2048'h0000000000000001FF4FC9DBFFF86B800C4000004600000018000A2003E5DFFC00FB3FE380000000000000000000000000000000000000000001FFBFC527FFFC01801D80000046000001A80011C009F4CFF801D8BFE980000000000000000000000000000000000000000001FF8E2987FFFF39C01F800000060000003C003B0009F967E0039DFFE980000000000000000000000000000000000000000001FFBE2507FFFF0B7029000000460000004400500001FDF5F0070FFFE980000000000000000000000000000000000000000001FFB06C0FFFFD817026000000060000007E00800000FE957C052FFFED8000000000000000000000000000000000000000,
		ram_block1a_29.operation_mode = "single_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_byte_enable_mask_width = 1,
		ram_block1a_29.port_a_byte_size = 1,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 160000,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "../../RAM/image.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h0000140000000083000000000000621FFFD80000000000000000000000000000000000000000000073FF60000000003A0E2330001C0001FF005C000000000000708FFFD80000000000000000000000000000000000000000000037FFB000000000257000020214001C003FF80000000000003C27FFD8000000000000000000000000000000000000000000006FFED00000000011800480C21400400000080000000000005E0FFFF8000000000000000000000000000000000000000000007FFF68000000002407FFF0201C01000000040000000000007F03FFF8000000000000000000000000000000000000000000007FFF340000000040F807FC281C0C037F,
		ram_block1a_30.mem_init1 = 2048'h00000091200000004C0000002482400000000031887FFFF800000000000000000000000000000000000000000000FCC580000000001260000000940000000480800000000018487FFFF800000000000000000000000000000000000000000000FD0C80000000005C400000019400000002458000000000062EFFFFF800000000000000000000000000000000000000000000FA334000000000AE8000000194000000011900000000000314FFFFF800000000000000000000000000000000000000000001FCFC90000000003D00000000940000000033000000000000877FFFD80000000000000000000000000000000000000000000079FE100000000011001C,
		ram_block1a_30.mem_init2 = 2048'h0001FFA99C00000005C0060000001A0000002400680000002380025FFFEC00000000000000000000000000000000000000000001FFA4380000000240240000001A00000024009000000013E00A5FFFEC00000000000000000000000000000000000000000001FFF6400000000260480000004000000012001000000004F816BFFFEC00000000000000000000000000000000000000000001FFDFE000000001681800000040000000020128000000033C0C3FFFEC00000000000000000000000000000000000000000000FF8BE00000000038900000000C00000069032000000000C21D3FFFFC00000000000000000000000000000000000000000000FF33E000,
		ram_block1a_30.mem_init3 = 2048'h0000000000000001FF5FC2380000400002C000004A00000140000060000A400000F07FE600000000000000000000000000000000000000000001FF8FD06000002800048000004A000001600004C00004200001FF7FEC00000000000000000000000000000000000000000001FFAE188000002700098000000A000000900011000002100003CFFFEC00000000000000000000000000000000000000000001FFAE530000000300030000004A0000001000020000010C00079FFFEC00000000000000000000000000000000000000000001FFA8840000000200120000000A000000480024000000CB00052FFFEC0000000000000000000000000000000000000000,
		ram_block1a_30.operation_mode = "single_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_byte_enable_mask_width = 1,
		ram_block1a_30.port_a_byte_size = 1,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 160000,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "../../RAM/image.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'hFFFFE3FFFFFFFF00FFFFFFFFFFFF81E000270000000000000000000000000000000000000000000080001FFFFFFFFFF1F0000FFFE3FFFE00FF83FFFFFFFFFFFF8070002700000000000000000000000000000000000000000000C0000FFFFFFFFFF3800001FDE3FFE0000007FFFFFFFFFFFFC01800270000000000000000000000000000000000000000000080010FFFFFFFFFE60000003DE3FF80000007FFFFFFFFFFFFA000000700000000000000000000000000000000000000000000800087FFFFFFFFC00000001FE3FE00000003FFFFFFFFFFFF80000007000000000000000000000000000000000000000000008000C3FFFFFFFF8007F80017E3F00000,
		ram_block1a_31.mem_init1 = 2048'hFFFFFF0E1FFFFFFFB3FFFFFFD87C3FFFFFFFFFC0718000070000000000000000000000000000000000000000000103027FFFFFFFFF8C1FFFFFFF63FFFFFFF87C7FFFFFFFFFE0338000070000000000000000000000000000000000000000000102037FFFFFFFFF803FFFFFFE63FFFFFFFC387FFFFFFFFFF813000007000000000000000000000000000000000000000000010400BFFFFFFFFF407FFFFFFE63FFFFFFFE30FFFFFFFFFFFC0B0000070000000000000000000000000000000000000000000100006FFFFFFFFFC0FFFFFFFF63FFFFFFFF00FFFFFFFFFFFF018000270000000000000000000000000000000000000000000080006FFFFFFFFFF8FFE3,
		ram_block1a_31.mem_init2 = 2048'h0002004703FFFFFFF83FE1FFFFFFE1FFFFFFC3FF87FFFFFFC07FFC20001380000000000000000000000000000000000000000002004307FFFFFFFC3FC3FFFFFFE1FFFFFFC3FF0FFFFFFFE01FF42000138000000000000000000000000000000000000000000000003FFFFFFFFC1F87FFFFFFB3FFFFFFE1FF0FFFFFFFF807E84000138000000000000000000000000000000000000000000000201FFFFFFFFE1F87FFFFFFB3FFFFFFF1FE17FFFFFFFC03F0C000130000000000000000000000000000000000000000000100701FFFFFFFFF0F0FFFFFFFF3FFFFFF90FC1FFFFFFFFF01E0C000030000000000000000000000000000000000000000000100C01FFF,
		ram_block1a_31.mem_init3 = 2048'h000000000000000200803C07FFFF87FFFC3FFFFFB1FFFFFE3FFFFC1FFFF03FFFFF000019800000000000000000000000000000000000000000020040381FFFFFC7FFF87FFFFFB1FFFFFE1FFFF83FFFF81FFFFE000013800000000000000000000000000000000000000000020041F07FFFFFC0FFF07FFFFFF1FFFFFF0FFFE0FFFFFC0FFFFC000013800000000000000000000000000000000000000000020041E0FFFFFFF0FFF0FFFFFFB1FFFFFF8FFFE1FFFFFE03FFF8000013800000000000000000000000000000000000000000020047C3FFFFFFF9FFE1FFFFFFF1FFFFFF87FFC3FFFFFF00FFFA1000138000000000000000000000000000000000000000,
		ram_block1a_31.operation_mode = "single_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_byte_enable_mask_width = 1,
		ram_block1a_31.port_a_byte_size = 1,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 160000,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "../../RAM/image.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h0000000000000000000000000002C0E94934CE7B497060D4ADAED475799F0B6770C317AA58CDA17FC2EF400000000000000000000000000000000000000000038091011505A5ED4E754F3B4F23C82E95AB2F7B28720E062784FCB68A0000000000000000000000000000000000000000000120DA085EAF5FEAF6D1E1ABBECBC28E5245F6ED851DAB75D430F4A118800000000000000000000000000000000000000000013594AC78E086513D9F907CFBDAC95ECFC222D56A69D9EC33A821996A0000000000000000000000000000000000000000000354AB00B480A28BC0D9963AE5F4A69D45AA40E913282D509FB1AFF0BA8000000000000000000000000000,
		ram_block1a_32.mem_init1 = 2048'h0000000000000000000000000000000000000004F37CEA1C1CAEE40793ED1EFA51DCE257D9EA33496189F353DD84348B0000000000000000000000000000000000000000000720D301C7A43C7A5ECDF54001E593B203169415213439B182B6D88CB9C0000000000000000000000000000000000000000002378B571D9355A345D516A47A422188199B2B8E2E979EA49468AA6C84C00000000000000000000000000000000000000000026F34E7CE59833CB9E482D36D9A97042FD7E5C82226B64A0977A6A94A00000000000000000000000000000000000000000000D9E03B722140618FE6323B01345559EEEC390601D12A09D584C958620000000000000000,
		ram_block1a_32.mem_init2 = 2048'h4C3C6A6600000000000000000000000000000000000000000002F8728A67BB7B0F2D49BD33A3CF552CB9FF826EADC3E9FED0C6D44921C0000000000000000000000000000000000000000006ACA55B0B20E39007F75BD7E155ECCAF418072EC91E4E349875E46D0100000000000000000000000000000000000000000004E1DF35D9258AC15201A09CE0483DB682C0323A945EC1439D0CCCCE93C0000000000000000000000000000000000000000003D6A9ADBAFAD9D27C024B83581FACEB15E004273ACD3658046D5994144000000000000000000000000000000000000000000745E40D2D4B061ADE441FB4C2A6BBACF3EFAC60E9BD25AF8C6578D02DC000,
		ram_block1a_32.mem_init3 = 2048'hF71292AD1680A8842F08000000000000000000000000000000000000000000028D78AAA08580A533BBA53EDABCF6E2F759E950130DA23EA1571C002B40000000000000000000000000000000000000000003A3FA5519FD2993416FC5ECA10EDAB8ADC9FC7AF0837C2C12E19990E880000000000000000000000000000000000000000002451D44A73DDEFB721885EBEA9C4E8CB7A0FC96A5573FADE1A0E10C14000000000000000000000000000000000000000000018E2A3CC4B1F9A1C3D8563D0EAD72B0F6568AB1C75C02E75231A11D64C00000000000000000000000000000000000000000052CB9EDB080BBD915F64732578DCE40E17E967A6AF63D7FB0,
		ram_block1a_32.operation_mode = "single_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_byte_enable_mask_width = 1,
		ram_block1a_32.port_a_byte_size = 1,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 160000,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "../../RAM/image.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h0000000000000000000000000001D6CC2B806D0C1E68AE9657D74487C101DCE7A7332E06160DC2F3034EC000000000000000000000000000000000000000000231B296DDD884AEBA6F29EB7A29F7B95ABCE3AC9C90CC1A323DBC827C8000000000000000000000000000000000000000000064879D9E66EDFD9CB98F9E38ABAFEE0753F0CA48DE95C9B57F8444CB800000000000000000000000000000000000000000020A21F80568935C36A5F9E67E47313F9F49619FB2471F7C12D4DAE00A80000000000000000000000000000000000000000001694F70C5FD4D0C0E55CDCE670980BDFAF8210760F3BE02050702A1740000000000000000000000000000,
		ram_block1a_33.mem_init1 = 2048'h0000000000000000000000000000000000000005920BD279FAB3BD4A0FAF856EC7B4AEDD7E33B6F7F9B4F2035824A26AC0000000000000000000000000000000000000000007FFC9CBCC8F988093031CE3837582D4D8BF75B430810275712288FB7740000000000000000000000000000000000000000001F3731558D123F49DE14C001680614A4F1BF7BF3B0DE5F1E4D6CE6BC7C000000000000000000000000000000000000000000234BA4D7F8AA856EC5793204134CE77FC87FBFA77CDF3459ADF67C2C800000000000000000000000000000000000000000002CD86236316E999E150B85F96377FE43EAB3FC6F6A9CE00D42125634E4000000000000000,
		ram_block1a_33.mem_init2 = 2048'hC09838EA800000000000000000000000000000000000000000075D8ECA837C7F243D366555511CE68E0F687DDAEA62E71C5EAEAC2F98C000000000000000000000000000000000000000000370C051847BB028A67CCD42C932AEB5B20807B5FAA227997A9A36DB2100000000000000000000000000000000000000000003EFC2499290907C1DFFDB8633B1300237101F7F1CA9ACFECF7B2990BF00000000000000000000000000000000000000000003FCB48F4F413F42B3FD946787A8C599FEB01A075CAE4688C28069E280C00000000000000000000000000000000000000000074BACA15E0FEE1F8FB83E080A152B051ED02E55B0628654EF03D726A70000,
		ram_block1a_33.mem_init3 = 2048'h28A10F075B70928919AE200000000000000000000000000000000000000000051E373946ED587843FBB6BD846F23C5C08CB3D929F222612259EDD48400000000000000000000000000000000000000000007AA2EB7972F70BBB0A468C176FE3D8B3D00CCE17B573519F773704BF580000000000000000000000000000000000000000006F02835B2928BF37FA63C563040D93E5BC1F0C03F5A202AD647CAEA09C0000000000000000000000000000000000000000004287D76F5D5ABEEF47BA7981B7738B54E1F65E4BC886E4FD77F037520C0000000000000000000000000000000000000000006C1F47CCEAC4EC1890643E45A18DF4A2D876E5CB20577E283,
		ram_block1a_33.operation_mode = "single_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_byte_enable_mask_width = 1,
		ram_block1a_33.port_a_byte_size = 1,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 160000,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "../../RAM/image.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h000000000000000000000000000254DFCB064CF85F8F2A4428074468763DE0181817073898DEC7CE907500000000000000000000000000000000000000000001B8BEC07A69CE070D8D01648336603836101C129F754666244CEC917180000000000000000000000000000000000000000002065FDC6378CDC71F1927A7C3DB700E09F00F367D321FDE6A4D6833710000000000000000000000000000000000000000000046E61D59B051A3DF16CFFC83357EDF9E681FED0DA658EFED4CC677A30000000000000000000000000000000000000000000016C6A5E8871BEFEF8EDBF899663F5DF6401F1229F2A974F9DF8023AC0000000000000000000000000000,
		ram_block1a_34.mem_init1 = 2048'h000000000000000000000000000000000000000499189859A3F0BE73FF392789E7CE0DF20034495D4E78A5FB8549B1ED8000000000000000000000000000000000000000000498B96A825C6CFCE3FE02A3FF1513932560124BA0019AEC8B4A1518F100000000000000000000000000000000000000000003AA36B418ABCF38E1FF65007FFB01DF5BA40040E0509B578C9CD2284F0000000000000000000000000000000000000000000225B25F115C0C38C675C9806D275E654ED800059120AA9B51C12F186600000000000000000000000000000000000000000002642BFE742224BE3E7762C00712D06EB5D0C038FC375DD2470072386D0000000000000000,
		ram_block1a_34.mem_init2 = 2048'h0F487928000000000000000000000000000000000000000000024D834ACA78C12462FFB80700285580368803C3780424F0A0F2CEA84380000000000000000000000000000000000000000002E4E79B5F2EB6BE99FFB34F95B8029A5DE818DC36D050832D34DDB8EC00000000000000000000000000000000000000000002A38992F7D2EFFC1FFE20ED22C3EA1A4CE000712F46D397B5A7D0B17D40000000000000000000000000000000000000000006F04375E183A3F2DFFE6C87F74241E884C001BE585FF38B5E9710D1488000000000000000000000000000000000000000000637ACDEED367DACEFFFD427194EFB26820021869351339C7BCCDAF16B4000,
		ram_block1a_34.mem_init3 = 2048'hD24B0C8AB798B567422420000000000000000000000000000000000000000005541F72A7C7D2A7A928DAE96B9B2A1945803A5DFC2B159B0B118522934000000000000000000000000000000000000000000516166F9651E6E56613CF423CBD3868E2803FBF4874BAC611FF0AF7CBC0000000000000000000000000000000000000000004EC143C2ADAAF61E91F71C989D6D4EC9C802E1C43D06D4887BF1F3606C00000000000000000000000000000000000000000069C12E7C95ACAA46CFC65EB8F735606C5100B4ABDA8C1A8D5A6502C258000000000000000000000000000000000000000000675890484DE8FAD0AF9A9D190E66AA9F30002E06673C7EFFD,
		ram_block1a_34.operation_mode = "single_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_byte_enable_mask_width = 1,
		ram_block1a_34.port_a_byte_size = 1,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 160000,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "../../RAM/image.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'h0000000000000000000000000000694026F8D8D52FF02E7C5FF8447F8FD41FFFFF1458F29F7393161FD54000000000000000000000000000000000000000000104A13C9475F3A7F00CC95FFC3F7FC7C04FFFFE3D4BC429D50AC20FD7800000000000000000000000000000000000000000038730DE753F054FE01E4FBFFCD07FF1E6AFFFFD72EBFBC00788B96FD5800000000000000000000000000000000000000000019F78F0F19FFD37E017AFFCFC527FE062F7FFFA161FD0E0007A8FAF80800000000000000000000000000000000000000000039EE8174978E86BF0139FF8FE403FE2020FFF3CAC098A0F01E0C9FF8F8000000000000000000000000000,
		ram_block1a_35.mem_init1 = 2048'h00000000000000000000000000000000000000058F54E8199E3B3F83FF8F18092B41E927FFCFFFA6574EF2B5C5B3EFF2C00000000000000000000000000000000000000000058D96E8831783FF03FF211C01F33C740EFFEFFFD55C460BB030E3A7E840000000000000000000000000000000000000000001A7C3F112A1E6BF01FEF7FF80EB5E3C0DFFFFFFD31D3B8FC97EE057DD000000000000000000000000000000000000000000002241B913A7551F0077BFFF920661965CBFFFFFE94B77411EE87587DD00000000000000000000000000000000000000000000724C147AF520BFC07552BFF81C6F9F065FFFFF6AC76419A9BC42E7D84000000000000000,
		ram_block1a_35.mem_init2 = 2048'hEE7047F980000000000000000000000000000000000000000007ED8363349D01621FFFC01A333B15D469F7FF7374E167F0FD7FF497D340000000000000000000000000000000000000000007F4E91CDACE5B057FFFDB99A1502DCF6FF7FF18FC3ED0FF36DBE7E7F5C0000000000000000000000000000000000000000003F7C2FFF3DEE22C1FFFDFF3D8DCC260B3FFFF84C6C1D7F63970E34FE5C0000000000000000000000000000000000000000003B48FBAFDF8CFCD1FFFA187F59A1D97EBFFFFC04322F2944740626FD0000000000000000000000000000000000000000000073FEA10310CBC3F0FFFBA181B90FAF7E5FFDFF9D7A5C53421A8A00FF30000,
		ram_block1a_35.mem_init3 = 2048'h631135848A1B06F2E0DA20000000000000000000000000000000000000000002BC0F0AE62ADE2779B7DA5FF01E9B8F4C7FB0C9DD8C8A2B38A6F0A1ED00000000000000000000000000000000000000000002A60E08A5D5C35CDAFFEE07CA63844CA87FFF8F7C67FE0ADA4474207040000000000000000000000000000000000000000003E40C136B6766EA37FFEE1F84FAF329307FD87D7FE168622D447521C3000000000000000000000000000000000000000000039C0E1ECE65335C6BFFF67F668E96AF18EFF834E39900EC3E847823FEC0000000000000000000000000000000000000000007E582EC4366E4EB07FFF4A1CF111790CCFFFF248AEDC7E0F9,
		ram_block1a_35.operation_mode = "single_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_byte_enable_mask_width = 1,
		ram_block1a_35.port_a_byte_size = 1,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 160000,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "../../RAM/image.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h0000000000000000000000000000BCFFE1A6349BEFFFD0C3800073800006800000AB5E8A607EDF57C03C40000000000000000000000000000000000000000001F65FFD1712EDB7FFF1868000088000066000014A46501009A4C3603C80000000000000000000000000000000000000000003F31F27096017E7FFE7D04000E1800005800002DB198FC0000238803E80000000000000000000000000000000000000000001E11F0E5480193BFFEF0003006980000470000435FDC0E0007DF8806F80000000000000000000000000000000000000000001E1EFFD2F000CB1FFEA00070073C000005000CA5BF86A8001FE2000678000000000000000000000000000,
		ram_block1a_36.mem_init1 = 2048'h00000000000000000000000000000000000000054696D919834C3FFC00490009D0C0115C00000007F8F33E71E60380168000000000000000000000000000000000000000000546E8E9837856FFFC00820001CB00080F0000000CC1A6CA372303801600000000000000000000000000000000000000000001623DF312E03D3FFE00E40000D6800020000000086481FD8B3702803000000000000000000000000000000000000000000000E047FB1089805FFF889000003380084F80000014C4214A64C187403100000000000000000000000000000000000000000000A8BFF26F343F9FFF892D00002180001F80000022B8841D49B263A0304000000000000000,
		ram_block1a_36.mem_init2 = 2048'hCF82601F400000000000000000000000000000000000000000037D812278E3FEEB0000077F6287813A60000048D01C180F01DF0660364000000000000000000000000000000000000000000774E4F2460E016C00000A2F143525B8C80000110A01CF00C0FF074012C000000000000000000000000000000000000000000767D4905A1921E3E0001EFFE16D39FF5C00000479803009C187036010000000000000000000000000000000000000000000076494451A07803FE0000487F6F37D9F10000000A43E0D8FBB8782203440000000000000000000000000000000000000000007F703DA8107543FF00023001BD3DA07860000003F3E440C1DCF02E0174000,
		ram_block1a_36.mem_init3 = 2048'h1C1C12C21D23C705C100000000000000000000000000000000000000000000072C00FEE610DE25EFC01F48003F040D9C0045AE1E307B71C3C7078041000000000000000000000000000000000000000000071601FC843A0017FE000F8BF1690380B80004D4807815FB238787403B000000000000000000000000000000000000000000077403F41BFFF0BB6C000BB7B7764FC8F000067D803F7F9DE987864020800000000000000000000000000000000000000000070C01F53C71FF8D88000706E0AEB8A8C000043AC078FF13F8C7824014C00000000000000000000000000000000000000000075581EB627A18F6C00007C60C57CF12D00000ED721C381F01,
		ram_block1a_36.operation_mode = "single_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_byte_enable_mask_width = 1,
		ram_block1a_36.port_a_byte_size = 1,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 160000,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "../../RAM/image.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'h0000000000000000000000000000FB7FE06CD3143000018000004A00000BC0000064FE55FF84ECD85FF740000000000000000000000000000000000000000001F3FFFC974F0AD80002B0000002000004400000C1C013FFFE37243FF780000000000000000000000000000000000000000003F97FFD661FE7B80001900000C60000016000012907363FFFF40AFFF780000000000000000000000000000000000000000001FFDFFB367FE17C0003A00000460000076000031C03BF1FFF81267FE780000000000000000000000000000000000000000001FFDFF53CFFF0CE0007C000004A000003B000041807D1FFFE00D3FFE38000000000000000000000000000,
		ram_block1a_37.mem_init1 = 2048'h0000000000000000000000000000000000000005D929B8E67A3FC00000290009C5C0013600000007A33CFE0E07FC9FF280000000000000000000000000000000000000000005DCC5E87CE927000000460001C500001200000003F6B93630C3FC9FF200000000000000000000000000000000000000000001F6CBF0EDF057C00000180000CC00003F00000007B2A203F707FDDFF200000000000000000000000000000000000000000000F0AFF8EF7BD3600000000000000000450000000C47C1B38321F8DFF200000000000000000000000000000000000000000000FF5FF19D5C2E2000009800000600001A8000001B15FBE18E4E7C7FF34000000000000000,
		ram_block1a_37.mem_init2 = 2048'h0FFD5FF940000000000000000000000000000000000000000007F27F1FE700001900000460C04D421F5000006C3003FFFFFE1FF9DFF180000000000000000000000000000000000000000003FB1C1C21F1FF1C0000009018F2C3863000001A06003FFFFF1FF8DFF0C0000000000000000000000000000000000000000003E830E0361FDFE00000097FFD8617FFE800000680400FFFFE07FCDFF080000000000000000000000000000000000000000003EB478347FFC00000001E87F71D9D9F44000000B87E007FFC07FDDFF000000000000000000000000000000000000000000007E88C367EFF7BC0000015001BD63A07F400000027C3C403FE0FFDDFF30000,
		ram_block1a_37.mem_init3 = 2048'h601E0F01BF3C07F99FB880000000000000000000000000000000000000000003B3FFF919FF21D9F1801CA80000000B840016501FC006F9FC07F9DFE580000000000000000000000000000000000000000003B9FFFB7BFFFFE7E4000F2C005E0015C8000F28007FF3FBFC07F99FF780000000000000000000000000000000000000000003DBFFF3FBFFFF3B94000AD8785D400ED000048A00009FFFEE07F99FE480000000000000000000000000000000000000000003B3FFF3FF8E03FE580003BC5F0504B4800001450007FFFFFF07FD9FF7C0000000000000000000000000000000000000000003FA7FE7827EFF0140000762D9AD9818200000B30203FFFFFE,
		ram_block1a_37.operation_mode = "single_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_byte_enable_mask_width = 1,
		ram_block1a_37.port_a_byte_size = 1,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 160000,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "../../RAM/image.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h0000000000000000000000000000F03FE01730188000009000004E000009000000083F30000700205FF680000000000000000000000000000000000000000001F93FFC78C00C4000001000000E00000100000010C0A800003818BFF600000000000000000000000000000000000000000003FFBFFCB90006600001300000CA000004800000470042000007C4BFF600000000000000000000000000000000000000000001FFBFF84A00019000026000004A000004C000008C0021000001C0BFE600000000000000000000000000000000000000000001FF9FF0C400009800024000004E000002400001380016800000E07FE60000000000000000000000000000,
		ram_block1a_38.mem_init1 = 2048'h0000000000000000000000000000000000000005D0C078000200000000030009CBC0015000000007C00301FFF8001FF240000000000000000000000000000000000000000005D303E8000FF0000000120001CB000028000000000C4001CFFC001FF2C0000000000000000000000000000000000000000001FF07F0003F8C000000240000CA00002400000000343C0000F8005FF2C0000000000000000000000000000000000000000000FF1FF80047EE8000002800000A000054000000018041FC001E005FF2C0000000000000000000000000000000000000000000F03FF0018C314000004800000A000016000000000E2001F001807FF28000000000000000,
		ram_block1a_38.mem_init2 = 2048'hF000DFF900000000000000000000000000000000000000000003E000FC000000070000030001126000000000700FFFFFFFFFE0005FF180000000000000000000000000000000000000000003E003E0000000FC0000017FE0CF007F2000001C01FFFFFFFFE0005FF0C0000000000000000000000000000000000000000003F00F000E1FFFE0000002FFFE000FFF20000007003FFFFFFFF8005FF000000000000000000000000000000000000000000003F03800C000000000000587F7E03D9FA8000000C001FFFFFFF8005FF0C0000000000000000000000000000000000000000003F0700E00008000000001001BD9FA078800000038003BFFFFF0005FF3C000,
		ram_block1a_38.mem_init3 = 2048'hFFE000007F3FF8009FC860000000000000000000000000000000000000000003A00007FFFFFFFE00801F18000A0003CC00183FE00001F9FFF8009FFD40000000000000000000000000000000000000000003A00007FFFFFFF802000F80004A00031800081FFF800FFBFFF8009FFF40000000000000000000000000000000000000000003E0000FFBFFFFC40C0008A00042400F30000707FFFFFFFFEFF8009FE640000000000000000000000000000000000000000003A0000FFFFFFC00380001F3C012074340000183FFFFFFFFFFF8009FF600000000000000000000000000000000000000000003E0001FFD810000C000006064121001400000C0FDFFFFFFFF,
		ram_block1a_38.operation_mode = "single_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_byte_enable_mask_width = 1,
		ram_block1a_38.port_a_byte_size = 1,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 160000,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "../../RAM/image.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h000000000000000000000000000300001FF80FE07FFFFF0FFFFFB1FFFFF0FFFFFFF0000FFFF800002009C0000000000000000000000000000000000000000002000003E03FF03FFFFF0FFFFFF1FFFFF8FFFFFFE03F07FFFFC000400980000000000000000000000000000000000000000000000003C0FFF81FFFFE0FFFFF31FFFFF87FFFFF80FF81FFFFF80040098000000000000000000000000000000000000000000200000781FFFE0FFFFC1FFFFFB1FFFFF83FFFFF03FFC0FFFFFE0040198000000000000000000000000000000000000000000200000E03FFFF07FFFC3FFFFFB1FFFFFC3FFFFE07FFE07FFFFF0000198000000000000000000000000000,
		ram_block1a_39.mem_init1 = 2048'h0000000000000000000000000000000000000006200007FFFDFFFFFFFFF0FFF6303FFE8FFFFFFFF8000000000000600DC0000000000000000000000000000000000000000006200017FFF00FFFFFFFE1FFFE30FFFFC7FFFFFFFFF80000000000600DC000000000000000000000000000000000000000000200000FFFC003FFFFFFC3FFFF31FFFFC3FFFFFFFFC84000000000200DC0000000000000000000000000000000000000000003000007FF8001FFFFFFC7FFFFF1FFFFA3FFFFFFFE003E00000000200DC000000000000000000000000000000000000000000300000FFE03C0FFFFFF87FFFFF1FFFFE1FFFFFFFC001FFE000000000DC000000000000000,
		ram_block1a_39.mem_init2 = 2048'h00002006C000000000000000000000000000000000000000000400000000000000FFFFFE0000F980003FFFFF8000000000000000200E4000000000000000000000000000000000000000000400000000000003FFFFFE00000000001FFFFFE000000000000000200F0000000000000000000000000000000000000000000400000001E0001FFFFFFC00000000001FFFFFF800000000000000200FC00000000000000000000000000000000000000000040000003FFFFFFFFFFFF878080002601FFFFFFF00000000000000200FC0000000000000000000000000000000000000000004000001FFFFFFFFFFFFF8FFE42005F81FFFFFFFC0000000000000200CC000,
		ram_block1a_39.mem_init3 = 2048'h0000000000C000006007E000000000000000000000000000000000000000000440000000000000007FE007FFF1FFF003FFE000000000060000006002C00000000000000000000000000000000000000000044000000000000001FFF01FFFB1FFF807FFF000000000040000006000C00000000000000000000000000000000000000000040000000400000003FFF71FFFB9BFF00FFFF800000000001000006019C00000000000000000000000000000000000000000044000000000000007FFFE003FF9F8003FFFFE00000000000000006009C0000000000000000000000000000000000000000004000000000000003FFFFE0003F9E0003FFFFF000000000000,
		ram_block1a_39.operation_mode = "single_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_byte_enable_mask_width = 1,
		ram_block1a_39.port_a_byte_size = 1,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 160000,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "../../RAM/image.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'h8F0CF958E92528F8E034E3A194034C82600000000000000000000000000000000000000000021CF02322D8611B548F4957E048F1CBF04D49791F6057331FFEADC43060000000000000000000000000000000000000000005F69C83840AB976E6953B534DB69CB1CB86CDB383F4BD19782043718920000000000000000000000000000000000000000004C91EC6E65974C2BE5A38ACFBC7323FAEFC6966E57FFE419BDAFE9CEEA00000000000000000000000000000000000000000074A45D56823672E1D7621B196358ADE279B2986B9A30E5DF0E166ADAE600000000000000000000000000000000000000000001CC613C97EFC66E5E130313C81B9EBAC0D2E,
		ram_block1a_40.mem_init1 = 2048'hBE28FA4EE448B0190D88D8862EFFFFFE7247542F7840C00000000000000000000000000000000000000000068CB5C72FF007F238BB04A29C08001CE8EA14CA0FFFFFB727FA883FC7A0000000000000000000000000000000000000000005EA890875E201E3C423707D3D1BFA64136061FB8FFFFFDCF78F23E879C0000000000000000000000000000000000000000000C9D1E9157FFF417307207E14F1CD6E30FA336197FFFF799E0BA853A4000000000000000000000000000000000000000000032CD511D557F48438FCD3F0AA4279A6A9EACAD76A21AE6AB9639E04F000000000000000000000000000000000000000000004210285AC3C1713E8ED392AD7,
		ram_block1a_40.mem_init2 = 2048'h10AB8BE1FFFFF355562E1E47FB670931485993FFFFFFE689863865D3D00000000000000000000000000000000000000000067D333D41FFFFF3F5EAC277B50A769E4F77F0DBFFFFFFE3894CA004CD00000000000000000000000000000000000000000005D6F11060FFFFFDDB4AA5636DF6EA02DF36139FFFFFFFE29690A9B4E9B00000000000000000000000000000000000000000068E33B5784BFC2BBEC588EC43E2AE112D8654F98FFFFF058215B65D7820000000000000000000000000000000000000000001DDE0C108C1FE76A077EF0B4863345E3B29B88E0FFFFF078684AC5516000000000000000000000000000000000000000000077683AD9619FC,
		ram_block1a_40.mem_init3 = 2048'h000000000006E4366A7FFFFFFFFE653589959FC9F7D6A154E7FFFFFFFC652B6A287830000000000000000000000000000000000000000002C8355F1FFFFFFF901C229650A9E7D863C2B2E3FFFFFFF260F4C6BA5E700000000000000000000000000000000000000000009854111FFFFFFF19958EAD292480B028E5A6AFFFFFFFE1E72DE47E86000000000000000000000000000000000000000000031559778FFFFFFE23F914C82C22A360D8DB7BB7FFFFFFE1FFD008A87C8000000000000000000000000000000000000000000360682B87FFFFFE6A5B9F6F1EDE8F9F928D5E3BFFFFFFE461CF19A40770000000000000000000000000000000000000000007,
		ram_block1a_40.operation_mode = "single_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_byte_enable_mask_width = 1,
		ram_block1a_40.port_a_byte_size = 1,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 160000,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "../../RAM/image.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h9475A86D571D84FCBFEFE2AC30DAC21DC00000000000000000000000000000000000000000070EFDD1E997339AD24183F4F1C95F22A8226B065C9FBFA7E50F36A3B8C0000000000000000000000000000000000000000002E055BCF06A696D9220F78214329FB5D245EB2347FBFF838E7EA4B1172000000000000000000000000000000000000000000799E16E3D148F4641FD37BA3006642D36283622E87FF46A58A73D9381A00000000000000000000000000000000000000000014B3C5039CCA2C2C235DB87B9DCB05B88E94FC69A5B19ACCEDAC10117C0000000000000000000000000000000000000000003E827133E23E9464259C747C0E0EB8AEA5E26,
		ram_block1a_41.mem_init1 = 2048'h4C796D8185396D79C975E1BDEF3FFFFFF343FCB9BB1F800000000000000000000000000000000000000000042E7997EFCBFAB0E8EB110EE5486BAC23B1F23BFFFFFFED6D8D5458852000000000000000000000000000000000000000000768421454FDFFFF5B228FF2474460C24CD6A4299FFFFFD9A4FE44DB44C0000000000000000000000000000000000000000004132B56ADFFFFB398739AEAEAB4B5DD5FC77A50FFFFFF90B9AACD67C160000000000000000000000000000000000000000006B2CE5F7013FE006C648CA94258C0DC2A12DE25E7FFFFEAF51DCABF0F4000000000000000000000000000000000000000000373397703A131001BD5E5788C,
		ram_block1a_41.mem_init2 = 2048'h77672ADFFFFFFFE55A4B61DB912A6C2D316197FFFFFFF9856EFD782B40000000000000000000000000000000000000000006B86561FFFFFFFFEF418A20A2FFD52C3948B9FFFFFFFFFC85C25D973370000000000000000000000000000000000000000000B56EDC7FFFFFFFABCBBA8327CDDBCCE6A9733BFFFFFFFD8FF603295D100000000000000000000000000000000000000000057EFBFA3FF7FFDDBB4BB06A134934AB5A12AD6FFFFFFFFF0001E2EC55E000000000000000000000000000000000000000000431023E8F3FFFCF1E7BF30875DC9CA2E96A160DFFFFFFF2399D5C389D20000000000000000000000000000000000000000000F85DF81FFFFE,
		ram_block1a_41.mem_init3 = 2048'h000000000003256F5BFFFFFFFFFD6C4AEC18A7D1C9D046587FFFFFFFFFFFA1A25BBDE0000000000000000000000000000000000000000006C56E87FFFFFFFFF176703B19ABF32C00338CBFFFFFFFFFF1A296EEF32000000000000000000000000000000000000000000770B867FFFFFFFFF19DF287F440D88C6769E3E7FFFFFFFE536569C1FDD0000000000000000000000000000000000000000007DCBEF7FFFFFFFFF11A950CCDCCFFD63CFBAAEFFFFFFFFF426B31CE23C0000000000000000000000000000000000000000002C2A663FFFFFFFFFA7ADC899D29C6153459F377FFFFFFFAEB6B9FEEA500000000000000000000000000000000000000000002,
		ram_block1a_41.operation_mode = "single_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_byte_enable_mask_width = 1,
		ram_block1a_41.port_a_byte_size = 1,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 160000,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "../../RAM/image.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h37C89B0A3B00D23FFFFFE03DA8E85E8E40000000000000000000000000000000000000000007CED39BE9B031110F4EFA5AEF46415B76D63E4A3FFFFFAC8ED70F5283C00000000000000000000000000000000000000000033233D06860E163EEE9DD1DF33B8036A8AF70311FFFFEF2529B6A3872000000000000000000000000000000000000000000060F170D0E8CBF49447F7BB64851AE8612C548E286FFEE60BE360B10D580000000000000000000000000000000000000000006F713439CE2F0603B7F3D65A7ED463557D881A7361890085730E68BFE600000000000000000000000000000000000000000071409170DC42F5C99866C159F43D6860EC11D,
		ram_block1a_42.mem_init1 = 2048'hFD58A12E628E625D560F595567FFFFFFFF69631B32C2A0000000000000000000000000000000000000000005A23C7F4BFFFF7650B17476723FD0BF1D95AA6FFFFFFFFCC3FB56064240000000000000000000000000000000000000000007763375E6FFFFEB2372600EE21C49EA31771A91FFFFFFEE6BBE7E3ADB200000000000000000000000000000000000000000010F74B0D4BFFF3042AAD08B47E06373015BD62AFFFFFFF1E709FBA25BA00000000000000000000000000000000000000000073E31E8B509F4D039B093CF0B1FC6774B5CA5587FFFFFE13309682D18E0000000000000000000000000000000000000000007F7170F9A18D079B42EFBAC0F,
		ram_block1a_42.mem_init2 = 2048'h860CD5FFFFFFFFE5AD004F91872C8EEF733C5FFFFFFFFFE852DB8E4720000000000000000000000000000000000000000004AF1E19FFFFFFFFC0EB438BAB5760E0E1505EDFFFFFFFFF95C2ED5A4330000000000000000000000000000000000000000007AB17B43FFFFFFF80673CCD214956F00308710FFFFFFFFF939C790C0F60000000000000000000000000000000000000000004E217911FFFFFFF9E7D4923FC5FCA94CC8BE0FFFFFFFFFFB858242A06F00000000000000000000000000000000000000000076525C52FFFFFFE9A4C970CAC627D411D68F24FFFFFFFFF2E75A206464000000000000000000000000000000000000000000142091CDFFFFF,
		ram_block1a_42.mem_init3 = 2048'h000000000000CD138BFFFFFFFFFDB694EBCE9896D62639527FFFFFFFFFEF70542E0FE0000000000000000000000000000000000000000004F910E7FFFFFFFFFC63D49EFBB6090159EF06BFFFFFFFFFF778EA0701600000000000000000000000000000000000000000023717E1FFFFFFFFFB832E3E0FF50A216CBC603FFFFFFFFFC1FC3E7A41500000000000000000000000000000000000000000000F1789FFFFFFFFF2A504DC78F6BD479CAA67BFFFFFFFFEF9E26FCAC130000000000000000000000000000000000000000006360E1AFFFFFFFFF1078FE98132EF420F398E3FFFFFFFFFEEFDCF7643F0000000000000000000000000000000000000000002,
		ram_block1a_42.operation_mode = "single_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_byte_enable_mask_width = 1,
		ram_block1a_42.port_a_byte_size = 1,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 160000,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "../../RAM/image.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h983D46F12278EA7FFFFFF0BCAF8FB78BE000000000000000000000000000000000000000000082CFB67507CE581EAD8DBE9FA7BC41C2E4C844FFFFFF61BBC84A625FE0000000000000000000000000000000000000000004DE0FB5564B1BDCFF7305DD0FFC7EBB5DEB88BC13FFFC8B056C4C338B20000000000000000000000000000000000000000000BF0F250714434C4B96D02B87B65FA13BA2B9FBD17FF85E44442DE51DA0000000000000000000000000000000000000000000D70F69040DAC2024906D6040227F2471C7D1D8E5DE1D67EC42F3E4E260000000000000000000000000000000000000000000841F3500CF6F623DBFB88E602DBF29203F67,
		ram_block1a_43.mem_init1 = 2048'hFE07307DFAE788158BFAE1B507FFFFFFFFE48DE001D5400000000000000000000000000000000000000000069604F207FFFFF84F297FFFEFA39FDBFD6702FBFFFFFFFF1C3DAF35D5E0000000000000000000000000000000000000000006AE0BF1D7FFFFF01CA74BF79FADBC89FFCF5195FFFFFFF88EF88B25CDC0000000000000000000000000000000000000000002BF0F76C43FFFE2BC2CC971FF22BE30FEA51149FFFFFFF873BE0D01CDC0000000000000000000000000000000000000000000DE0F26EA8BFD4C5ED2D03C7BB62242F7B10474FFFFFFF016AE8F128DC0000000000000000000000000000000000000000004AF0F228DD9BC6836FEEABBBF,
		ram_block1a_43.mem_init2 = 2048'hE61F47FFFFFFFFC50CAB78682E8F7052527C3FFFFFFFFFC670F3EDD4700000000000000000000000000000000000000000047F0F4DFFFFFFFFC605CF2070ACB17F2439FDBFFFFFFFFFE8C8E795D460000000000000000000000000000000000000000003CF0FACBFFFFFFFD18C44D15E92817FECC5932FFFFFFFFF86DCE6EFD870000000000000000000000000000000000000000005060FAE3FFFFFFF1192809437CA99FFCE93E05FFFFFFFFF12D8E3F5D110000000000000000000000000000000000000000000B51C22BFFFFFFFA19170F4BFE2901FFA6BF1CFFFFFFFFF9D99E3FDD1A0000000000000000000000000000000000000000007E634F90FFFFF,
		ram_block1a_43.mem_init3 = 2048'h000000000007210E17FFFFFFFFFB8708DE71E7A40F8EF42CFFFFFFFFFFF5405DD9D890000000000000000000000000000000000000000003690E1BFFFFFFFFFD0788CA6A52201E8D32787FFFFFFFFFF240DCE1D410000000000000000000000000000000000000000001930F13FFFFFFFFFF250AE802C6359AAEA81E3FFFFFFFFFF6425FE5D420000000000000000000000000000000000000000002170F69FFFFFFFFF2467AB0369D9B8BF8959FFFFFFFFFFFF3744C25D460000000000000000000000000000000000000000007C21EF3FFFFFFFFE58536BC51B76AE31D0B3F7FFFFFFFFFD8F9EC85D470000000000000000000000000000000000000000006,
		ram_block1a_43.operation_mode = "single_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_byte_enable_mask_width = 1,
		ram_block1a_43.port_a_byte_size = 1,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 160000,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "../../RAM/image.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h39811E042B46F23FFFFFC69D4F0FEC79E000000000000000000000000000000000000000000376C07100D80137E018CCB58025811A10CB43481FFFFFEDCF2F8DCFE9E0000000000000000000000000000000000000000007660073208C076F024E55BF003D80832721ADA64BFFFF1FB78F8C7C79200000000000000000000000000000000000000000030F00E3001BFF7FB49FAD32002580A9FFE13B2304FFFB3B3787CDC29FA00000000000000000000000000000000000000000034700A703C0203FC9104AEC0025800074C0C020F15770DCF7830561D8600000000000000000000000000000000000000000073400F300006F7F22C03314002400160E008B,
		ram_block1a_44.mem_init1 = 2048'hFE5024BC04C01E1D1003D795A7FFFFFFFE320E0D4433E00000000000000000000000000000000000000000050603F1E3FFFFFEE032280720149DD801A662A7FFFFFFFE560E09C033E00000000000000000000000000000000000000000072604F3B4FFFFE940004C09C0348D4C01F3F0D3FFFFFFF8F70F0E803BE00000000000000000000000000000000000000000037700F1F1BFFF96804AEE00C03296A00061386BFFFFFFF5A3CF0F203BE00000000000000000000000000000000000000000076600E1FA7FFBCA80167F12C4329A9400DF88657FFFFFEB33CF0F4C7BE00000000000000000000000000000000000000000034700E18A86B023C936768480,
		ram_block1a_44.mem_init2 = 2048'h8600C8FFFFFFFFF70D3C184024ABC07F4BFE5FFFFFFFFFCB7F184033C00000000000000000000000000000000000000000075700C8FFFFFFFFEA097E60BC2CB50076D1FE1FFFFFFFFFCDCF0D2833D0000000000000000000000000000000000000000003970064FFFFFFFFE40EC740C00496A00017321FFFFFFFFF93DB0C883BD00000000000000000000000000000000000000000018600637FFFFFFF14127180705B99C03B8AE10FFFFFFFFF9B5F0C2833C0000000000000000000000000000000000000000004B503E13FFFFFFE281CD200407F997001857147FFFFFFFF321E0F2833C00000000000000000000000000000000000000000016603FAC7FFFF,
		ram_block1a_44.mem_init3 = 2048'h0000000000034501EBFFFFFFFFF9873F2CBEAF0C6072D0FC7FFFFFFFFFF3FF97103B400000000000000000000000000000000000000000036D01F7FFFFFFFFFC07D74EE82B331A9191FCFFFFFFFFFFF6FF1C0833C00000000000000000000000000000000000000000030700E3FFFFFFFFF445A59710323C04D41AFCBFFFFFFFFFF6FF992833C0000000000000000000000000000000000000000003AB00F5FFFFFFFFFB04AC021D3C3486C06DFC7FFFFFFFFFE3FF895833D00000000000000000000000000000000000000000066A01F3FFFFFFFFE9070734163AE803F1E67D7FFFFFFFFFC1760E4833C0000000000000000000000000000000000000000006,
		ram_block1a_44.operation_mode = "single_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_byte_enable_mask_width = 1,
		ram_block1a_44.port_a_byte_size = 1,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 160000,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "../../RAM/image.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h14012C03DCE4FCFFFFFFC1220FF107F960000000000000000000000000000000000000000003E93FF0FEE000F000E2F181801401660F3C324F2FFFFF82F00FF155F960000000000000000000000000000000000000000003E9FFF0FF0FFF6003979D470014009E0A9D112797FFFF05F80FF00AF9A0000000000000000000000000000000000000000003B0FFE0FFE00080072FCF4E000400B3016145A3E4FFF40FF807F1BBBD20000000000000000000000000000000000000000003F8FFE0FFFFDFC00E7073D400140008A1C09EC0F870482FF803F93EA8E0000000000000000000000000000000000000000003BBFFF0FFFF90803CC03DBC0014001FA2002C,
		ram_block1a_45.mem_init1 = 2048'hFF302F7402E01C9DB0037E55C7FFFFFFFF1C0FF307F160000000000000000000000000000000000000000007D9FFF043FFFFF82027E800A01E1C7001D262C7FFFFFFFD280FF387F160000000000000000000000000000000000000000007F9FFF021FFFFE0C00FD005C0000DD801D840E5FFFFFFFC380FF1A7F960000000000000000000000000000000000000000007E8FFF0197FFFA18015D40D401E0674000CF072FFFFFFF85C0FF0A7F960000000000000000000000000000000000000000003E9FFE00C77FC060029BA0CC00202CC00D4C8797FFFFFF0EC0FF1FFF960000000000000000000000000000000000000000003E8FFE0730A5A1800430E1780,
		ram_block1a_45.mem_init2 = 2048'h01FFC9FFFFFFFFE30EDB78303E2D80CE277F7FFFFFFFFFE47FE66FF17000000000000000000000000000000000000000000298FFCD7FFFFFFFC60B90607C3E32C05A07FF3FFFFFFFFFA6CFF32FF170000000000000000000000000000000000000000005D8FFE67FFFFFFFCC09AAC0981216C002F1B39FFFFFFFFF88DFF38FF970000000000000000000000000000000000000000007D9FFE27FFFFFFF4C179F81905519200864219FFFFFFFFF4C5FF38FF160000000000000000000000000000000000000000002EAFFE13FFFFFFE98131A03F07D1BE0039FF18FFFFFFFFF841FF10FF160000000000000000000000000000000000000000004B9FFF89FFFFF,
		ram_block1a_45.mem_init3 = 2048'h000000000007CEFFEFFFFFFFFFFC866810F12EAE6E820EFEFFFFFFFFFFE27FEF5FF970000000000000000000000000000000000000000003C6FFE7FFFFFFFFF906A028E6233602A14EFE7FFFFFFFFFF37FE74FF170000000000000000000000000000000000000000007ACFFF7FFFFFFFFF104F065082E330DD447FEFFFFFFFFFFE37FE24FF17000000000000000000000000000000000000000000724FFF1FFFFFFFFF905F1C60B222507C843FE7FFFFFFFFFD67FF66FF170000000000000000000000000000000000000000003E5FFF9FFFFFFFFE304F80C2A22658295207E7FFFFFFFFFE47FF06FF170000000000000000000000000000000000000000003,
		ram_block1a_45.operation_mode = "single_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_byte_enable_mask_width = 1,
		ram_block1a_45.port_a_byte_size = 1,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 160000,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "../../RAM/image.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h020158010017003FFFFFF0BFF000CFF900000000000000000000000000000000000000000003F0000FFF00000FFF07020B8002015802000BB03FFFFF81FFF00063F900000000000000000000000000000000000000000003F0000FFFF0009FFC0FE213001A00A40C7E05D807FFFE83FFF001B1F940000000000000000000000000000000000000000003A0001FFFFFFFFFF81FF2A6000200A410E183DC01FFFA07FFF8003C7D40000000000000000000000000000000000000000003E0001FFFFFFFFFF0307C6C0002001523C0E1FF00CF901FFFFC003F1800000000000000000000000000000000000000000003A0000FFFFFFFFFC0403E2C00020012060030,
		ram_block1a_46.mem_init1 = 2048'hFC0FD80C0020001C4003802A07FFFFFFFE0FF00037F100000000000000000000000000000000000000000007D0000F8FFFFFF81FD8180160001D2001E0BD03FFFFFFFE1FF000B7F100000000000000000000000000000000000000000007F0000FC1FFFFF83FF0000040060D2001D05F03FFFFFFFE1FF00097F900000000000000000000000000000000000000000003F0000FE07FFFE07FE07802C01C069800083F81FFFFFFFC3FF00097F900000000000000000000000000000000000000000003F0001FF02FFE81FFC07405C00402B000E82F80FFFFFFF87FF000CFF900000000000000000000000000000000000000000003F0001FFC061C07FF80050180,
		ram_block1a_46.mem_init2 = 2048'h480030FFFFFFFFF0F31238142029008821803FFFFFFFFFE380017FF100000000000000000000000000000000000000000003500030FFFFFFFFC1F614E0242035006501801FFFFFFFFFC330003FF100000000000000000000000000000000000000000002500018FFFFFFFF83F609C0280C158008014C3FFFFFFFFF872000BFF90000000000000000000000000000000000000000000250001C7FFFFFFF83EC3380404D1A800C915E0FFFFFFFFF87A000BFF11000000000000000000000000000000000000000000370001E3FFFFFFF07EC2600906D1AC002704E1FFFFFFFFF8FE0003FF100000000000000000000000000000000000000000007F000071FFFFF,
		ram_block1a_46.mem_init3 = 2048'h000000000003A80007FFFFFFFFF879980472A9B845024300FFFFFFFFFFE180016FF900000000000000000000000000000000000000000007A80003FFFFFFFFFCF91001E5252810414300FFFFFFFFFFF180017FF100000000000000000000000000000000000000000003E80007FFFFFFFFF8FB102305202808A443007FFFFFFFFFF180057FF100000000000000000000000000000000000000000003E80003FFFFFFFFF8FB104E09203C041043003FFFFFFFFFE180017FF100000000000000000000000000000000000000000003280003FFFFFFFFF0FB109C02246A031902807FFFFFFFFFC380017FF100000000000000000000000000000000000000000003,
		ram_block1a_46.operation_mode = "single_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_byte_enable_mask_width = 1,
		ram_block1a_46.port_a_byte_size = 1,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 160000,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "../../RAM/image.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'hF9FE87FE0008007FFFFFE04000000006E000000000000000000000000000000000000000000400000000000000000001F07FF9FE87FC0004001FFFFFC00000008006E000000000000000000000000000000000000000000400000000000000000000E0FFE1FF43F00002000FFFFF00000000C006E00000000000000000000000000000000000000000044000000000000000000041FFF9FF43E01E000003FFFC00000000C002E000000000000000000000000000000000000000000400000000000000000F8003FFF9FFE3C03F0000003FE000000000C007E000000000000000000000000000000000000000000440000000000000003FC043FFF9FFE1C1FFC0,
		ram_block1a_47.mem_init1 = 2048'hFE000003FF1FF9E23FFC00C00FFFFFFFFF000000C80EE000000000000000000000000000000000000000000020000007FFFFFC000007FE1FF9E21FFE004007FFFFFFFE000000480EE000000000000000000000000000000000000000000400000003FFFFF000003FFE3FF9F21FFE202003FFFFFFFC0000004806E000000000000000000000000000000000000000000400000000FFFFC000003FFC3FE1F90FFFF00001FFFFFFF80000004806E0000000000000000000000000000000000000000004000000001FFF0000000FF83FF9FD0FFF001000FFFFFFF00000000006E00000000000000000000000000000000000000000040000000001E000000003F87F,
		ram_block1a_47.mem_init2 = 2048'h300001FFFFFFFFE0000C07E3D9D0FF07C0003FFFFFFFFFC00000800EF0000000000000000000000000000000000000000004200000FFFFFFFFE000081FC3D9C8FF83E0003FFFFFFFFFC00000C00EF00000000000000000000000000000000000000000042000007FFFFFFFC000103FC7F9E87FF1E0801FFFFFFFFFC000004006F00000000000000000000000000000000000000000042000003FFFFFFF8000007F8FB8E47FF060801FFFFFFFFF800000400EF00000000000000000000000000000000000000000040000001FFFFFFF000001FF0F98E43FFC00800FFFFFFFFF000000C00EE00000000000000000000000000000000000000000000000000FFFFF,
		ram_block1a_47.mem_init3 = 2048'h000000000004100007FFFFFFFFFC0007F80C504783FD80007FFFFFFFFFF000008006F0000000000000000000000000000000000000000004100007FFFFFFFFF8000FF018D8C7E1FE80007FFFFFFFFFE00000800EF0000000000000000000000000000000000000000004100003FFFFFFFFF8000FC0F8D9C7F07B80007FFFFFFFFFE00000800EF0000000000000000000000000000000000000000004100003FFFFFFFFF0000F81F0D9C3F83F80007FFFFFFFFFE00000800EF0000000000000000000000000000000000000000004100001FFFFFFFFF0000F03F1D991FC0EC1003FFFFFFFFFE00000800EF0000000000000000000000000000000000000000004,
		ram_block1a_47.operation_mode = "single_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_byte_enable_mask_width = 1,
		ram_block1a_47.port_a_byte_size = 1,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 160000,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "../../RAM/image.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h000000000000000000000001EF247DFFFFFFFF9C1C3400B182DECB49AE8067FFFFFFF07A0C8FC2B6400000000000000000000000000000000000000000004A81667FFFFFFFB7B6C582386650ADCED78FE7FFFFFFFE65188303D1300000000000000000000000000000000000000000043F4575FFFFFFFFAE71EDACC174B83D51AA1D67FFFFFFFE736F00E53560000000000000000000000000000000000000000004D939763FFFFFFFC882A3CEA22DC3AE8C81987FFFFFFFFE39020244DAB000000000000000000000000000000000000000000357BBE67FFFFFFFEBF880E7C237BBF7E2A13AE7FFFFFFFE6D34E68FA370000000000000000000000000000000,
		ram_block1a_48.mem_init1 = 2048'h0000000000000000000000000000000000008CFEEDFFFFFFFC94E6D8EEC469EF0475A83C6E8B3F80855B24B4975CA000000000000000000000000000000000000000000086291DFFFFFFFED47BE4A92750EE011AA910710F038087F63E01C8B7E0000000000000000000000000000000000000000002872B6DFFFFFFFF569DF2FED5D2D014075968660C780071FC9C63E58B200000000000000000000000000000000000000000033F8A3DFFFFFFFF34750F9E7C037E4579010E68E1FC7F0D632F6AC96340000000000000000000000000000000000000000003917BBDFFFFFFFF35EF110D60BE1C0C6AF6FAE0E1FC7F0CE5B8FA78EF50000000000000000000,
		ram_block1a_48.mem_init2 = 2048'h078DC0000000000000000000000000000000000000000000E8FCD70E89F06F1EE82B04196FF3A5A99FD4FE06C164CB166D9F6F4680000000000000000000000000000000000000000000028EDE5B617476DA395497DC53B5B699F905BF6F40506D8433B77033600000000000000000000000000000000000000000037118F4B1922788BCFF277897B3F109CB62BD7B2F2FCE1EDBCFE7D9F3C00000000000000000000000000000000000000000017D35A531FF1FF08C007C1ED2F1EAEE950CCA5DEE63809CA31F517D942000000000000000000000000000000000000000000263C5E5807F3FFB241D07443DE51A18ED79E3A470DB837FEC99DEC51620000000,
		ram_block1a_48.mem_init3 = 2048'h8423FA35F3114DB98000000000000000000000000000000000000000000170351EF4FC3AE62BC8130EFA9D9B29560694E3EBB5D1D83542316502800000000000000000000000000000000000000000003C8EFB55E03BC3F1F10B6447CA46419C8B82C532A0364E780DEE1EC100000000000000000000000000000000000000000001B1D7C731DE31595E5CC75701E3264CB67B877FED8113DE619EE8B46E40000000000000000000000000000000000000000001D9116B94C6C0AAB49563141CD3DF327C597E86CC3CB2666F06E2BE96C00000000000000000000000000000000000000000003739CBAADE00909D507A2AA66F1A9133DB30C4C28EDB660A9543,
		ram_block1a_48.operation_mode = "single_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_byte_enable_mask_width = 1,
		ram_block1a_48.port_a_byte_size = 1,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 160000,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "../../RAM/image.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h000000000000000000000001F548FFFFFFFFFFE46FC7E095E5FEB5398D82FFFFFFFFFE66D70E560C600000000000000000000000000000000000000000026B96EDFFFFFFFFCE27FAF4EADCBDB01CA1F4FFFFFFFFFC7070EC99C030000000000000000000000000000000000000000005C6B5C7FFFFFFFFCD7054F78428D3C24F1FD6FFFFFFFFFCE590A6667CE0000000000000000000000000000000000000000006C8E387FFFFFFFFE832760755B6D0F202A346FFFFFFFFFDF5C6AB25FEF00000000000000000000000000000000000000000059CE086FFFFFFFFFD71B78697E9DFB3C752F67FFFFFFFFDFA41F22CBD40000000000000000000000000000000,
		ram_block1a_49.mem_init1 = 2048'h000000000000000000000000000000000003EC3947FFFFFFFF0EBA5BDE721EA4F6073E92F670C07F0BC25B46307AE00000000000000000000000000000000000000000022C884FFFFFFFFF0C32473BC4E328888B405228F0FC7F0E63096BB159E0000000000000000000000000000000000000000001C3A9EFFFFFFFFF8D85B374B4B27470369D4EB9F3FFFF80768C4E9FB4600000000000000000000000000000000000000000029D286FFFFFFFFFCC1428B557C75962EEB36AF7FFFFFFF1657D3AA892E0000000000000000000000000000000000000000003DD90F7FFFFFFFFCE4994BA3D62D8A66B5D90FFFFFFFFF06215CE3B2D10000000000000000000,
		ram_block1a_49.mem_init2 = 2048'h0819C000000000000000000000000000000000000000000009B0C7C0960F8FC9520F6D436305CB47D5ED8CE6010B8141C076CD6CC000000000000000000000000000000000000000000203776E441E8F86AE4107A3A443FC0808FAE43BEF002785DB86EE2F2CE0000000000000000000000000000000000000000002B251BE4E7FDFF0EE6EEDAB6EA4054BF987A8F70F0037E5CB5FEB6AC54000000000000000000000000000000000000000000009EFB6CE7FFFF88FF56DFC5608E94E1A9501718E007CF0EA68ECC314A0000000000000000000000000000000000000000001487A8FFFFFFFFC2C399DDFBAE39AEB383AC73000207C73CC0C38613E60000000,
		ram_block1a_49.mem_init3 = 2048'h04BA6A66C8F9FDF40000000000000000000000000000000000000000000188C796DCFCFB18E62F36326146078ED7102229CA009FB9DE7E16D5FF000000000000000000000000000000000000000000014CF413FDE0053A20F4FA7E57401698566FF0A3C3F6C73E41F99863AF800000000000000000000000000000000000000000000AC24531C00E659C300D6BFE5A93BE20CA59760E76E28F544F5735548000000000000000000000000000000000000000000169502690C0DF3439486A1DA9FB42C260AAB08F8FF1F14FFE56EB33D8400000000000000000000000000000000000000000004D074784C01F1E5F4D67739666C2295E49185F628FD37391AB8D,
		ram_block1a_49.operation_mode = "single_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_byte_enable_mask_width = 1,
		ram_block1a_49.port_a_byte_size = 1,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 160000,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "../../RAM/image.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h0000000000000000000000004EDBFFFFFFFFFFFDF022FA901D5FFE586382FFFFFFFFFFE9155608EAF00000000000000000000000000000000000000000031A9207FFFFFFFFFC7969F7F878FF10F494FC7FFFFFFFFFE7607133A810000000000000000000000000000000000000000007EA90A7FFFFFFFFFC267FE6A1313269329150FFFFFFFFFFED6097AA0C0000000000000000000000000000000000000000000787941FFFFFFFFFFFA275D13B9745A92EE740FFFFFFFFFFE1219B2C0E100000000000000000000000000000000000000000052F9547FFFFFFFFF9E145877B5FE3221B6772FFFFFFFFFFF0A318AE4FC0000000000000000000000000000000,
		ram_block1a_50.mem_init1 = 2048'h0000000000000000000000000000000000033A693FFFFFFFFFFD2C38FC1F602F2C67D7ECB9FFFFFFF0CEB0DAC31E400000000000000000000000000000000000000000037A598FFFFFFFFFFF04CAB941BD24A38175CEBFFFFFFFF1F4148CC01D6000000000000000000000000000000000000000000327F9DFFFFFFFFFFD399AFA9EAD66C6A095D0FFFFFFFFFFE55EDBD2DC60000000000000000000000000000000000000000003FFF84FFFFFFFFFFF1FFB9DC3CA1F1F359E127FFFFFFFFEE975A71E5AA000000000000000000000000000000000000000000092481FFFFFFFFFFD571A5E490A6FA0C9F7947FFFFFFFFFE512C9964AD0000000000000000000,
		ram_block1a_50.mem_init2 = 2048'hD05740000000000000000000000000000000000000000001F696163F7FFFF038A345A0CB7A0A8ADE0FD28F19FEF007DDB900152B0000000000000000000000000000000000000000000002F777BFFFFFF91EFB002F9D809D2D78886D2C10FFF8038570380D6AE000000000000000000000000000000000000000000031B977FFFFFFFF1E0E078E19C443D79933BED8F0FFF803F2DF1C304A400000000000000000000000000000000000000000007D6F07FFFFFFFF7D47967247F0C5959A52735E71FFFF03894723395AA0000000000000000000000000000000000000000000AC6867FFFFFFFFDFBABDEDF8103B59B5E71A7FFFFFFF80C7EE82095820000000,
		ram_block1a_50.mem_init3 = 2048'h07B9FA833087C22400000000000000000000000000000000000000000001E7E8A6E303040DF407A44153D0AA50D7D78241F4079F757484E8F4B9400000000000000000000000000000000000000000017A9157821FFE02E1985B3AB42B07860C489A41FC06073C1468E16052C0000000000000000000000000000000000000000000461111CE3FFF8174FFFB0BA095A30E4D052983F006033E16B5E8388EC000000000000000000000000000000000000000000139926B6F3F3FC05CEE0C597C4CDCA1FD837917F00001DF51C6B42A96C00000000000000000000000000000000000000000015522FA7F3FFFE038FD05E99E9DC9138117B1579D70206FAA4D9C,
		ram_block1a_50.operation_mode = "single_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_byte_enable_mask_width = 1,
		ram_block1a_50.port_a_byte_size = 1,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 160000,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "../../RAM/image.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h00000000000000000000000210C707FFFFFFFFFC4763FED64AE29F1BFB70FFFFFFFFFFFCE5B9435D20000000000000000000000000000000000000000002768EEFFFFFFFFFFF06D5F6CAB9E5405EE10EFFFFFFFFFFE18090745FF0000000000000000000000000000000000000000006E48C3FFFFFFFFFFE4639E7C30D2F34B6BEAE7FFFFFFFFFE300F9EDDBF00000000000000000000000000000000000000000050D8C37FFFFFFFFFE42B1C391CB42FD9E06BEFFFFFFFFFFF7C0D46FD9F0000000000000000000000000000000000000000003258C2FFFFFFFFFFB80A18024FF72F977F10EFFFFFFFFFFFDC05AD1D8A0000000000000000000000000000000,
		ram_block1a_51.mem_init1 = 2048'h000000000000000000000000000000000002D8E6BFFFFFFFFFFF98804F477FEBB7A3E4073FFFFFFFFFC14BEB6AC8E0000000000000000000000000000000000000000000F946AFFFFFFFFFFC880504C9FEEBD766772EFFFFFFFFFFC42B7E65CBC0000000000000000000000000000000000000000000A5E6CFFFFFFFFFFE0903CFB25F9D341D65247FFFFFFFFFF2E344574BC000000000000000000000000000000000000000000228E74FFFFFFFFFFC82485DA1BDD01D91E3E67FFFFFFFFFF300682BCC400000000000000000000000000000000000000000004AC70FFFFFFFFFFF040FE1969152802C3D627FFFFFFFFFFD617913DD50000000000000000000,
		ram_block1a_51.mem_init2 = 2048'hFFC94000000000000000000000000000000000000000000072127FFFFFFFFFF9318EC0E4644803C02B5DCFFFFFFFFF666B9BF4F9C0000000000000000000000000000000000000000003AE7367FFFFFFFFFAF0639698BF041306A08E9FFFFFFFFFDA007DFAF9600000000000000000000000000000000000000000018D363FFFFFFFFFFEE77CE4C17B82B84792C8DFFFFFFFFFE52E15F4D8A0000000000000000000000000000000000000000001D3E0D7FFFFFFFFFC18F235B5FF1ED815A2811FFFFFFFFFC2B61FF6C86000000000000000000000000000000000000000000185E7AFFFFFFFFFFEBD4547E97FD5C9AB32857FFFFFFFFFC99778EAC8E0000000,
		ram_block1a_51.mem_init3 = 2048'hF847E89A7E7E080B00000000000000000000000000000000000000000000152857FFFFFFF3E84C7FDD93BD67BC5A3C8DF0FFF860F81830BF066BC0000000000000000000000000000000000000000000A0D081FFFFFFFDFA9EAFEAD5047FDCD4DA8DE3FFF9F8F8A61B9F9BCD00000000000000000000000000000000000000000000DD90BFFFFFFFFEFE5E421C771A4074F78A1E2BFFF9FC7D6F0C2FC9D9400000000000000000000000000000000000000000019A7183FFFFFFFFF56EB23237470D2A94AF1F4FFFFFFE3FCB80A7C548C0000000000000000000000000000000000000000001D4413FFFFFFFFFF88C802F95BF40F8406D7ECFFFFFFF9F37E83F,
		ram_block1a_51.operation_mode = "single_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_byte_enable_mask_width = 1,
		ram_block1a_51.port_a_byte_size = 1,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 160000,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "../../RAM/image.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h000000000000000000000003A6C0DFFFFFFFFFFDC62C01557353709A9DF2FFFFFFFFFFF2FA21343B50000000000000000000000000000000000000000003A881C7FFFFFFFFFC076E09B66EFC5F861FFEFFFFFFFFFFEAFF2E203B500000000000000000000000000000000000000000077083CFFFFFFFFFFC871E19AD23FC87CA1EFEFFFFFFFFFFEB7F3A003B500000000000000000000000000000000000000000070183EFFFFFFFFFFE83DE3D37C5857AA286FE7FFFFFFFFFFB7F15883B500000000000000000000000000000000000000000072D83CFFFFFFFFFF881867632C7D4EBE397FEFFFFFFFFFFE37F97B03B50000000000000000000000000000000,
		ram_block1a_52.mem_init1 = 2048'h000000000000000000000000000000000001E0604FFFFFFFFFFD4EB0F4D3803AD98195FABFFFFFFFFFD27CD2043B20000000000000000000000000000000000000000001E3405FFFFFFFFFFE4E87DECF0028D51C77F8BFFFFFFFFFF63C64023A200000000000000000000000000000000000000000019AE01FFFFFFFFFFE4F87FF608005002A25F07FFFFFFFFFF6FC54183A20000000000000000000000000000000000000000003B8E09FFFFFFFFFFE44601DE84031716883F27FFFFFFFFFF67E7E7C3A20000000000000000000000000000000000000000003E6C0CFFFFFFFFFFDC63800005CF970C751F2FFFFFFFFFFE27E62643B30000000000000000000,
		ram_block1a_52.mem_init2 = 2048'h143BC0000000000000000000000000000000000000000001B6D12FFFFFFFFFFC1E8830C460563BC06723AFFFFFFFFFCFF4AC101B40000000000000000000000000000000000000000001C5301FFFFFFFFFFCDF40E0B78012FF0098711FFFFFFFFFD7FE021C1B60000000000000000000000000000000000000000001D5B06FFFFFFFFFFEC95578BF000C3FC182761FFFFFFFFFA5F1CE0A3B00000000000000000000000000000000000000000001A3606FFFFFFFFFFCEF6844300007A01143FA3FFFFFFFFFCCF82C183B2000000000000000000000000000000000000000000191604FFFFFFFFFFF4FC7BFCF800BE9B1E3F93FFFFFFFFFF0F8E91C3B20000000,
		ram_block1a_52.mem_init3 = 2048'hFFFFE21DA10001E700000000000000000000000000000000000000000000C01801FFFFFFFFF1F1DFEE5487797EDC658030FFFFFFF55FDDC0021B80000000000000000000000000000000000000000000CD501FFFFFFFFFFB20DBC604C4D1ED8EB38067FFFFFFF8A7E9A00A3A80000000000000000000000000000000000000000000F9301FFFFFFFFFF820EC13C9515FA52D49008BFFFFFFFE47F730003A00000000000000000000000000000000000000000001DC103FFFFFFFFFF9B09C074A5B98984CA9006FFFFFFFFE13FF98003A8000000000000000000000000000000000000000000193C03BFFFFFFFFFD129CA2B3FFBA33C013005FFFFFFFFF23F170,
		ram_block1a_52.operation_mode = "single_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_byte_enable_mask_width = 1,
		ram_block1a_52.port_a_byte_size = 1,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 160000,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "../../RAM/image.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h000000000000000000000003E33FCFFFFFFFFFFC466800313C7D801B85F07FFFFFFFFFF2FFDDC7F960000000000000000000000000000000000000000003BB7FCFFFFFFFFFFE8628006E71266006C5FC7FFFFFFFFFE2FFD6D7F970000000000000000000000000000000000000000007F37FD7FFFFFFFFFC8650005A00AE380204FC7FFFFFFFFFE27FCCD7F970000000000000000000000000000000000000000007A27FCFFFFFFFFFFC82F001016241BC421CFC7FFFFFFFFFF27FE8D7F970000000000000000000000000000000000000000007EE7FEFFFFFFFFFFE80C80955EB8CC2030DFCFFFFFFFFFFF27FEEDFF970000000000000000000000000000000,
		ram_block1a_53.mem_init1 = 2048'h0000000000000000000000000000000000019A9FDFFFFFFFFFFC4EF7783E002F01818BFA3FFFFFFFFFF67F29FFF86000000000000000000000000000000000000000000199BFDFFFFFFFFFFD4EC3E0C2003876F80BFAFFFFFFFFFFE23F83FFF860000000000000000000000000000000000000000001F91FDFFFFFFFFFFD4FC7FFFB0017480319F2FFFFFFFFFFF2FFA9EFF860000000000000000000000000000000000000000003F91FDFFFFFFFFFFD46201DE1801C51919FF07FFFFFFFFFE27F95CFF860000000000000000000000000000000000000000003973FDFFFFFFFFFFC46700010600F00800DF07FFFFFFFFFF27F91C7F970000000000000000000,
		ram_block1a_53.mem_init2 = 2048'hEFF800000000000000000000000000000000000000000001FE6FEFFFFFFFFFFA9F71B0EBE0607BC030FE8FFFFFFFFF1FFF57EFF800000000000000000000000000000000000000000003CE4FEFFFFFFFFFFC5FB280828001FF00E7FCBFFFFFFFFFCFFFB7EBF820000000000000000000000000000000000000000003DFCFD7FFFFFFFFFE4F9D871D00093FC1ADFC1FFFFFFFFF8DFEFBEFF840000000000000000000000000000000000000000003FB9FCFFFFFFFFFFE4FBD13D6000240110DF93FFFFFFFFFE4FF93FFF860000000000000000000000000000000000000000003F99FDFFFFFFFFFFE4FB0877E00027641CDF83FFFFFFFFFE4FF7FFFF860000000,
		ram_block1a_53.mem_init3 = 2048'hFFFFF19FD17FFFE680000000000000000000000000000000000000000000C737F1FFFFFFFFF27E2FA1952445009D3E7FF9FFFFFFF8DFEE7FF9F880000000000000000000000000000000000000000000D74FFBFFFFFFFFF13F2BEEE4F8B60903687FF5FFFFFFFC67F3BFF1F900000000000000000000000000000000000000000000D76FF3FFFFFFFFF93F2819713224B81CDCFFA3FFFFFFFD27FB7FF3F9C0000000000000000000000000000000000000000001D62FF7FFFFFFFFF8BF7805C9FCA0063C90FF47FFFFFFFF33FA5FF3F940000000000000000000000000000000000000000001DEFFEFFFFFFFFFF89F79A308FF8577C010FE0FFFFFFFFF93FFCF,
		ram_block1a_53.operation_mode = "single_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_byte_enable_mask_width = 1,
		ram_block1a_53.port_a_byte_size = 1,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 160000,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "../../RAM/image.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h000000000000000000000003E4001FFFFFFFFFFE399800180062001B020C7FFFFFFFFFE10001EFF910000000000000000000000000000000000000000003BC001FFFFFFFFFFC7998002421C2800682007FFFFFFFFFF1000AEFF900000000000000000000000000000000000000000007F4000FFFFFFFFFFC79A8004A1E47800243007FFFFFFFFFF18002EFF900000000000000000000000000000000000000000007E40007FFFFFFFFFE7D2801900031200243007FFFFFFFFFE18002EFF90000000000000000000000000000000000000000000388000FFFFFFFFFFC7F380230707094034200FFFFFFFFFFE18000EFF900000000000000000000000000000000,
		ram_block1a_54.mem_init1 = 2048'h000000000000000000000000000000000001CB001FFFFFFFFFFE310F800200290181C0047FFFFFFFFFE1800BE7F800000000000000000000000000000000000000000001CA001FFFFFFFFFFE313FFF320023880480047FFFFFFFFFF1C00BE7F800000000000000000000000000000000000000000001CA001FFFFFFFFFFE303FFFF2000C8011420CFFFFFFFFFFF10001E7F800000000000000000000000000000000000000000003CA001FFFFFFFFFFE39981DEA00196E00C00C7FFFFFFFFFE18005E7F800000000000000000000000000000000000000000003F4001FFFFFFFFFFE39880000801100FF820C7FFFFFFFFFE18005EFF910000000000000000000,
		ram_block1a_54.mem_init2 = 2048'hFFF800000000000000000000000000000000000000000001CE800FFFFFFFFFFC6009B0F0E061FBC020011FFFFFFFFF80001FFFF800000000000000000000000000000000000000000001FF8007FFFFFFFFFE200880918013FF00A0033FFFFFFFFFC0002FF7F820000000000000000000000000000000000000000001EE000FFFFFFFFFFE3026001300033FC1E0033FFFFFFFFFC2000FF7F820000000000000000000000000000000000000000001CA001FFFFFFFFFFC3002701A0009001160067FFFFFFFFFE30057E7F800000000000000000000000000000000000000000001C8001FFFFFFFFFFC300918F20009000100063FFFFFFFFFC3000FE7F800000000,
		ram_block1a_54.mem_init3 = 2048'hFFFFF8600A7FFFE600000000000000000000000000000000000000000000EF200BFFFFFFFFE1801FC417380B00E2000003FFFFFFFC20007FFFF8C0000000000000000000000000000000000000000000EF6001FFFFFFFFF8C01BF00480760E00040003FFFFFFFE1804BFFFF800000000000000000000000000000000000000000000EF4007FFFFFFFFF0C0181CC18C20C003D00047FFFFFFFE18003FFFF800000000000000000000000000000000000000000001EE4003FFFFFFFFFC400806123F0101FC900087FFFFFFFE0C019FFFF800000000000000000000000000000000000000000001EE8007FFFFFFFFF86009A3E47FC80FC000019FFFFFFFFF8C005F,
		ram_block1a_54.operation_mode = "single_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_byte_enable_mask_width = 1,
		ram_block1a_54.port_a_byte_size = 1,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 160000,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "../../RAM/image.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h00000000000000000000000018000FFFFFFFFFFE0007FFE0FF81FFE40000FFFFFFFFFFF000020006F000000000000000000000000000000000000000000040000FFFFFFFFFFE0007FFC01E01FFF90000FFFFFFFFFFF000010006F000000000000000000000000000000000000000000408000FFFFFFFFFFE0007FF8400007FFD8000FFFFFFFFFFF000010006F000000000000000000000000000000000000000000418000FFFFFFFFFFC0007FE0E000E1FFD8000FFFFFFFFFFF000010006F0000000000000000000000000000000000000000004100007FFFFFFFFFC0007FC0E000F0FFC80007FFFFFFFFFF000010006F0000000000000000000000000000000,
		ram_block1a_55.mem_init1 = 2048'h00000000000000000000000000000000000204000FFFFFFFFFFE00000001FFD0FE7E00007FFFFFFFFFE000040007E000000000000000000000000000000000000000000204000FFFFFFFFFFE00000001FFDC000300007FFFFFFFFFE000040007E000000000000000000000000000000000000000000204000FFFFFFFFFFE00000001FFF8000080007FFFFFFFFFE000060007E000000000000000000000000000000000000000000004000FFFFFFFFFFE0007E211FFE080000000FFFFFFFFFFF000020007E000000000000000000000000000000000000000000008000FFFFFFFFFFE0007FFF9FFE0FF000000FFFFFFFFFFF000020006F0000000000000000000,
		ram_block1a_55.mem_init2 = 2048'h0007C0000000000000000000000000000000000000000000010007FFFFFFFFFC00064F001F86043FC0001FFFFFFFFF8000200007C000000000000000000000000000000000000000000200000FFFFFFFFFFC00077F607FE000FF40001FFFFFFFFF8000100007E000000000000000000000000000000000000000000200000FFFFFFFFFFC0003FFE0FFF0C03E40003FFFFFFFFFC000100007E000000000000000000000000000000000000000000204000FFFFFFFFFFE00078FE1FFF0FFEEC0003FFFFFFFFFC000080007E000000000000000000000000000000000000000000206000FFFFFFFFFFE00060001FFF0FFFEC0007FFFFFFFFFE000000007E0000000,
		ram_block1a_55.mem_init3 = 2048'hFFFFF000018000198000000000000000000000000000000000000000000100C001FFFFFFFFF0000003E8C0F0FF00000001FFFFFFF8000180000700000000000000000000000000000000000000000001008003FFFFFFFFF0000401FB0009F000000003FFFFFFFC0000400007C0000000000000000000000000000000000000000001008003FFFFFFFFF80007E03E001F0000200007FFFFFFFE0000C00007C0000000000000000000000000000000000000000000018007FFFFFFFFF80007F83C001E000360000FFFFFFFFF0000600007C0000000000000000000000000000000000000000000010007FFFFFFFFFC00065C180006003FE0000FFFFFFFFF000020,
		ram_block1a_55.operation_mode = "single_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_byte_enable_mask_width = 1,
		ram_block1a_55.port_a_byte_size = 1,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 160000,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "../../RAM/image.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h82DE8D94EA8B9D0D4A7D55638BD9000000000000000000000000000000000000000000002BC01E8B97A8863FEF31FF554C8AA43BCF9B7CCD7FEC347ED30E397F00000000000000000000000000000000000000000000F156C117C37F0B8802AD8A5935EFEBE2CECE079FE71CDFE0E48E30E900000000000000000000000000000000000000000001D96FD5E0A13F67914F28DA61AD2E6D7DC3293CDEC0274B14387CE92F00000000000000000000000000000000000000000000DEE10FC043E032CD8FCF1C88CA0A640B6A035AB81A33F35E3F3E7963000000000000000000000000000000000000000000002D9035F57EFF6CF3C07FB9D7CF2EBF4E2B563478,
		ram_block1a_56.mem_init1 = 2048'hB2CF4A9016D7A1EDBC0EDD4A7D22DD0B5F11BF41000000000000000000000000000000000000000000005BCF82E239DB482885784B71B15159703CB837EDA7FB57E4D9CA2D7A800000000000000000000000000000000000000000007844F9F87FFF248AFB2020264DA31D26461181CC73310A64CD28473A000000000000000000000000000000000000000000005A3B0A52EA3FC3821CCB9D0806CD5415E0CD9300DC3A156DA7ED872180000000000000000000000000000000000000000000EFF84023E46F70D4CEAABC15843D898A40086C648C3BCC2F520BC5DD800000000000000000000000000000000000000000007D4D63570F7E59685AFA7C3C51E4,
		ram_block1a_56.mem_init2 = 2048'hAA7BEE7E8E98294AF7DDA30CD03B20F92ED5630B848A16BEA2B00000000000000000000000000000000000000000000003716E7E9EFC98D5652D36A83970A170D8C171F662130C2E2814CBDA000000000000000000000000000000000000000000005300B1B1190BF1948E65BB94640C9F325940D0A3EB9353D4376EF670000000000000000000000000000000000000000000005DBE63487CC47B4A40D3B702F191CA677CCAE0FB120B9914A43B4AED0000000000000000000000000000000000000000000041B7D43652422CD37589BD994CBA963FD2EB2AA7E11E9B290204C46600000000000000000000000000000000000000000000157D58EB5E4C6E2C,
		ram_block1a_56.mem_init3 = 2048'h000000001DEED43E676497BE37144128D0C73EBF103D3E72B6F6ECB2E5A75398000000000000000000000000000000000000000000002886873D14FF683709F72044BF3D7F4DE78184BEE2C04BF8FAFE13F4000000000000000000000000000000000000000000000522FD4259B73E7AD6F6228D34C2BBB0EC6F735120C8782E6099D87C000000000000000000000000000000000000000000001F7EC84539E83DB05E8FEB95C4D46AAEB054135D0D285CB8CD8108F0000000000000000000000000000000000000000000004AF2F308D0D3F52B70921DC49B064D94671972101E0956C882CB4A2A000000000000000000000000000000000000000000001B85,
		ram_block1a_56.operation_mode = "single_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_byte_enable_mask_width = 1,
		ram_block1a_56.port_a_byte_size = 1,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 160000,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "../../RAM/image.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'hA7602CCCC5AA5D89A160E105B154800000000000000000000000000000000000000000007181CC282BE2BE97734C5F4430110AEC6A6BB77CFFF54EE03D8465A1800000000000000000000000000000000000000000009C78CC70CC63F39FE6605436243F07A89B17651BFCBEA4A462B9BD9E0000000000000000000000000000000000000000000164991C7CFEE04DB450D03BB5E11F454F45428A1FFC2767B6BE2E699E00000000000000000000000000000000000000000000AF240F787EDFA5E93B9F81687D0F5B8439523EBF1CD3D5D9D9B52A7200000000000000000000000000000000000000000001EE8D05C47F3F84F5BCE830243319D2E844F2D461,
		ram_block1a_57.mem_init1 = 2048'h42F245D62BB9D5694364EED7BBD92ABA5049DFF000000000000000000000000000000000000000000000564A02BC11F2DAFEABD6F5A06CBC4177A527982DD5428CA229F0CB58800000000000000000000000000000000000000000004787138C3FFF64ED65E2909325D1E050D2DFDF9F196FF9A58DD3F89880000000000000000000000000000000000000000000FB89D197FDFBC9842D87B67865CAE95BDED45E2184BC00C5FD20D080800000000000000000000000000000000000000000008B31778B038F7D27CAA7565320A253489CE567457DD9E062ADE7C9DD800000000000000000000000000000000000000000000EB36D96547F8B5B4DF5B36B6E1E,
		ram_block1a_57.mem_init2 = 2048'h08F45DE807FA559CB530912C505C54BA6B906B513F699A0C79AA000000000000000000000000000000000000000000005C30487511948F5682A5193876A1BB5EC555F117B741402A9886A87C00000000000000000000000000000000000000000000501E1D3013E438108F171194B91181D96E8A280CF059F37DA7142462000000000000000000000000000000000000000000002B0BFE1123FA7F948D10784449F059B403289BD29E9BF0860DD8B9C20000000000000000000000000000000000000000000054D2A903940CAE2BBFAC369C9CCB6F8C5B0CC369A06C4896982B71B00000000000000000000000000000000000000000000029AA78B11FE066C0,
		ram_block1a_57.mem_init3 = 2048'h0000000008236C6EE2FEDD38BC2E62669B30BE3CD4E16EE6EC22510D0E1755F80000000000000000000000000000000000000000000000BD0300C82914218355E335018B6050046971EC33F48D1713BCD3D8000000000000000000000000000000000000000000003ECD2005AD77433F5E0D66A2C46670F326334ABB62377B010ED0DF180000000000000000000000000000000000000000000026150DC84938DFA7E73DD8B4CB1BBF9210A030B93D381247CFA3728400000000000000000000000000000000000000000000632232AFDA886B5C23E2116E57CA9260AECB1CAF038EB68876E86A920000000000000000000000000000000000000000000072CD,
		ram_block1a_57.operation_mode = "single_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_byte_enable_mask_width = 1,
		ram_block1a_57.port_a_byte_size = 1,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 160000,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "../../RAM/image.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h73A8D8FA3AD7ECC91F8657EF9E95800000000000000000000000000000000000000000005455E08FC3E39E128722DDB92EC1162086486780FFF62DE31A1EDB9180000000000000000000000000000000000000000000194A321F2063FF10F49B0CAEB912BB7FD3C1254FFFFFBDB375170E35800000000000000000000000000000000000000000018210397F00E07BFC7AD27E9E76B558C4A9522A1FFFDF89D3DAD8116280000000000000000000000000000000000000000000E25FFB7F80C03BE0BA481DEC36D2D7341D8664BFE017C40109C1794D8000000000000000000000000000000000000000000069E2BBFB80000FD2BB7CC4A3E4FE0D66F39A4C7E,
		ram_block1a_58.mem_init1 = 2048'hAB65D89E602C8846AEB252B028AB95B35E9C3ECD000000000000000000000000000000000000000000006F17668772F919FE9EF0EA4022623824BE99A7EDD484FCC47EDE89CE80000000000000000000000000000000000000000000D71A8FC97FFF43A8625F963872E96B71EAA433FD0F55100B45258D1A00000000000000000000000000000000000000000000C7E194EAFFFFE9B7D9C95D4C24B6FE83E55DA63D6372EC41F426659A80000000000000000000000000000000000000000000A295FE47FFF0F4E7ACF9AE7D142488E703681C5AABEB401094787A8000000000000000000000000000000000000000000000D8D2EAC7E07F7D5E20465B2D95D4,
		ram_block1a_58.mem_init2 = 2048'h4F804CC87EB4B97B9E8F7EE06D26909B111A8E30476D94ED691A000000000000000000000000000000000000000000002F430540184AC4B77B644CE97F13BC4A714261F1383E39162724C14C0000000000000000000000000000000000000000000021FE8D0029483709AE0C1A314F70269D91DBED87FFDA1F9BF8A47D4F000000000000000000000000000000000000000000000488AE206C3C892E2577A280BF310A3EA53FC5AA1E5C09D936128CFD000000000000000000000000000000000000000000003B7DCC019405A756EC0003903CAEC453C2385357A081ADD8AD0B5C96000000000000000000000000000000000000000000002B0680B58A28570E,
		ram_block1a_58.mem_init3 = 2048'h000000000E16F8472D59269BCC2F18C6C2732054242021D04A8D09FE083BAFE8000000000000000000000000000000000000000000001BDFECA473F6DC316B28CB12FEB0B788A26ACF2F615F57EE1C3FCDA0000000000000000000000000000000000000000000001C964BB38F7EF984741114EFC40C41937E373B2426DE9CBE0F176120000000000000000000000000000000000000000000002492D1D0600778EA2C4FFBD4F030B7C86AAB7DDD2979FA1ECE43DB880000000000000000000000000000000000000000000047C19A17C16794A3F8D569D920045DCE2E48E2AAF8E25047730B58A600000000000000000000000000000000000000000000184B,
		ram_block1a_58.operation_mode = "single_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_byte_enable_mask_width = 1,
		ram_block1a_58.port_a_byte_size = 1,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 160000,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "../../RAM/image.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h7A18E8460239EA4D5807A360F9B600000000000000000000000000000000000000000000012BC02FFC1C7F1FF183D8AE321B3FE0F920040CFFF702E33033084680000000000000000000000000000000000000000000CD32061FFF9C0F9AFC7386BA7EDD6900D890C253FFFC16B1D6A50EF4800000000000000000000000000000000000000000017C10023FFF1F87C37881C880287BBC3B0BA1C76FFFFF221072FFF9E900000000000000000000000000000000000000000001420C097FFF3FC7EA3C248D6206CDB08782019C7FFFEFF1E009FE9F1B80000000000000000000000000000000000000000001E9E84BFFFFFFF3F238176CBD1C9848BE11D5BD7F,
		ram_block1a_59.mem_init1 = 2048'h0DD7A09060BA8386FE18C10FD84C028A2F1E6DEC0000000000000000000000000000000000000000000025DEC16C75EE1B0751B0A30BD0300380A780001264970302911CA8E780000000000000000000000000000000000000000000B5F900603FFF8717882782D631C71360033F00024459FFF08BC6A8B080000000000000000000000000000000000000000000870B07D7FFFFCB69F738A7EAA5543B80062B802B14A4FFC922257C33800000000000000000000000000000000000000000006B1E19A3FFFFF05B617B83E458D18247EACF0118F1C8C0004CB10233000000000000000000000000000000000000000000002151D087FF80FD4FFA80D022175B,
		ram_block1a_59.mem_init2 = 2048'h1DFFB3F7FF59340ABFD87FDFFE7D1507DAA21013B19010F3C768000000000000000000000000000000000000000000003B9CEDBFE436FCD520B2A4F87FF4BFF915BFF3B0C0006B85C03B6724000000000000000000000000000000000000000000006DE3D6FFEDEFBF104566A63ABFBD272F053A778000241899C03A8B29000000000000000000000000000000000000000000005FA171FF61121E88266A1E037F8D4BF2D9F8E985E1D0036E381DD3BB000000000000000000000000000000000000000000002DE573FD1006A7F4851AD7971CAAC649D3786A8FDF88110F0E0CB7B50000000000000000000000000000000000000000000059C6274C827A36FF,
		ram_block1a_59.mem_init3 = 2048'h000000001946E7EC04FFFC0C19D0136AC27787A1FB561FCDE98386000FCC04400000000000000000000000000000000000000000000009FE0667CA001E080EC3492400419C7E296BBFF44FF860001FCC6454000000000000000000000000000000000000000000002E78D0287C80022B458D51B53BF31CB6536AFBBCFEBB48400FEAC4C0000000000000000000000000000000000000000000000C423B4F9FFF80AED64844A13FE49F5811397C8B14A75900CFFC6654000000000000000000000000000000000000000000006CBBC2783FFFF83051A27E21FFE361ED7C07F40618E90F0073F5867A000000000000000000000000000000000000000000005FB2,
		ram_block1a_59.operation_mode = "single_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_byte_enable_mask_width = 1,
		ram_block1a_59.port_a_byte_size = 1,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 160000,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "../../RAM/image.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'hF6F8F72E0298B8E03FFAE0060272800000000000000000000000000000000000000000004617023FFFFFFE94078100834CC609E0FF180500FFF45F1D643205C200000000000000000000000000000000000000000000DEFE037FFFFFFF51065720241B265F00DCB0028FFFFF134EB247804A00000000000000000000000000000000000000000001F7B0063FFFFFFFC1839D20EF4DACEC000B20067FFFFFE9EF6B001A9D80000000000000000000000000000000000000000000ED8403FFFFFFFFC5C3E6066FF79BD07809400CBFFFFFD4FF8A0006E100000000000000000000000000000000000000000000D8980DFFFFFFFFD645F0D23BCB6287C8F6501C7F,
		ram_block1a_60.mem_init1 = 2048'h341F7390409A81FB0549000007F000828FE06422000000000000000000000000000000000000000000006228001F7BF586801B78EE80A0B4078353BE80002B18001581E08022800000000000000000000000000000000000000000007A03002C7FFF07C00DB6A6D5E1DD091FF1E10001385E000D21F8B87480000000000000000000000000000000000000000000600E0841FFFFE0A01DE9BF2BF5481A9FFA138027586F003720260875800000000000000000000000000000000000000000004402008FFFFFF0600DC8429150905DBFF497013D16803FF9BC9B307780000000000000000000000000000000000000000000566F0197FFFFFE400E8D21D8BF30,
		ram_block1a_60.mem_init2 = 2048'hE0000000001F8BD16FCB7FFF7F80900025620013E19FEF0140EE0000000000000000000000000000000000000000000037E03A0003F9031663608CF3FFEFBF84CA005A70000069F7FFC060E000000000000000000000000000000000000000000000460360001A2EC0E1835E8633BFE027F19505EB8000001AFDFFC128E6000000000000000000000000000000000000000000005C409000E1F7D070D5018207BFC24BA43604E980002002D43FE09872000000000000000000000000000000000000000000002E0440033802D008F3FAC19B1CF8C6FC34000200007001350FF0447A00000000000000000000000000000000000000000000723740064CD85B00,
		ram_block1a_60.mem_init3 = 2048'h00000000157901943C7FFD27E2E710CB3D891032070C003C0227FFFFF00503D80000000000000000000000000000000000000000000015007A57C4001F1FF5C400C5FFF84304D04B8015912D7FFFE00743D8000000000000000000000000000000000000000000001293D878000003F4382A3371FFF8A28DE55E04634151EFFFF000C3CC000000000000000000000000000000000000000000003FF071C0000000D8B8D18F40FFFBE0596A3882909CEBC9FF3003A1CC0000000000000000000000000000000000000000000071F806000000003DDE921FE6FFFA7E01EB00096E18E9D07F8C0101EC00000000000000000000000000000000000000000000047C,
		ram_block1a_60.operation_mode = "single_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_byte_enable_mask_width = 1,
		ram_block1a_60.port_a_byte_size = 1,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 160000,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "../../RAM/image.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h33F8FE01FD912758FFFDB789DBF00000000000000000000000000000000000000000000077D8FE9FFFFFFF23F903818AA50063E0FD47FB23FFF83FFEDFDC37C000000000000000000000000000000000000000000000EFE5FF3FFFFFFF89F95A009431E11700D98FFE8FFFFF0FFF67F9862000000000000000000000000000000000000000000001C7A7FE7FFFFFFF8FFC4230DAA1233C000B1FFF1FFFFF87FFB1FFE39900000000000000000000000000000000000000000000D79BF87FFFFFFFE6FC3838750BC070000C3FFEBFFFFFD3FFE4FFF9FB80000000000000000000000000000000000000000000CF87FCFFFFFFFFF37E2F5F368140400F3A2FF8FF,
		ram_block1a_61.mem_init1 = 2048'hC69FC69180968005FBFB3FFFFFFFFF798FFFBBE2000000000000000000000000000000000000000000006FF9FFFE07FB88FFE1B0EF0500F00197F1787FFFE01FFFF6C1FF4FE2800000000000000000000000000000000000000000007FFEFFE93FFFC27FF3A0A896C1B5062FFC40FFFF005FFFF881FF4FF00000000000000000000000000000000000000000000067EFFFD2FFFFF97FE3D1314805C0043FF8E07FDF601FFFFDA027E7F18000000000000000000000000000000000000000000067E3FFAFFFFFFCAFF37B8722C060217FFC20FEFE0F07FFFECCFCEFF10000000000000000000000000000000000000000000077AEFFCFFFFFFC27F076035347C0,
		ram_block1a_61.mem_init2 = 2048'hA7FFFFFFFFE09FE5BFD07FFEFFFC0BFFEC9DFFEC1C9FFFFE3FEC000000000000000000000000000000000000000000006BFF77FFFFFFFFE8DBB5ACFA7FEDBFF737FFF00FFFFF96C7FFFF3FE4000000000000000000000000000000000000000000003FFD5FFFF810FFFE7DF316313FF027EAADFF407FFFFFE751FFFF37E60000000000000000000000000000000000000000000053FE9FFFE1F01FFF3CB74A083FC54B8D64FDC67FFFFFFD903FFF17F3000000000000000000000000000000000000000000007BF8FFFF200187FF094B859D5CC0C632EA7B9DFFFFFFFEC40FFFABF2000000000000000000000000000000000000000000006FFD7FFC85EC33FF,
		ram_block1a_61.mem_init3 = 2048'h000000001FFFFF6FC38003F7F598412BFFFE9A1BFCFBFFFC043FFFFFFFFEFFD8000000000000000000000000000000000000000000003DFFFFD83FFFE0ADFA9A85CDFFF8BD56F4A47FF4550B7FFFFFFABFDC000000000000000000000000000000000000000000001EE3C947FFFFFC1D7ED207C1FFFA3FF76EC1FFE580272FFFFFFDBFC8000000000000000000000000000000000000000000003D1E503FFFFFFF00BF615FF4FFFC7F9D1D47FE4E631619FFFFFDDFCC000000000000000000000000000000000000000000007F87E9FFFFFFFFC27F44FFE2FFF47FF502FFFBF1E716347FFFFF7FEE000000000000000000000000000000000000000000005FFF,
		ram_block1a_61.operation_mode = "single_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_byte_enable_mask_width = 1,
		ram_block1a_61.port_a_byte_size = 1,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 160000,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "../../RAM/image.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h21F8FFC000609F90000007F037F0000000000000000000000000000000000000000000006FDC013FFFFFFE1400F80163052047E0FC0000C5FFFA000017E01BC000000000000000000000000000000000000000000000E7F8007FFFFFFF0A00A6C0C091218F00DA000117FFFE800003FE79E000000000000000000000000000000000000000000001EFB800FFFFFFFF86003F80E080621C000A00001FFFFF800001FFFC7900000000000000000000000000000000000000000000EF9004FFFFFFFFE3001F4070624430000E00007FFFFFE00010FFFFFB00000000000000000000000000000000000000000000E79000FFFFFFFFE1801FA8380209C00FFC0001FF,
		ram_block1a_62.mem_init1 = 2048'h018F889480A28043F17A0000000000060FFFDFE20000000000000000000000000000000000000000000077FC00002FFD07000250C60480B4010FF83C00001FE0000901FFFFE280000000000000000000000000000000000000000000E7F600107FFFA1800138B01441E5021FF8880000FFA00006C1FFFFF0800000000000000000000000000000000000000000007FE40023FFFFE0C000EE380A4548047FFC100000800000020027FFF1000000000000000000000000000000000000000000007FE40043FFFFFC7000F4048200C008FFFE200000000000010CFFF7F1000000000000000000000000000000000000000000006FEC001FFFFFFC2801F002C226D0,
		ram_block1a_62.mem_init2 = 2048'h8800000000002FF8BFD27FF0FFFE67FFE1000000039FFFFFFFEC0000000000000000000000000000000000000000000037FF20000000000023F80CF07FE4BFF10FFFC40000000047FFFFFFE4000000000000000000000000000000000000000000003FFF600007FF0000119846393FED27E371FF100000000031FFFFFFE7000000000000000000000000000000000000000000001FFEE0001E0FE0000AD622093FD94B88F0FC4000000000003FFFDFF20000000000000000000000000000000000000000000037FC8000C000780002A331981CDAC621F67880000000000C0FFFEFF20000000000000000000000000000000000000000000077FD800303F00C00,
		ram_block1a_62.mem_init3 = 2048'h000000001EFFFF0800000087F88060C3FFFEBD03FC87FFFC003FFFFFFFF9FFD8000000000000000000000000000000000000000000001EFFFE6000000061FC4303E5FFFB3EB0F11FFFF46EF77FFFFFFDFFD8000000000000000000000000000000000000000000001DFC39800000000A7F3C0FE5FFF87F0C643FFFE60000EFFFFFFFFFC8000000000000000000000000000000000000000000003EE18200000000053F843FE0FFF87FE288FFFE10000039FFFFFEFFCC000000000000000000000000000000000000000000007E7FE400000000011FE3FFF2FFF4FFF801FFF84000000C7FFFFEFFEC0000000000000000000000000000000000000000000013FF,
		ram_block1a_62.operation_mode = "single_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_byte_enable_mask_width = 1,
		ram_block1a_62.port_a_byte_size = 1,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 160000,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "../../RAM/image.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'hC007000000007FE000001800000F800000000000000000000000000000000000000000008020001FFFFFFF080007FE1C1B9F801F03800003FFFC00000800003F800000000000000000000000000000000000000000000000003FFFFFFF840001FF0F0E1E00FF2700000FFFFF00000C00001F800000000000000000000000000000000000000000000040007FFFFFFFC000007F071E1C03FFF400003FFFFFC0000600000680000000000000000000000000000000000000000001006000FFFFFFFFC000003F839C380FFFF000007FFFFFE0000300000480000000000000000000000000000000000000000001006001FFFFFFFFE0000007C1FCF03FF0000000FF,
		ram_block1a_63.mem_init1 = 2048'h030007687F717F800084000000000001F000001D00000000000000000000000000000000000000000000000600001FFE0000018F01F87F63FE0000C0000000000000FE00001D80000000000000000000000000000000000000000000800C0000FFFFC00000DF41E83E62FC0000700000000000007E00000F8000000000000000000000000000000000000000000080180001FFFFF000001FC0F43AE7F80000600000000000007FD8000E8000000000000000000000000000000000000000000080180007FFFFF800000FF87C3FCFF00000400000000000003300000E800000000000000000000000000000000000000000008010000FFFFFFE10000FFC3C198F,
		ram_block1a_63.mem_init2 = 2048'h70000000000070004021800C000000001E000000006000000012000000000000000000000000000000000000000000004000C000000000001C1873018018400E00003800000000380000001A0000000000000000000000000000000000000000000040008000000000000E3039C0C018D81C0200E0000000000E0000001900000000000000000000000000000000000000000000600100000000000007201DF0C038B470030380000000000FC000200D00000000000000000000000000000000000000000000400300000000000007040E60E33139C00187000000000003F000100D000000000000000000000000000000000000000000000002000000000000,
		ram_block1a_63.mem_init3 = 2048'h00000000000000F000000078007F8004000100FC03000003FFC000000000002000000000000000000000000000000000000000000000200001800000001E003C00020007000F0E00000B800080000000002400000000000000000000000000000000000000000000200006000000000780000002000700039800001800001000000000340000000000000000000000000000000000000000000000000C0000000003C002000300060001F00001E00000060000000030000000000000000000000000000000000000000000004000180000000000E0000001000E0000F00007800000038000000012000000000000000000000000000000000000000000006000,
		ram_block1a_63.operation_mode = "single_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_byte_enable_mask_width = 1,
		ram_block1a_63.port_a_byte_size = 1,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 160000,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk0_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "../../RAM/image.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'h0000000000000000000007E1459548B1401402C556B4CF4FA178EF5AB9BEBF21A7C7F5FD181000000000000000000000000000000000000000000000080F01AF61909911C6B470607057237F8FBEAADAC6491D138592E8E0000000000000000000000000000000000000000000000E775D6C0E272D8F2748A8C04FBF0830792282090B1CB31C230AEC28000000000000000000000000000000000000000000001A12D0A3CC8298C427222351B06F0C3E5EED8DF619319640C64E8E70000000000000000000000000000000000000000000000FC863F94D88E999F83C9B44949E66473FC3A251D42D25A4F829EBC4000000000000000000000000000000000000,
		ram_block1a_64.mem_init1 = 2048'h000000000000000000000000000000000067CDFC65555A25E653F65582AE73FB750297CEDF2B85CCAAEE78800000000000000000000000000000000000000000000000C64C6F89FFEC8D6075BCC5BFA6F8FC5D6E0FC7162945C6C18B32400000000000000000000000000000000000000000000003B8A0716BD0B269510540A496C40A95BC8DDAF2DD12007B086760C000000000000000000000000000000000000000000000052E8937BECB276D7E80A30F0CC895DD0A3C99B0F6018C745E920D40000000000000000000000000000000000000000000000D582F2133DD6148939305E9C35443579425337E3D82EF8F80259440000000000000000000000000,
		ram_block1a_64.mem_init2 = 2048'h00000000000000000000000000000000000000000000001F7EF931439C92D4AF37CA3E04443CDF4AA5F709640228FCCA10000000000000000000000000000000000000000000000000E601866D63DEC9526CE08DBA48B47DD3111F85F9209C9154BD3400000000000000000000000000000000000000000000000161BD9F5D205CEC0331DA6FD255D3AA5DF370283340F3B37C34180000000000000000000000000000000000000000000000011F304683323DFCA874A50FAD433827028F5A3B62F50FF44D5895000000000000000000000000000000000000000000000000545DC42424DEF94A152CE07E6C163A654B08C57FEEA908233B2600000000000000,
		ram_block1a_64.mem_init3 = 2048'hDE280F20000000000000000000000000000000000000000000000000000142D20A07149A1F7A8B1E8C504FCF2AEB5740E530A511DEBE000000000000000000000000000000000000000000000000000D9E32B4FA36AE7F6DBB02CE403CD053B1D59A9533641A1770000000000000000000000000000000000000000000000000001AC6D0B0745D4E8E4906E559A71F7010C8AEA0EB56A2F75B9B40000000000000000000000000000000000000000000000000003AB9CB249D219223AD6362011FDFD0BDF9581F274C37C427800000000000000000000000000000000000000000000000001A5BF9685244285F8E75B363B132F8B6EF1479E0616F87F7F93800,
		ram_block1a_64.operation_mode = "single_port",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_byte_enable_mask_width = 1,
		ram_block1a_64.port_a_byte_size = 1,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "clock0",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 65536,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 73727,
		ram_block1a_64.port_a_logical_ram_depth = 160000,
		ram_block1a_64.port_a_logical_ram_width = 8,
		ram_block1a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_64.power_up_uninitialized = "false",
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk0_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "../../RAM/image.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'h00000000000000000000028E3C77F2CBC3722CD14C65419F656181FFD3646A8E1400168F3830000000000000000000000000000000000000000000000373FE21CFE7F52C886E3164541A7AEC4B8D8AC09CEEC1D469B9D580000000000000000000000000000000000000000000000D8B63FEAF0D0BECCCED03CCBE7208E4F178C384302D805FCD965D38000000000000000000000000000000000000000000000A33EE928925C35610316D1E44AF7D7ADD0C0FF55BA921FD0296C698000000000000000000000000000000000000000000000A87D7FBC199737207B6068E6BD5DDE42149EDAFCF009AC6FD15379C000000000000000000000000000000000000,
		ram_block1a_65.mem_init1 = 2048'h000000000000000000000000000000000054BE007A132D677E910BD3F1581CC082000A7DDE36E7F0109A05800000000000000000000000000000000000000000000000D3FF8047D99C3F8A503A678FFF2C83B208B48B9742FDC82DCE91C00000000000000000000000000000000000000000000003809F8EFF2A2F4B45263E33A9D9A0A0126CCD1B8FC41382E90C30C000000000000000000000000000000000000000000000037BF6D1F7DC8F150FAEB093BD7F9DC0F631930CD1B9CC785FFA0F0000000000000000000000000000000000000000000000002972D5B1E23717CDBF7F436C8ABB8F8596234255DD50082E3B8320000000000000000000000000,
		ram_block1a_65.mem_init2 = 2048'h00000000000000000000000000000000000000000000006AAB063439CE38D9E66923F9B880DD81EEDA154F89E80FC1F710000000000000000000000000000000000000000000000000C723E1851A6D4DF99009E1878F023F9F8C8BAED03FF5DFB07E080000000000000000000000000000000000000000000000012FE3E0015511632B7D2D21AB87E529E305F296628FFFF9A51A78000000000000000000000000000000000000000000000000CB6FB8CBEBB333315D90BCA38226D0616E8347ABC8FE0290C30900000000000000000000000000000000000000000000000155CE388680166D03FE6431FD8106500218F9F503B3C2F06CD7ED00000000000000,
		ram_block1a_65.mem_init3 = 2048'hD7DDA084000000000000000000000000000000000000000000000000000660DE6E010659281D274C7F8FF63B34EF0BEF17366632095A000000000000000000000000000000000000000000000000000B8E3E2C1C6BBDFD09AC71FFBFF2381C565E2DBFD32994F816000000000000000000000000000000000000000000000000000866103AF618D4BF3673AB7FD8FB4E1F3091B43FAB6C0DDB74800000000000000000000000000000000000000000000000003248400B0FBE555EAE9B18E3F884B2DF0323F897969FFB687AA00000000000000000000000000000000000000000000000000AA8006DA8E63350018F4CE3F886F4A160617361336FE1C772E000,
		ram_block1a_65.operation_mode = "single_port",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_byte_enable_mask_width = 1,
		ram_block1a_65.port_a_byte_size = 1,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "clock0",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 65536,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 73727,
		ram_block1a_65.port_a_logical_ram_depth = 160000,
		ram_block1a_65.port_a_logical_ram_width = 8,
		ram_block1a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_65.power_up_uninitialized = "false",
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk0_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "../../RAM/image.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h000000000000000000000891FDEBEB598D1D72FEAD8A90ED01C3710EA2E3D0CE0807E7F4F110000000000000000000000000000000000000000000000BBBFFC23F91E2688C1FC57288082C33E21CB847FEAA3E17F1A035D000000000000000000000000000000000000000000000066B7FE306A7E5445635DD5E7C59B65FD1E22F833B887F9FF1CE38E800000000000000000000000000000000000000000000025BFFD7741DCE03811EC9D15B7573D9EFE9380B1FC17F81FCD63A680000000000000000000000000000000000000000000005378D82CF8B20FE8C0D19B5308D2DD4D2E48BE1E19D7FF8FE39F3C4000000000000000000000000000000000000,
		ram_block1a_66.mem_init1 = 2048'h00000000000000000000000000000000034AFFFFFD2AD8A7302FE80DFFDC7F00000045FD419818003E670B00000000000000000000000000000000000000000000000248BFFFCA77A1EBCCAC45BF8F85CF4000118F6C085C02303E728FC00000000000000000000000000000000000000000000002A8FFFFF6593D16E6D8E6B2803EA08000121F0C3F4FEFFC38E36D8000000000000000000000000000000000000000000000027BFFF7C9F714C5276FB8A18C970FC0004ACD831A69FC7F9F89A2C0000000000000000000000000000000000000000000000119FFF79D72C85155589829DC4D29C06266CB21CA8C700FCF205180000000000000000000000000,
		ram_block1a_66.mem_init2 = 2048'h00000000000000000000000000000000000000000000001177FFCBE30D07DE7A83BC07C00BC2606E864824A0080FFCF9580000000000000000000000000000000000000000000000002A7FFFFA167F3EFFF9893E7FF02A00600D80B71570021FFA95A00000000000000000000000000000000000000000000000019BBFFFFE68AD8B238CE23C7BFAE0880007F116A4C0003FF675D200000000000000000000000000000000000000000000000091DFFF38E81A10619C46EC5FFF3BD0000E0042D9000006EF02C5000000000000000000000000000000000000000000000000F17FFF752A99FE7FCFA48983FE2DF000180270A2001C0058AD1300000000000000,
		ram_block1a_66.mem_init3 = 2048'h40C8A77C0000000000000000000000000000000000000000000000000003D121F1F2734B40E0322C000007BCC0DF53E00598797FC54A000000000000000000000000000000000000000000000000000751C1DBDAA17DF6F73C8000000057E010FB345D9C452FDA5D0000000000000000000000000000000000000000000000000006D9EFC99B56CEFFFEB81080000DE9E0024C8906B0DFFEE688400000000000000000000000000000000000000000000000001EC7FFF502201A5EDEC7C01C0007F12000BCEE07D19FFF94C2E00000000000000000000000000000000000000000000000003F37FF90679B5CDFFFEC801C000843406067CB2F650FE7F426D000,
		ram_block1a_66.operation_mode = "single_port",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_byte_enable_mask_width = 1,
		ram_block1a_66.port_a_byte_size = 1,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "clock0",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 65536,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 73727,
		ram_block1a_66.port_a_logical_ram_depth = 160000,
		ram_block1a_66.port_a_logical_ram_width = 8,
		ram_block1a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_66.power_up_uninitialized = "false",
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk0_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "../../RAM/image.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h0000000000000000000003F1FDFFBA7801FFDF3FF3DC5558C83FFEE1301FF61E0007F843F630000000000000000000000000000000000000000000000083FFFF740ABFB9D7FFFD7C661C1BFFFDEEC43FFBB20017FE7BF3E00000000000000000000000000000000000000000000001737F9D36B20574F37DF51AC1A2BEFFEE04507F391C001FFE05FB680000000000000000000000000000000000000000000014E3FF234B44DBF8D79FC383904D1B17F126C7FF1FC50001FF3379E0000000000000000000000000000000000000000000000167FE491388AE7002348871C0CB6B33F8E897E1BECD0000FFDF882C000000000000000000000000000000000000,
		ram_block1a_67.mem_init1 = 2048'h000000000000000000000000000000000166FFFFFD1FF83B003FEA1DFFDFB93FFFFFEA1AE0FFFFFFC00EFC000000000000000000000000000000000000000000000003D8FFFFC95FBFB1B03C13478F87BF3FFFFF1667DCBFFFFFC10E7DC00000000000000000000000000000000000000000000001ACFFFFF5103E97580002948001477FFFFF64FFEABFFFFFC70F1FC000000000000000000000000000000000000000000000015BFFF7E160078B40104751D3F06E3FFFFDE9FFF599FC7FE0FF9EC0000000000000000000000000000000000000000000000E31FFF7C1320388B227E20D8C60823FFFF5029FF97C700FF0B7CFC0000000000000000000000000,
		ram_block1a_67.mem_init2 = 2048'h0000000000000000000000000000000000000000000000477FFFFFE887FFDFFDF8FFFFFFFDDFFF917E121E3FF7F001B718000000000000000000000000000000000000000000000000863FFFFFD785FFFFFFEB7FFFFFDA3FFFF27FA3424FFFE005F388000000000000000000000000000000000000000000000001073FFFFFC96A6323F3E7FFFBFF1557FFF80E6CFFFFFFC001D3C0000000000000000000000000000000000000000000000001977FFFFBD5D59061E3C15FFFFFD78FFFF1FC84C07FFFF90221CF000000000000000000000000000000000000000000000000C47FFFF7EBE62E4FFFF169FFFFD68FFFE7F3176B7FFFFF833CF200000000000000,
		ram_block1a_67.mem_init3 = 2048'h791BFBF0000000000000000000000000000000000000000000000000000093FFE2530FA507FFE7F3FFFFF81FFF06601FFBA3CA001484000000000000000000000000000000000000000000000000000837FFFBF046AA0FFE4FFFFFFFFE87FFEF2623E468CCC027F300000000000000000000000000000000000000000000000000005FFFFAD1FFB07FFF6DFFFFFFF54FFFFE9AF788FB40001FDBC0000000000000000000000000000000000000000000000000214FFFFF1D3B8CDEFEF5BFFFFFFEBFFFFFBF6B81246000025FC00000000000000000000000000000000000000000000000002A1FFFFF20F38FDFFFDEFFFFFFFD1FFF9FE20CDC0EF018082E5800,
		ram_block1a_67.operation_mode = "single_port",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_byte_enable_mask_width = 1,
		ram_block1a_67.port_a_byte_size = 1,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "clock0",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 65536,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 73727,
		ram_block1a_67.port_a_logical_ram_depth = 160000,
		ram_block1a_67.port_a_logical_ram_width = 8,
		ram_block1a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_67.power_up_uninitialized = "false",
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk0_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "../../RAM/image.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'h0000000000000000000007BE02004B87FE01C7FFFEEBA475FA000007000009C1FFF800100ED0000000000000000000000000000000000000000000000F5C000094633FC5BDFFFC94F6E96D000002300007F5FFE800040F50000000000000000000000000000000000000000000000EDC80025000097B1D7DF2D7FF6A8B0000780000C743FFE000240718000000000000000000000000000000000000000000000F7C0015EF0F877F795FD0FC602007E001AF8000E05AFFFE000207B0000000000000000000000000000000000000000000000F780060AFF7995FCE647CA63F3266C800D8001E7F7AFFFF000C8794000000000000000000000000000000000000,
		ram_block1a_68.mem_init1 = 2048'h000000000000000000000000000000000367000002340334FFC01A7200200000000003F2140000000141FB000000000000000000000000000000000000000000000003CB000037B841DC7FC3EDC870782E00000016302B00000000F1FF400000000000000000000000000000000000000000000007CF00000D7FC042BFFFFC677FFFEC00000023C00000000000E0FC0000000000000000000000000000000000000000000000033C000816BFF83F3FFFFD9D1FF0D40000003B800F46038000087F80000000000000000000000000000000000000000000000FFE00082CCDFC2D3FFFFFBD53821C000006AC0004C38FF000483E20000000000000000000000000,
		ram_block1a_68.mem_init2 = 2048'h000000000000000000000000000000000000000000000006C0000015280020000A4000000420000001B63E000000050F20000000000000000000000000000000000000000000000000824000002DBE0000001B40000001C00000005F8C800000030F9000000000000000000000000000000000000000000000000107C0000036749CDC000740040000000000002E80000000038FC80000000000000000000000000000000000000000000000019D8000043E0F2F9E003EE000000C00000000EBB800000001FFC3000000000000000000000000000000000000000000000000D98000080C0D51B0001576000000000000001DB20000000123F700000000000000,
		ram_block1a_68.mem_init3 = 2048'h62B86488000000000000000000000000000000000000000000000000000434000ACCFEEB0000000000000160000764000077790034420000000000000000000000000000000000000000000000000000D80001B7F41800002800000000E80001A68002F7DC00143000000000000000000000000000000000000000000000000000103000044BB28000002800000000F000017A3819A6C00009384000000000000000000000000000000000000000000000000001500000A2E000210115000000014000005CF040240000093E2000000000000000000000000000000000000000000000000008200000C54C0020002E00000002E0000019697F80000005DE3800,
		ram_block1a_68.operation_mode = "single_port",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_byte_enable_mask_width = 1,
		ram_block1a_68.port_a_byte_size = 1,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "clock0",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 65536,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 73727,
		ram_block1a_68.port_a_logical_ram_depth = 160000,
		ram_block1a_68.port_a_logical_ram_width = 8,
		ram_block1a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_68.power_up_uninitialized = "false",
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk0_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "../../RAM/image.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'h00000000000000000000075FFFFFD0FFFFFAF7FFFFA1BB8647FFFFFAB7FFFEDFFFFFFFF7FE70000000000000000000000000000000000000000000000F7FFFFFA5FC3FFF29FFFD03391355FFFFEEEFFFFC3FFFFFFFEBFF60000000000000000000000000000000000000000000000FFFFFFE9B7FF17F767DF10C8019A17FFFD3BFFFFEFFFFFFFFFFFF38000000000000000000000000000000000000000000000EBFFFF3D1CC407FAF9FC487801F18BFFED97FFFFF3FFFFFFFF5FFB8000000000000000000000000000000000000000000000F7FFFDD30007A9FE0C41847FFFC536FFE55FFFFFFB7FFFFFFF17F94000000000000000000000000000000000000,
		ram_block1a_69.mem_init1 = 2048'h00000000000000000000000000000000017FFFFFFF6FFDA7FFFFF5FFFFFFF9FFFFFFF8C9FDFFFFFFFFBFF9000000000000000000000000000000000000000000000003F3FFFFFF0FFEB1FFFFFA2FFFFFF1FFFFFFFB6FE5FFFFFFFFCFFDC00000000000000000000000000000000000000000000003EFFFFFFE1FFFB8FFFFFD07FFFFD7FFFFFFD5BFFEFFFFFFFF8FFC8000000000000000000000000000000000000000000000030FFFFFF63FFFD6BFFFFF021FF0F7FFFFFF537FF2FFFFFFFFF7FEC00000000000000000000000000000000000000000000007FFFFFFEC7FFFFA5FFFFE24200313FFFFFB8DFFFD3FFFFFFFD7FE40000000000000000000000000,
		ram_block1a_69.mem_init2 = 2048'h000000000000000000000000000000000000000000000007FFFFFFF9AFFFFFFFE5FFFFFFFAFFFFFFFFD8A57FFFFFFEFF00000000000000000000000000000000000000000000000000017FFFFFF82FFFFFFFE4FFFFFFF87FFFFFFFFA2DFFFFFFFF3F800000000000000000000000000000000000000000000000010BFFFFFFE7B4FFFFFFF87FFFFFFDFFFFFFFFE93BFFFFFFFE7FC00000000000000000000000000000000000000000000000009BFFFFFFC3ED3FFFFFF8FFFFFFF0FFFFFFFF9F7BFFFFFFFF9FC3000000000000000000000000000000000000000000000000C1FFFFFF8FF79FFFFFF2BFFFFFF3FFFFFFFE8359FFFFFFFF3FF300000000000000,
		ram_block1a_69.mem_init3 = 2048'h8387F380000000000000000000000000000000000000000000000000000067FFF23FFF98FFFFDDFFFFFFFE8FFFFA17FFFFF878FFF7C00000000000000000000000000000000000000000000000000000DFFFFD8FF987FFFFD5FFFFFFFE3FFFFEDE3FFF37C3FFFDF000000000000000000000000000000000000000000000000000007FFFFF47DE7FFFFFD5FFFFFFFF1FFFFFA73FFDBE3FFFFAF800000000000000000000000000000000000000000000000000009FFFFFC157FFFFFFFAFFFFFFFC7FFFFFE833C9D3FFFFFFFE000000000000000000000000000000000000000000000000000B3FFFFFF91FFFFFFFE0FFFFFFFE3FFFFFFD98885FFFFFFC7E0000,
		ram_block1a_69.operation_mode = "single_port",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_byte_enable_mask_width = 1,
		ram_block1a_69.port_a_byte_size = 1,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "clock0",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 65536,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 73727,
		ram_block1a_69.port_a_logical_ram_depth = 160000,
		ram_block1a_69.port_a_logical_ram_width = 8,
		ram_block1a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_69.power_up_uninitialized = "false",
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk0_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "../../RAM/image.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h0000000000000000000007BFFFFFD1FFFFFC47FFFF047FF817FFFFF8CFFFFC9FFFFFFFEFFE70000000000000000000000000000000000000000000000FBFFFFFA0003FFE61FFFCD40000C5FFFFE31FFFFE1FFFFFFFF7FF60000000000000000000000000000000000000000000000F3FFFFE2800017F807DF0CF0007847FFFC47FFFFF0FFFFFFFF3FF38000000000000000000000000000000000000000000000F7FFFF07E33C07FC41FC70FFFFF823FFF90FFFFFF9FFFFFFFFBFFB0000000000000000000000000000000000000000000000EFFFFC1C000061FF204100FFFFE990FFE63FFFFFFCFFFFFFFFBFF94000000000000000000000000000000000000,
		ram_block1a_70.mem_init1 = 2048'h000000000000000000000000000000000167FFFFFF0FFE67FFFFF83FFFFFF3FFFFFFF887E3FFFFFFFF9FF9000000000000000000000000000000000000000000000003EBFFFFFF5FFF11FFFFFC2FFFFFF3FFFFFFF39FF3FFFFFFFF9FFDC00000000000000000000000000000000000000000000003DFFFFFFFBFFFC8FFFFFE27FFFFD3FFFFFFC67FF2FFFFFFFFDFFC8000000000000000000000000000000000000000000000035FFFFFF47FFFE23FFFFE201FF0D3FFFFFF1CFFF87FFFFFFFCFFEC000000000000000000000000000000000000000000000079FFFFFE8FFFFF11FFFFF040003D7FFFFFE33FFF9BFFFFFFFEFFE40000000000000000000000000,
		ram_block1a_70.mem_init2 = 2048'h000000000000000000000000000000000000000000000004FFFFFFFE6FFFFFFFF0FFFFFFFC7FFFFFFFE1B8FFFFFFFE7F00000000000000000000000000000000000000000000000000057FFFFFF3DFFFFFFFF0FFFFFFFCFFFFFFFFFD33FFFFFFFE7F8000000000000000000000000000000000000000000000000109FFFFFFF3CCFFFFFFF0FFFFFFF8FFFFFFFFEFC7FFFFFFFF3FC000000000000000000000000000000000000000000000000093FFFFFFE7F33FFFFFF07FFFFFF9FFFFFFFF9007FFFFFFFF3FC2000000000000000000000000000000000000000000000000D5FFFFFFA7F89FFFFFF87FFFFFF9FFFFFFFE20E7FFFFFFFF9FF300000000000000,
		ram_block1a_70.mem_init3 = 2048'hFC7FFF84000000000000000000000000000000000000000000000000000057FFFDFFFF07FFFFE3FFFFFFFF1FFFFC37FFFFFF87FFFBC00000000000000000000000000000000000000000000000000000BFFFFE7FFE7FFFFFE3FFFFFFFF1FFFFF0E3FFFF83FFFFBF00000000000000000000000000000000000000000000000000000BFFFFFBFE1FFFFFFE3FFFFFFFE3FFFFFC13FFE41FFFFFDF800000000000000000000000000000000000000000000000000015FFFFFFF8FFFFFFFE1FFFFFFFE3FFFFFF013CE0FFFFFFCFE000000000000000000000000000000000000000000000000000ABFFFFFFE3FFFFFFFF1FFFFFFFC7FFFFFFE07963FFFFFFEFE0000,
		ram_block1a_70.operation_mode = "single_port",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_byte_enable_mask_width = 1,
		ram_block1a_70.port_a_byte_size = 1,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "clock0",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 65536,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 73727,
		ram_block1a_70.port_a_logical_ram_depth = 160000,
		ram_block1a_70.port_a_logical_ram_width = 8,
		ram_block1a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_70.power_up_uninitialized = "false",
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[8]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk0_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "../../RAM/image.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h0000000000000000000008000000200000003800001800002000000700000060000000000190000000000000000000000000000000000000000000000000000043FFC0001E00038800002200001C000000600000000000900000000000000000000000000000000000000000000000000001C7FFFE800F820F80000043800038000000300000000000C8000000000000000000000000000000000000000000001000000F80003F8003E038000000C1C0006000000000000000000048000000000000000000000000000000000000000000001000003E000001E001FBE000000180F001800000000000000000006C000000000000000000000000000000000000,
		ram_block1a_71.mem_init1 = 2048'h000000000000000000000000000000000280000000C00018000000000000000000000700000000000000068000000000000000000000000000000000000000000000000400000080000E000000100000000000000C0000000000000002400000000000000000000000000000000000000000000004000000000000070000001800002000000038000100000000000340000000000000000000000000000000000000000000000480000008000001C000001FE00F20000000E0000180000000000100000000000000000000000000000000000000000000000800000010000000E000001BFFFC20000001C00000C00000000001A0000000000000000000000000,
		ram_block1a_71.mem_init2 = 2048'h000000000000000000000000000000000000000000000078000000001000000000000000000000000000400000000000F8000000000000000000000000000000000000000000000000F8800000000000000000000000000000000000C000000000007C000000000000000000000000000000000000000000000001F00000000003000000000000000000000000100000000000003E000000000000000000000000000000000000000000000001600000000000C00000000000000000000000600000000000003D000000000000000000000000000000000000000000000001220000004000600000000000000000000001C00000000000000C00000000000000,
		ram_block1a_71.mem_init3 = 2048'h0000007C000000000000000000000000000000000000000000000000000788000000000000000000000000000000080000000000003E000000000000000000000000000000000000000000000000000F0000000000000000000000000000000001C000000000000F000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000C0000000000007C00000000000000000000000000000000000000000000000003E20000000000000000000000000000000000C300000000001E000000000000000000000000000000000000000000000000034400000000000000000000000000000000000600000000001F800,
		ram_block1a_71.operation_mode = "single_port",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_byte_enable_mask_width = 1,
		ram_block1a_71.port_a_byte_size = 1,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "clock0",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 65536,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 73727,
		ram_block1a_71.port_a_logical_ram_depth = 160000,
		ram_block1a_71.port_a_logical_ram_width = 8,
		ram_block1a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_71.power_up_uninitialized = "false",
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk0_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "../../RAM/image.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'hA0221CE6F64F53B8300000000000000000000000000000000000000000000000000000000F3A7C6BCA8708B46225CC54A51D27D51397A0E3D19AF88000000000000000000000000000000000000000000000000000003EB719C390E34291C3C10699947FFA0C8D125AD017DB95C00000000000000000000000000000000000000000000000000000CADD91A4E5FB7486B2B3262EF1B05CE3C0FD33B3CF08F2200000000000000000000000000000000000000000000000000000A4D8B55B64C34A67487EB897A23A49EEAD327E2948F1EF900000000000000000000000000000000000000000000000000001A6105E8120F75D10E9825A0FE2049F4A0C9083D3,
		ram_block1a_72.mem_init1 = 2048'hB925BBD2DACA74F07D07822EC00000000000000000000000000000000000000000000000000000000000000087B14B31BEC97A7CC100148AA8F3ED788A4CB380000000000000000000000000000000000000000000000000000000000014D4A14C20E956BC9BB7BBA440679674B760C2392200000000000000000000000000000000000000000000000000000000007AB043B9B6696152D52C7C52C974429D7E2FFC6AB48000000000000000000000000000000000000000000000000000000000858B7A577BA5E300617D504192C7AB0EA75F75362580000000000000000000000000000000000000000000000000000000067DF1B812BE3E8E1D6DB61C3E18,
		ram_block1a_72.mem_init2 = 2048'h000000000A8272DBCC6D2FB8E744A800000000000000000000000000000000000000000000000000000000000000000000000000000000519826D7E8422CAFBA0000000000000000000000000000000000000000000000000000000000000000000000000000000FBA0492338118D59C62080000000000000000000000000000000000000000000000000000000000000000000000000003C399D5DDE87F5D83945C080000000000000000000000000000000000000000000000000000000000000000000000000001C3961C6729C6A1CC02A404E50E37A71080000000000000000000000000000000000000000000000000000000000000000008208487DCAC,
		ram_block1a_72.mem_init3 = 2048'h000000000000000000976BE4FBB0FDDD3E484726938E48000000000000000000000000000000000000000000000000000000000000000000000000258AA1DD2C0D234A6336B40FB2C00000000000000000000000000000000000000000000000000000000000000000000000000DAA7F34D19817BF1E6C1907B500000000000000000000000000000000000000000000000000000000000000000000000000015CAD1C032BAD81BE2E499C0800000000000000000000000000000000000000000000000000000000000000000000000000007810667B2804356843BBAA4000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_72.operation_mode = "single_port",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_byte_enable_mask_width = 1,
		ram_block1a_72.port_a_byte_size = 1,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "clock0",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 73728,
		ram_block1a_72.port_a_first_bit_number = 0,
		ram_block1a_72.port_a_last_address = 81919,
		ram_block1a_72.port_a_logical_ram_depth = 160000,
		ram_block1a_72.port_a_logical_ram_width = 8,
		ram_block1a_72.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_72.power_up_uninitialized = "false",
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk0_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "../../RAM/image.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'hC05AD2FFD8B11861FC000000000000000000000000000000000000000000000000000000118CA7FFCEBDEED4FED79D41CEBFDD1185F8DC53544C7780000000000000000000000000000000000000000000000000000039C2E1BFA0954787FA09EF6D918BFF19E1E218A8C943864000000000000000000000000000000000000000000000000000004FD0DC7FCB1B51F0A76385EAF3373C2EF06CE5A3CE6BC3900000000000000000000000000000000000000000000000000001C46C127033C28E83B2F61C67867021561FFE77CBBE7333E000000000000000000000000000000000000000000000000000006BBC9D8B5AA9C1D7FD5855F07B680A2D907F53FE,
		ram_block1a_73.mem_init1 = 2048'h56381ED821394F20C97F5CC9E000000000000000000000000000000000000000000000000000000000000000A7FA1D0B1079376D662D0865C3CFD7FCD904A680000000000000000000000000000000000000000000000000000000000019EBE302FBF9BD531C5DD74AFCA9703B417AD04666000000000000000000000000000000000000000000000000000000000066921C30E87854C9E37EF40E11614F230E199F42414000000000000000000000000000000000000000000000000000000000271CFC164D247AE062EF5365C79F3C3941C0FB7CBF200000000000000000000000000000000000000000000000000000000652263192E52DF0C007307F60EE,
		ram_block1a_73.mem_init2 = 2048'h000000000F81CA0E950EE9F528DE3000000000000000000000000000000000000000000000000000000000000000000000000000000000C0C7D2A451537639420000000000000000000000000000000000000000000000000000000000000000000000000000000D1605944CA67F33E98EC8000000000000000000000000000000000000000000000000000000000000000000000000000313284E3957D5A3FFEA50D40000000000000000000000000000000000000000000000000000000000000000000000000001D955C55B0894F148204D20A7B5609B6780000000000000000000000000000000000000000000000000000000000000000002B90F4C154B,
		ram_block1a_73.mem_init3 = 2048'h000000000000000000B75A77326ED4AB09E9638DC7DB7000000000000000000000000000000000000000000000000000000000000000000000000014F3DEC8E71A652B1677169C60000000000000000000000000000000000000000000000000000000000000000000000000000E9D3FCEF68DC0250CDA3157050000000000000000000000000000000000000000000000000000000000000000000000000000048E06FBE236FC41C7CB46680000000000000000000000000000000000000000000000000000000000000000000000000000433668C6FBF97A156EB15E8000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_73.operation_mode = "single_port",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_byte_enable_mask_width = 1,
		ram_block1a_73.port_a_byte_size = 1,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "clock0",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 73728,
		ram_block1a_73.port_a_first_bit_number = 1,
		ram_block1a_73.port_a_last_address = 81919,
		ram_block1a_73.port_a_logical_ram_depth = 160000,
		ram_block1a_73.port_a_logical_ram_width = 8,
		ram_block1a_73.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_73.power_up_uninitialized = "false",
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk0_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "../../RAM/image.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'h4DF0AE00C0021DD96C00000000000000000000000000000000000000000000000000000005C48200313BCDDA2808A6C77F520A333800FCC3BF4094800000000000000000000000000000000000000000000000000000261DEF7FBF07471E5FB970619123FE524E021883C34D7B800000000000000000000000000000000000000000000000000000AAE54B0038545BCE0A2C7BED0CC405AB3FF3FE4FC3F728C00000000000000000000000000000000000000000000000000001390C4DEFB68AA6E5FA0EFC078523F0AE5DFE7FFFF5DE5FC00000000000000000000000000000000000000000000000000000640318EFBCD24C474DD8500002F417E27CF043EA,
		ram_block1a_74.mem_init1 = 2048'h969FE0671F049E5A38FBD7A56000000000000000000000000000000000000000000000000000000000000000781B81FCE15CCCF20163DEC5BBDFC0FB16493780000000000000000000000000000000000000000000000000000000000017173C80FC3C5A14300140BB90A20F87009FBB536A0000000000000000000000000000000000000000000000000000000000682A9FC03F926E697156037326B86E7F0E03A5128A4000000000000000000000000000000000000000000000000000000000A3A08017819F80B18C5115DF75B4CC7701C000ADB2700000000000000000000000000000000000000000000000000000000572603192A8B6EBE64D8C9635A7,
		ram_block1a_74.mem_init2 = 2048'h000000000E0E0520F30F19DA2FB47C0000000000000000000000000000000000000000000000000000000000000000000000000000000084176ACE7E33BC53FD8000000000000000000000000000000000000000000000000000000000000000000000000000000DFE07435F3A7FF004391800000000000000000000000000000000000000000000000000000000000000000000000000034F5D7F96BCBDF8000EE70000000000000000000000000000000000000000000000000000000000000000000000000000014966E19CBCCCBECC3FF5A0397D7819BF8000000000000000000000000000000000000000000000000000000000000000001D86581FE4AF,
		ram_block1a_74.mem_init3 = 2048'h000000000000000000DE159803E17F3104ECA26DDF8D8000000000000000000000000000000000000000000000000000000000000000000000000028AC00CFE0C96EC10F0BF6C9A3C00000000000000000000000000000000000000000000000000000000000000000000000000B46BFF9F07A38B4E803FA7E030000000000000000000000000000000000000000000000000000000000000000000000000001B42FF9F81D47839C07C86E20000000000000000000000000000000000000000000000000000000000000000000000000000057779720E481881262B2BA0000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_74.operation_mode = "single_port",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_byte_enable_mask_width = 1,
		ram_block1a_74.port_a_byte_size = 1,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "clock0",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 73728,
		ram_block1a_74.port_a_first_bit_number = 2,
		ram_block1a_74.port_a_last_address = 81919,
		ram_block1a_74.port_a_logical_ram_depth = 160000,
		ram_block1a_74.port_a_logical_ram_width = 8,
		ram_block1a_74.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_74.power_up_uninitialized = "false",
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk0_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "../../RAM/image.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'h4EC30E00C0001656B800000000000000000000000000000000000000000000000000000015226400003E47414BFF3830FF02F54D3FFF033C0CC0828000000000000000000000000000000000000000000000000000003C96060040051C5F6EB9006191B5FC8200021883C0860400000000000000000000000000000000000000000000000000000007F891FFC7B8A7009B2000100080047BE0000003C253F5F000000000000000000000000000000000000000000000000000004DF326FFCFE14119D60103F8795C002B22018003F4DD01B00000000000000000000000000000000000000000000000000000C7FFA1AFFC43CBB87E27AFFFFD67E0085B0FBC01,
		ram_block1a_75.mem_init1 = 2048'h86FFFFFFFF021E01F807D8EFA00000000000000000000000000000000000000000000000000000000000000049E401FFFE49888001203EC3B3C03FF81AE4D18000000000000000000000000000000000000000000000000000000000001BDBC000FFC3C2BADFE10F8D93D5FFFF0000DC14EE00000000000000000000000000000000000000000000000000000000007032E0003FFEFFB4D0A1E16A01B20E7F0E00464BD30000000000000000000000000000000000000000000000000000000001D430FFE8018149FF1F9A79437B43507F01C0003398600000000000000000000000000000000000000000000000000000000673683192DF800ED8769D6EEC4C,
		ram_block1a_75.mem_init2 = 2048'h000000000B5FFFE0F0F006182FF96400000000000000000000000000000000000000000000000000000000000000000000000000000000361842FD800C3C1CC80000000000000000000000000000000000000000000000000000000000000000000000000000000FDA07011FC67FF00BE6B80000000000000000000000000000000000000000000000000000000000000000000000000003F5AE3D29F3A207FFF1F828000000000000000000000000000000000000000000000000000000000000000000000000000135B701E038030033C0055FAB47EE25578000000000000000000000000000000000000000000000000000000000000000001FDFE01FFAF1,
		ram_block1a_75.mem_init3 = 2048'h000000000000000000EFE00003E07036F4178261807F48000000000000000000000000000000000000000000000000000000000000000000000000058000CFE0019FF0EF03F6DF86C00000000000000000000000000000000000000000000000000000000000000000000000000A603FFFF007FFBBF003F871F90000000000000000000000000000000000000000000000000000000000000000000000000000742FFFF800F87FF407C87538000000000000000000000000000000000000000000000000000000000000000000000000000045F7FFE0E07E07EC62B371C000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_75.operation_mode = "single_port",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_byte_enable_mask_width = 1,
		ram_block1a_75.port_a_byte_size = 1,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "clock0",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 73728,
		ram_block1a_75.port_a_first_bit_number = 3,
		ram_block1a_75.port_a_last_address = 81919,
		ram_block1a_75.port_a_logical_ram_depth = 160000,
		ram_block1a_75.port_a_logical_ram_width = 8,
		ram_block1a_75.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_75.power_up_uninitialized = "false",
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk0_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "../../RAM/image.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'hBB03F1FF3FFFEFBDE000000000000000000000000000000000000000000000000000000014361800003E527FC7FFC00FFF03FBF13FFFFFFFFC36708000000000000000000000000000000000000000000000000000000CE7800000043D5FC3B900619117FE6C00021883C007FD8000000000000000000000000000000000000000000000000000000F013C000007B500E3200000005C04E900000003C30AE1F00000000000000000000000000000000000000000000000000001140042000063A801F60000000030001980000003F4CB1B9000000000000000000000000000000000000000000000000000022C004B9002CE88007A00000000100000F0000000,
		ram_block1a_76.mem_init1 = 2048'hC6FFFFFFFF01A20007FFDFC560000000000000000000000000000000000000000000000000000000000000000DFFFE000046DF000120013EB3C00007E3239A80000000000000000000000000000000000000000000000000000000000011E3FFFF00003D9E1FFEFF8F90CE0000FFFF1FCC4A000000000000000000000000000000000000000000000000000000000060C2FFFFC001EF6C3000018D79527180F1FFF849A9C000000000000000000000000000000000000000000000000000000001F7C0FFFFFE7ED8E9FFA79E40CA0C1F80FE3FFFC07700000000000000000000000000000000000000000000000000000000057A903192FFB2210F876201E3E4,
		ram_block1a_76.mem_init2 = 2048'h000000000E60001F0FFFFFE7D003000000000000000000000000000000000000000000000000000000000000000000000000000000000007E03D03FFFFC3E6220000000000000000000000000000000000000000000000000000000000000000000000000000000F12067A8001800FF00758000000000000000000000000000000000000000000000000000000000000000000000000000309CF836BB19FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000015637FE003A403FFFFFFAFFB07EE1FCCF800000000000000000000000000000000000000000000000000000000000000000091FFFE000FB,
		ram_block1a_76.mem_init3 = 2048'h000000000000000000EFFFFFFC1F8FCFFBF87D9E4000B800000000000000000000000000000000000000000000000000000000000000000000000009BFFF301FF9FFFFF0FC093F81800000000000000000000000000000000000000000000000000000000000000000000000000D7FC0000FFFFFBFFFFC078FEB00000000000000000000000000000000000000000000000000000000000000000000000000005BD00007FFFFFFF7F837837000000000000000000000000000000000000000000000000000000000000000000000000000007E08001F1FFFFFFF9D4C0B4000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_76.operation_mode = "single_port",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_byte_enable_mask_width = 1,
		ram_block1a_76.port_a_byte_size = 1,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "clock0",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 73728,
		ram_block1a_76.port_a_first_bit_number = 4,
		ram_block1a_76.port_a_last_address = 81919,
		ram_block1a_76.port_a_logical_ram_depth = 160000,
		ram_block1a_76.port_a_logical_ram_width = 8,
		ram_block1a_76.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_76.power_up_uninitialized = "false",
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk0_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "../../RAM/image.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'h0CBC000000000003E40000000000000000000000000000000000000000000000000000000F39FFFFFFC1BBC07800000000DE022EC000000003F9F18000000000000000000000000000000000000000000000000000000AF87FFFFFFB8B207846FF9E6EEC0097FFFDE77C3FFB0380000000000000000000000000000000000000000000000000000083FE03FFFFFECCFF38DFFFFFFFABFB43FFFFFFFC3C7BE320000000000000000000000000000000000000000000000000000005FF81FFFFF267FE2DFFFFFFFFC7FFD33FFFFFFC0938E78000000000000000000000000000000000000000000000000000000FFFE87FFE91B7FFA5FFFFFFFF1FFFF50FFFFFFF,
		ram_block1a_77.mem_init1 = 2048'h46FFFFFFFF003E000000201CA0000000000000000000000000000000000000000000000000000000000000008E0000000041400001200000D3C0000003E0698000000000000000000000000000000000000000000000000000000000001DFC000000000171E00000706D20000000001FC3D6000000000000000000000000000000000000000000000000000000000020FD000000000F9C0FFFFE0F02E9800000000048784000000000000000000000000000000000000000000000000000000001F7FF000000001899FF801FBFCD12E000000000000F10000000000000000000000000000000000000000000000000000000057DFFCE6D004C207807FFFFE00A,
		ram_block1a_77.mem_init2 = 2048'h000000000F800000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000001F8000000000000000000000000000000000000000000000000000000000000000000000000000000D9E077C60000000000B280000000000000000000000000000000000000000000000000000000000000000000000000003D1F000E335A00000000008000000000000000000000000000000000000000000000000000000000000000000000000000107C800003BC03FFFFFFFFFB87E1FFC3780000000000000000000000000000000000000000000000000000000000000000001E0000000FA,
		ram_block1a_77.mem_init3 = 2048'h00000000000000000030000000000000000000003FFFB80000000000000000000000000000000000000000000000000000000000000000000000003E40000000060000000000007F400000000000000000000000000000000000000000000000000000000000000000000000000D80000000000040000000001B00000000000000000000000000000000000000000000000000000000000000000000000000016000000000000008000000E800000000000000000000000000000000000000000000000000000000000000000000000000004800000000000000000006C000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_77.operation_mode = "single_port",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_byte_enable_mask_width = 1,
		ram_block1a_77.port_a_byte_size = 1,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "clock0",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 73728,
		ram_block1a_77.port_a_first_bit_number = 5,
		ram_block1a_77.port_a_last_address = 81919,
		ram_block1a_77.port_a_logical_ram_depth = 160000,
		ram_block1a_77.port_a_logical_ram_width = 8,
		ram_block1a_77.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_77.power_up_uninitialized = "false",
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk0_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "../../RAM/image.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'hF07FFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000173FFFFFFFFFFC3F87FFFFFFFFE1FC1FFFFFFFFFFFFFF08000000000000000000000000000000000000000000000000000000EFFFFFFFFFFF0FF87FFFFFFFFC3FF0FFFFFFFFFFFFCFF8000000000000000000000000000000000000000000000000000000FFFFFFFFFFF03FFC7FFFFFFFFC7FF87FFFFFFFFFF841FF000000000000000000000000000000000000000000000000000001DFFFFFFFFFC1FFFC3FFFFFFFF8FFFE13FFFFFFFFE07FF8000000000000000000000000000000000000000000000000000003FFFF7FFFEE07FFFC3FFFFFFFF8FFFF8FFFFFFFF,
		ram_block1a_78.mem_init1 = 2048'h3900000000FFC1FFFFFFFFFC60000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFBE3FFFFEDFFFFF0C3FFFFFFC1FF880000000000000000000000000000000000000000000000000000000000011FFFFFFFFFFFE0FFFFFFFFFFE1FFFFFFFFFE03FC2000000000000000000000000000000000000000000000000000000000020FFFFFFFFFFF003FFFFFFF0FC07FFFFFFFFFFB7F80000000000000000000000000000000000000000000000000000000000F7FFFFFFFFFFE706007FE00030E1FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000057FFFFFFFFFFFDF87F800001FF1,
		ram_block1a_78.mem_init2 = 2048'h000000000C0000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000DFE0480000000000004D8000000000000000000000000000000000000000000000000000000000000000000000000000341FFFFE436400000000000000000000000000000000000000000000000000000000000000000000000000000000000000187FFFFFFC43FC000000000447FFFFC0F80000000000000000000000000000000000000000000000000000000000000000011FFFFFFFF04,
		ram_block1a_78.mem_init3 = 2048'h000000000000000000400000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000050000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_78.operation_mode = "single_port",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_byte_enable_mask_width = 1,
		ram_block1a_78.port_a_byte_size = 1,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "clock0",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 73728,
		ram_block1a_78.port_a_first_bit_number = 6,
		ram_block1a_78.port_a_last_address = 81919,
		ram_block1a_78.port_a_logical_ram_depth = 160000,
		ram_block1a_78.port_a_logical_ram_width = 8,
		ram_block1a_78.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_78.power_up_uninitialized = "false",
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[9]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk0_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "../../RAM/image.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'h00000000000000001C00000000000000000000000000000000000000000000000000000018C000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000003100000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000001E2000000000000000000000000000000C0000000000000700000000000000000000000000000000000000000000000000003C000000001000000000000000000000000000000,
		ram_block1a_79.mem_init1 = 2048'h000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000000000003E00000000000000000000000000000000000000000000000000000000005F0000000000000000000000000000000000000007C000000000000000000000000000000000000000000000000000000001080000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000680000000000000000000000000,
		ram_block1a_79.mem_init2 = 2048'h00000000080000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000A020000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000003BE000018C80000000000040000000000000000000000000000000000000000000000000000000000000000000000000001F80000000000000000000003800003FF8000000000000000000000000000000000000000000000000000000000000000001E0000000000,
		ram_block1a_79.mem_init3 = 2048'h00000000000000000080000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_79.operation_mode = "single_port",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_byte_enable_mask_width = 1,
		ram_block1a_79.port_a_byte_size = 1,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "clock0",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 73728,
		ram_block1a_79.port_a_first_bit_number = 7,
		ram_block1a_79.port_a_last_address = 81919,
		ram_block1a_79.port_a_logical_ram_depth = 160000,
		ram_block1a_79.port_a_logical_ram_width = 8,
		ram_block1a_79.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_79.power_up_uninitialized = "false",
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk0_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "../../RAM/image.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'h000000000000000000000000000041DE07E261BFBE0A4F672D680674E0180000000000000000000000000000000000000000000000000000000000000000000037D5939810FE6E8708662CE1E1980CE0000000000000000000000000000000000000000000000000000000000000000000001B125E99F06AD771B5A931E72A807880000000000000000000000000000000000000000000000000000000000000000000000C097E1410E042C3DEB65DD7C61BF900000000000000000000000000000000000000000000000000000000000000000000000285E3582FBDF6B32CA869550426FC000000000000000000000000000000000000000000000000000000,
		ram_block1a_80.mem_init1 = 2048'h0000000000000000000000000000000000000043FD9EEB69E2F56AFA5F72D5390DF75B3780000000000000000000000000000000000000000000000000000000000000000032D4F29E29B4FE727F1E9E4272BC0C925C3000000000000000000000000000000000000000000000000000000000000000001756587FA0534E55DAF7FD4CC45EE940F140000000000000000000000000000000000000000000000000000000000000000007CFD2D24EC822F60E6929D7F91E0D570800000000000000000000000000000000000000000000000000000000000000000003768C684F6314456CCB198F18DA6783800000000000000000000000000000000000000000,
		ram_block1a_80.mem_init2 = 2048'h00000000000000000000000000000000000000000000000003288B054E7090C667AABBEE823C24AC0BF22B80000000000000000000000000000000000000000000000000000000000000068770E3BB1315DC195D987294BBA2E251FF3B0000000000000000000000000000000000000000000000000000000000000001BAD0E64C50730840234D1C3C3E812760956B000000000000000000000000000000000000000000000000000000000000000127D90EBC427C6764EA86D131F84709756D820000000000000000000000000000000000000000000000000000000000000000E168B4C7E6ECD9C0AFE14BA6EED2C7F780A400000000000000000000000000,
		ram_block1a_80.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000071412C707CC052AECD554A8F49C11DD9E86C018C0000000000000000000000000000000000000000000000000000000000006156BE8B1EAA444EA4A9C66CC4CDFA66B710E2A00000000000000000000000000000000000000000000000000000000000001BD61DBAD708F2BAE36B5340C4EC0E236D1FBB2800000000000000000000000000000000000000000000000000000000000039044AFDFD5715B1F2AA1048AD09CB3184AE0A400000000000000000000000000000000000000000000000000000000000001A4169B9E10528A6DB9053AC086B423F59BAA040000000000000,
		ram_block1a_80.operation_mode = "single_port",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_byte_enable_mask_width = 1,
		ram_block1a_80.port_a_byte_size = 1,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "clock0",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 81920,
		ram_block1a_80.port_a_first_bit_number = 0,
		ram_block1a_80.port_a_last_address = 90111,
		ram_block1a_80.port_a_logical_ram_depth = 160000,
		ram_block1a_80.port_a_logical_ram_width = 8,
		ram_block1a_80.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_80.power_up_uninitialized = "false",
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk0_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "../../RAM/image.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'h00000000000000000000000000009C808B0545C1EC833C8AA03D4D84C4CC00000000000000000000000000000000000000000000000000000000000000000000614AC5C66CF2F4935771E250D5B7D460000000000000000000000000000000000000000000000000000000000000000000000558C9CE42DDDF6365359BCA97331A600000000000000000000000000000000000000000000000000000000000000000000008F5D4321D4B0F59F2CB9B7757DE938000000000000000000000000000000000000000000000000000000000000000000000033FC96E0AFC02AF776E74625ACE8E000000000000000000000000000000000000000000000000000000,
		ram_block1a_81.mem_init1 = 2048'h00000000000000000000000000000000000000713B8F5D203C73D2D22DDAC97DE9E9B46200000000000000000000000000000000000000000000000000000000000000000029250D6AEB36C4714834FF606E87DB49311000000000000000000000000000000000000000000000000000000000000000001E6497F91992C4226E319D100BDADC92B5C00000000000000000000000000000000000000000000000000000000000000000062C82E25F41052F6E7C34B411DC8836B2000000000000000000000000000000000000000000000000000000000000000000020FC742660BA9F5D9BBBA54493861ED400000000000000000000000000000000000000000,
		ram_block1a_81.mem_init2 = 2048'h00000000000000000000000000000000000000000000000001853B4638542A0511D24FBD5ED314EB035EA300000000000000000000000000000000000000000000000000000000000000049213C2C509A9764B9E2B35C8659E3D5826220000000000000000000000000000000000000000000000000000000000000002E0C14ADACFF8FB6738B4365ADC06819FBABE000000000000000000000000000000000000000000000000000000000000000070076238033EC06CDC17AF9C67366B41338800000000000000000000000000000000000000000000000000000000000000008F6184486B2695F615F2E8326EB92638E93C00000000000000000000000000,
		ram_block1a_81.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000A7670DD3F190AD09B201E6436547D2155BDD756E000000000000000000000000000000000000000000000000000000000000555A34D12062364D8D99DE2113BFDF195F7B0FEC0000000000000000000000000000000000000000000000000000000000000444FFD1216C2ECCB5EF0CD95F34CB4E22491F900000000000000000000000000000000000000000000000000000000000003FA76D31CDB494B68AF6C216294C51277B7220A00000000000000000000000000000000000000000000000000000000000001FF17BD179A970452BFDE214B7CD7688F88CBF00000000000000,
		ram_block1a_81.operation_mode = "single_port",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_byte_enable_mask_width = 1,
		ram_block1a_81.port_a_byte_size = 1,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "clock0",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 81920,
		ram_block1a_81.port_a_first_bit_number = 1,
		ram_block1a_81.port_a_last_address = 90111,
		ram_block1a_81.port_a_logical_ram_depth = 160000,
		ram_block1a_81.port_a_logical_ram_width = 8,
		ram_block1a_81.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_81.power_up_uninitialized = "false",
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk0_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "../../RAM/image.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h000000000000000000000000000064F67284FD8385D38C53AC9A62FB24D0000000000000000000000000000000000000000000000000000000000000000000006B923EFB08EF23DB9811C99B224A0E500000000000000000000000000000000000000000000000000000000000000000000011FC2C20466280DBA1DADFA92CB77400000000000000000000000000000000000000000000000000000000000000000000000CF1552E17075CD63D6D771EB109F400000000000000000000000000000000000000000000000000000000000000000000000016CF71F3836A86D4CCF511863F66000000000000000000000000000000000000000000000000000000,
		ram_block1a_82.mem_init1 = 2048'h0000000000000000000000000000000000000014F7D559906CD7B82149DC5272BE2113C04800000000000000000000000000000000000000000000000000000000000000002DD4FB3CEBCD7219562193ACB17BA5193A9000000000000000000000000000000000000000000000000000000000000000001629DF5539974BC3E2FF0EFDFE4BDC05C700000000000000000000000000000000000000000000000000000000000000000005A09D12A488721ED5B7264DEF460016998000000000000000000000000000000000000000000000000000000000000000000304C97A22D7FD964432204D2AD3513AF20000000000000000000000000000000000000000,
		ram_block1a_82.mem_init2 = 2048'h00000000000000000000000000000000000000000000000001737DC5AC752B0E99BD1A3FB2710367B5DDAD000000000000000000000000000000000000000000000000000000000000000306A1396703C86A83561DBB38933DD65F9C0D0000000000000000000000000000000000000000000000000000000000000002B7B9BFD7BC4129E6E330B58409F8244D1AED00000000000000000000000000000000000000000000000000000000000000001BF25F51DA10C5BA2AD3FD98EE6971029ECE0000000000000000000000000000000000000000000000000000000000000000DEB913644FE7757162CA9CC6F936C5A7DC7C00000000000000000000000000,
		ram_block1a_82.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000E0F8E1E040543EB476A82747869A21191BA899260000000000000000000000000000000000000000000000000000000000006F1276D980A61659073248847E053873004DFA340000000000000000000000000000000000000000000000000000000000000C37B9AA80ACB36509A8F4B358ECCF66D9703AE80000000000000000000000000000000000000000000000000000000000003E60D9FB8C276FF591C015E71C45D348D53269F000000000000000000000000000000000000000000000000000000000000019E8EA3A3949DC596F97A134563AB6127CE12200000000000000,
		ram_block1a_82.operation_mode = "single_port",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_byte_enable_mask_width = 1,
		ram_block1a_82.port_a_byte_size = 1,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "clock0",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 81920,
		ram_block1a_82.port_a_first_bit_number = 2,
		ram_block1a_82.port_a_last_address = 90111,
		ram_block1a_82.port_a_logical_ram_depth = 160000,
		ram_block1a_82.port_a_logical_ram_width = 8,
		ram_block1a_82.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_82.power_up_uninitialized = "false",
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk0_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "../../RAM/image.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h000000000000000000000000000054F93A077A7362A476B1099A19E01BD00000000000000000000000000000000000000000000000000000000000000000000003E2BFC3DB0F6078F4B5966AFEC601B0000000000000000000000000000000000000000000000000000000000000000000000B9F491FB678BFFF5C083F87C02DF220000000000000000000000000000000000000000000000000000000000000000000000D79ABC1E70040E0783BD0F6F0EDFD800000000000000000000000000000000000000000000000000000000000000000000000273080038062803CEBF35FBE0088000000000000000000000000000000000000000000000000000000,
		ram_block1a_83.mem_init1 = 2048'h00000000000000000000000000000000000000775CA9316292A887836EE0BDBB7F236C53400000000000000000000000000000000000000000000000000000000000000000285001E968C642D939C45C09FE637E8768D000000000000000000000000000000000000000000000000000000000000000001D589F21F9D503C34D07CFF600BA439AF2C00000000000000000000000000000000000000000000000000000000000000000036B9FF5003784FE080CF807FFA48002820000000000000000000000000000000000000000000000000000000000000000000298CF655DB7C2F33FA09F68F7479EC7D20000000000000000000000000000000000000000,
		ram_block1a_83.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000100FDFBB41B1D5719E3C0DE7070FE15F87B27C000000000000000000000000000000000000000000000000000000000000002167DA57350805A0153CFFEF25F4328A0B96900000000000000000000000000000000000000000000000000000000000000013F80D8CA4D67D13C58867AE443FC6D006838000000000000000000000000000000000000000000000000000000000000000054FF55A3DFA9153A772C12F20983D987CEE20000000000000000000000000000000000000000000000000000000000000000A776EE9D65BD292772C673B8A8329C5B980800000000000000000000000000,
		ram_block1a_83.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000064001C3AC0DEC44B70134E147FF9A8051BCE1AE20000000000000000000000000000000000000000000000000000000000004D120B4980350D0404F0D1E74FDC76871F9035E40000000000000000000000000000000000000000000000000000000000001EF78272804B203ACBD319AC80DCCC21E66135D0000000000000000000000000000000000000000000000000000000000000309FC2108C6B82CD88C3B836A7DDD06811D367A00000000000000000000000000000000000000000000000000000000000001A87E0023919B3E8EFC30E157467F7267F082760000000000000,
		ram_block1a_83.operation_mode = "single_port",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_byte_enable_mask_width = 1,
		ram_block1a_83.port_a_byte_size = 1,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "clock0",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 81920,
		ram_block1a_83.port_a_first_bit_number = 3,
		ram_block1a_83.port_a_last_address = 90111,
		ram_block1a_83.port_a_logical_ram_depth = 160000,
		ram_block1a_83.port_a_logical_ram_width = 8,
		ram_block1a_83.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_83.power_up_uninitialized = "false",
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk0_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "../../RAM/image.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h000000000000000000000000000044FF99781804E09FF38F499A8860001C0000000000000000000000000000000000000000000000000000000000000000000053FD0243D7F0E0000BCD7FFF7FAE0000000000000000000000000000000000000000000000000000000000000000000000001BE049FFF9877FE707214076FFFCF2A0000000000000000000000000000000000000000000000000000000000000000000000D81FFFFF8FFBF3FFFFA301D0FF1BD00000000000000000000000000000000000000000000000000000000000000000000000147FFFFFC7F9D7FFB2C0F6981FF42000000000000000000000000000000000000000000000000000000,
		ram_block1a_84.mem_init1 = 2048'h0000000000000000000000000000000000000053EB82F7FF7E737FFB6EBF15B3D2209D8C9800000000000000000000000000000000000000000000000000000000000000003D5580BF97593326B7F9A021F3F3FF0CA71000000000000000000000000000000000000000000000000000000000000000001FFE9FE606D8C3C378054FF7FFDDBFD90C80000000000000000000000000000000000000000000000000000000000000000001899F040000000187F71F98002B7FE17A80000000000000000000000000000000000000000000000000000000000000000001C0CFE57FFFFA0FB042806000392000200000000000000000000000000000000000000000,
		ram_block1a_84.mem_init2 = 2048'h00000000000000000000000000000000000000000000000003C001E0BC0E523FF9D2ACBFF70FFF12006BDE0000000000000000000000000000000000000000000000000000000000000000960148FF0B30449554625F02E0FD1500D19C800000000000000000000000000000000000000000000000000000000000000307804C31A0E3D2D46E645F0D100152814F150000000000000000000000000000000000000000000000000000000000000001C5FE4ED8ECBBC12A5C3D3F10E00789052AB80000000000000000000000000000000000000000000000000000000000000000AE7CC76B6B7CF1E76CC33F18B0340352EC5000000000000000000000000000,
		ram_block1a_84.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000C7FFFE07C02CFC1FF0012449FE182B9D1BF027E80000000000000000000000000000000000000000000000000000000000005EEDFC20801FFC830BFA46277C1C771F1FE04FF400000000000000000000000000000000000000000000000000000000000037087C398045DF3E0FF9675FE5FCCBEFFF81CFE00000000000000000000000000000000000000000000000000000000000003B003C238C72374380F4D4D451BDD04FEE109FC000000000000000000000000000000000000000000000000000000000000015801C5D390B5E1923F3AB76E81FF6DD8009DF80000000000000,
		ram_block1a_84.operation_mode = "single_port",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_byte_enable_mask_width = 1,
		ram_block1a_84.port_a_byte_size = 1,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "clock0",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 81920,
		ram_block1a_84.port_a_first_bit_number = 4,
		ram_block1a_84.port_a_last_address = 90111,
		ram_block1a_84.port_a_logical_ram_depth = 160000,
		ram_block1a_84.port_a_logical_ram_width = 8,
		ram_block1a_84.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_84.power_up_uninitialized = "false",
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk0_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "../../RAM/image.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'h0000000000000000000000000000C4FFFCFFE7F81F600C7FA99B492000140000000000000000000000000000000000000000000000000000000000000000000023FFFC3C20001FE7FC023FFCFF1E00100000000000000000000000000000000000000000000000000000000000000000000013FFB60000000000F8C63FF9FFC3F2400000000000000000000000000000000000000000000000000000000000000000000009FE00000000000000040FE3FFFE7C80000000000000000000000000000000000000000000000000000000000000000000000278000000000000001000867FFFC6000000000000000000000000000000000000000000000000000000,
		ram_block1a_85.mem_init1 = 2048'h00000000000000000000000000000000000000102000C700C1F3FFFB6F7FFA581DDF9E000800000000000000000000000000000000000000000000000000000000000000002C3A80E00080F5FFFFFE7FDE002400D82030000000000000000000000000000000000000000000000000000000000000000017B19FF000B0363CB7F93020002200000000000000000000000000000000000000000000000000000000000000000000000001DF9FDC0050060030070030004500000300000000000000000000000000000000000000000000000000000000000000000002C0CFAB7FCFFDFFCFFD800000A28000020000000000000000000000000000000000000000,
		ram_block1a_85.mem_init2 = 2048'h00000000000000000000000000000000000000000000000007BFFE1043EED82089FC82FFF1FFFE1FFF8C00400000000000000000000000000000000000000000000000000000000000000449FE4400FF80420D60B0BFFABFFF0BFF36008000000000000000000000000000000000000000000000000000000000000000107FA600351FD9644404BFF6FFFDFDFE400500000000000000000000000000000000000000000000000000000000000000004C0003FF21C7CD3A5E3DFFE2FFF9FDF9D6880000000000000000000000000000000000000000000000000000000000000000A10041F0D183FDE778C3FFEB77CFFF230C1400000000000000000000000000,
		ram_block1a_85.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000037FFFFFE3FE0FC32A000D901FED8219D1BFFE01200000000000000000000000000000000000000000000000000000000000077FFFFE07FFFFCDACFFBA2E77E9C739F1FFFC0000000000000000000000000000000000000000000000000000000000000002BFFFFC87FA7FF307FF8837FFEFCC9CFFFFE800800000000000000000000000000000000000000000000000000000000000025FFFFF87399C56D60F75DF7E0FDD0DFFFED0010000000000000000000000000000000000000000000000000000000000000197FFF88C6F066041BF05477FB7FF74FFFF20020000000000000,
		ram_block1a_85.operation_mode = "single_port",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_byte_enable_mask_width = 1,
		ram_block1a_85.port_a_byte_size = 1,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "clock0",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 81920,
		ram_block1a_85.port_a_first_bit_number = 5,
		ram_block1a_85.port_a_last_address = 90111,
		ram_block1a_85.port_a_logical_ram_depth = 160000,
		ram_block1a_85.port_a_logical_ram_width = 8,
		ram_block1a_85.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_85.power_up_uninitialized = "false",
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk0_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "../../RAM/image.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'h0000000000000000000000000000BB0000000000000000001664361FFFE8000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000DE0000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000003C000000000000000000000000000000000000000000000000000000,
		ram_block1a_86.mem_init1 = 2048'h000000000000000000000000000000000000002FE27F38FF3FFFFFCB6FFFE7E7E3FF9FFFF00000000000000000000000000000000000000000000000000000000000000000338C7F1FFF3FFBFFCFFFFFE7FFC3FFFFDFF000000000000000000000000000000000000000000000000000000000000000001800600FFF0FF9FFCFFEFFCFFFC1FFFFFF80000000000000000000000000000000000000000000000000000000000000000002306023FF8FF9FFCFF8FFCFFF98FFFFFD800000000000000000000000000000000000000000000000000000000000000000013F30108000000000007F9FFF1C7FFFFE0000000000000000000000000000000000000000,
		ram_block1a_86.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000480004FFFF1D82281F810FFF4FFFF88000FFFC000000000000000000000000000000000000000000000000000000000000003C0001BFFE480504578A2FFFD7FFE94002FFF8000000000000000000000000000000000000000000000000000000000000001F00099FFCEFFD14C7920FFFABFFEFA0067FB0000000000000000000000000000000000000000000000000000000000000000BC00BC001E7FCB3A6E25FFFE9FFCFF01E1740000000000000000000000000000000000000000000000000000000000000000DF013E003E7FFDE748C3FFF7CFF9FF03F3E800000000000000000000000000,
		ram_block1a_86.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000068000009FFF4FCC8200116C1FF5822E2E4003FFE0000000000000000000000000000000000000000000000000000000000007000000FFFF3FC922FFA02677F9C7220E0007FFC00000000000000000000000000000000000000000000000000000000000038000017FFEBFF551FFA2AFFFFFCC9100000FFF80000000000000000000000000000000000000000000000000000000000003C000027FFFFFB5110F412F7FFFDD0A00001FFF00000000000000000000000000000000000000000000000000000000000001F000027FFFF82208BF45177FD7FF7F00003FFE0000000000000,
		ram_block1a_86.operation_mode = "single_port",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_byte_enable_mask_width = 1,
		ram_block1a_86.port_a_byte_size = 1,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "clock0",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 81920,
		ram_block1a_86.port_a_first_bit_number = 6,
		ram_block1a_86.port_a_last_address = 90111,
		ram_block1a_86.port_a_logical_ram_depth = 160000,
		ram_block1a_86.port_a_logical_ram_width = 8,
		ram_block1a_86.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_86.power_up_uninitialized = "false",
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[10]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk0_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "../../RAM/image.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000002000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mem_init1 = 2048'h00000000000000000000000000000000000000401C00000000000004900000000000600008000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_87.mem_init2 = 2048'h000000000000000000000000000000000000000000000000007FFF80000027C10600610008000067FFF00000000000000000000000000000000000000000000000000000000000000000043FFF8000007FA18280410000000063FFC00000000000000000000000000000000000000000000000000000000000000000020FFF00000000208380C30001000001FF8000000000000000000000000000000000000000000000000000000000000000000103FF0000000030C581C20001000000FE0002000000000000000000000000000000000000000000000000000000000000000000FE000000000218873C0000000000FC000400000000000000000000000000,
		ram_block1a_87.mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000009FFFFFF0000303241FFE093E0027DC7FFFFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFF0000003241004191880638C7FFFFF800000000000000000000000000000000000000000000000000000000000000007FFFFE000100082000410000003363FFFFF000000000000000000000000000000000000000000000000000000000000000023FFFFC0000000820F08200800022F1FFFFE000000000000000000000000000000000000000000000000000000000000000010FFFFC0000001C3040820880080080FFFFC0000000000000000,
		ram_block1a_87.operation_mode = "single_port",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_byte_enable_mask_width = 1,
		ram_block1a_87.port_a_byte_size = 1,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "clock0",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 81920,
		ram_block1a_87.port_a_first_bit_number = 7,
		ram_block1a_87.port_a_last_address = 90111,
		ram_block1a_87.port_a_logical_ram_depth = 160000,
		ram_block1a_87.port_a_logical_ram_width = 8,
		ram_block1a_87.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_87.power_up_uninitialized = "false",
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk0_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "../../RAM/image.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'hAB50A6A11323A00000000000000000000000000000000000000000000000000000000005E8AE3BEB687E18761A1B91163FB3E6E5A51BEF0EB000000000000000000000000000000000000000000000000000000000079262977166FC4EA85F22B99975E16AD4981CE774800000000000000000000000000000000000000000000000000000000002514043CFE0C30C2ACDD8EBEC05049424C3D4D5BEC00000000000000000000000000000000000000000000000000000000000C409567BD3DCF0AB936C106F3E8EEDB5717CDABE00000000000000000000000000000000000000000000000000000000000189E4F17FCC08A28E1314AA37829069EE96D667F2,
		ram_block1a_88.mem_init1 = 2048'hFA21F05698C6D29436A11F763A0000000000000000000000000000000000000000000000000000000030B3E19C7E1814CFCFDB3D9D92D53CB8DC4A898299DD000000000000000000000000000000000000000000000000000000001878D537DC16E4C626E09DE5A3565F05CC50693AE1D200000000000000000000000000000000000000000000000000000000131AE5EE37FFCAE72B9622670430AD42B108540930FC0000000000000000000000000000000000000000000000000000000002599904772E00546E4E7C54BEB06C3FC6B30115B8D0000000000000000000000000000000000000000000000000000000000E7BB8C444A6632D9D1B8FF17F82BC,
		ram_block1a_88.mem_init2 = 2048'h76F83D9E0615A66FAC6A505BA74343E6E8DA5DD0000000000000000000000000000000000000000000000000000000C7368C6BCB78161A4472F3404F6ECB64C3BC5A61845DC0000000000000000000000000000000000000000000000000000000D9DAE4B70DD331509720DA45DAF69FDC496BF2E30CA1000000000000000000000000000000000000000000000000000000000C925FC01067491571E2EDFAAD9B6ABCECF9BFEDEF1080000000000000000000000000000000000000000000000000000000634D7ACF0D6EC4C5CBA3B8419EAF01B7C139889A25F6800000000000000000000000000000000000000000000000000000000533679F049F16F620,
		ram_block1a_88.mem_init3 = 2048'h000009671CD8AA2762198AC534FF5072478187332749B8065CC8000000000000000000000000000000000000000000000000000004403487D4AEAF81FB6A65D151E828766951B87AC3E0D8E80000000000000000000000000000000000000000000000000000031627AF08205E27FDFA37716F53B02DBC405EFCECF4B858000000000000000000000000000000000000000000000000000000F604224748C395522F106BA10623DC831AD376357A28F8000000000000000000000000000000000000000000000000000001614FDEF5818E5CF409561A3ADA3542548455DFCE32A6B0000000000000000000000000000000000000000000000000000001100BE4,
		ram_block1a_88.operation_mode = "single_port",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_byte_enable_mask_width = 1,
		ram_block1a_88.port_a_byte_size = 1,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "clock0",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 90112,
		ram_block1a_88.port_a_first_bit_number = 0,
		ram_block1a_88.port_a_last_address = 98303,
		ram_block1a_88.port_a_logical_ram_depth = 160000,
		ram_block1a_88.port_a_logical_ram_width = 8,
		ram_block1a_88.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_88.power_up_uninitialized = "false",
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk0_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "../../RAM/image.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'hBF12A24DF5F0B8000000000000000000000000000000000000000000000000000000000342903A2E4DFCC827E56E5A0102AF4337A7DC831820000000000000000000000000000000000000000000000000000000000403DCEAF5B1D667F30EEF86E7229EEFFE7A2EE8B0200000000000000000000000000000000000000000000000000000000001C2FF8C278A04336DF2E3DC1C542D9FD67D6204C440000000000000000000000000000000000000000000000000000000000022388441C9F2B6705F11A7F0063433DD15479A7F00000000000000000000000000000000000000000000000000000000000191DBE5F8B3096ACC430F2221DFE67F6A1DD0FB77,
		ram_block1a_89.mem_init1 = 2048'hF70379595AAF5DADE45248AE6A000000000000000000000000000000000000000000000000000000002D24A9F9457FF982D68C37B72D6119566D03695A5665000000000000000000000000000000000000000000000000000000000A5F89F2069C4F31B55C6F594B615B82A3F9F4CF64DA0000000000000000000000000000000000000000000000000000000001C429E398DFB325EE233DC49C70E857EE2FD3D7D038000000000000000000000000000000000000000000000000000000000820B10244C8C63046C29B3B37D7F105E72BA40B6FD80000000000000000000000000000000000000000000000000000000006BA90065998E2D366D5435A4D27B5,
		ram_block1a_89.mem_init2 = 2048'h7C5CBFCF9C770D63409F7AFBD60E4DE9F6ADF710000000000000000000000000000000000000000000000000000000CFFFB6569CF1035503FC4F14E8C2915541F6487DC03AE00000000000000000000000000000000000000000000000000000001BA7387D2BFB3E846DB26B8863E8B139F83E111DB0A2000000000000000000000000000000000000000000000000000000000424E8F9671610C69F9CF971B15FE3F0C21D31E0C59C000000000000000000000000000000000000000000000000000000006CECCDF97778A0FCD6E2CA779EC6EA4F7CDD4543544680000000000000000000000000000000000000000000000000000000061B57F63E785DAE16,
		ram_block1a_89.mem_init3 = 2048'h00000CAF6B495115B06C8DB6BAB6BEE9BD174E4E9EFF6AFA6C340000000000000000000000000000000000000000000000000000028616F62462DD5DBD8BB84F2CA63781686B6B3DD3047024000000000000000000000000000000000000000000000000000000C5ECD11B045F7646CA0DA810C121DA7F7E3DC7F0A7E7E8000000000000000000000000000000000000000000000000000001EE59139048DCE991143AEE039089ECD0BF8C8D1ED061400000000000000000000000000000000000000000000000000000017117BBC3DDC6845E1F4024250DE3D756705DF759BADA100000000000000000000000000000000000000000000000000000003A9506,
		ram_block1a_89.operation_mode = "single_port",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_byte_enable_mask_width = 1,
		ram_block1a_89.port_a_byte_size = 1,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "clock0",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 90112,
		ram_block1a_89.port_a_first_bit_number = 1,
		ram_block1a_89.port_a_last_address = 98303,
		ram_block1a_89.port_a_logical_ram_depth = 160000,
		ram_block1a_89.port_a_logical_ram_width = 8,
		ram_block1a_89.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_89.power_up_uninitialized = "false",
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk0_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "../../RAM/image.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'h998161C73935B8000000000000000000000000000000000000000000000000000000000008DFC6C4EAE63E810EA1BF423EE5E16B9B469443300000000000000000000000000000000000000000000000000000000007A39F07704BBDDCF225181766CE5700C9F8C7F20B400000000000000000000000000000000000000000000000000000000000BFA006B23E44B738CF0A42CF6AFC92DE0535FB2000000000000000000000000000000000000000000000000000000000000005980D43C7E18CA9BFEE54FE8E44A93EF323AD46000000000000000000000000000000000000000000000000000000000001381FEFC100CAAB24E0D4140BC7FA208B905C1531,
		ram_block1a_90.mem_init1 = 2048'h119CCEEB548AD53C120EC5DDEB0000000000000000000000000000000000000000000000000000000030994E0445C8CC29E3CF6AFD6748C1048CC618A1C86B000000000000000000000000000000000000000000000000000000001BC16E0EC5FD69D4464B23A2CB65669CF1C413A926C8000000000000000000000000000000000000000000000000000000000340CE1F42E67BC26759A95AD66B059B32143FB10068000000000000000000000000000000000000000000000000000000000B60DEFF0107EB6562F6B150186E0900CA18778AC7B8000000000000000000000000000000000000000000000000000000000E38DFFBC480A5B3ECA0C0B227DE51,
		ram_block1a_90.mem_init2 = 2048'h78EF8F2D2EF594428214A5F2C78E9418126494B0000000000000000000000000000000000000000000000000000000FAC6A445BFF06A53CC47059A158750F580DDB994F9F8E0000000000000000000000000000000000000000000000000000000AB45D0002FBEDD574FDC3B47AB6C40A18729F0F4EAD7C00000000000000000000000000000000000000000000000000000004DB890070719E0EF5729E323B6A41A90FE0B30EB353100000000000000000000000000000000000000000000000000000000080C900707EAD228EE6C53F70A111D8C7C0B0334D16E000000000000000000000000000000000000000000000000000000000703980E061E29DC14,
		ram_block1a_90.mem_init3 = 2048'h00000ADFC649D96C153901E1ED43C1211FC94B831838E626BE24000000000000000000000000000000000000000000000000000004D9C90FC2B9216149679AA31B4B4716ED8582FBCEDC838C000000000000000000000000000000000000000000000000000003055CB56E7382B929C595022771FC1F3D8769C3ED9C0508000000000000000000000000000000000000000000000000000000DF25BEE5F72EA07541E75E4FD0D9F152C716030DB9F2F0000000000000000000000000000000000000000000000000000001C543B1FA3E7BC827181298FDE82607B77C780F3BF03810000000000000000000000000000000000000000000000000000001C5D830,
		ram_block1a_90.operation_mode = "single_port",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_byte_enable_mask_width = 1,
		ram_block1a_90.port_a_byte_size = 1,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "clock0",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 90112,
		ram_block1a_90.port_a_first_bit_number = 2,
		ram_block1a_90.port_a_last_address = 98303,
		ram_block1a_90.port_a_logical_ram_depth = 160000,
		ram_block1a_90.port_a_logical_ram_width = 8,
		ram_block1a_90.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_90.power_up_uninitialized = "false",
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk0_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "../../RAM/image.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'hCE1FE02747F9480000000000000000000000000000000000000000000000000000000001771FFF571990EF1520C65C498916C88F80C68822E00000000000000000000000000000000000000000000000000000000004FC1FFE4EB8C472C3095FFF871E0825BC0607EB1C600000000000000000000000000000000000000000000000000000000001F03FFE02F8A04F24EC35367EC4DD29F5FCB6C409C00000000000000000000000000000000000000000000000000000000001DC27FFB58114441675F394EF4E8C14B3F0BB83E4000000000000000000000000000000000000000000000000000000000001FFE01C274013A51B3FEA97E0DCD959A7906734DC,
		ram_block1a_91.mem_init1 = 2048'h3834B4FB2252B63C0E01C13F24000000000000000000000000000000000000000000000000000000000A7E0FFC84344F25D6D1B26AFF3E987F0C3E07820C3D000000000000000000000000000000000000000000000000000000000D3E0FFE055279A302E182141321A1B3003C0F8F6BAC00000000000000000000000000000000000000000000000000000000163F0FFF007DCBC970C1727BA02A7CE9C1FC0F9D75BC00000000000000000000000000000000000000000000000000000000011F1FFF06BF5BC360D3B5C2E828E9A8F1F8179545C8000000000000000000000000000000000000000000000000000000000E871FFFC551012A6962DCE9842908,
		ram_block1a_91.mem_init2 = 2048'h807F90D129AE93DE408846B0E7F1F3F80E199D90000000000000000000000000000000000000000000000000000000A6074BB87FCC97D731D13ED255F7CF65FFF3F80C120F80000000000000000000000000000000000000000000000000000000AF061FFFEFB8BCEC76EB80E7D892C3B1FF27F00C2B8E000000000000000000000000000000000000000000000000000000004FBF1FFFC77676DFE9F4AB4B08513998FE073018356F000000000000000000000000000000000000000000000000000000007DF31FFFC75FF56F90D5837BBDB0E9487C0700F041E2800000000000000000000000000000000000000000000000000000003AFC1FFEC6E9A4898A,
		ram_block1a_91.mem_init3 = 2048'h00000BFFDCC69D23F106043D59060A4DE7BE4C03FA07E1E192D0000000000000000000000000000000000000000000000000000000FFF5A08467E09E7DB5A54F2BF47A176E01E607C1C2D1700000000000000000000000000000000000000000000000000000027259E98CEFC000653DEE7CCF8E3F5FBE00643FE38262C800000000000000000000000000000000000000000000000000000020512306EFC1C07C63B7FCD1EF16F993000DFF03853BD80000000000000000000000000000000000000000000000000000007905C2032FCB805E2A22F99047EEE5D7838BFF078DFA900000000000000000000000000000000000000000000000000000004FC1C7,
		ram_block1a_91.operation_mode = "single_port",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_byte_enable_mask_width = 1,
		ram_block1a_91.port_a_byte_size = 1,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "clock0",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 90112,
		ram_block1a_91.port_a_first_bit_number = 3,
		ram_block1a_91.port_a_last_address = 98303,
		ram_block1a_91.port_a_logical_ram_depth = 160000,
		ram_block1a_91.port_a_logical_ram_width = 8,
		ram_block1a_91.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_91.power_up_uninitialized = "false",
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk0_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "../../RAM/image.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'h0DE01FE77B01280000000000000000000000000000000000000000000000000000000001C01FFF41B880FF017A1221D0111850F07FC6F3C2600000000000000000000000000000000000000000000000000000000004601FFF45F86F12FE390CBCB6814069F3FE070364400000000000000000000000000000000000000000000000000000000002F03FFF0978EB64FB03222CCE82CDB27BFC37012DC000000000000000000000000000000000000000000000000000000000001C3FFE0F41F836FB58049BCF0C4C0B3FF03C1DFF8000000000000000000000000000000000000000000000000000000000017FFFFE1AC0502C46001801E15C98AA2F90783FF7,
		ram_block1a_92.mem_init1 = 2048'h3BA149FB01A8D83C01FFC163A60000000000000000000000000000000000000000000000000000000036000FFC84D1E740ED7470C12F01A7C80C01FF82B9690000000000000000000000000000000000000000000000000000000007000FFE8455D2E171FDF85193189F840003FF8F8E44000000000000000000000000000000000000000000000000000000001B000FFF8164E7302FBAAA440012DB820003FF9D1E90000000000000000000000000000000000000000000000000000000000B001FFF855E94830C955A439810FFE50007F79C19900000000000000000000000000000000000000000000000000000000004801FFF47703E3EB7550D7AE4107E,
		ram_block1a_92.mem_init2 = 2048'hFFBF8B01279871B710FFD6D307FFF007FE030770000000000000000000000000000000000000000000000000000000A1F80FFFBFDE002F37B2D7DA7705B785FFF007FC0A3480000000000000000000000000000000000000000000000000000000A8F81FFFAF993F338DFB4ABFFAFFC3C1FF200FFC0688000000000000000000000000000000000000000000000000000000006C401FFF872276C02B489EAA7FC241A0FE00CFF81779800000000000000000000000000000000000000000000000000000002C001FFF873CB0678D5D9D99FF832C907C00FFF015A2800000000000000000000000000000000000000000000000000000002E001FFE866A7CF856,
		ram_block1a_92.mem_init3 = 2048'h00000BFFF75CE13FF300018FD8E7DD2E07704FFC06001FE0930C000000000000000000000000000000000000000000000000000007FFFA30F83FE28079141BDE4AA782A86FFE1E003FC0F2200000000000000000000000000000000000000000000000000000034FA501F03FC60063CC3FEE2CCFC0183FFF9C001F80FC38000000000000000000000000000000000000000000000000000001BFA8C3F83FC14073CFB6DE5CBFE00613FFFC00FF809468000000000000000000000000000000000000000000000000000000C12E03FCFFC200712C6239AD7FE37617FFF800FF802EC0000000000000000000000000000000000000000000000000000001403E07,
		ram_block1a_92.operation_mode = "single_port",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_byte_enable_mask_width = 1,
		ram_block1a_92.port_a_byte_size = 1,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "clock0",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 90112,
		ram_block1a_92.port_a_first_bit_number = 4,
		ram_block1a_92.port_a_last_address = 98303,
		ram_block1a_92.port_a_logical_ram_depth = 160000,
		ram_block1a_92.port_a_logical_ram_width = 8,
		ram_block1a_92.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_92.power_up_uninitialized = "false",
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk0_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "../../RAM/image.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h61FFFFE77D3ED80000000000000000000000000000000000000000000000000000000006C01FFFBE8780F98087ED018000B02AFFFFC6FC7D900000000000000000000000000000000000000000000000000000000005E01FFFBD87CF14E777C059B6004028FFFE07FD03800000000000000000000000000000000000000000000000000000000002F03FFFFD070B024F13F63D8E00AD9E7FFC37FCCA4000000000000000000000000000000000000000000000000000000000011C3FFFFF3E500511D00C42AF0CCC0C3FF03FFC008000000000000000000000000000000000000000000000000000000000011FFFFFF23FD82DC58408F161DD1825AF907FD409,
		ram_block1a_93.mem_init1 = 2048'h0E9E52FB005F5FC3FFFFC167D8000000000000000000000000000000000000000000000000000000001E000FFCFBF3E70186630918AF00730FF3FFFF8285930000000000000000000000000000000000000000000000000000000017000FFEFB13338399AE098253006007FFFFFF8F1732000000000000000000000000000000000000000000000000000000000F000FFFFFA37303254CC093300290A3FFFFFF9C2F600000000000000000000000000000000000000000000000000000000003001FFFFBC16003DF61D4B1580090F1FFFFF79E7E680000000000000000000000000000000000000000000000000000000000801FFFBA4F203886DBC39CD400F0,
		ram_block1a_93.mem_init2 = 2048'hFFC07DFEDF87CAD078FFC94BF8000FFFFE071430000000000000000000000000000000000000000000000000000000E0000FFFC03EFFFF32CBF0F2760407FA000FFFFC0A234000000000000000000000000000000000000000000000000000000088001FFFD072C3FFFC84E557FB000FFE00DFFFFC00A7800000000000000000000000000000000000000000000000000000006C001FFFF8FF893FE877A393FFC077BF01FFFFF80146800000000000000000000000000000000000000000000000000000001C001FFFF8FD0F9F9BE74AE3FF80379F83FFFFF039DD000000000000000000000000000000000000000000000000000000000E001FFEF9C9FCF843,
		ram_block1a_93.mem_init3 = 2048'h00000BFFEFB4FEC00EFFFD55C618CAAFF81FB00001FFFFE083E4000000000000000000000000000000000000000000000000000003FFE790FFC01E7F87EE66319D77FD4F900001FFFFC043CC0000000000000000000000000000000000000000000000000000037FF081FFC03F7F9EB3C331F36FFFAFC00003FFFF81E7C8000000000000000000000000000000000000000000000000000001BFE403FFC03BBF8F904921A27FFFA7EC0003FFFF80B798000000000000000000000000000000000000000000000000000001BEE003FFC03B7F8F381DC6277FE347E80007FFFF823120000000000000000000000000000000000000000000000000000000800007,
		ram_block1a_93.operation_mode = "single_port",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_byte_enable_mask_width = 1,
		ram_block1a_93.port_a_byte_size = 1,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "clock0",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 90112,
		ram_block1a_93.port_a_first_bit_number = 5,
		ram_block1a_93.port_a_last_address = 98303,
		ram_block1a_93.port_a_logical_ram_depth = 160000,
		ram_block1a_93.port_a_logical_ram_width = 8,
		ram_block1a_93.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_93.power_up_uninitialized = "false",
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk0_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "../../RAM/image.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'h6600001881FFF800000000000000000000000000000000000000000000000000000000063FE000017FD0FACEBA175D70005027000039013FE000000000000000000000000000000000000000000000000000000000071FE000007F9F112823D245560020230001F802FFC000000000000000000000000000000000000000000000000000000000038FC00002FF9B01289002452E002D9F8003C807F7C00000000000000000000000000000000000000000000000000000000001A3C00004FFC805745804AB2F0C0C0EC00FC00BFF800000000000000000000000000000000000000000000000000000000001C0000005FFC02D5447F803A1DD5827506F801BFF,
		ram_block1a_94.mem_init1 = 2048'h769BE1FB002D200000003EA7FE0000000000000000000000000000000000000000000000000000000031FFF003002F8701021E1E906F0032B00000007D0DFF0000000000000000000000000000000000000000000000000000000010FFF00100AF53820912164433000138000000701FFC0000000000000000000000000000000000000000000000000000000018FFF000005F53038633F7327002505C000000623FF80000000000000000000000000000000000000000000000000000000008FFE00000BF3003082A2509180070AE000008607FF800000000000000000000000000000000000000000000000000000000057FE00000BF703B482BD004340050,
		ram_block1a_94.mem_init2 = 2048'h000002FFFF848408C8FFC0740000000001FB1BF00000000000000000000000000000000000000000000000000000005FFFF0000005FFFF3204081277FBF00000000003F23FE000000000000000000000000000000000000000000000000000000057FFE0000005FFFFFE433097FBFFF80000000003F0BF8000000000000000000000000000000000000000000000000000000033FFE0000009FFFFECE371CBFFC04C4000000007E17F8000000000000000000000000000000000000000000000000000000063FFE0000013FFFF9013D207FF800A600000000FD1FF0000000000000000000000000000000000000000000000000000000021FFE00100179CF861,
		ram_block1a_94.mem_init3 = 2048'h00000BFFFFF3000000FFFE8D20010C5FFFA000000000001F03FC000000000000000000000000000000000000000000000000000003FFFF8F000000FFFEC2800050D7FFF000000000003F43F80000000000000000000000000000000000000000000000000000037FFC7E000001FFFF60000001AFFFD000000000007EE7F8000000000000000000000000000000000000000000000000000001BFE3FC0000047FFFE0000001FFFFF800000000007EB7F0000000000000000000000000000000000000000000000000000001801FFC000006FFFF318000437FE36800000000007C3FE0000000000000000000000000000000000000000000000000000001BFFFF8,
		ram_block1a_94.operation_mode = "single_port",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_byte_enable_mask_width = 1,
		ram_block1a_94.port_a_byte_size = 1,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "clock0",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 90112,
		ram_block1a_94.port_a_first_bit_number = 6,
		ram_block1a_94.port_a_last_address = 98303,
		ram_block1a_94.port_a_logical_ram_depth = 160000,
		ram_block1a_94.port_a_logical_ram_width = 8,
		ram_block1a_94.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_94.power_up_uninitialized = "false",
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[11]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk0_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "../../RAM/image.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'h9FFFFFFFFE00080000000000000000000000000000000000000000000000000000000001FFFFFFFE006F043041E0820FFF8FDFFFFFFFFE00100000000000000000000000000000000000000000000000000000000004FFFFFFFE0060EE10C0218209FF9FDFFFFFFFFC002000000000000000000000000000000000000000000000000000000000007FFFFFFC0064FE1060018211FF1261FFFFFFF8000000000000000000000000000000000000000000000000000000000000007FFFFFF80027FA0820030410F333F1FFFFFFF0000000000000000000000000000000000000000000000000000000000000013FFFFFF80027D22838070C1E2227D8FFFFFFE000,
		ram_block1a_95.mem_init1 = 2048'h81600004FFC0FFFFFFFFFFD801000000000000000000000000000000000000000000000000000000000FFFFFFFFFC018FE0181E06010FFCC7FFFFFFFFFF201000000000000000000000000000000000000000000000000000000000FFFFFFFFFC08C7C0601E0380CFFFE7FFFFFFFFFE0020000000000000000000000000000000000000000000000000000000007FFFFFFFF808CFC1800000C0FFDEF3FFFFFFFFFC0040000000000000000000000000000000000000000000000000000000007FFFFFFFF00CFFC3010020627FFCF1FFFFFFFFF8000000000000000000000000000000000000000000000000000000000000BFFFFFFFF00CFC4301026030BFF8F,
		ram_block1a_95.mem_init2 = 2048'hFFFFFC000078000007003F8FFFFFFFFFFFFCE0100000000000000000000000000000000000000000000000000000003FFFFFFFFFF80000CC00000D88000FFFFFFFFFFFFDC0200000000000000000000000000000000000000000000000000000003FFFFFFFFFF8000000000008040007FFFFFFFFFFFF40400000000000000000000000000000000000000000000000000000001FFFFFFFFFF0000010000004003F83FFFFFFFFFFFE80000000000000000000000000000000000000000000000000000000001FFFFFFFFFE0000060202100007FC1FFFFFFFFFFEE00800000000000000000000000000000000000000000000000000000001FFFFFFFFFE0030780,
		ram_block1a_95.mem_init3 = 2048'h00000C00000FFFFFFF00000200003000007FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000400007FFFFFFF00000100002008003FFFFFFFFFFFFFBC040000000000000000000000000000000000000000000000000000008003FFFFFFFE00000000000010003FFFFFFFFFFFFF1800000000000000000000000000000000000000000000000000000000401FFFFFFFFE00000000000000001FFFFFFFFFFFFF48080000000000000000000000000000000000000000000000000000007FFFFFFFFFFC0000C0000000801C9FFFFFFFFFFFFFC0100000000000000000000000000000000000000000000000000000007FFFFF,
		ram_block1a_95.operation_mode = "single_port",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_byte_enable_mask_width = 1,
		ram_block1a_95.port_a_byte_size = 1,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "clock0",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 90112,
		ram_block1a_95.port_a_first_bit_number = 7,
		ram_block1a_95.port_a_last_address = 98303,
		ram_block1a_95.port_a_logical_ram_depth = 160000,
		ram_block1a_95.port_a_logical_ram_width = 8,
		ram_block1a_95.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_95.power_up_uninitialized = "false",
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk0_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "../../RAM/image.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'h00000000000000002AFF9A139D69911A4ED1267065CBA14B49396B60191F617680000000000000000000000000000000000000000000000000002495F7B53EEE9E9534C66460B3692CB02B6B743D256230C100000000000000000000000000000000000000000000000000000AFC1AD1A446978A5AD45E8EE3376EB759E7A4D4A92550E300000000000000000000000000000000000000000000000000001510E13D69EC33B0FED57A2BE15F0316B37B129AA6FE7A6B00000000000000000000000000000000000000000000000000000FB3DA136F1051CE2D1BB468E6CE0B4B5A849B948B640BCA000000000000000000000000000000000000000000000000,
		ram_block1a_96.mem_init1 = 2048'h00000000000000000000000000003DB297E87E400BBA9A6A3898170405C9DF01B26D744252ACA000000000000000000000000000000000000000000000000000448414EBD4DD92333C334760F0B4E05ED63FC7155A2A98B6C000000000000000000000000000000000000000000000000000094E668CA02DB9D8CDCC99757D03828E0ABD9E5EC8463C0EC0000000000000000000000000000000000000000000000000003B1CD5B38A01853CFD8129F4C261249A1AC64FCBF095C4D480000000000000000000000000000000000000000000000000006C487EA26F796630960F9617C3A7F00C2EDAE19C707CF24E800000000000000000000000000000000000,
		ram_block1a_96.mem_init2 = 2048'h0000000000000000000000000000000000000004E059BEE9E7041601300B432F14A84CF1E81AC009018F1B5FC000000000000000000000000000000000000000000000000002EB511222488D661466546EFC87D1278FF63D802A2BE9A2BC9000000000000000000000000000000000000000000000000003C9098AECF2947D0F61D61BD43D1E6E003334204CD5B89F26600000000000000000000000000000000000000000000000000265C228F34F24B0A7275484D6EB91E9C230D920E63F22F1AC100000000000000000000000000000000000000000000000000045D2D2B273D9C4EA6965D5E688578E272B2C20EBFD2DADF4800000000000000000000000,
		ram_block1a_96.mem_init3 = 2048'h000000000000000000000000000000000000000000000000001B2CE30A7D4601D0C77D57A969F2384A9507ED0000B9503E228800000000000000000000000000000000000000000000000016F37B033EF90123584B8DEFBE484FA17534D400040E1D2F6188000000000000000000000000000000000000000000000000109D7DD1CAAB05E5BB7D69718DCF40909E4F260002FF180FEA7C000000000000000000000000000000000000000000000000056937531F8B07B2943391783164E32C5A1F2E80022CE7C44FC800000000000000000000000000000000000000000000000005B95DBA465585577B06DD1DBC39A05772BABFC01E971CB3CE100000000000,
		ram_block1a_96.operation_mode = "single_port",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_byte_enable_mask_width = 1,
		ram_block1a_96.port_a_byte_size = 1,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "clock0",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 98304,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 106495,
		ram_block1a_96.port_a_logical_ram_depth = 160000,
		ram_block1a_96.port_a_logical_ram_width = 8,
		ram_block1a_96.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_96.power_up_uninitialized = "false",
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk0_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "../../RAM/image.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h00000000000000003EF9B4B38A22556C9B62D5B58B7527A5AA39305C20C14507800000000000000000000000000000000000000000000000000024D0C5A4C16B57A5CC44D5E75A398924DA6545FCF4B90E1600000000000000000000000000000000000000000000000000001D7E2660A7D04195B68505CA8AD4F9C8C56D06A5C8F452EA00000000000000000000000000000000000000000000000000001BDF2017320BDD4B03ADAC7E20C425BB90319AF1B1D16EB9000000000000000000000000000000000000000000000000000001F71DB81B29A14979DB816B4EF0BB0C574A14CBD93E0EC4000000000000000000000000000000000000000000000000,
		ram_block1a_97.mem_init1 = 2048'h000000000000000000000000000094781047E44359916E86E9BBCBAAE24FD3F1111A11DA468B2000000000000000000000000000000000000000000000000000730789E2D47A32484DE9645BFCB6A1546240200B22A76FEBE000000000000000000000000000000000000000000000000000130531896B4F396BBF5C1965FEDB7EE5E6C0D2465545290E000000000000000000000000000000000000000000000000000030C5A6F9DC30C0515732C1C28FF91B0070FAFF141AAD1E65C00000000000000000000000000000000000000000000000000066B92E786BAA80FFE4AECC7B4F997754C8DB5BA1C2FB8BBA800000000000000000000000000000000000,
		ram_block1a_97.mem_init2 = 2048'h0000000000000000000000000000000000000003FB7D8A92EA0487CAF105E6995F9C030F4DD44024122555EAA000000000000000000000000000000000000000000000000003E74CECB0CA0A97C16E00486BA7444C195DF2000806BE477E1000000000000000000000000000000000000000000000000003C5CF200AD25652DF3DD1907F025045D587F0A0011DA4F817E000000000000000000000000000000000000000000000000003635CDF45C9D3977E8206294C81898E316AD8C00A1E125DEA000000000000000000000000000000000000000000000000000197FA550780A1F202415504C4B79FECCB79CC01A798AC5652A00000000000000000000000,
		ram_block1a_97.mem_init3 = 2048'h60000000000000000000000000000000000000000000000000131CFE03EFE00001392841652D811E3A7C5C020006521ED114C80000000000000000000000000000000000000000000000001BFABB34B45103A6B98924F2B9CC7E06CBDECA00028435ACDE180000000000000000000000000000000000000000000000001B338E06B6E7078012C5FEDCF788B4078B5AF0800B78BFA6287C0000000000000000000000000000000000000000000000000EAAD3ED888C02DEB8AF86EAB2DAE9AB22EA4C0002380657B0000000000000000000000000000000000000000000000000000654CB04F8848797B95A1C33A4350C21FF7B31C00B7DEDA5EB500000000000,
		ram_block1a_97.operation_mode = "single_port",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_byte_enable_mask_width = 1,
		ram_block1a_97.port_a_byte_size = 1,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "clock0",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 98304,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 106495,
		ram_block1a_97.port_a_logical_ram_depth = 160000,
		ram_block1a_97.port_a_logical_ram_width = 8,
		ram_block1a_97.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_97.power_up_uninitialized = "false",
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk0_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "../../RAM/image.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'h0000000000000000310141BA6AC110DFF2B7333432324065CC3E611417C2B57800000000000000000000000000000000000000000000000000000AEE59A7BAC110E6F50AA8035C427706EC66575413E572BD0000000000000000000000000000000000000000000000000000007F6B8D82B20C1582B1B744CF4F0812D6662BAC27EF5D620000000000000000000000000000000000000000000000000000129FD80A064A0A91BA29EFF6FE4BC2729BB216486FCB2D35000000000000000000000000000000000000000000000000000008F07FA916E4167A28C07B53407CA1F15B830FB8471A27C4000000000000000000000000000000000000000000000000,
		ram_block1a_98.mem_init1 = 2048'h00000000000000000000000000001BFC18462931388BC1187A2579F9065E1BFE93D2FBFDF2F46000000000000000000000000000000000000000000000000000BBF812E683677101410A509B4DD11C950A7E20ACE86468D560000000000000000000000000000000000000000000000000006CFE3EAA6DA77B52C1A777AEA7DCBE250AFEE895CB38E3A88000000000000000000000000000000000000000000000000000543907D3DDD042FA86F3BEB1904EE9689CFCD36B89BC216A80000000000000000000000000000000000000000000000000007B018F2331C182FF160E5CADB76A0CE08CDCA8B5D1F90666800000000000000000000000000000000000,
		ram_block1a_98.mem_init2 = 2048'h0000000000000000000000000000000000000007646E092C630650467118B4030B23B59071ED403186DA337C1000000000000000000000000000000000000000000000000003154F740510CA50438E0B0DD2A7D3B19061CF00169523A7ADB000000000000000000000000000000000000000000000000002D3A84C538BF7D041EF4FADDAD033AE9821CEA020B7FA15699000000000000000000000000000000000000000000000000002BBEE9017FC8D90FC87000FDB6CAE30DCB0E7204F7503AF8F00000000000000000000000000000000000000000000000000015E6A987A21F5D1C2FD55C79BAD48196CB1F32175739251A9E00000000000000000000000,
		ram_block1a_98.mem_init3 = 2048'h640000000000000000000000000000000000000000000000002F4FA16A27C003FCF9A50F9ED19F64FD7867E000000D1F9F84640000000000000000000000000000000000000000000000001A5F43DDAC93001DFA28CE1C46241A777DE73E0002E51FC1850C00000000000000000000000000000000000000000000000010E77AA4A44105DBF3E121000BDD175725D30B00082E35231A640000000000000000000000000000000000000000000000000887628E7B59034971E65A3A32042677A4F38400089673A7C330000000000000000000000000000000000000000000000000005FAD84751182407DFF0A5DA4AB039FA043CAC0127B1F1711B00000000000,
		ram_block1a_98.operation_mode = "single_port",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_byte_enable_mask_width = 1,
		ram_block1a_98.port_a_byte_size = 1,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "clock0",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 98304,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 106495,
		ram_block1a_98.port_a_logical_ram_depth = 160000,
		ram_block1a_98.port_a_logical_ram_width = 8,
		ram_block1a_98.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_98.power_up_uninitialized = "false",
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk0_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "../../RAM/image.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'h00000000000000000201C197F360ECB00395B0CB0D5802D9F03FBB33F03E6423000000000000000000000000000000000000000000000000000013008137D350EDD8028113F92C540678F0678B33F01CC0260000000000000000000000000000000000000000000000000000078063EA7B31FCD984D7E7C172D0089CD867C663E01CFB5900000000000000000000000000000000000000000000000000000460001C1B89F87D85D48A0277B403CC9C33EFC7E038AD4B00000000000000000000000000000000000000000000000000000F0FD01B5BC3F3E4165FCFA1CC43413E5C03FD87C0F9AAB6000000000000000000000000000000000000000000000000,
		ram_block1a_99.mem_init1 = 2048'h000000000000000000000000000038001FB7AE1D07AC00B52422AEF0152FE3FF92B6083F97E8E0000000000000000000000000000000000000000000000000004C001F14E2270F1A83792EC523181C25F27F916419E7BFF8800000000000000000000000000000000000000000000000000010003F51BE4707040361CE1F0D900995F2FF044C38FFF6A180000000000000000000000000000000000000000000000000005801873062703E7C059CDFD105701610E0FF36D878431EC100000000000000000000000000000000000000000000000000004C018FFA32487E400495BC2149E00E18F0DF2D9230077337800000000000000000000000000000000000,
		ram_block1a_99.mem_init2 = 2048'h0000000000000000000000000000000000000001A499F3CB2385CFC60E75C803EEC0381F81FC40248EF3C5C68000000000000000000000000000000000000000000000000000B2BA87CF1A89CFCB70237040C0602C1F81FE803D8C3946425000000000000000000000000000000000000000000000000003E7878F8DD651CFCD71587043CE20301FC1FEE02B8C046C37A000000000000000000000000000000000000000000000000002B3D01F85989B8FEB7A82A0438670361FC0FF40590CFE08ED10000000000000000000000000000000000000000000000000004D861F8562BDCFC300CA7803C910180FC1FF41D3087E472CC00000000000000000000000,
		ram_block1a_99.mem_init3 = 2048'h3800000000000000000000000000000000000000000000000004868AECD85E0343F84B8180019303907F87E700076ACF615CFC0000000000000000000000000000000000000000000000000CF86AB9B9830083F92F0000001EE7787E07F80000EC76874FDC0000000000000000000000000000000000000000000000001D304BF8FB0204C7F036374007D62E883E23F980001F6F84A31400000000000000000000000000000000000000000000000000A05CF0926707C7F398DE5A320020383F03FF000A70D5CAA2F800000000000000000000000000000000000000000000000007880CF89E4385CFFB80A5B1A7E100183F83F8C00EF651C65A700000000000,
		ram_block1a_99.operation_mode = "single_port",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_byte_enable_mask_width = 1,
		ram_block1a_99.port_a_byte_size = 1,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "clock0",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 98304,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 106495,
		ram_block1a_99.port_a_logical_ram_depth = 160000,
		ram_block1a_99.port_a_logical_ram_width = 8,
		ram_block1a_99.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_99.power_up_uninitialized = "false",
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk0_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "../../RAM/image.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'h000000000000000003FE3E52A3AFFC7002264FFF58100681FFC020F00FFE1E46800000000000000000000000000000000000000000000000000033FF3E2BC38FFC6002303FF918180440FF9818F00FFC06C300000000000000000000000000000000000000000000000000001FFF9CD1A3CFFD01812FE7C1DE280AA0DF9801E01FFC1D8D00000000000000000000000000000000000000000000000000000FFFFFEC63F7F9018287660BBB5802E09FCC01C01FF83987000000000000000000000000000000000000000000000000000007FFEFD963FFF00002FA3C0F255C00405FFC03803FF81B16000000000000000000000000000000000000000000000000,
		ram_block1a_100.mem_init1 = 2048'h0000000000000000000000000000FFFFE006B3BAFF9C00EB402175401A0FFC00138E07FFF2B02000000000000000000000000000000000000000000000000000FFFFE006A3A0FF38010780C03C001D05FD803F1C07E7EC2040000000000000000000000000000000000000000000000000001FFFC0059F98FF3800B30000B3600705FD00223C07FFEDB000000000000000000000000000000000000000000000000000001FFE7803E397FE38054A800E90A00F80FF003A3807FF02B000000000000000000000000000000000000000000000000000004FFE700CA3B7FE30052703DEFD800B80FF202C700FFF0946000000000000000000000000000000000000,
		ram_block1a_100.mem_init2 = 2048'h000000000000000000000000000000000000000067FCFC0F9D803FC3004000030D00301FFE03800381080D28F000000000000000000000000000000000000000000000000000187EF80BA6483FC5002840403500301FFE01401383CB6989F000000000000000000000000000000000000000000000000002BFB9F00B631C3FC10109204184C0241FFE01202783FCF6788000000000000000000000000000000000000000000000000002B46DE0036F447FE00277B041ED803C1FFF00A04703FE3EF0F000000000000000000000000000000000000000000000000001D3FDE007754E3FD200E3400060601E0FFE0081CF07FE5271A00000000000000000000000,
		ram_block1a_100.mem_init3 = 2048'hE4000000000000000000000000000000000000000000000000332F77EF231C003FF8500180019F00A07FF81E0004944141BBA400000000000000000000000000000000000000000000000008B7B37E7799007FF8D00000000600C07FF80600051E09C13884000000000000000000000000000000000000000000000000163FB77F3FD4063FF04830800032C0803FFC070009FE2FC0F48C00000000000000000000000000000000000000000000000009EFBCFF03B3043FF1C0DE7A320620103FFC030001F02C84740800000000000000000000000000000000000000000000000001AFE2FF1FB8843FF800E7F1A7DF00003FFC07C009F02A8ECC080000000000,
		ram_block1a_100.operation_mode = "single_port",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_byte_enable_mask_width = 1,
		ram_block1a_100.port_a_byte_size = 1,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "clock0",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 98304,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 106495,
		ram_block1a_100.port_a_logical_ram_depth = 160000,
		ram_block1a_100.port_a_logical_ram_width = 8,
		ram_block1a_100.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_100.power_up_uninitialized = "false",
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk0_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "../../RAM/image.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'h000000000000000003FFFFEC1C20038FFD51FFFF61AFF9FE0000380FFFFE1C79000000000000000000000000000000000000000000000000000033FFFFDD3C0003DFFD5BFFF9EDAFF87F0000180FFFFC08F900000000000000000000000000000000000000000000000000001FFFFF3DBC0003FE7C5037C3238FF5BF2000001FFFFC29F200000000000000000000000000000000000000000000000000000FFFFFF23C00073E7E5796087A9FFC3F6000003FFFF831F3000000000000000000000000000000000000000000000000000007FFFFE37C000FBFFF2B6409A7BFFE9FA000007FFFF863E0000000000000000000000000000000000000000000000000,
		ram_block1a_101.mem_init1 = 2048'h0000000000000000000000000000FFFFFFF8BC10007BFF88BFDF047FEFF000001181FFFFF03FE0000000000000000000000000000000000000000000000000007FFFFFF8B00800E7FEBCFF3FCF7FE1FA00003303FFE7E83FC0000000000000000000000000000000000000000000000000001FFFFFF9A02800F7FE3C7FFF8F1FF7FA00003E03FFFFECBF80000000000000000000000000000000000000000000000000001FFFFFFBD42001C7FB157FFFEC3FF1FF00002607FFFF0DFF80000000000000000000000000000000000000000000000000004FFFFFF0DC3001EFFB51FFFFE03FF3FF0000340FFFFF0479800000000000000000000000000000000000,
		ram_block1a_101.mem_init2 = 2048'h0000000000000000000000000000000000000000E7FCFFF03D80003DFF8FFFFCF0FFDFE0000040207FFC020FB000000000000000000000000000000000000000000000000003FFFEFFF03C08003CFFFE3FBF1FFFDFE0000000107FFA610EB000000000000000000000000000000000000000000000000002E7BFFFF07C14003CFEA65FBE397FDFE0000000607FFCB4BEE000000000000000000000000000000000000000000000000002B07FFFF8767C001BFDC65FBE0CFFC7E0000000C0FFFE2E3E6000000000000000000000000000000000000000000000000001DFFFFFF87844003DFF1CFFFF9EBFEFF0000000C0FFFE5CBE600000000000000000000000,
		ram_block1a_101.mem_init3 = 2048'h1C00000000000000000000000000000000000000000000000036CFEDEFCCD8000007FFFE7FFE60FF5F80000100000200816F1C0000000000000000000000000000000000000000000000001E5FF1FFD0590200077FFFFFFFF9FF1F800001000003C001AF380000000000000000000000000000000000000000000000001C5FF3FFD81F04000F7FCFFFFFF5FF5FC00000800801A000873C0000000000000000000000000000000000000000000000000C8FF6FFE43C04000EFF2185CDF9DFEFC0000080000FC3000738000000000000000000000000000000000000000000000000078FEAFFE03C800006FF180E5800FFEFC0000040180FF102AF300000000000,
		ram_block1a_101.operation_mode = "single_port",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_byte_enable_mask_width = 1,
		ram_block1a_101.port_a_byte_size = 1,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "clock0",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 98304,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 106495,
		ram_block1a_101.port_a_logical_ram_depth = 160000,
		ram_block1a_101.port_a_logical_ram_width = 8,
		ram_block1a_101.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_101.power_up_uninitialized = "false",
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk0_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "../../RAM/image.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'h000000000000000003FFFFFF2020003FFE38FFFF451FFE00000038000001EC7F000000000000000000000000000000000000000000000000000033FFFFFE4000007FFE3E7FF9951FFE80000018000003E8FF00000000000000000000000000000000000000000000000000001FFFFFFEC000007FFE3717C23B1FFF40000000000003D9FE00000000000000000000000000000000000000000000000000000FFFFFFEC000007FFC340E0C0B0FFF40000000000007F1FF000000000000000000000000000000000000000000000000000007FFFFF8800000FFFC1A03F0060FFFE0000000000007A3FC000000000000000000000000000000000000000000000000,
		ram_block1a_102.mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF4428000FFF1C7FFF8E3FF8000000118000000C3FE0000000000000000000000000000000000000000000000000007FFFFFFF4838000FFF187FFF863FFA0000003B000018103FE0000000000000000000000000000000000000000000000000001FFFFFFE4838001FFF18FFFFC63FFC0000003E00000014BF80000000000000000000000000000000000000000000000000001FFFFFFC0030001FFE38FFFFC51FFC0000003E000000F4FF80000000000000000000000000000000000000000000000000004FFFFFFF1030003FFE38FFFFC51FFE0000003C000000F47F800000000000000000000000000000000000,
		ram_block1a_102.mem_init2 = 2048'h0000000000000000000000000000000000000003E7FCFFFFC3000001FFFFFFFFFFFFF000000000000000030F7000000000000000000000000000000000000000000000000003FFFEFFFFC2400001FFC7FFFFF8FFF000000000100004630F7000000000000000000000000000000000000000000000000002E7BFFFFF82340001FFC63FFF18FFF000000020200003363F6000000000000000000000000000000000000000000000000002B07FFFFF827C0003FF8C3FFF187FF000000000400001CE3FE000000000000000000000000000000000000000000000000001DFFFFFFF847C0007FF8C3FFF0C7FF800000000C00001A03FE00000000000000000000000,
		ram_block1a_102.mem_init3 = 2048'hFC000000000000000000000000000000000000000000000000300FF9EFFFE60200007FFFFFFFFFFFC0000000000400C0004FFC000000000000000000000000000000000000000000000000181FF9FFEFE50000007FFFFFFFFFFFC0000000000000C0000FF80000000000000000000000000000000000000000000000001C1FFFFFE7E20400007FFFFFFFF7FFC0000000000000200107FC0000000000000000000000000000000000000000000000000C8FFAFFFFC2000000FFFFFFFFFFFFE0000000000000000187F8000000000000000000000000000000000000000000000000078FEEFFFFC2800000FFFFFFFFFFFFE000000000080000038FF00000000000,
		ram_block1a_102.operation_mode = "single_port",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_byte_enable_mask_width = 1,
		ram_block1a_102.port_a_byte_size = 1,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "clock0",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 98304,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 106495,
		ram_block1a_102.port_a_logical_ram_depth = 160000,
		ram_block1a_102.port_a_logical_ram_width = 8,
		ram_block1a_102.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_102.power_up_uninitialized = "false",
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[12]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk0_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "../../RAM/image.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h00000000000000003C0000001FDFFFC000000000820001FFFFFFC7FFFFFFF38080000000000000000000000000000000000000000000000000000C0000003FFFFF8000000006020001FFFFFFE7FFFFFFF7000000000000000000000000000000000000000000000000000000000000007FFFFF800008083C040000FFFFFFFFFFFFFFE601000000000000000000000000000000000000000000000000000010000001FFFFFF80000801F0040000FFFFFFFFFFFFFFCE01000000000000000000000000000000000000000000000000000008000007FFFFFF00000400001800007FFFFFFFFFFFFFDC02000000000000000000000000000000000000000000000000,
		ram_block1a_103.mem_init1 = 2048'h00000000000000000000000000000000000003C7FFF000000000000007FFFFFFF27FFFFFFFC000000000000000000000000000000000000000000000000000008000000007C7FFF000000000000007FFFFFFCCFFFFFFFFC020000000000000000000000000000000000000000000000000006000000007C7FFE000000000000003FFFFFFC1FFFFFFFB404000000000000000000000000000000000000000000000000000600000000FCFFFE000000000020003FFFFFFC1FFFFFFFB004000000000000000000000000000000000000000000000000000300000000FCFFFC000000000020001FFFFFFC3FFFFFFFB80000000000000000000000000000000000000,
		ram_block1a_103.mem_init2 = 2048'h0000000000000000000000000000000000000004180300000087FFFE0000000000000FFFFFFFC03FFFFFFCF000000000000000000000000000000000000000000000000000000001000001CFFFFE0000000000000FFFFFFFC02FFFFF9CF000000000000000000000000000000000000000000000000000031840000001FBFFFE0000000000000FFFFFFFE05FFFFFC9C010000000000000000000000000000000000000000000000000034F8000000183FFFC0000000000000FFFFFFFE0BFFFFFF1C01000000000000000000000000000000000000000000000000000200000000383FFF800000000000007FFFFFFE13FFFFFFFC0000000000000000000000000,
		ram_block1a_103.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000FF00610000203FFFF8000000000003FFFFFFF0007FF3FFE300000000000000000000000000000000000000000000000000007E00600000303FFFF8000000000003FFFFFFF0007FF3FFE700400000000000000000000000000000000000000000000000013E00000000107FFFF8000000008003FFFFFFF800FFFDFFE780400000000000000000000000000000000000000000000000003700100000107FFFF0000000000001FFFFFFF800FFFFFFE780000000000000000000000000000000000000000000000000000701100000187FFFF0000000000001FFFFFFFC017FFFFFC70080000000000,
		ram_block1a_103.operation_mode = "single_port",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_byte_enable_mask_width = 1,
		ram_block1a_103.port_a_byte_size = 1,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "clock0",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 98304,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 106495,
		ram_block1a_103.port_a_logical_ram_depth = 160000,
		ram_block1a_103.port_a_logical_ram_width = 8,
		ram_block1a_103.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_103.power_up_uninitialized = "false",
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk0_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "../../RAM/image.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h000013862158BA0000000000000000000000000000000000000000000000029ED23E2FFE000012F9938C3E87FD1D4B3A9540000041C17F6A00000000000000000000000000000000000000000000000002FE1DF39A9EE0007299C9469E2FE6234945794C000164F5DCF712000000000000000000000000000000000000000000000000FF7124394EF8000EA5374C5C22BAFDF762E65A00001D3F103444000000000000000000000000000000000000000000000000286910D65A7C004330FBE26467F5258EA728FC00018941F12DD600000000000000000000000000000000000000000000000004DA6F6A6A3401DF42F6D5CDE5BB18F303970700009FC8F469,
		ram_block1a_104.mem_init1 = 2048'h7BE0A5F0E0700000383074813A0000000000000000000000000000000000000000000003EE965BCED465400044A365E17DEDFC235BB1DCD400002BC1D943480000000000000000000000000000000000000000000001F984E31CDB72C00066EDA5DCECED72E5C2070DC800001A7E6F6856000000000000000000000000000000000000000000000009572C78056CA000777889A6F5741E72E365CA6E00000E315E8098000000000000000000000000000000000000000000000007296361B57F60001A6758FC3F81569AB9DD5530000026A7B0D4620000000000000000000000000000000000000000000000038A9430B475800017F798DBE64250B4E468B8AE,
		ram_block1a_104.mem_init2 = 2048'h1ED5C8CDD05356DF3F65289C000003361E95C70000000000000000000000000000000000000000000DCCC10CB18DDDD79000033CDE3370EECAD60F33131800000457F589BC00000000000000000000000000000000000000000002AC9E9281210D7DA0000D01A9475736D22C502AEDE6000004C64480AE000000000000000000000000000000000000000000005AD0168632F709D00039C0C12288E3D90AFE72CD4400000E014E02E100000000000000000000000000000000000000000000113A0BF2578ED4400031E0D49A0E7473AC8ABFBE84000001E16C7EDB000000000000000000000000000000000000000000000BAFC9B289FBF9E000450F19D21468,
		ram_block1a_104.mem_init3 = 2048'h97CB1EBC10000D6655FFF1D54A579DC74AB9C00006512FD62A00000000000000000000000000000000000000000313D1737D2C2B6C84F0000DCB1A081B3501CE7649DFAA800005954F0E23800000000000000000000000000000000000000000FACF62DFEE67B704A00003DECE3C44E40BF2F590F3BB00000121703F868000000000000000000000000000000000000000021F60210D22DCC5F6C00001CC9A8DF77397034FB66B7C0000024DE148570000000000000000000000000000000000000000015D37DA49F2C697E4A000131775EEC71F707B6C809EA00000008B15BCE48000000000000000000000000000000000000000006EF6492A66F4A6D68000,
		ram_block1a_104.operation_mode = "single_port",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_byte_enable_mask_width = 1,
		ram_block1a_104.port_a_byte_size = 1,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "clock0",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 106496,
		ram_block1a_104.port_a_first_bit_number = 0,
		ram_block1a_104.port_a_last_address = 114687,
		ram_block1a_104.port_a_logical_ram_depth = 160000,
		ram_block1a_104.port_a_logical_ram_width = 8,
		ram_block1a_104.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_104.power_up_uninitialized = "false",
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk0_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "../../RAM/image.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'h00006131F53B060000000000000000000000000000000000000000000000014B713DD94F80004551D9E363CB355E098CC7700000E229119CF00000000000000000000000000000000000000000000000032AF987F7E1A0003EADFF05E39B20DCA1F1B5D80001D0D4B01A8000000000000000000000000000000000000000000000000135BAAA8D121800C56A51C4159E1C9AE7F48FC20000F0FA7E9B72000000000000000000000000000000000000000000000000B77F09311E440009F3C4B15EAC3207BEF64BE4000078DF1854C20000000000000000000000000000000000000000000000000F92E1793EB001C63B2C24F52DD99808745CE6000068F513F1,
		ram_block1a_105.mem_init1 = 2048'hF1B4EA161990000036979F53AB000000000000000000000000000000000000000000000082BD657D8CAFA00030A41206707F402F1E221BAC00001F39F98DA6000000000000000000000000000000000000000000000101C7011003464000048A785D1F52CAEBDF0B870800001B65874CA2000000000000000000000000000000000000000000000017C4ECCDF82A600039C87DDDE3CAC06F9C6428BE00007FE83748D800000000000000000000000000000000000000000000000AD2757F29CCE0006F30FB285BBFA0BE1C7FBD740000465B133DF4000000000000000000000000000000000000000000000004DF6F143618A0004EAFDC47630EA2C46CEEF5BA,
		ram_block1a_105.mem_init2 = 2048'h092FA6980C0B1CC632FBBDAC000006BEE6E100000000000000000000000000000000000000000000014E28719CE4ABAF900018878F588CE0DDE8AA1B803C000007397655C5000000000000000000000000000000000000000000001DD5234759A5DF300007DC79574BF8CAD48D46F08A0000042003A5A10000000000000000000000000000000000000000000042BC168C4E71121000177DDAC61D541643E14937C000000377649C50000000000000000000000000000000000000000000001B3F63D00549E6C000024E2E40C26C244E90894C280000059181D4C9000000000000000000000000000000000000000000000464750CBB6298000054047778A8E6,
		ram_block1a_105.mem_init3 = 2048'hCC05CC9F80000FD6650FB1489CB57B5FABB1C000032545D17D0000000000000000000000000000000000000000020704824CF4A1590210000F017466C388FB3E13FC0966800004574BA1B480000000000000000000000000000000000000000208DF3450C5B09B29F00007322328B07030C0BD70C35A000000CF509E3100000000000000000000000000000000000000000391902EFDEA471F7C10000E2899CB5E43811ED8CCC1F800000735D1E9CE00000000000000000000000000000000000000000186FF5CBB7D6898D2B00017A37705E20F34C429845C180000055915D84880000000000000000000000000000000000000000042485DCA0394708A3000,
		ram_block1a_105.operation_mode = "single_port",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_byte_enable_mask_width = 1,
		ram_block1a_105.port_a_byte_size = 1,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "clock0",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 106496,
		ram_block1a_105.port_a_first_bit_number = 1,
		ram_block1a_105.port_a_last_address = 114687,
		ram_block1a_105.port_a_logical_ram_depth = 160000,
		ram_block1a_105.port_a_logical_ram_width = 8,
		ram_block1a_105.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_105.power_up_uninitialized = "false",
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk0_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "../../RAM/image.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'h00002F7996E8F40000000000000000000000000000000000000000000000056BB8C2700480001331D5D79FF0C4DEC9F0E7640000EFCFF4C8FE0000000000000000000000000000000000000000000000034E1EBC79E7F000566188531FF0D93E01F9C5C6000167F1D16498000000000000000000000000000000000000000000000001A7A57531BDE800CCE305030DF1C6BF07F8F7CC0000BC738CC35A000000000000000000000000000000000000000000000000D46731643D7C00A8F3CC2E0FD3A17B2EF873EA0000F855C9C46E0000000000000000000000000000000000000000000000007BD3A88D7830015EFAA42C8ED20367607867EC00016C885597,
		ram_block1a_106.mem_init1 = 2048'h01A11FE458D4000026C999FD7100000000000000000000000000000000000000000000011458307B7109000005E3EA9E6FB6B52E3FC0971800001617F8A1210000000000000000000000000000000000000000000001C69B3355704520002567F14DFF864C13BFF3C41400003971E44E6C000000000000000000000000000000000000000000000050525DB89A9920004927C84DFF81329D7F99C89A000049D5F9225C00000000000000000000000000000000000000000000001130EB8FB52920005AEFCA5C67C0027C7F81DD1A00007E76B7A1E800000000000000000000000000000000000000000000000D29D876AA3F6000259FE5F79F71C2466C90DDA6,
		ram_block1a_106.mem_init2 = 2048'h09ADA96BFFA3130CAA4648DC000000F907FD0700000000000000000000000000000000000000000007BE455D87D5B2C810000DC664EFFF20C2403D55C6F800000212A79F6C00000000000000000000000000000000000000000000C0DB34F1DC6CC34000284A55E0BC00C1C8C0C5C236000005565B3316000000000000000000000000000000000000000000003BE895B2E92FFB90002F061629FE3812BF0E6DBB5000000AD3237FF700000000000000000000000000000000000000000000172B77E01035BE800022CE9927E203CFC20F6F383C00000F7B097F11000000000000000000000000000000000000000000000B58A897DED6C8E0004C2396D7BE3E,
		ram_block1a_106.mem_init3 = 2048'h68FA4ACE40000DFA955B7E801F4B83F88759400003DCCF5A44000000000000000000000000000000000000000003A4033DC61C14F237F0000F6A30A7FCC002418BD248F880000468512E5D80000000000000000000000000000000000000000052D2D94359B3B0E62000016984E1CFC8017C4931EDB300000369CA8C7380000000000000000000000000000000000000000319FBC8CC259EE42D40000C68DD3CE1AB807C456C6170000001429EE9C4800000000000000000000000000000000000000001E71118B57DBA892A500015BC4FF47DC7315E7FC210B4000007DCFBEF1B800000000000000000000000000000000000000000747756EAED8044365000,
		ram_block1a_106.operation_mode = "single_port",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_byte_enable_mask_width = 1,
		ram_block1a_106.port_a_byte_size = 1,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "clock0",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 106496,
		ram_block1a_106.port_a_first_bit_number = 2,
		ram_block1a_106.port_a_last_address = 114687,
		ram_block1a_106.port_a_logical_ram_depth = 160000,
		ram_block1a_106.port_a_logical_ram_width = 8,
		ram_block1a_106.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_106.power_up_uninitialized = "false",
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk0_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "../../RAM/image.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'h00007B5A956C0C000000000000000000000000000000000000000000000002044048803F000070F1F2100000042089FF076C000003DEFD8C040000000000000000000000000000000000000000000000025CE0B0007FF00011E18F900000000081FE05C00001D4EA918C3C000000000000000000000000000000000000000000000001D453F441E7C80043E343800200068007FF07C00001E08D86D91C00000000000000000000000000000000000000000000000012FD1907B7B40067F322A0000027006EFF83E20001F0AB8B3A3E000000000000000000000000000000000000000000000000275DF08E1BCC0181FA9AA280000F00B07F87E30002C3F0AE71,
		ram_block1a_107.mem_init1 = 2048'h01AEFFFB60C4000020359CB626000000000000000000000000000000000000000000000105F789A42E424000489FEC7E6039FB2CFFFF1EFC00003161F9366B0000000000000000000000000000000000000000000001153544C500DAE0000D1FEB1A00064E00FFFC041800001559E5AF7000000000000000000000000000000000000000000000003C1673FA116AE0007B1FD41A000002007FFE085200005A8DFCCB5E0000000000000000000000000000000000000000000000101E25653A76A0006E1FD01B80000200FFFE1D3E0000602137EE600000000000000000000000000000000000000000000000042A26ED204660001C7FC610008002382CFF1DB6,
		ram_block1a_107.mem_init2 = 2048'h0AD85908002312406C1FF86C000001E8F61CA40000000000000000000000000000000000000000000FAEFA8606E759E75000117A7E980020C3C3EEC7F388000005FD8A0F610000000000000000000000000000000000000000000168AF2B687FA37E1000038BFB880000C3C35E8DFB6A000002B4D127E000000000000000000000000000000000000000000000B49BB11146B9F0B00010927C68000013839F8D3C0800000BD4613700000000000000000000000000000000000000000000001DBE8A0BDB9D19A0003A1EFCF0020001BCFFF17184000007EDD177640000000000000000000000000000000000000000000004752B0C4F2FF58000409FF1BFBE3E,
		ram_block1a_107.mem_init3 = 2048'hE23473BE700009EF749100001FC00378F61140000510CF8405000000000000000000000000000000000000000000BE3A608453338335D0000F2E30EA000003C003C434F18000053A58D4EF800000000000000000000000000000000000000000A6C689FBDD553FD09000004CFFEC006001C001DEDEAA000002BDC6ACD7800000000000000000000000000000000000000002903971FF77FCC0F9100000E7470C004381C039F30B4C000001E00FB4E60000000000000000000000000000000000000000013B3FC9B05028710D20001BCA3E0400673000293FF96000000778597F288000000000000000000000000000000000000000006302E5D61D584BDD2000,
		ram_block1a_107.operation_mode = "single_port",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_byte_enable_mask_width = 1,
		ram_block1a_107.port_a_byte_size = 1,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "clock0",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 106496,
		ram_block1a_107.port_a_first_bit_number = 3,
		ram_block1a_107.port_a_last_address = 114687,
		ram_block1a_107.port_a_logical_ram_depth = 160000,
		ram_block1a_107.port_a_logical_ram_width = 8,
		ram_block1a_107.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_107.power_up_uninitialized = "false",
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk0_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "../../RAM/image.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'h000049B62AD0000000000000000000000000000000000000000000000000052CFFCC00B7A0004FF1C0100000040049FFF89C0000CE78E27006000000000000000000000000000000000000000000000002F7BEB600D7B0006FE198100000000041FFFA3C000168271F702A000000000000000000000000000000000000000000000001BC9F9201F7D8003FE320000000068007FFF83C0000D86B6682FE000000000000000000000000000000000000000000000000136A3107A714009FF32120000027006EFFFC1E0000BCBB52227A0000000000000000000000000000000000000000000000005E81F18FB338003FFA412080000F00607FF81F0000365677CF,
		ram_block1a_108.mem_init1 = 2048'h01A3FFFF834C000036FA6258600000000000000000000000000000000000000000000002E0205DAA405BE000007FEFFE603FFF2CFFFFE1F400001C72075868000000000000000000000000000000000000000000000166939749802BA00054FFEF1800064E017FFFFBBC00003E0A1A707A00000000000000000000000000000000000000000000004C278EFB1B83E00008FFC818000002007FFFF7DA00007BE203545A000000000000000000000000000000000000000000000014383E983B17A00009FFC01800000200FFFFE2F000002303C8D06400000000000000000000000000000000000000000000000E187F1820D7E00043FFCC1000000200ECFFE256,
		ram_block1a_108.mem_init2 = 2048'h1AFA7808002313C010BFF9A4000002938063E500000000000000000000000000000000000000000008F6FA4AC507A1F7D0000384BE980020C3C1EF47F2AC0000037B6FB8A300000000000000000000000000000000000000000003C703FB1820D2FFC000355903980000C3C0BF09FAD2000007862E580200000000000000000000000000000000000000000000F20DC937F9F2655000096E7A0800001380FFF03EDC000006CF9C38220000000000000000000000000000000000000000000038521878F442DD600011BEFA0002000180FFFE4AAC000014323E5822000000000000000000000000000000000000000000000AB03D81A8C0F940005C7FF1FFBE3E,
		ram_block1a_108.mem_init3 = 2048'hE5BA25D5B0000E0EF41F00001FC00339FFEDC00000E530C7D0000000000000000000000000000000000000000002F9C209AD6368972010000C4930EE000003C00346FFFA800004DFA7B7D48000000000000000000000000000000000000000020B1A312DBF7C099540000307FFEC006001C001E0C2AE000001563F9F70000000000000000000000000000000000000000003F082996EB9BDC98BC0000F9C4F0C006381C001FF88CC000004CC71BC89800000000000000000000000000000000000000001B0818FD7B6623477E00016FE5004006731C011FFE5280000031458D5E18000000000000000000000000000000000000000004DF50B44131DB4E7E000,
		ram_block1a_108.operation_mode = "single_port",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_byte_enable_mask_width = 1,
		ram_block1a_108.port_a_byte_size = 1,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "clock0",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 106496,
		ram_block1a_108.port_a_first_bit_number = 4,
		ram_block1a_108.port_a_last_address = 114687,
		ram_block1a_108.port_a_logical_ram_depth = 160000,
		ram_block1a_108.port_a_logical_ram_width = 8,
		ram_block1a_108.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_108.power_up_uninitialized = "false",
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk0_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "../../RAM/image.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'h0000342C3FFFFC000000000000000000000000000000000000000000000007157F9800F84000000E2FEFFFFFFBFFB60000000000B5D7FFFFFA000000000000000000000000000000000000000000000003C63F2800B81000001E77EFFFFFFFFFBE00000000013B84AF7FC80000000000000000000000000000000000000000000000006D1ED001984800801CDFFFFFFFF97FB80000020001D7D9B6FC1A000000000000000000000000000000000000000000000000F911CD07D8AC00000CFFDFFFFFD8FFD10000000000A7D8E3EC060000000000000000000000000000000000000000000000007B7FD98FCCF0010005BFDF7FFFF0FFDF80000100020FB1867E,
		ram_block1a_109.mem_init1 = 2048'hFE5D0000023800003AC7FF5F9E00000000000000000000000000000000000000000000029E0A7F9B802C0000400014019FC000D20000010800003247FE5F960000000000000000000000000000000000000000000001A25E360E000C4000040014E7FFF9B1FF000000100000212FFF9F86000000000000000000000000000000000000000000000000253FCC198C6000080037E7FFFFFDFF0000000200004447FFBFA600000000000000000000000000000000000000000000000C123F3039982000080037E7FFFFFDFF8000000000003FF7FFFF9C000000000000000000000000000000000000000000000002107F9020D8600000003BEFFFFFFDFF9300000A,
		ram_block1a_109.mem_init2 = 2048'h0B0239F7FFDCEC3FFF00062800000578309FBB0000000000000000000000000000000000000000000EF0202DFBA495F8300002067F67FFDF3C3FEFB80C40000001171DFFBF000000000000000000000000000000000000000000030D33017FFFAC10300026470267FFFF3C3E000E043A0000076DFDBF9E000000000000000000000000000000000000000000007A33E34831B8DE30002E2183F7FFFFEC7D0001C03800000D2BFF3F9E000000000000000000000000000000000000000000001A99FB8721401E20001F8103FFFDFFFE7D00007C5800001F07FF1F9E00000000000000000000000000000000000000000000072400010980CE00005C000A0041C1,
		ram_block1a_109.mem_init3 = 2048'h64BEC27C0000080E0BE0FFFFE03FFC780005400003E9FFB78300000000000000000000000000000000000000000122FDA1717C9072EE30000F88CF11FFFFFC3FFC460006800005EBFF8743000000000000000000000000000000000000000002BC1DF1F09B7BB768300003800013FF9FFE3FFE00C25F000001E3FF2ECF0000000000000000000000000000000000000000026FC3F1F0351CFF7630000F0040F3FF9C7E3FFE000838000004B3FE4193000000000000000000000000000000000000000001ECCDA1AE11E840F8100017024FFBFF98CE3FFE00021C00000443998CB300000000000000000000000000000000000000000040BE9D1FE0B5EFF81000,
		ram_block1a_109.operation_mode = "single_port",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_byte_enable_mask_width = 1,
		ram_block1a_109.port_a_byte_size = 1,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "clock0",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 106496,
		ram_block1a_109.port_a_first_bit_number = 5,
		ram_block1a_109.port_a_last_address = 114687,
		ram_block1a_109.port_a_logical_ram_depth = 160000,
		ram_block1a_109.port_a_logical_ram_width = 8,
		ram_block1a_109.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_109.power_up_uninitialized = "false",
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk0_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "../../RAM/image.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'h000043C23F3FFC000000000000000000000000000000000000000000000007047FF800FFC00000000FFFFFFFFFFF80000000000043E9FF3FFE000000000000000000000000000000000000000000000003C63FB800FFE00000001FFFFFFFFFFF80000002000147B7BFBFF4000000000000000000000000000000000000000000000001E41F5001FFA80000001FFFFFFFFFFF800000000000EFF9763FE4000000000000000000000000000000000000000000000000F07FF107FFD40000003FFFFFFFFFFFC00000000000BFF8031FFE000000000000000000000000000000000000000000000000787FE58FFFC80000003FFFFFFFFFFFC000000000000FF0073F,
		ram_block1a_110.mem_init1 = 2048'hFFFF000003F80000313FFFBFFE0000000000000000000000000000000000000000000003760E7E4C000FC000000007FFFFFFFFFE000001F8000001BFFFBFFE0000000000000000000000000000000000000000000001DA2C37F8000FC000040007FFFFFFFFFF00000028000020F7FF3FFE000000000000000000000000000000000000000000000070163F20198FC000080007FFFFFFFFFF0000001A0000603FFF3FFE00000000000000000000000000000000000000000000001C033FF0399FA000080007FFFFFFFFFF800000020000000FFF3FFC00000000000000000000000000000000000000000000000E037FF020DFE00000000FFFFFFFFFFF80000000,
		ram_block1a_110.mem_init2 = 2048'h0BFDF9FFFFFFFFFFFFFFFFD800000207CE7FDF0000000000000000000000000000000000000000000E30E3F0007865FFF00003F9FFFFFFFFFFFFEFFFFFF8000002E0FF9FDF0000000000000000000000000000000000000000000301D8FC8000741FE00007BF03FFFFFFFFFE000FFFFA000004F3FF9FFE00000000000000000000000000000000000000000000F4DBFC8003781FF0000FE003FFFFFFFFFF0001FFF800000CF7FF9FFE0000000000000000000000000000000000000000000018C0240002401FE0001F8003FFFFFFFFFF00007FF8000018FFFFBFFE000000000000000000000000000000000000000000000FE43FFE1800CFC0005C0003FFFFFF,
		ram_block1a_110.mem_init3 = 2048'h67BEB197E0000FF1FFFFFFFFFFFFFF87FFFD400003F5FFD7FF00000000000000000000000000000000000000000323FFDE037FFFC9D3F0000FF7FFFFFFFFFFFFFFB9FFFE000005F7FFD7BF000000000000000000000000000000000000000002201FCE00677FA0F9E00003FFFFFFFFFFFFFFFFFF3DFF000003FFFFDF3F0000000000000000000000000000000000000000026003CE00632900FFE00007FFBFFFFFFFFFFFFFFFF7F8000000FFFFFE7F000000000000000000000000000000000000000001E001DE4040C58FFFF00017FDBFFFFFFFFFFFFFFFFFF8000003BFE713DF0000000000000000000000000000000000000000004030FEE0006207FFF000,
		ram_block1a_110.operation_mode = "single_port",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_byte_enable_mask_width = 1,
		ram_block1a_110.port_a_byte_size = 1,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "clock0",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 106496,
		ram_block1a_110.port_a_first_bit_number = 6,
		ram_block1a_110.port_a_last_address = 114687,
		ram_block1a_110.port_a_logical_ram_depth = 160000,
		ram_block1a_110.port_a_logical_ram_width = 8,
		ram_block1a_110.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_110.power_up_uninitialized = "false",
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[13]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk0_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "../../RAM/image.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'h00000001C00002000000000000000000000000000000000000000000000000FB8007FF0020007FFFF000000000007FFFFFFC0000800000000000000000000000000000000000000000000000000000000039C047FF0010007FFFE000000000007FFFFFFE000180484000020000000000000000000000000000000000000000000000001BE02FFE001800FFFFE000000000007FFFFFFE00010006C900020000000000000000000000000000000000000000000000000F800EF8000C00FFFFC000000000003FFFFFFE00014007FC000200000000000000000000000000000000000000000000000007800E70000401FFFFC000000000003FFFFFFF0003F00FF800,
		ram_block1a_111.mem_init1 = 2048'h0000FFFFFC0400002000000001000000000000000000000000000000000000000000000009F1801FFFF020007FFFF80000000001FFFFFE040000200000000100000000000000000000000000000000000000000000010DF3C81FFFF020007BFFF80000000000FFFFFFC40000000000000000000000000000000000000000000000000000000000004FFBC01FE670200077FFF80000000000FFFFFFE600004000000000000000000000000000000000000000000000000000000003FFC00FC660600077FFF800000000007FFFFFFE00004000000002000000000000000000000000000000000000000000000001FF800FDF2020007FFFF000000000007FFFFFFC,
		ram_block1a_111.mem_init2 = 2048'h1400060000000000000000040000040001800000000000000000000000000000000000000000000001CF1C000000020000001C00000000000000100000040000040000000000000000000000000000000000000000000000000000FE3C00000003E010003800FC0000000001FFF0000600000000000001000000000000000000000000000000000000000000000F3C00000007E01000301FFC0000000000FFFE00040000080000000100000000000000000000000000000000000000000000273FC00001BFE00000207FFC0000000000FFFF80040000100000000100000000000000000000000000000000000000000000001BC00007FF30200063FFFC000000,
		ram_block1a_111.mem_init3 = 2048'h984118081000000000000000000000000002C0000402000800000000000000000000000000000000000000000000DC0000008000300C100008000000000000000000000180000600000800800000000000000000000000000000000000000001DFE00000008040061000040000000000000000000001000002000000008000000000000000000000000000000000000000019FFC000000C600001000080000000000000000000004000007000000008000000000000000000000000000000000000000001FFE00002006000000001800000000000000000000040000040000E0008000000000000000000000000000000000000000007FCF0000000000000000,
		ram_block1a_111.operation_mode = "single_port",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_byte_enable_mask_width = 1,
		ram_block1a_111.port_a_byte_size = 1,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "clock0",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 106496,
		ram_block1a_111.port_a_first_bit_number = 7,
		ram_block1a_111.port_a_last_address = 114687,
		ram_block1a_111.port_a_logical_ram_depth = 160000,
		ram_block1a_111.port_a_logical_ram_width = 8,
		ram_block1a_111.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_111.power_up_uninitialized = "false",
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk0_output_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "../../RAM/image.mif",
		ram_block1a_112.init_file_layout = "port_a",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'h0000CF78BA3253077DC19000CB84DB2CBF190ABF0B9B19151000A985156D89800000000000000000000000000000000000000001F24AC0DEB5E34431F000E453BC88B9B60DB8AC7B26B33000120384A904800000000000000000000000000000000000000003CED8DC44C691C933100013545003CF84BC0FB45D3E21A0000F07A1B384000000000000000000000000000000000000000003946F838CAD88DFDA10000FE856BE9669EC2EA013F999E0002FD6590501000000000000000000000000000000000000000003525C600C2AB05501300017594B64820B849E821D2E1140000B234B9441000000000000000000000000000000000000000001AA565B8A,
		ram_block1a_112.mem_init1 = 2048'h000000000000000000000BD507EC43982007319CA4594FF2321D779EEA93BE016E976526F3000000000000000000000000000000000000000000000001C563AFB53DA00BA1C050696066D8C4EA59E915440BF804344CB7C00000000000000000000000000000000000000000000008632ADBDD2320039221E5AF832C68247BA8C6E23805EC46899316C0000000000000000000000000000000000000000000000ECF5F5997438000C2239AD10F7BD7A6A8AE836FD0034D629BDB18800000000000000000000000000000000000000000158809AA8A82237A3001D4FEC1F342EA0B95D1D76D612800FB00B63CEA00000000000000000000000000000000000000,
		ram_block1a_112.mem_init2 = 2048'h000000000000000000000000000000000525758AC8890003EE8C3F5AC4E61F27F2DF069D5423A0AEDDB59760000000000000000000000000000000000000000000000B45AD2820E440287F63C4A0CB8EF73B02DF46C1372AD9492B29704000000000000000000000000000000000000000000000065BAD8799C7602837BDB7EF65A6FC632E2B8C986630281D1AD948200000000000000000000000000000000000000000000007E2A7DE1EDAE0136CFE861B9BE35F59F98CCD9FAE06F994D3528800000000000000000000000000000000000000000000000F0B5A55F3D38005101FF6E4B39A52269E245B1E9415565D55AB0320000000000000000000000000,
		ram_block1a_112.mem_init3 = 2048'h0000000000000000000000000000000000000000000017DDA7C1893005EB57F3D8154985B444736243122B5A14C3BC37AA40000000000000000000000000000000000000000000001E4FAF1D0AAD006DD30E82C69BC572F1B787FD33AC815C923E312A100000000000000000000000000000000000000000000007F21E695649C03A32AF4A5F8B522121B73AA3161B4AB362A3D75F300000000000000000000000000000000000000000000005CF420DE99C0155FC4E37BFBF315482A0D8B50DA5B591B25C483FF00000000000000000000000000000000000000000000008E278BF42FD4042CCB42F094E47CEEDE30EBD24BF137CD665A483F0000000000000,
		ram_block1a_112.operation_mode = "single_port",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_byte_enable_mask_width = 1,
		ram_block1a_112.port_a_byte_size = 1,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "clock0",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 114688,
		ram_block1a_112.port_a_first_bit_number = 0,
		ram_block1a_112.port_a_last_address = 122879,
		ram_block1a_112.port_a_logical_ram_depth = 160000,
		ram_block1a_112.port_a_logical_ram_width = 8,
		ram_block1a_112.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_112.power_up_uninitialized = "false",
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk0_output_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "../../RAM/image.mif",
		ram_block1a_113.init_file_layout = "port_a",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'h00005CFDD719E9DF7186F000981E85C8B24309F66E4EDC1A6000217B4DCB19800000000000000000000000000000000000000001BCE157671317D2E180009ECC97E509E8F586564A0F18200075C4900584800000000000000000000000000000000000000002E863171EF340F3E4300000D9A4577F63FDEB32A17DE260001737253895000000000000000000000000000000000000000003EFF76B833732EAA9D0001262C2669B5D0CD88E8E8ABCE00027974BCD89000000000000000000000000000000000000000001A3D84694A097B4ECE000193C5285666FF905A8450D9A80000D200D7D0A0000000000000000000000000000000000000000000EC825F9,
		ram_block1a_113.mem_init1 = 2048'h0000000000000000000007FB63B65E1C200B61CED1356FC89E2E4E48462BB00083307E026780000000000000000000000000000000000000000000000CBC788757826009366B6C4D2058C13438222A861C0EB30FA8321FC0000000000000000000000000000000000000000000000057A7DAD3A6C000853A2458E00C66FFECDCDD00D8069AE53E61C90000000000000000000000000000000000000000000000052FA738E5832003476D84FF4C4673DF565481431000CC67B9F7548000000000000000000000000000000000000000001C080A995BE5FB179000EA73ED1840D2087A00DB6181B0003FEA22E2D280000000000000000000000000000000000000,
		ram_block1a_113.mem_init2 = 2048'h0000000000000000000000000000000006782A94EAE4803F30F786C499BD882D91D10541C6B512DC8BF66120000000000000000000000000000000000000000000000FD36BEFAEF2C04C5344FC0C059716CD723E7A23CB83E1521A2C0F000000000000000000000000000000000000000000000006FF3BAB9EF6A009D3D97D5CDE343E55E29E378C54213325718ECBC000000000000000000000000000000000000000000000010218928998C0137F635AA98046BE72CD22F5FA3C1542BC4443978000000000000000000000000000000000000000000000022D8A951B862018805F0F5C5FACDF30AD5C68BEB21BE6AA486F38A0000000000000000000000000,
		ram_block1a_113.mem_init3 = 2048'h0000000000000000000000000000000000000000000011B7691A61090414135520E2AF22ABD6E71C3CF5D640F919BBDF4580000000000000000000000000000000000000000000000A77E0C8E803827D13BB3B691F5BD639B77980DE7494B299BEC5A7E00000000000000000000000000000000000000000000006DF4C2882514004FF57E4FAF0D2237D19E383027D7AF7FA700E277000000000000000000000000000000000000000000000086F4970F8F441F3C00CB87A62942449FFEF86EE33535A11406999300000000000000000000000000000000000000000000001F6A64DB84B003DEF39188EDC67EB0640E1861E8186A10359E16CB0000000000000,
		ram_block1a_113.operation_mode = "single_port",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_byte_enable_mask_width = 1,
		ram_block1a_113.port_a_byte_size = 1,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "clock0",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 114688,
		ram_block1a_113.port_a_first_bit_number = 1,
		ram_block1a_113.port_a_last_address = 122879,
		ram_block1a_113.port_a_logical_ram_depth = 160000,
		ram_block1a_113.port_a_logical_ram_width = 8,
		ram_block1a_113.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_113.power_up_uninitialized = "false",
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk0_output_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "../../RAM/image.mif",
		ram_block1a_114.init_file_layout = "port_a",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'h0000726E5428A92F5C39D000D9984CBFFF8508886EBCCFA0F0000FDCDFFCA8800000000000000000000000000000000000000000DE9C5876BEF68C944000CEF6529EC1D803B0863C94EA0000671CBC7C59800000000000000000000000000000000000000003FB987718D8FC910D30005430AC5480DFFDEB446DC17C20003AE4E914C1000000000000000000000000000000000000000001B7D40604438A002B30001328132238BE0C4F014E5F95E00034F59A4FE2000000000000000000000000000000000000000001DA33E18C0E7DA22910000481B588DFA3E3B8C7F38D8DC0000854E757330000000000000000000000000000000000000000037801A050,
		ram_block1a_114.mem_init1 = 2048'h00000000000000000000007F90F08CAE2008CB458C27502E9E172C7874D84C03C9543A4511000000000000000000000000000000000000000000000007BDFAFCB0CD800DD527CD191FBAC08CF3FBCCD5FC0F8B374F2F038000000000000000000000000000000000000000000000092BCB9FBB3DE002549E64B27FE2619034B898B13C02DFAA6438D780000000000000000000000000000000000000000000000FFF22DDFAAB2001B73865B0D3A870F00401C56820023CF5068F8700000000000000000000000000000000000000000017F80C7F95A1D13D70006B41A572BF24089001D673DE6000CFD4392C5E80000000000000000000000000000000000000,
		ram_block1a_114.mem_init2 = 2048'h000000000000000000000000000000000EDD8046E961C00A95AD5D764189913F25DF06807C8EEFE08A13FFE0000000000000000000000000000000000000000000000755C83C65A7003EC62DB5E896A5F4B09BFE7CA2BC92FF9291619AA00000000000000000000000000000000000000000000005B2925B7B03603D46B4835FF006FCDFE07E393FD22EE30BD37B004000000000000000000000000000000000000000000000049AF2A580CBC0172AD6F515403AFEAAF57EF8C7E01AEA349E2CF9800000000000000000000000000000000000000000000008CD5A89A745A01AAAC9B90F0062DE5474BC72C4BE073DD96016FE20000000000000000000000000,
		ram_block1a_114.mem_init3 = 2048'h0000000000000000000000000000000000000000000019EE6AF06B7D85AAC63DA778C9DDC79FED0000B5E1C27514335ACE9000000000000000000000000000000000000000000000152BC496213E80974697986361ABBAAD6D0180BDA313761267B8FF900000000000000000000000000000000000000000000016328FC6FED7411DAAD25CCB99318F83CB0383BD0169B574D551BCC0000000000000000000000000000000000000000000000ED8ACDF162B4164AADAEF81A58C69AF2A0F8751EC8A7AC5692CF8D000000000000000000000000000000000000000000000043D65A8E6E200F8A56BA12327C21D480A0F874145B0A81714F6D990000000000000,
		ram_block1a_114.operation_mode = "single_port",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_byte_enable_mask_width = 1,
		ram_block1a_114.port_a_byte_size = 1,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "clock0",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 114688,
		ram_block1a_114.port_a_first_bit_number = 2,
		ram_block1a_114.port_a_last_address = 122879,
		ram_block1a_114.port_a_logical_ram_depth = 160000,
		ram_block1a_114.port_a_logical_ram_width = 8,
		ram_block1a_114.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_114.power_up_uninitialized = "false",
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk0_output_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "../../RAM/image.mif",
		ram_block1a_115.init_file_layout = "port_a",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'h0000EAF8A7FD048EF818D0007DEA639A000108E06E77003D500095D21E1BBF80000000000000000000000000000000000000000180CA1C06F0D100E77000EAAD8E7A31F8002F06A22CF3D00028CEBAE2F98000000000000000000000000000000000000000030E1B82C2A45CA73F900020B41C6FFFFFFDE8F86275E76000146DD8896600000000000000000000000000000000000000000207C847342576A99810000699CC1DC83FF3CF810DAC8E200023E5F4496B000000000000000000000000000000000000000001440098C66E1D7C5C100002802F89C023FF80FF64F17FC000029EE789E2000000000000000000000000000000000000000002CE00D746,
		ram_block1a_115.mem_init1 = 2048'h000000000000000000000F7906206F93800BD8C330EF401C9E07B37878ED4A0F30F8493958400000000000000000000000000000000000000000000001839611A1EEE009CCE33F390010C0E4DC3BF0E1440B311447679A400000000000000000000000000000000000000000000009171A6B7C22A006CC7E4872000860903C08E0C55C04FB46AF3FC840000000000000000000000000000000000000000000000197A34D4F4840016F298C76200870F005C3F98D5003EED7C3BFC70000000000000000000000000000000000000000001BE80D84366541C83001A41C32F4000008F001D7A21D4800B27FCCB8DE00000000000000000000000000000000000000,
		ram_block1a_115.mem_init2 = 2048'h00000000000000000000000000000000023A0C28635D4026739CC3CE4D919D0E13DF07142B89FDFCDB661200000000000000000000000000000000000000000000000A12337057F3405A311C7284A495F687C9FE7F366D155A9BDB85FBE0000000000000000000000000000000000000000000000C231E142C7A600B318C72375018FC2401FE3E2AC2377F24BB155700000000000000000000000000000000000000000000000E698C802AD6E00119CE0BC4801CFE7B8EFEFEEA9412941F4EC3B540000000000000000000000000000000000000000000000B6D118BD072800399C717B9001CDEB638FC7CE9F419A52F11432A20000000000000000000000000,
		ram_block1a_115.mem_init3 = 2048'h00000000000000000000000000000000000000000000115BEAADFF708499CEF36079572F1A0DE30000DC8A1D0D696B2A88E00000000000000000000000000000000000000000000007F88C03FC89038CCE7178603857B9C4E30180D4AA6056F5DDDB382000000000000000000000000000000000000000000000198AED5119F3408C66313CC8752E02BF470383D4EA833C6E14623BC0000000000000000000000000000000000000000000000905C3CFAA3A41AC66399F9824BBF54F660F87940AF4AE09013EFD000000000000000000000000000000000000000000000004264447961E80E463189F119D0E1DB0260F879429514E5DED84C8F0000000000000,
		ram_block1a_115.operation_mode = "single_port",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_byte_enable_mask_width = 1,
		ram_block1a_115.port_a_byte_size = 1,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "clock0",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 114688,
		ram_block1a_115.port_a_first_bit_number = 3,
		ram_block1a_115.port_a_last_address = 122879,
		ram_block1a_115.port_a_logical_ram_depth = 160000,
		ram_block1a_115.port_a_logical_ram_width = 8,
		ram_block1a_115.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_115.power_up_uninitialized = "false",
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk0_output_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "../../RAM/image.mif",
		ram_block1a_116.init_file_layout = "port_a",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'h00009301C02FDFDD08C310003EB9DF82000108E06E9D503E6000020FE21C47800000000000000000000000000000000000000001C0E817E318106147B000D3E3BE0201F8002006F1CCFC6000200B40640F8000000000000000000000000000000000000000000E1A98C9E7C3F1A7F000268C7C7FFFFFFDE800AF831840001012077613000000000000000000000000000000000000000000C7C098CEA2A17D8BF00034783FFFF83FFFCF816FF100A000201A0F16350000000000000000000000000000000000000000012000DFBE205F4EAFE0001B801F8FC023FF80FF2FFE89C00001EB18A612000000000000000000000000000000000000000001F300CECA,
		ram_block1a_116.mem_init1 = 2048'h000000000000000000000DE1DB7440C32007C7C0601F40149E67CF787F0E6802C4CE98662D800000000000000000000000000000000000000000000001B7D850DAC3400BC3E2C4F90018C084E27BFF0664015A0E3D207180000000000000000000000000000000000000000000000FF27A48F3434007C3F95BF2000860F03918FF066007BC5443F83740000000000000000000000000000000000000000000000461568F37D3E002E0C5A3F6000870F00607FE0E6003981AD2383F0000000000000000000000000000000000000000001858080666240B5BD001604C6FF6000008F0015A9C1E70018FE3FB0F2A00000000000000000000000000000000000000,
		ram_block1a_116.mem_init2 = 2048'h00000000000000000000000000000000085DF0DF6CC0C05E0F83C07A07999EC80FDF07E6B12915739B161C40000000000000000000000000000000000000000000000E28031DB772C0260F03F0FD6C91F77187FE7FC4B21ACDCD4B4C2440000000000000000000000000000000000000000000000B941E04CB8BE0170F83F3B43014FC987FFE3FCC9E391C3B8BF07EE00000000000000000000000000000000000000000000006970CF80F6B600F07C1FD538014FE3C5FFEFF0CDE098A07FE8CECC0000000000000000000000000000000000000000000000EB6678C6AA3001F87C0DA340014DE573CFC7F0EDC0CFC4270E417A0000000000000000000000000,
		ram_block1a_116.mem_init3 = 2048'h0000000000000000000000000000000000000000000014B74D9CF96284783E0F1F86BE6F6BFC1F0000E6D3878C2FAADB08B000000000000000000000000000000000000000000000178269C0A82B827C3E0F079DF37764FC1F0180E6F3AE059A3A2638700000000000000000000000000000000000000000000005900AA9562A407C1E0F0333EC0B863F3F0383E6B3A82299D21838200000000000000000000000000000000000000000000004920168A1FB019C1E07806FE353FA8F1E0F87E6B2BCD9F8A52CFA30000000000000000000000000000000000000000000000F738130F5C3C09C1F0780DE8ECE1EE01E0F87E6B03C64B0E198CAA0000000000000,
		ram_block1a_116.operation_mode = "single_port",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_byte_enable_mask_width = 1,
		ram_block1a_116.port_a_byte_size = 1,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "clock0",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 114688,
		ram_block1a_116.port_a_first_bit_number = 4,
		ram_block1a_116.port_a_last_address = 122879,
		ram_block1a_116.port_a_logical_ram_depth = 160000,
		ram_block1a_116.port_a_logical_ram_width = 8,
		ram_block1a_116.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_116.power_up_uninitialized = "false",
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk0_output_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "../../RAM/image.mif",
		ram_block1a_117.init_file_layout = "port_a",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'h0000FC045AF4196C61F4300080C7C07DFFFEF71F911CCFC060007FFFFE2FE70000000000000000000000000000000000000000003F081AAE18106EF00000831F81FDFE07FFDFF900130070001FEFFE57E7800000000000000000000000000000000000000001F1E4FF6D6520C8B01000077C038000000217FF100F0040000FE7FF57EE000000000000000000000000000000000000000003F83F7F38A580672C100007F8000007C000307E500080A0002FE7FF57CF0000000000000000000000000000000000000000023FFF7F0BA61C20881000038000703FDC007F00600079800007EFFFF7CD0000000000000000000000000000000000000000003CFF6723,
		ram_block1a_117.mem_init1 = 2048'h00000000000000000000072B994616B440083FC04000BFE3619805787FF07609F001B867FF80000000000000000000000000000000000000000000000A6D9A03A6D4200C3FE37C06FFE73F1B00FBFFF87C04C0032327EB80000000000000000000000000000000000000000000000F6E79E8A1D400043FFDB80DFFF79F0FC0B8FFF87C00779FF73FEB40000000000000000000000000000000000000000000000B2C706C537420021FF66009FFF78F0FF82FFFF070027C1BA43FEB000000000000000000000000000000000000000000102803EDB0B7637430011F93E009FFFFF70FFE567FE078017E6FF83FEE00000000000000000000000000000000000000,
		ram_block1a_117.mem_init2 = 2048'h00000000000000000000000000000000013BFFFF8C364041FF803F837C6A6027FFDF07F8C0146AD87B19E5C0000000000000000000000000000000000000000000000067FCFC5B040041FF000F09E362080BFFFE7FF8C1265400FB13C5C000000000000000000000000000000000000000000000012FE1FA510C6000FF800C270FE30302FFFE3FF0E00734103B0785C00000000000000000000000000000000000000000000009AFF37FD0CC2010FFC001937FE301A07FFEFFF0E317B7E0BE2717C00000000000000000000000000000000000000000000001EC7F8C933460107FC01C30FFE3218814FC7FF0E013E2147067F5A0000000000000000000000000,
		ram_block1a_117.mem_init3 = 2048'h000000000000000000000000000000000000000000001A90F13C9B350607FE00FFFF004C2403FF0000F8E37A0D5BEA2FF170000000000000000000000000000000000000000000000AA60FC0DC7C0003FE00FFFE0277EB03FF0180F8C3597BE9F9F3C1F00000000000000000000000000000000000000000000006F9F386600C4103FE00FFFC09E383C0FF0383F8C3589BE8003BC1E0000000000000000000000000000000000000000000000F77FD07360C8103FE007FF037C00170FE0F87F8C24CB4E7C11701E0000000000000000000000000000000000000000000000B97FECF1E344083FF007FE0D23DE05FFE0F87F8C0ADDBB831AF3170000000000000,
		ram_block1a_117.operation_mode = "single_port",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_byte_enable_mask_width = 1,
		ram_block1a_117.port_a_byte_size = 1,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "clock0",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 114688,
		ram_block1a_117.port_a_first_bit_number = 5,
		ram_block1a_117.port_a_last_address = 122879,
		ram_block1a_117.port_a_logical_ram_depth = 160000,
		ram_block1a_117.port_a_logical_ram_width = 8,
		ram_block1a_117.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_117.power_up_uninitialized = "false",
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk0_output_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "../../RAM/image.mif",
		ram_block1a_118.init_file_layout = "port_a",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'h00007FFC313C190C7047E000FF003FFFFFFFFFFFFFE3C00060007FE7FE3FFF000000000000000000000000000000000000000000FFF7E12E18107247E000FC007FFFFFFFFFFFFFFFF00060003FF7FE77FF800000000000000000000000000000000000000001FFFF001C6400E207F0007803FFFFFFFFFFFFFFFFFF0040001FFFFF77FE000000000000000000000000000000000000000003FFFF802D2480408FF0001807FFFFFFFFFFFFFFBFFF80A0002FFFFF77FF0000000000000000000000000000000000000000033FFF8006261C59EFF0000C7FFFFFFFFFFFFFFF9FFFF9800007F7FFD7FF0000000000000000000000000000000000000000033FFF9806,
		ram_block1a_118.mem_init1 = 2048'h0000000000000000000008D818856787E00FFFC07FFFFFFFFFFFFC8780007C0FF8007867F380000000000000000000000000000000000000000000000C1C19E0C1C7C00FFFE383FFFFFFFFFFFE0400007C0FCE019F27F78000000000000000000000000000000000000000000000009E7808C0C7C003FFFE07FFFFFFFFFFFF8700007803FD33F93FF7000000000000000000000000000000000000000000000000DC700C60C7E003FFF81FFFFFFFFFFFFFE000007003FD27863FF70000000000000000000000000000000000000000001018007C304476C7F001FFE01FFFFFFFFFFFFFAE00007001FE17F83FF600000000000000000000000000000000000000,
		ram_block1a_118.mem_init2 = 2048'h000000000000000000000000000000000F87FFFFF407C07FFF80000383F7FFE00020F800FF1C41803B37FBC0000000000000000000000000000000000000000000000E1FFFFC6707803FFF00000E1FFFFFF800018000FF9E68003B37FBC0000000000000000000000000000000000000000000000F5FFFFE670FC01FFF800038FFFFFFFE0001C000FE3F28007B37FBC0000000000000000000000000000000000000000000000FDFFFFFE1CFE01FFFC001ECFFFFFFDFC0010000FE1FA0507E27FBC0000000000000000000000000000000000000000000000FDC7F8CE487C00FFFC01FCFFFFFFFFFF3038000FC0FC080F067FBA0000000000000000000000000,
		ram_block1a_118.mem_init3 = 2048'h00000000000000000000000000000000000000000000088000C3070707FFFE0000000073E00000FFFF00FCFADD87EB83FFF0000000000000000000000000000000000000000000001891F03F040F01FFFE0000000388180000FE7F00FCF8CF07F993FFF0000000000000000000000000000000000000000000001CE7FC7F880F41FFFE0000000E1C7E0000FC7C00FCF96707F02BFFE000000000000000000000000000000000000000000000038FFEFFC80F81FFFE000000383FFF0001F07800FDFC0300112FFFE000000000000000000000000000000000000000000000000FFFFFE807C0FFFF000000E1F3FFC001F07800FFBC81C011BFFFE0000000000000,
		ram_block1a_118.operation_mode = "single_port",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_byte_enable_mask_width = 1,
		ram_block1a_118.port_a_byte_size = 1,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "clock0",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 114688,
		ram_block1a_118.port_a_first_bit_number = 6,
		ram_block1a_118.port_a_last_address = 122879,
		ram_block1a_118.port_a_logical_ram_depth = 160000,
		ram_block1a_118.port_a_logical_ram_width = 8,
		ram_block1a_118.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_118.power_up_uninitialized = "false",
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[14]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk0_output_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "../../RAM/image.mif",
		ram_block1a_119.init_file_layout = "port_a",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'h00008003E003E6F386381000000000000000000000003FFF9000800001C00080000000000000000000000000000000000000000100000011E7EF84381000800000000000000000000FFF90004000018800800000000000000000000000000000000000000002000000339BFF047800004000000000000000000000FFA000200000880100000000000000000000000000000000000000000000000013DB7F8070000020000000000000000000007F60003000008800000000000000000000000000000000000000000000C0000001D9E38010000010000000000000000000000640000800000800000000000000000000000000000000000000000000C0000001,
		ram_block1a_119.mem_init1 = 2048'h000000000000000000000007E7FB80782000003F80000000000003FFFFFF8200000007980040000000000000000000000000000000000000000000000003E7FF00382008001C00000000000001FFFFFF8008300000D8004000000000000000000000000000000000000000000000000187F7003820040000000000000000007FFFFF8404020000C000C00000000000000000000000000000000000000000000000038FF3803800000000000000000000001FFFFF880003F079C0008000000000000000000000000000000000000000001FF80003CFFB8038100000000000000000000001FFFF880001E007C00180000000000000000000000000000000000000,
		ram_block1a_119.mem_init2 = 2048'h000000000000000000000000000000000000000003F80000007FFFFC0000001FFFFFFFFF00A3800004C80020000000000000000000000000000000000000000000000180000380F8404000FFFFF000000007FFFFFFFF00A1800004C80020000000000000000000000000000000000000000000000080000180F02020007FFFC000000001FFFFFFFF0120C00004C80020000000000000000000000000000000000000000000000000000000300000003FFE00000000003FFFFFFF0100402001D80000000000000000000000000000000000000000000000000003807300782010003FE000000000000FFFFFFF021000600F980060000000000000000000000000,
		ram_block1a_119.mem_init3 = 2048'h000000000000000000000000000000000000000000000760000000F8840001FFFFFFFF801FFFFFFFFFFF00040200147C0000000000000000000000000000000000000000000000000760000003F0820001FFFFFFFC0007FFFFFFFFFF00060000066C0000000000000000000000000000000000000000000000001300000007F0C00001FFFFFFF00001FFFFFFFFFF000600000FC40010000000000000000000000000000000000000000000000000000007F0410001FFFFFFC00000FFFFFFFFFF000300000EC00010000000000000000000000000000000000000000000000000000007F8000000FFFFFF0000003FFFFFFFFF004300000E400010000000000000,
		ram_block1a_119.operation_mode = "single_port",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_byte_enable_mask_width = 1,
		ram_block1a_119.port_a_byte_size = 1,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "clock0",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 114688,
		ram_block1a_119.port_a_first_bit_number = 7,
		ram_block1a_119.port_a_last_address = 122879,
		ram_block1a_119.port_a_logical_ram_depth = 160000,
		ram_block1a_119.port_a_logical_ram_width = 8,
		ram_block1a_119.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_119.power_up_uninitialized = "false",
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk0_output_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "../../RAM/image.mif",
		ram_block1a_120.init_file_layout = "port_a",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'h8E23E55D0638000000000000000000000000000000000000000000000F2280001CEA1C60771B42E8AB03076D76ACCE9BD3C5E247729262B0000000000000000000000000000000000000000000001BC3EB001BA00CFC35C083EDC342C3CAF50CEB68BAA30CF7F552EA7C000000000000000000000000000000000000000000000F56C825FA440546E488D4E598AC4D877DECE5521C60119018EDAF400000000000000000000000000000000000000000000007188112C8C98A6DAD323A9C0772919B7DAC6B11C0329258EB66F8500000000000000000000000000000000000000000000001A468E375FA821496A8F1113D67FEEAC76BCC87634EFE01CE0F71A0,
		ram_block1a_120.mem_init1 = 2048'h67C61015B03937FDEC19AD28000000000000000000000000000000000000000000002ED000000242C9134395B0022895CA2A9B4A02101345AF0923D2B3000000000000000000000000000000000000000000000024F700000C652613157B9C709EF20703AD051BEE6D0222AF4F82F7F4000000000000000000000000000000000000000000001AA700001C777A706C504458EE0429EC5BC8C8A1C5568AA9FCCAB7F40000000000000000000000000000000000000000000029D0800006AB6EB695DF9521C989E9095FC53277F847BAEB173761F800000000000000000000000000000000000000000000114D80000C3E1DBC0945B76DEEEECC028F3631E253BC,
		ram_block1a_120.mem_init2 = 2048'hB00EB3A00072AA5A93A32D7B02162E7904AC000000000000000000000000000000000000000000001BC2000003A26B3CC61D66BFA16800CB911892F74C5C00CBA22EA7100000000000000000000000000000000000000000000009BB00001CA668AFA4C733011179430AC061590326A402611CEF91060000000000000000000000000000000000000000000003C200001EEA52EC2DE17D3D7748B47A0BE8147296D00D5937B7386200000000000000000000000000000000000000000000390800000442EFA5C50352C13B3F955C92B2605A6F3018A6AE060C5E000000000000000000000000000000000000000000001F160000105A174CB8BBE02939EA8CF5,
		ram_block1a_120.mem_init3 = 2048'h0351ADB812AC5D6E1D00001547F3B2EF7C61800D379A8AC000000000000000000000000000000000000000000000392A000002C7DDB98EE0F9ED240000083DB3AFB84A8E0079DC17A6600000000000000000000000000000000000000000000029BA0000015A352728B3A8DAA6400005B18E2F1C9730002334C81FD000000000000000000000000000000000000000000000043600000D4AF176A0ADD4C2F2000031595FCB57A831005D6338F0880000000000000000000000000000000000000000000002F80000149B490FD450E60EB66000220CE892BE1AF402808F7095380000000000000000000000000000000000000000000007B600000078D34CD590,
		ram_block1a_120.operation_mode = "single_port",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_byte_enable_mask_width = 1,
		ram_block1a_120.port_a_byte_size = 1,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "clock0",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 122880,
		ram_block1a_120.port_a_first_bit_number = 0,
		ram_block1a_120.port_a_last_address = 131071,
		ram_block1a_120.port_a_logical_ram_depth = 160000,
		ram_block1a_120.port_a_logical_ram_width = 8,
		ram_block1a_120.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_120.power_up_uninitialized = "false",
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk0_output_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "../../RAM/image.mif",
		ram_block1a_121.init_file_layout = "port_a",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'h1EF0572E679C0000000000000000000000000000000000000000000018758000193C02FDC340DC6E2B8F03C09C7F38319C6B5AD9FBABB0180000000000000000000000000000000000000000000014AA6F001B4415C227E0DC6E79210CC2605F1D52546B6B8939F63D30000000000000000000000000000000000000000000001F894666CAB90487951948B669EE41F910DF115654B7751BA57AF3F80000000000000000000000000000000000000000000015F7813D8AD58917ABB8D1595EE2A0A2E89F9B5BB29E363CD0D15050000000000000000000000000000000000000000000001F3A16DC598284A3483297DF00633C9BD09C3FD3CA2D2E5862EA7068,
		ram_block1a_121.mem_init1 = 2048'h77C23007F1432925A6A9E3E000000000000000000000000000000000000000000000137000001BB44EFAE23E8C959F6EFDDF5B5E225A351263FDD35CEE500000000000000000000000000000000000000000000029CE00001AC03F054F44BC953F9D2FAB58BDFA6C5FAD6AB064F370180000000000000000000000000000000000000000000035CD00000560310AA0FB8574BC53493C9FA8F8FC5B8D806556A15214000000000000000000000000000000000000000000002C8A80001F006E53317445AA4C522E2C57ADF2B8677879CB38191F5C0000000000000000000000000000000000000000000003A6800011BE2F41391E65696327934D136FF0A9563C,
		ram_block1a_121.mem_init2 = 2048'h74AB9FE00045A489C71B5F3D043531AD5FD00000000000000000000000000000000000000000000019C4000013C0F2639EC8F4A96AD800CC7BCAC606FC98066485D0DA1400000000000000000000000000000000000000000000234500001701110921D0FD568B6B2A631822441F8E2E0221B860D4BA0000000000000000000000000000000000000000000017D000000F0452732FE0FF560EF5C7ADEC258F72DE960B5F2060518E0000000000000000000000000000000000000000000028620000171D023788E6D26A4C3E8F254F279BE4863400F1E5042EE20000000000000000000000000000000000000000000018AE000007743489A0368CBCB3C591B2,
		ram_block1a_121.mem_init3 = 2048'h03E503FC6A1889784D80001F13B08CE23D198020C8A9CE60000000000000000000000000000000000000000000001AFE0000037E70C29914E3795500001367119C303E89005BD0628460000000000000000000000000000000000000000000003BDE000008ADED9B8697F2945840000F60939CAA050900247DAB93900000000000000000000000000000000000000000000015E6000000066904208A196BDA4000311655BA5B38E30129050E20A80000000000000000000000000000000000000000000017CE00001AC9A152630A34AB9860003CF1C9C60B7BC100DD54F9FCF8000000000000000000000000000000000000000000001B84000007AAC543FD5A,
		ram_block1a_121.operation_mode = "single_port",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_byte_enable_mask_width = 1,
		ram_block1a_121.port_a_byte_size = 1,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "clock0",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 122880,
		ram_block1a_121.port_a_first_bit_number = 1,
		ram_block1a_121.port_a_last_address = 131071,
		ram_block1a_121.port_a_logical_ram_depth = 160000,
		ram_block1a_121.port_a_logical_ram_width = 8,
		ram_block1a_121.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_121.power_up_uninitialized = "false",
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk0_output_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "../../RAM/image.mif",
		ram_block1a_122.init_file_layout = "port_a",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'h0246F7A62FE8000000000000000000000000000000000000000000001AA380001EC728A84A29BFB0E5F87D638AE0077BBF100F79C39D1BB0000000000000000000000000000000000000000000000950EB0017BB116A6ECE3FB0FC99506614C0063A2FBBEEBD076787F80000000000000000000000000000000000000000000007DD08A52F1B082DAED7FF3844244854F4400E2A3DA76290615008900000000000000000000000000000000000000000000001BBD643FE618652856C0F901ABD9435E400042F86F99115680BA4A000000000000000000000000000000000000000000000037A72AEA8A587B2D56A0F933B9D764DCD8000B7E2C6723ECD394470,
		ram_block1a_122.mem_init1 = 2048'h12AC0FBD651721F98E964C84000000000000000000000000000000000000000000000E8200000D98DB5628967EE62F2326A9362C1DA762E16FE6A8DBB10C0000000000000000000000000000000000000000000024B300000DF40C5335D67EE62035C2C7256E058B2D7EA003EA6D716000000000000000000000000000000000000000000000157300000F445DA9954D46673E45F8244567077B2EEA1682FC04B6BC000000000000000000000000000000000000000000002176800017DC4B5E844946338223F9D8CD620D7B097707FF3607AE5C0000000000000000000000000000000000000000000014BF80001E9812548C4A66B19CA0F66089E00F6B3CD2,
		ram_block1a_122.mem_init2 = 2048'h0733231000558DA7C0D0018B07795400D37400000000000000000000000000000000000000000000087C000018101311B5540731B39000552946C1D76128067A132EBEC0000000000000000000000000000000000000000000003965000012A68E9894840198D3CFDC794A9E43CD631205FC9A300A4E000000000000000000000000000000000000000000001EFB00000673DAE89AAC019856EE2B5B5A9C03B0B3C61E2FDEA0A96200000000000000000000000000000000000000000000028B0000118AF56C5AAA2C8C5057AB93BA9007BB92F00AE78B50CD6A0000000000000000000000000000000000000000000010D60000112620A46A9A7ECE1CA2B69E,
		ram_block1a_122.mem_init3 = 2048'h03304203EE8B118F6D000010CE987D09B2B98011F81D77400000000000000000000000000000000000000000000024FE00000444813FF34CFD8E67000004ED787DD9A8C3004ED6B05C800000000000000000000000000000000000000000000015EA000000911D3F15CFFCE761400018EA49FDD65DB200B1373F45B000000000000000000000000000000000000000000000065400000EFD8646F5D61E7363400038CAF3F9878729000355ADF3F80000000000000000000000000000000000000000000038440000187791A22A4607332160002DD467C1D7C4B102DDA0EB60B80000000000000000000000000000000000000000000002920000095049C1B7B6,
		ram_block1a_122.operation_mode = "single_port",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_byte_enable_mask_width = 1,
		ram_block1a_122.port_a_byte_size = 1,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "clock0",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 122880,
		ram_block1a_122.port_a_first_bit_number = 2,
		ram_block1a_122.port_a_last_address = 131071,
		ram_block1a_122.port_a_logical_ram_depth = 160000,
		ram_block1a_122.port_a_logical_ram_width = 8,
		ram_block1a_122.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_122.power_up_uninitialized = "false",
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk0_output_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "../../RAM/image.mif",
		ram_block1a_123.init_file_layout = "port_a",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'hB20A38139F9C000000000000000000000000000000000000000000000DB780000D2C36643918803F1207832079E00056D0051B29FC65CAB4000000000000000000000000000000000000000000001A39A90015510B261DDE803F27F66221F3C000575E9E7EC5BF20CCC80000000000000000000000000000000000000000000001341CE3333803639DCF403FFC001133F3C0005742041C831EF30AE000000000000000000000000000000000000000000000069734A5D23485319CE4401F799D4793E3800056C033455A04650060000000000000000000000000000000000000000000000A905C6FC1010591CCE6401FF70C98DBC38000DEB8037CEAEE6E0060,
		ram_block1a_123.mem_init1 = 2048'h0E60002C45713D0182783048000000000000000000000000000000000000000000002005000018307931E67200F8304BE2670EE0002E478BDD006388B0C0000000000000000000000000000000000000000000000EC8000000B51D30F33200F83F59DE5F1CE000264A8ECCF03D2970F400000000000000000000000000000000000000000000361D000007B64C98733B38783F19D89C3CE00056483C04C00118F25000000000000000000000000000000000000000000000271380001C8066CE733B383C02BC18B83CE000564978E720EDEFCB3C000000000000000000000000000000000000000000001F968000171E06CC7B39183E0520F12078E000465F07,
		ram_block1a_123.mem_init2 = 2048'h07C3C3700064639FC01AD4BF02834F95C1FC0000000000000000000000000000000000000000000031B200001CB0890F8CCC07C1C398005CE73EC01D34B807B9CF10A1E800000000000000000000000000000000000000000000103100000DF085878C4C01E0E39312F8C67E4014B6B20DC4DA0066420000000000000000000000000000000000000000000013D300001DF9D7E7866401E066B61DF8C67C0026267A14362C6026C600000000000000000000000000000000000000000000308900001F89F2E3C66600F060476770867000292650199A50B011660000000000000000000000000000000000000000000034F900001DF85263E67600F020CB7271,
		ram_block1a_123.mem_init3 = 2048'h01B2297D66781E0F8D0000103E77FC0D6AFC80392DDA7BE0000000000000000000000000000000000000000000003AF000000312D482F73CFE0F850000101CF7FC1D623E0072D0F78AE000000000000000000000000000000000000000000000206800000D7F977DF3BFFF078140000819C7FC1B370D00A0189A3570000000000000000000000000000000000000000000000AE400000F0F6AC713BE1F838240003039CFF81A957F01DE3FDD215800000000000000000000000000000000000000000000296E0000100BF482193E07C3C020002433DFC01AD5B7022157E90230000000000000000000000000000000000000000000001FF600000C0ABB3F8C8E,
		ram_block1a_123.operation_mode = "single_port",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_byte_enable_mask_width = 1,
		ram_block1a_123.port_a_byte_size = 1,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "clock0",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 122880,
		ram_block1a_123.port_a_first_bit_number = 3,
		ram_block1a_123.port_a_last_address = 131071,
		ram_block1a_123.port_a_logical_ram_depth = 160000,
		ram_block1a_123.port_a_logical_ram_width = 8,
		ram_block1a_123.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_123.power_up_uninitialized = "false",
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk0_output_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "../../RAM/image.mif",
		ram_block1a_124.init_file_layout = "port_a",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'h73267C028BA800000000000000000000000000000000000000000000066000001D7D11E3F8F87FC0040000E007E00064E50A0C67D4040AA80000000000000000000000000000000000000000000007FFEB001A3000E1FC3E7FC0080F81E00FC000646B30C3A9DCEE0EDC00000000000000000000000000000000000000000000143088A4FBC700E07C3F3FC013E360F00FC000646BA10C288AA008D0000000000000000000000000000000000000000000001F9FF66600F380F07C1C3FE0A78218701F800064EBA3022EE96E004000000000000000000000000000000000000000000000002B6E6F557200703C1E3FE04F2DDF383F8000E4D39DE89647BF8040,
		ram_block1a_124.mem_init1 = 2048'h01E00036787B39019EC83020000000000000000000000000000000000000000000002A2100000738070FE1F1FF003F8C1E1F01E000347AED1F001968B02C00000000000000000000000000000000000000000000278D00000283030FF0F1FF003F9E3E3F03E0003472F86E000691701400000000000000000000000000000000000000000000037D00001E4C0387F0F8FF803F9E387C03E0006472DD1E302A30F20400000000000000000000000000000000000000000000365680001A4D61C1F0F8FFC0033FF87803E0006473F0B282280D4B3C0000000000000000000000000000000000000000000004F58000045E01C3F8F8FFC00620F0E007E0007465CB,
		ram_block1a_124.mem_init2 = 2048'hF803FC80005BE07FC01C993B07390F9DC048000000000000000000000000000000000000000000003A64000006A3F8FF83C3F801FC5800A3E0FEC019B93E05458F28C01000000000000000000000000000000000000000000000213300000655FC7F83C3FE00FC190C07C1FE40193B360663F650500200000000000000000000000000000000000000000000371100001E05AE1F81E3FE007939FF07C1FC003B3B740FBA1D40119E000000000000000000000000000000000000000000000EF4000016758E1FC1E1FF007F981F0F81F000323B781182DF703116000000000000000000000000000000000000000000001E95000010368E1FE1F1FF003F0C0E0F,
		ram_block1a_124.mem_init3 = 2048'h0203E7019E07E00FF200001FFE0FFC0E4CDA80286558C8000000000000000000000000000000000000000000000027740000031B33830F03000FFA80001FFC0FFC1E4CD80072D0728200000000000000000000000000000000000000000000002AA000000C1E0CFE0F800007FEC00017F83FFC1C59DA006FF8783510000000000000000000000000000000000000000000002B9C00000C0A66380F81E003FD80002FF83FF81CD9BB00C7FBFF3068000000000000000000000000000000000000000000000AAE0000180AF3820701F803FFA0001BF03FC01C9933017EEFEF0170000000000000000000000000000000000000000000002A260000020BF8FF8381,
		ram_block1a_124.operation_mode = "single_port",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_byte_enable_mask_width = 1,
		ram_block1a_124.port_a_byte_size = 1,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "clock0",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 122880,
		ram_block1a_124.port_a_first_bit_number = 4,
		ram_block1a_124.port_a_last_address = 131071,
		ram_block1a_124.port_a_logical_ram_depth = 160000,
		ram_block1a_124.port_a_logical_ram_width = 8,
		ram_block1a_124.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_124.power_up_uninitialized = "false",
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk0_output_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "../../RAM/image.mif",
		ram_block1a_125.init_file_layout = "port_a",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'h01527FFA7040000000000000000000000000000000000000000000001B758000110B001FF807FFFFF800001FFFE00078F97C3B3047F8F158000000000000000000000000000000000000000000001B60AD001306001FFC01FFFFF000001FFFC00078734C9BBA5731F538000000000000000000000000000000000000000000001F4BCF243305081FFC00FFFFE01F800FFFC000787359C3B822E7F13000000000000000000000000000000000000000000000132088480E35880FFC03FFFFC07FE00FFF800078F35BF81E10BFF9A80000000000000000000000000000000000000000000017E4FECFAB05040FFC01FFFF80CDA007FF8000F8E37D39EE57ABF9A8,
		ram_block1a_125.mem_init1 = 2048'hFFE000387E7526FE6EC7CFF4000000000000000000000000000000000000000000003F640000160C80FFE00FFFFFC00FFE00FFE000387CE0E0FFE8674FF400000000000000000000000000000000000000000000398900000C8640FFF00FFFFFC01FFE00FFE000387CE0D1FFEB368FEC0000000000000000000000000000000000000000000020E900000BCB007FF007FFFFC01FF803FFE000787CC1ADFFDFDB0DEC000000000000000000000000000000000000000000002596800016FB403FF007FFFFFC3FF807FFE000787DCF819BF7F834D4000000000000000000000000000000000000000000001CFE80001E29003FF807FFFFF820F01FFFE0007879BF,
		ram_block1a_125.mem_init2 = 2048'hFFFC000000001FFFC01F1E3904C080623FB4000000000000000000000000000000000000000000000EC4000014BF07FF803FFFFE001000001FFEC01E3E3A007C00C71FFC0000000000000000000000000000000000000000000009F70000141B03FF803FFFFF001868003FFE401E3C3207FFF18F8FFE000000000000000000000000000000000000000000002FD400001C0B01FF801FFFFF803FFF003FFC003C3C700743FC5FCE62000000000000000000000000000000000000000000003BC500000C0A01FFC01FFFFF801FFF007FF0003C3C74167CDFCFCEE2000000000000000000000000000000000000000000002BE40000060A81FFE00FFFFFC00FFE00,
		ram_block1a_125.mem_init3 = 2048'h03E3E0FE01FFFFF00080000001FFFC0F8F198009E22729E0000000000000000000000000000000000000000000003FE0000000EBF07C00FFFFF00000000003FFFC1F8F190052D00C71C0000000000000000000000000000000000000000000003E9A00000BE7FC00007FFFF80040000007FFFC1F9E1900200004CAF0000000000000000000000000000000000000000000003EBE000003F79E00007FFFFC0040002007FFF81F1E3901400000CF98000000000000000000000000000000000000000000003EAC000017F70F8200FFFFFC002000000FFFC01F1E3002000010FF88000000000000000000000000000000000000000000003EA4000017F707FF807F,
		ram_block1a_125.operation_mode = "single_port",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_byte_enable_mask_width = 1,
		ram_block1a_125.port_a_byte_size = 1,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "clock0",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 122880,
		ram_block1a_125.port_a_first_bit_number = 5,
		ram_block1a_125.port_a_last_address = 131071,
		ram_block1a_125.port_a_logical_ram_depth = 160000,
		ram_block1a_125.port_a_logical_ram_width = 8,
		ram_block1a_125.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_125.power_up_uninitialized = "false",
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk0_output_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "../../RAM/image.mif",
		ram_block1a_126.init_file_layout = "port_a",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'hF3124FFDFFF80000000000000000000000000000000000000000000018600000090E3FFFF800000000000000001FFF80FEFFFB3077FFFFF80000000000000000000000000000000000000000000018682F000B060FFFFC00000000000000003FFF807CFF3BB8773FFBF8000000000000000000000000000000000000000000001C704FA02B070FFFFC00000000000000003FFF807CFE3FB8223FFFF0000000000000000000000000000000000000000000001FC07FCFFE3787FFFC00000000000000007FFF80FCFC3FFE003FFFE0000000000000000000000000000000000000000000001FC001F01F0787FFFC000000000D8000007FFF00FCFE991E47A3FFE8,
		ram_block1a_126.mem_init1 = 2048'h001FFFC07F8D3FFFF13FFFFC00000000000000000000000000000000000000000000385B0000080C7FFFE0000000000FFE00001FFFC07F1FFFFFF79FFFFC000000000000000000000000000000000000000000003AD3000014867FFFF0000000001FFE00001FFFC07F1F3FFFF7CFFFFC000000000000000000000000000000000000000000003C92000017CF3FFFF0000000001FF800001FFF807F3E7FFFE7E7FFFC000000000000000000000000000000000000000000003BE8800008CE7FFFF0000000003FF800001FFF807E3C739BCFF3FFEC000000000000000000000000000000000000000000001CF98000080E1FFFF80000000020F000001FFF807E7C,
		ram_block1a_126.mem_init2 = 2048'h00000010000000003FE01FC703FFFFFFFFFC0000000000000000000000000000000000000000000038C800001CBFFFFF800000000010000000013FE03FC60783FFFFFFFC0000000000000000000000000000000000000000000039FB00001C1FFFFF800000000018F0000001BFE03FCE00000FFFFFFE000000000000000000000000000000000000000000003FDA0000040FFFFF80000000003FFF000003FFC03F8C18FC03BFFFFC0000000000000000000000000000000000000000000038CB0000040EFFFFC0000000001FFF00000FFFC03F8C1FFF203FFFFE0000000000000000000000000000000000000000000038CB0000080EFFFFE0000000000FFE00,
		ram_block1a_126.mem_init3 = 2048'h03E3E0000000000000000000000003F00FE700361FFFF7C0000000000000000000000000000000000000000000003FFC000003FBF0000000000000000000000003E00FE7006D2FFFFFC000000000000000000000000000000000000000000000389600000FFFFC000000000000400000000003E01FE700DFFFFFFFF000000000000000000000000000000000000000000000389200000FFFFE000000000000000020000007E01FC700BFFFFFFFF800000000000000000000000000000000000000000000388200001FFFFF82000000000020000000003FE01FCE01FFFFFFFFF800000000000000000000000000000000000000000000388A00001FFFFFFF8000,
		ram_block1a_126.operation_mode = "single_port",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_byte_enable_mask_width = 1,
		ram_block1a_126.port_a_byte_size = 1,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "clock0",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 122880,
		ram_block1a_126.port_a_first_bit_number = 6,
		ram_block1a_126.port_a_last_address = 131071,
		ram_block1a_126.port_a_logical_ram_depth = 160000,
		ram_block1a_126.port_a_logical_ram_width = 8,
		ram_block1a_126.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_126.power_up_uninitialized = "false",
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[15]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk0_output_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "../../RAM/image.mif",
		ram_block1a_127.init_file_layout = "port_a",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'h0CED80000004000000000000000000000000000000000000000000000798800006F1200007FFFFFFFFFFFFFFFFFFFFFF000004CF880000040000000000000000000000000000000000000000000007906F0004F9100003FFFFFFFFFFFFFFFFFFFFFF8000044788C000040000000000000000000000000000000000000000000003803067C4F8000003FFFFFFFFFFFFFFFFFFFFFF80000047DDC00008000000000000000000000000000000000000000000000000003001C8880003FFFFFFFFFFFFFFFFFFFFFF00000001FFC00018000000000000000000000000000000000000000000000000000000F8800003FFFFFFFFF27FFFFFFFFFFF00000601B85C0018,
		ram_block1a_127.mem_init1 = 2048'hFFFFFFFF80032000000000000000000000000000000000000000000000000000000007B0000007F280001FFFFFFFFFF001FFFFFFFFFF80000000000000000000000000000000000000000000000000000000000007300000037900000FFFFFFFFFE001FFFFFFFFFF80000000000000000000000000000000000000000000000000000000000003010000003140000FFFFFFFFFE007FFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000018000073140000FFFFFFFFFC007FFFFFFFFFF80000C6400000000000000000000000000000000000000000000000000000300800007F1200007FFFFFFFFDF0FFFFFFFFFFF8000,
		ram_block1a_127.mem_init2 = 2048'hFFFFFFF0007FFFFFFFFFE0010400000000000000000000000000000000000000000000000000000007320000034000007FFFFFFFFFE800FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000601000003E000007FFFFFFFFFE7FFFFFFFFFFFFC000080000000002000000000000000000000000000000000000000000000021000003F000007FFFFFFFFFC000FFFFFFFFFFC002100000000002000000000000000000000000000000000000000000000730000003F100003FFFFFFFFFE000FFFFFFFFFFC000000000000002000000000000000000000000000000000000000000000730000007F000001FFFFFFFFFF001FF,
		ram_block1a_127.mem_init3 = 2048'h00141FFFFFFFFFFFFF80001FFFFFFFFFF000802000000020000000000000000000000000000000000000000000000002000004040FFFFFFFFFFFFF80001FFFFFFFFFF0000040000000200000000000000000000000000000000000000000000007600000000003FFFFFFFFFFFFC0001FFFFFFFFFE0000080000000100000000000000000000000000000000000000000000007600000000001FFFFFFFFFFFFC0003FFFFFFFFFE00001000000000800000000000000000000000000000000000000000000077000000000007DFFFFFFFFFFE0003FFFFFFFFFE0010200000000000000000000000000000000000000000000000000000007700000000000007FFF,
		ram_block1a_127.operation_mode = "single_port",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_byte_enable_mask_width = 1,
		ram_block1a_127.port_a_byte_size = 1,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "clock0",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 122880,
		ram_block1a_127.port_a_first_bit_number = 7,
		ram_block1a_127.port_a_last_address = 131071,
		ram_block1a_127.port_a_logical_ram_depth = 160000,
		ram_block1a_127.port_a_logical_ram_width = 8,
		ram_block1a_127.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_127.power_up_uninitialized = "false",
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_128portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "ena0",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.clk0_output_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.init_file = "../../RAM/image.mif",
		ram_block1a_128.init_file_layout = "port_a",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mem_init0 = 2048'h0000143C0000000FADAC2C620FDA580000083996FAA6DB6980007D5A6000000000000000000000000000000000000000000000001E240000000ED3245C229F801000001A7FC7860A626F80003BD3580000000000000000000000000000000000000000000000206400000008CA19317982714D00000EC1BDF174C3CB80036D63020000000000000000000000000000000000000000000000007C000000092CEF2A674A6D160000101EBA3B7222BC0007BA8B9D800000000000000000000000000000000000000000000030D4000000E0713AD384DB1D6E0000197F297B11D36E80038203FDC00000000000000000000000000000000000000000000007980000,
		ram_block1a_128.mem_init1 = 2048'h000000000000000000000000000155B2B2BA70D290000003409D4A089E25C00000000000000000000000000000000000000000000000000000000000000000019524E8CAF1B116000007EC22C03B169BE000000000000000000000000000000000000000000000000000000000600000000745CEF45D822B6400000633EE2E2764A9800000000000000000000000000000000000000000000000000000000360000000058E7BBB251CA92E00000BEE04B4B9198D0000000000000000000000000000000000000000000000000000000016C0000000051B23A9A01EEE8A0000066A59B01BB1D30000189A00000000000000000000000000000000000000000000,
		ram_block1a_128.mem_init2 = 2048'h000000000000000000000000000000000000001BBE8992C0B1496000000508A65FA09F5E0000000000000000000000000000000000000000000000000000000000000000001AEADDC0F7D0C48000000037D71814AD4920000000000000000000000000000000000000000000000000000000000000000003087529CEF43620000007B60BD008AFCA600000000000000000000000000000000000000000000000000000000000000000098EA2547F9C2CAC00000CF6B3F85974BBA0000000000000000000000000000000000000000000000000000000000000000018E62A0DF23CDD48000007FE93423E044F6000000000000000000000000000000000000000,
		ram_block1a_128.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000024B4801EBD8FB5C00000431143DD869EDE000000000000000000000000000000000000000000000000000000000000000000EFA0AC243D6C2EC000002F6708CA46D6480000000000000000000000000000000000000000000000000000000000000000000E5295A8E0A01400000064741877FE76D400000000000000000000000000000000000000000000000000000000000000000075E8340FA1ECC700000042DFECECF5912E0000000000000000000000000000000000000000000000000000000000000000006F917561E6DE5E00000070AC71062A6B20000000000000000000000000000,
		ram_block1a_128.operation_mode = "single_port",
		ram_block1a_128.port_a_address_width = 13,
		ram_block1a_128.port_a_byte_enable_mask_width = 1,
		ram_block1a_128.port_a_byte_size = 1,
		ram_block1a_128.port_a_data_out_clear = "none",
		ram_block1a_128.port_a_data_out_clock = "clock0",
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 131072,
		ram_block1a_128.port_a_first_bit_number = 0,
		ram_block1a_128.port_a_last_address = 139263,
		ram_block1a_128.port_a_logical_ram_depth = 160000,
		ram_block1a_128.port_a_logical_ram_width = 8,
		ram_block1a_128.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_128.power_up_uninitialized = "false",
		ram_block1a_128.ram_block_type = "AUTO",
		ram_block1a_128.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_129portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "ena0",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.clk0_output_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.init_file = "../../RAM/image.mif",
		ram_block1a_129.init_file_layout = "port_a",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mem_init0 = 2048'h0000068C0000000BFF337A3F5FA8B400001DBD215D88C7A500004D6EC0000000000000000000000000000000000000000000000015700000000DBF87F841A455CE00000D38A3461598C10000712558000000000000000000000000000000000000000000000039EC0000000CABDF4958B87B3700000849820F60F68880007AB7B2000000000000000000000000000000000000000000000002CC0000000B5FF127479377710000078B8EF56CD8D00006B541A080000000000000000000000000000000000000000000000F58000000A5E060FFD3736920000016CA5386FB7713000460FB70400000000000000000000000000000000000000000000031280000,
		ram_block1a_129.mem_init1 = 2048'h0000000000000000000000000002849DE382C715BC00000B3FB8C70DF429A0000000000000000000000000000000000000000000000000000000000000000002C3DAB344A7D94E0000066371CEE310EB2000000000000000000000000000000000000000000000000000000000600000000037F3893A244928000002C1DF1A353D898000000000000000000000000000000000000000000000000000000007D8000000035FAFC0421934C20000180B92B774DF4E000000000000000000000000000000000000000000000000000000001C1000000001CE404D7D1F4C280000038CD84BA83DAC80001A5200000000000000000000000000000000000000000000,
		ram_block1a_129.mem_init2 = 2048'h0000000000000000000000000000000000000016539F3D528EB7900000050A8475685251A000000000000000000000000000000000000000000000000000000000000000001EF902EC30093F2800000351A55727880920000000000000000000000000000000000000000000000000000000000000000006D88CBA4F1E26280000005B14274F0C702000000000000000000000000000000000000000000000000000000000000000000158D95CB0B399CC00000D2C6537818D64A0000000000000000000000000000000000000000000000000000000000000000019D3B6832E9DED24000003F19530C03C310000000000000000000000000000000000000000,
		ram_block1a_129.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000E11A493EF6270A4000004FBECC99BFD672000000000000000000000000000000000000000000000000000000000000000000225DE286D91F7F4000005F2A7B928611A2000000000000000000000000000000000000000000000000000000000000000000C9B3EB91AA575000000035BBE9B6EFFB2A000000000000000000000000000000000000000000000000000000000000000000C631DC2F6C1AF1C0000046054CC92845620000000000000000000000000000000000000000000000000000000000000000007841C95E84D32500000004D94DC4044924000000000000000000000000000,
		ram_block1a_129.operation_mode = "single_port",
		ram_block1a_129.port_a_address_width = 13,
		ram_block1a_129.port_a_byte_enable_mask_width = 1,
		ram_block1a_129.port_a_byte_size = 1,
		ram_block1a_129.port_a_data_out_clear = "none",
		ram_block1a_129.port_a_data_out_clock = "clock0",
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 131072,
		ram_block1a_129.port_a_first_bit_number = 1,
		ram_block1a_129.port_a_last_address = 139263,
		ram_block1a_129.port_a_logical_ram_depth = 160000,
		ram_block1a_129.port_a_logical_ram_width = 8,
		ram_block1a_129.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_129.power_up_uninitialized = "false",
		ram_block1a_129.ram_block_type = "AUTO",
		ram_block1a_129.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_130portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "ena0",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.clk0_output_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.init_file = "../../RAM/image.mif",
		ram_block1a_130.init_file_layout = "port_a",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mem_init0 = 2048'h000012AC0000000AF96E171F9FCCAC000014BB6F3F8DB7F4000058112000000000000000000000000000000000000000000000000A440000000EF5561520C7E69A000004FA5EC60488DB0000EFA258000000000000000000000000000000000000000000000013D40000000E117E9438C3825D00000DC45A009BE8AA8001D693B600000000000000000000000000000000000000000000001BD80000000D7D5E3627E38659000009865A0F73FF7D0006AC34AC80000000000000000000000000000000000000000000000380000000A1B260E6B0638E48000011C6D77E10874C001892012F00000000000000000000000000000000000000000000001E120000,
		ram_block1a_130.mem_init1 = 2048'h000000000000000000000000000AABE3448287E6CC00000D10683CF1268EA0000000000000000000000000000000000000000000000000000000000000000001F74245B8C7E27200000820D03E3DA5A7200000000000000000000000000000000000000000000000000000000060000000011342443C38725000000040BEF9C6685800000000000000000000000000000000000000000000000000000000073800000000DA9209A41E3974000008897173F94B3B800000000000000000000000000000000000000000000000000000001F5000000004DB231A1E1F88BA0000068A37C78D6A7880001F5300000000000000000000000000000000000000000000,
		ram_block1a_130.mem_init2 = 2048'h00000000000000000000000000000000000000179DE63FE1203A4000000489928A0864B360000000000000000000000000000000000000000000000000000000000000000011036934B0035700000004B09310C1F0BB80000000000000000000000000000000000000000000000000000000000000000013A6316B401FD77C0000013932303337262000000000000000000000000000000000000000000000000000000000000000001D0F56AC6F5FD16400000DE2133002EDDC00000000000000000000000000000000000000000000000000000000000000000014B23BA51EDD09A0000005E07F0C00D616C000000000000000000000000000000000000000,
		ram_block1a_130.mem_init3 = 2048'h0000000000000000000000000000000000000000000000000009A5CC0D7F178078000007D40BD8D7CFEB6000000000000000000000000000000000000000000000000000000000000000000FA44277A117B2F8000007D6EFF868602B6000000000000000000000000000000000000000000000000000000000000000000B97C70CE7D6335C0000028DBE8F73E4DE40000000000000000000000000000000000000000000000000000000000000000006F9D2E8EEA0882C000003560698C40D9EE00000000000000000000000000000000000000000000000000000000000000000099E7A95AB837B30000005345E5A21488CC000000000000000000000000000,
		ram_block1a_130.operation_mode = "single_port",
		ram_block1a_130.port_a_address_width = 13,
		ram_block1a_130.port_a_byte_enable_mask_width = 1,
		ram_block1a_130.port_a_byte_size = 1,
		ram_block1a_130.port_a_data_out_clear = "none",
		ram_block1a_130.port_a_data_out_clock = "clock0",
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 131072,
		ram_block1a_130.port_a_first_bit_number = 2,
		ram_block1a_130.port_a_last_address = 139263,
		ram_block1a_130.port_a_logical_ram_depth = 160000,
		ram_block1a_130.port_a_logical_ram_width = 8,
		ram_block1a_130.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_130.power_up_uninitialized = "false",
		ram_block1a_130.ram_block_type = "AUTO",
		ram_block1a_130.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_131portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "ena0",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.clk0_output_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.init_file = "../../RAM/image.mif",
		ram_block1a_131.init_file_layout = "port_a",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mem_init0 = 2048'h0000094C0000000BA4E28EFFE00F3E000008471F00712555800071C5E0000000000000000000000000000000000000000000000011900000000FACCA8CE0F8071A000008063E39F92D8280003E2D28000000000000000000000000000000000000000000000002280000000FA8C28CF8FC039F0000003C39FFFD4A2F000301CC9A000000000000000000000000000000000000000000000032B80000000ED4C2AEE7FC07990000107E39FF7D554D80053D8CC980000000000000000000000000000000000000000000003D4C000000A666E26E707C0F880000003E30FE1D524880058E9D40000000000000000000000000000000000000000000000029120000,
		ram_block1a_131.mem_init1 = 2048'h0000000000000000000000000009787D827D07F8F40000090FE7FFFE38CDA00000000000000000000000000000000000000000000000000000000000000000004F3C837F07FC7A0000081FCFFE3E3934600000000000000000000000000000000000000000000000000000000060000000054F3C837FC07C720000083F81F807B16C8000000000000000000000000000000000000000000000000000000002A800000005867C8767E03E76000010770FF00192520000000000000000000000000000000000000000000000000000000010280000000186E286FFE00F3C00001A760FC071B2AE80001B4D00000000000000000000000000000000000000000000,
		ram_block1a_131.mem_init2 = 2048'h00000000000000000000000000000000000000169F87FBA7DFC3E80000050871F04D56A320000000000000000000000000000000000000000000000000000000000000000012BB5613B00367E8000004F070EFF92AD280000000000000000000000000000000000000000000000000000000000000000016D593A4C01FE780000001F8F1CFFFDD518000000000000000000000000000000000000000000000000000000000000000001CE4CF43E01FE19C00000DE1F0CFFF17406000000000000000000000000000000000000000000000000000000000000000001DF1BCC3011DF1D8000009EFF0FFFF1B268000000000000000000000000000000000000000,
		ram_block1a_131.mem_init3 = 2048'h0000000000000000000000000000000000000000000000000003837252A9D0FEC40000048C0FE5276AAF60000000000000000000000000000000000000000000000000000000000000000001D48ACD7E363288000002AEE8339072FF8000000000000000000000000000000000000000000000000000000000000000000873C1683954B2B0000007C676E683F3EC60000000000000000000000000000000000000000000000000000000000000000005FE0FDA42B577580000042FD51CE01848A00000000000000000000000000000000000000000000000000000000000000000039BCEFF5576853000000603DD83426E130000000000000000000000000000,
		ram_block1a_131.operation_mode = "single_port",
		ram_block1a_131.port_a_address_width = 13,
		ram_block1a_131.port_a_byte_enable_mask_width = 1,
		ram_block1a_131.port_a_byte_size = 1,
		ram_block1a_131.port_a_data_out_clear = "none",
		ram_block1a_131.port_a_data_out_clock = "clock0",
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 131072,
		ram_block1a_131.port_a_first_bit_number = 3,
		ram_block1a_131.port_a_last_address = 139263,
		ram_block1a_131.port_a_logical_ram_depth = 160000,
		ram_block1a_131.port_a_logical_ram_width = 8,
		ram_block1a_131.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_131.power_up_uninitialized = "false",
		ram_block1a_131.ram_block_type = "AUTO",
		ram_block1a_131.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_132portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "ena0",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.clk0_output_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.init_file = "../../RAM/image.mif",
		ram_block1a_132.init_file_layout = "port_a",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mem_init0 = 2048'h000000180000000B9C1CFE00000FC200001FFF00FFFE399B8000663000000000000000000000000000000000000000000000000000100000000F9C3CFC1F0007E400001FFE01FFFE31118000C7DF18000000000000000000000000000000000000000000000001D80000000F983CFC070003E100001FFC07FFFE733D8001BFFF8E00000000000000000000000000000000000000000000002ED40000000FCC3CDE180007E700000FFE07FF7E666F8006439CE780000000000000000000000000000000000000000000002B80000000E7EE1C9E0F800FF700000FFE0FFE1E646A8011FE3C6A800000000000000000000000000000000000000000000026DC0000,
		ram_block1a_132.mem_init1 = 2048'h00000000000000000000000000077801FE0007FF0000000EFFE000003F0F200000000000000000000000000000000000000000000000000000000000000000043F00FF0007FF8600000FFFC001C03E38E00000000000000000000000000000000000000000000000000000000060000000013F00FF00007F8C00000FFF8007F83E7080000000000000000000000000000000000000000000000000000000043800000001BE00FF18003F8A00000FFF000FFE1C6200000000000000000000000000000000000000000000000000000000182800000001BE1CFE00000FC200001DFE003FFE3CCE800018BA00000000000000000000000000000000000000000000,
		ram_block1a_132.mem_init2 = 2048'h000000000000000000000000000000000000001D9F4FF807FFFC00000007F7F000719CC340000000000000000000000000000000000000000000000000000000000000000015A6B00FB00378080000070FF00001D8E2400000000000000000000000000000000000000000000000000000000000000000020A8FDFC01FF80400000607F00000106620000000000000000000000000000000000000000000000000000000000000000009E5C07FE01FFE0400000A1FF00000066DE000000000000000000000000000000000000000000000000000000000000000001AD040FF001DFE040000061FF000001FC12000000000000000000000000000000000000000,
		ram_block1a_132.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000070199817CE1FF74000006FC0FF90796072000000000000000000000000000000000000000000000000000000000000000000A0FADFDF5213378000007FEEFCE006AB9C0000000000000000000000000000000000000000000000000000000000000000008E8BEC4F96133F4000004C006E603EEF24000000000000000000000000000000000000000000000000000000000000000000CE6DFE66AC6FF74000007E024130002D2E00000000000000000000000000000000000000000000000000000000000000000089D611C4E7B7EC0000001FFDC107C66E00000000000000000000000000000,
		ram_block1a_132.operation_mode = "single_port",
		ram_block1a_132.port_a_address_width = 13,
		ram_block1a_132.port_a_byte_enable_mask_width = 1,
		ram_block1a_132.port_a_byte_size = 1,
		ram_block1a_132.port_a_data_out_clear = "none",
		ram_block1a_132.port_a_data_out_clock = "clock0",
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 131072,
		ram_block1a_132.port_a_first_bit_number = 4,
		ram_block1a_132.port_a_last_address = 139263,
		ram_block1a_132.port_a_logical_ram_depth = 160000,
		ram_block1a_132.port_a_logical_ram_width = 8,
		ram_block1a_132.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_132.power_up_uninitialized = "false",
		ram_block1a_132.ram_block_type = "AUTO",
		ram_block1a_132.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_133portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "ena0",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.clk0_output_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.init_file = "../../RAM/image.mif",
		ram_block1a_133.init_file_layout = "port_a",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mem_init0 = 2048'h00000FE40000000B83FF01FFFFF00000001000FFFFFFC1E08000600FC000000000000000000000000000000000000000000000001FE80000000F83FF03FFFFF80000001001FFFFFFC1E080000000F800000000000000000000000000000000000000000000001FE40000000F87FF03FFFFFC0100001003FFFFFF83CC800300007A000000000000000000000000000000000000000000000038800000000FC3FF01FFFFF80000001001FFFF7F878C800400031F80000000000000000000000000000000000000000000003F94000000A7E1FF01FFFFF00000001001FFFE1F87890009810385C0000000000000000000000000000000000000000000003FE60000,
		ram_block1a_133.mem_init1 = 2048'h000000000000000000000000000707FE01FFF80000000000001FFFFFC00E6000000000000000000000000000000000000000000000000000000000000000000000FF00FFF80002000000003FFFFFC03FA000000000000000000000000000000000000000000000000000000000600000000100FF00FFFF8000000000007FFFFFC07F8000000000000000000000000000000000000000000000000000000003D80000000181FF00FFFFC00000001000FFFFFFE07D000000000000000000000000000000000000000000000000000000001FC80000000181FF01FFFFF00000001001FFFFFFC0F180001FF800000000000000000000000000000000000000000000,
		ram_block1a_133.mem_init2 = 2048'h000000000000000000000000000000000000001861BFF818000000000000000FFF81E503200000000000000000000000000000000000000000000000000000000000000000184070004FFC8008000000000FFFFE17020000000000000000000000000000000000000000000000000000000000000000000A0180003FE00004000000000FFFFFE18620000000000000000000000000000000000000000000000000000000000000000001C43F801FE00000000008000FFFFFF877E00000000000000000000000000000000000000000000000000000000000000000104FFF00FFE20000000008000FFFFFE005A000000000000000000000000000000000000000,
		ram_block1a_133.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000080199BECBFD000C00000703F000F800E0E000000000000000000000000000000000000000000000000000000000000000000C02F002C33DCC00000007011001FF91380000000000000000000000000000000000000000000000000000000000000000000C068003C77DCC080000033FF919FC1501A000000000000000000000000000000000000000000000000000000000000000000800C0015AFD008C000003E0041FFFF5216000000000000000000000000000000000000000000000000000000000000000000C61DFE3A079FFF00000040023E07F93004000000000000000000000000000,
		ram_block1a_133.operation_mode = "single_port",
		ram_block1a_133.port_a_address_width = 13,
		ram_block1a_133.port_a_byte_enable_mask_width = 1,
		ram_block1a_133.port_a_byte_size = 1,
		ram_block1a_133.port_a_data_out_clear = "none",
		ram_block1a_133.port_a_data_out_clock = "clock0",
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 131072,
		ram_block1a_133.port_a_first_bit_number = 5,
		ram_block1a_133.port_a_last_address = 139263,
		ram_block1a_133.port_a_logical_ram_depth = 160000,
		ram_block1a_133.port_a_logical_ram_width = 8,
		ram_block1a_133.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_133.power_up_uninitialized = "false",
		ram_block1a_133.ram_block_type = "AUTO",
		ram_block1a_133.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_134portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "ena0",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.clk0_output_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.init_file = "../../RAM/image.mif",
		ram_block1a_134.init_file_layout = "port_a",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mem_init0 = 2048'h00000FF80000000B800000000000000000000000000001FF80007FFFC000000000000000000000000000000000000000000000001FF80000000F800000000000000000000000000001FF80007FFFF000000000000000000000000000000000000000000000001FFC0000000F800000000000010000000000000003F38003FFFFFA0000000000000000000000000000000000000000000000389C0000000FC00000000000000000000000008007F38007FFFFFF8000000000000000000000000000000000000000000000399C000000A7E0000000000000000000000001E007F7001E7FFFFF80000000000000000000000000000000000000000000003FFE0000,
		ram_block1a_134.mem_init1 = 2048'h00000000000000000000000000070000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000003FA00000000000000000000000000000000000000000000000000000000060000000010000000000000200000000000000007F8000000000000000000000000000000000000000000000000000000003F8000000018000000000000000000000000000007F000000000000000000000000000000000000000000000000000000001FF800000001800000000000000000000000000000FF80001FFB00000000000000000000000000000000000000000000,
		ram_block1a_134.mem_init2 = 2048'h000000000000000000000000000000000000001FFE7FF80000000000000000000001FBFCC000000000000000000000000000000000000000000000000000000000000000001FFFF00000000008000000000000001FFDC000000000000000000000000000000000000000000000000000000000000000001DFF8000000000000000000000000001F9E000000000000000000000000000000000000000000000000000000000000000001E240000000000000000080000000000782000000000000000000000000000000000000000000000000000000000000000001FC00000000000000000000000000000064000000000000000000000000000000000000000,
		ram_block1a_134.mem_init3 = 2048'h000000000000000000000000000000000000000000000000000FFE667F37FDFFFC000007FFFFFFFFFF1FE000000000000000000000000000000000000000000000000000000000000000000FFF7FFF3F3DFFF8000003FFFFFFFFFFC7E000000000000000000000000000000000000000000000000000000000000000000FFF7FFF3F7DFFF8000003FFFFFFFFFBFFC000000000000000000000000000000000000000000000000000000000000000000FFF3FFFBAFDFFF8000003E0041FFFFBFFE000000000000000000000000000000000000000000000000000000000000000000FFE3FFFE079FFF00000040000007FF9FFC000000000000000000000000000,
		ram_block1a_134.operation_mode = "single_port",
		ram_block1a_134.port_a_address_width = 13,
		ram_block1a_134.port_a_byte_enable_mask_width = 1,
		ram_block1a_134.port_a_byte_size = 1,
		ram_block1a_134.port_a_data_out_clear = "none",
		ram_block1a_134.port_a_data_out_clock = "clock0",
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 131072,
		ram_block1a_134.port_a_first_bit_number = 6,
		ram_block1a_134.port_a_last_address = 139263,
		ram_block1a_134.port_a_logical_ram_depth = 160000,
		ram_block1a_134.port_a_logical_ram_width = 8,
		ram_block1a_134.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_134.power_up_uninitialized = "false",
		ram_block1a_134.ram_block_type = "AUTO",
		ram_block1a_134.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[16]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_135portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[16]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "ena0",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.clk0_output_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.init_file = "../../RAM/image.mif",
		ram_block1a_135.init_file_layout = "port_a",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mem_init0 = 2048'h000010040000000C7FFFFFFFFFFFFE00001FFFFFFFFFFE00000040002000000000000000000000000000000000000000000000000004000000087FFFFFFFFFFFFE00001FFFFFFFFFFE00000080000800000000000000000000000000000000000000000000002000000000087FFFFFFFFFFFFF00001FFFFFFFFFFC00000200000600000000000000000000000000000000000000000000000760000000083FFFFFFFFFFFFF00001FFFFFFFFFF800000000000080000000000000000000000000000000000000000000000660000000E01FFFFFFFFFFFFF00001FFFFFFFFFF8008010000000400000000000000000000000000000000000000000000000020000,
		ram_block1a_135.mem_init1 = 2048'h0000000000000000000000000008FFFFFFFFFFFFFC00000FFFFFFFFFFFF020000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE00000FFFFFFFFFFFC060000000000000000000000000000000000000000000000000000000006000000006FFFFFFFFFFFFFE00000FFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000408000000067FFFFFFFFFFFFE00001FFFFFFFFFFF80800000000000000000000000000000000000000000000000000000001000000000067FFFFFFFFFFFFE00001FFFFFFFFFFF000000100700000000000000000000000000000000000000000000,
		ram_block1a_135.mem_init2 = 2048'h0000000000000000000000000000000000000010000007FFFFFFF8000007FFFFFFFE000020000000000000000000000000000000000000000000000000000000000000000010000FFFFFFFFFF0000007FFFFFFFFE00020000000000000000000000000000000000000000000000000000000000000000010007FFFFFFFFFFC000007FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000101BFFFFFFFFFFFC00000FFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000103FFFFFFFFFFFFC00000FFFFFFFFFFFF82000000000000000000000000000000000000000,
		ram_block1a_135.mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000200000000040000000000002000000000000000000000000000000000000000000000000000000000000000000000000000C20004000004000000000000200000000000000000000000000000000000000000000000000000000000000000000000000082000400000400000000000020000000000000000000000000000000000000000000000000000000000000000000000000050200040000041FFBE0000000200000000000000000000000000000000000000000000000000000000000000000000000001F860008000003FFFFFF8000000000000000000000000000000000,
		ram_block1a_135.operation_mode = "single_port",
		ram_block1a_135.port_a_address_width = 13,
		ram_block1a_135.port_a_byte_enable_mask_width = 1,
		ram_block1a_135.port_a_byte_size = 1,
		ram_block1a_135.port_a_data_out_clear = "none",
		ram_block1a_135.port_a_data_out_clock = "clock0",
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 131072,
		ram_block1a_135.port_a_first_bit_number = 7,
		ram_block1a_135.port_a_last_address = 139263,
		ram_block1a_135.port_a_logical_ram_depth = 160000,
		ram_block1a_135.port_a_logical_ram_width = 8,
		ram_block1a_135.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_135.power_up_uninitialized = "false",
		ram_block1a_135.ram_block_type = "AUTO",
		ram_block1a_135.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_136portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "ena0",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.clk0_output_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.init_file = "../../RAM/image.mif",
		ram_block1a_136.init_file_layout = "port_a",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000E28CA250515AF4000004F854A3583E1840000000000000000000000000000000000000000000000000000000000000000006EAFE196AFC5C160000003DEE3FED111B0000000000000000000000000000000000000000000000000000000000000000000219C5DA659C8F9A0000028979A12AD68EC000000000000000000000000000000000000000000000000000000000000000000B162EA7475F1B4E00000691CCF65939124000000000000000000000000000000000000000000000000000000000000000000BCC26FD704AC1DC000006EA2425FB4AF08000000000000000,
		ram_block1a_136.mem_init1 = 2048'h3AC9D4E6800000000000000000000000000000000000000000000000000000000000000000035967C9E6300B9400000E97575B111A87C0000000000000000000000000000000000000000000000000000000000000000005D1CD03E416633A000000BD66DCC1A2F900000000000000000000000000000000000000000000000000000000000000000001626995C7AA8ECA00000AC814F7C52FADC00000000000000000000000000000000000000000000000000000000000000000044CDF8F9596934E0000029E6D391A554A0000000000000000000000000000000000000000000000000000000000000000000CB7913F46BC42A4000007B410FBE217794000,
		ram_block1a_136.mem_init2 = 2048'h968000213C3FAF7C30DB00000000000000000000000000000000000000000000000000000000000000000002C9200AB6398E960000364AEA52F2865100000000000000000000000000000000000000000000000000000000000000000000F13016A5874BD700000DAB8D613029F200000000000000000000000000000000000000000000000000000000000000000007C3E52BA19CCC64000018CB5C0806780B00000000000000000000000000000000000000000000000000000000000000000002C20AFBEA0D34B40000191DAAB9ADBC070000000000000000000000000000000000000000000000000000000000000000000062D5D33389BD630000052657,
		ram_block1a_136.mem_init3 = 2048'h39BF4F3C8CE6CFC0003E5BC17940BFCF480000000000000000000000000000000000000000000000000000000000000004FF89AD933D2CFEF5800015C4F43B503B21580000000000000000000000000000000000000000000000000000000000000001D39753DD69D2F157C00037085B85BBF16BB00000000000000000000000000000000000000000000000000000000000000000F55170ECFD58A47800002EC7F08D3D9E55800000000000000000000000000000000000000000000000000000000000000000314A016C75EF91D30000229A01FA90E1B28000000000000000000000000000000000000000000000000000000000000000001BC4DF02FD7C53,
		ram_block1a_136.operation_mode = "single_port",
		ram_block1a_136.port_a_address_width = 13,
		ram_block1a_136.port_a_byte_enable_mask_width = 1,
		ram_block1a_136.port_a_byte_size = 1,
		ram_block1a_136.port_a_data_out_clear = "none",
		ram_block1a_136.port_a_data_out_clock = "clock0",
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 139264,
		ram_block1a_136.port_a_first_bit_number = 0,
		ram_block1a_136.port_a_last_address = 147455,
		ram_block1a_136.port_a_logical_ram_depth = 160000,
		ram_block1a_136.port_a_logical_ram_width = 8,
		ram_block1a_136.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_136.power_up_uninitialized = "false",
		ram_block1a_136.ram_block_type = "AUTO",
		ram_block1a_136.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_137portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "ena0",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.clk0_output_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.init_file = "../../RAM/image.mif",
		ram_block1a_137.init_file_layout = "port_a",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000ECBC4877E3F4A64000001A2D0CBDF963E400000000000000000000000000000000000000000000000000000000000000000023B3E1712AFEAF600000336E7F2C41DE04000000000000000000000000000000000000000000000000000000000000000000BEBF084671CC9460000051371ADE2E4430000000000000000000000000000000000000000000000000000000000000000000C34F28EE1B91E52000007E3C3D59AC8DC400000000000000000000000000000000000000000000000000000000000000000057FBA49FAB3B0E8000006578E271D11FE0000000000000000,
		ram_block1a_137.mem_init1 = 2048'hED23C437000000000000000000000000000000000000000000000000000000000000000000001A79EBA7C41F10000009799D338420CAC00000000000000000000000000000000000000000000000000000000000000000038B32A6699C0FA4000001ED5D7A0A91C70000000000000000000000000000000000000000000000000000000000000000000348E674A9C5ED320000014F4BAD94FB574000000000000000000000000000000000000000000000000000000000000000000200EA875717FB2E0000028669ACA6CD6D4000000000000000000000000000000000000000000000000000000000000000000A7FC3AD20EA80300000064EE9A1E31E4D8000,
		ram_block1a_137.mem_init2 = 2048'h53000025A805D788D696000000000000000000000000000000000000000000000000000000000000000000067DB695ACDE6151000021B3C0671EF99500000000000000000000000000000000000000000000000000000000000000000004078D1361736B54000019CF0B99AF66A7000000000000000000000000000000000000000000000000000000000000000000052FFF6B0C74A99F00000FEBF41C1D59F400000000000000000000000000000000000000000000000000000000000000000003012993126C606F000012065A71BBA83600000000000000000000000000000000000000000000000000000000000000000003554096C441D25D00000EB0B2,
		ram_block1a_137.mem_init3 = 2048'h0D27E880BD2C8D60000B84088E9160F1740000000000000000000000000000000000000000000000000000000000000004A878F0357462D7F580002D8DDD78CCC4E2780000000000000000000000000000000000000000000000000000000000000003325793A21572DF2580000E7CFC2148F5A63000000000000000000000000000000000000000000000000000000000000000000AF3EE8485FAA9F9800031C450B42FA13200000000000000000000000000000000000000000000000000000000000000000039B11E22E7C7E92880003993F987EB44830000000000000000000000000000000000000000000000000000000000000000001B58EEB001885A,
		ram_block1a_137.operation_mode = "single_port",
		ram_block1a_137.port_a_address_width = 13,
		ram_block1a_137.port_a_byte_enable_mask_width = 1,
		ram_block1a_137.port_a_byte_size = 1,
		ram_block1a_137.port_a_data_out_clear = "none",
		ram_block1a_137.port_a_data_out_clock = "clock0",
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 139264,
		ram_block1a_137.port_a_first_bit_number = 1,
		ram_block1a_137.port_a_last_address = 147455,
		ram_block1a_137.port_a_logical_ram_depth = 160000,
		ram_block1a_137.port_a_logical_ram_width = 8,
		ram_block1a_137.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_137.power_up_uninitialized = "false",
		ram_block1a_137.ram_block_type = "AUTO",
		ram_block1a_137.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_138portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "ena0",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.clk0_output_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.init_file = "../../RAM/image.mif",
		ram_block1a_138.init_file_layout = "port_a",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000006E070D2C2069080000006CF6B960F29900000000000000000000000000000000000000000000000000000000000000000008C029BE115B1EF6000001F29157B853184000000000000000000000000000000000000000000000000000000000000000000EB0F811FAC98632000006371CDD1B26B8C000000000000000000000000000000000000000000000000000000000000000000D2F9EE1513FDC520000052798521970FB8000000000000000000000000000000000000000000000000000000000000000000F911459C7B802D4000004536A3BBFD3D68000000000000000,
		ram_block1a_138.mem_init1 = 2048'hCB9EBBBF000000000000000000000000000000000000000000000000000000000000000000028A005EF7F29580000002AE13F2E3F1BBC0000000000000000000000000000000000000000000000000000000000000000005D3B39A519B89FA0000082C13B3E53DFEC0000000000000000000000000000000000000000000000000000000000000000003800009F1EA3B5000000B8C91906808EE000000000000000000000000000000000000000000000000000000000000000000058C247DB879E75A00000347C3801AD0DA8000000000000000000000000000000000000000000000000000000000000000000FBFDCC5A295F640000003D01822BCB7D94000,
		ram_block1a_138.mem_init2 = 2048'hF280003786DD099320D70000000000000000000000000000000000000000000000000000000000000000000649E3BEB57B8A8E000035401A7F1873F0000000000000000000000000000000000000000000000000000000000000000000058BBB7C07EF0FE0000013C048ED6AB186000000000000000000000000000000000000000000000000000000000000000000043628B0F9E54D2400000C684FE3F9D2EB00000000000000000000000000000000000000000000000000000000000000000000EB7298CBF5C5A900001ACE15D99FF8A800000000000000000000000000000000000000000000000000000000000000000000F3625477F46427000019EE31,
		ram_block1a_138.mem_init3 = 2048'h0021F9011893CAC0000C2620BE87E621280000000000000000000000000000000000000000000000000000000000000003CD40E1F24BFAFF6D000036136453B70BF6480000000000000000000000000000000000000000000000000000000000000002CEA07B8EFFB27BF680003EE8C79F5330C35000000000000000000000000000000000000000000000000000000000000000003163A101C8BC39AF00002F46BA8CA7B2F440000000000000000000000000000000000000000000000000000000000000000039D2FD49B791B1D90000045A7BFEE4C8AF0000000000000000000000000000000000000000000000000000000000000000001836C7D714C9D6,
		ram_block1a_138.operation_mode = "single_port",
		ram_block1a_138.port_a_address_width = 13,
		ram_block1a_138.port_a_byte_enable_mask_width = 1,
		ram_block1a_138.port_a_byte_size = 1,
		ram_block1a_138.port_a_data_out_clear = "none",
		ram_block1a_138.port_a_data_out_clock = "clock0",
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 139264,
		ram_block1a_138.port_a_first_bit_number = 2,
		ram_block1a_138.port_a_last_address = 147455,
		ram_block1a_138.port_a_logical_ram_depth = 160000,
		ram_block1a_138.port_a_logical_ram_width = 8,
		ram_block1a_138.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_138.power_up_uninitialized = "false",
		ram_block1a_138.ram_block_type = "AUTO",
		ram_block1a_138.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_139portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "ena0",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.clk0_output_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.init_file = "../../RAM/image.mif",
		ram_block1a_139.init_file_layout = "port_a",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000109F831488EE950000004B830F77F0F798000000000000000000000000000000000000000000000000000000000000000000F062FAC29A9120E000004DA964917B0798000000000000000000000000000000000000000000000000000000000000000000234565E527274C200000604BFFBEBE0B9400000000000000000000000000000000000000000000000000000000000000000088E5902D472E04200000690BE53E3ED994000000000000000000000000000000000000000000000000000000000000000000198306B85B702040000040E6E3CC488D04000000000000000,
		ram_block1a_139.mem_init1 = 2048'hF2FF467880000000000000000000000000000000000000000000000000000000000000000000659FCD07F3E7D6000009AD5FF9FFFC6DC000000000000000000000000000000000000000000000000000000000000000000662F3814190F392000007AF5FF6FFF40DC000000000000000000000000000000000000000000000000000000000000000000371000141ED41940000038FDFCFFFEE1C8000000000000000000000000000000000000000000000000000000000000000000072C002E06E5846000002038FD3FDEE3A4000000000000000000000000000000000000000000000000000000000000000000C40600FA5A745200000020F2029DFCE398000,
		ram_block1a_139.mem_init2 = 2048'h6D800023F9A4A438788700000000000000000000000000000000000000000000000000000000000000000007F8F71BCDE58C738000259180A72096D1000000000000000000000000000000000000000000000000000000000000000000023DAC6971FB0D1A00001F21D7FBE6F4C100000000000000000000000000000000000000000000000000000000000000000004FB4B65A1F60F3E00001FE91FF443312700000000000000000000000000000000000000000000000000000000000000000000D3A66593F507F500001B0D7FE07E9262000000000000000000000000000000000000000000000000000000000000000000010D01D947F006050000112DFF,
		ram_block1a_139.mem_init3 = 2048'h6021FB284E9644A000138252FD4FE7DE4400000000000000000000000000000000000000000000000000000000000000034378E1FA120E48EC80001B903A4E7FF621080000000000000000000000000000000000000000000000000000000000000002BE9BF384F9511B4B4000386104CA1BD760B000000000000000000000000000000000000000000000000000000000000000008EC360696C6667F980002DCFBF926FB031C000000000000000000000000000000000000000000000000000000000000000000E4DFDBC8657BF9F80003F35C7A1EFF0928000000000000000000000000000000000000000000000000000000000000000001E0C8B909FB4D9,
		ram_block1a_139.operation_mode = "single_port",
		ram_block1a_139.port_a_address_width = 13,
		ram_block1a_139.port_a_byte_enable_mask_width = 1,
		ram_block1a_139.port_a_byte_size = 1,
		ram_block1a_139.port_a_data_out_clear = "none",
		ram_block1a_139.port_a_data_out_clock = "clock0",
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 139264,
		ram_block1a_139.port_a_first_bit_number = 3,
		ram_block1a_139.port_a_last_address = 147455,
		ram_block1a_139.port_a_logical_ram_depth = 160000,
		ram_block1a_139.port_a_logical_ram_width = 8,
		ram_block1a_139.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_139.power_up_uninitialized = "false",
		ram_block1a_139.ram_block_type = "AUTO",
		ram_block1a_139.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_140portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "ena0",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.clk0_output_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.init_file = "../../RAM/image.mif",
		ram_block1a_140.init_file_layout = "port_a",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000D09403C193FF630000001CD60DFFFFFF94000000000000000000000000000000000000000000000000000000000000000000B008F90F5FF1FBE00000105906657F1F90000000000000000000000000000000000000000000000000000000000000000000932660FDB2605B200000152E0038BEEB94000000000000000000000000000000000000000000000000000000000000000000B3F8929C40601320000074EFE575805994000000000000000000000000000000000000000000000000000000000000000000FE225DD4C4403740000067FEE3B14F3704000000000000000,
		ram_block1a_140.mem_init1 = 2048'hFBFFF5FB00000000000000000000000000000000000000000000000000000000000000000003BE7FCE87F706B200000DD31FF9FFFFFEC0000000000000000000000000000000000000000000000000000000000000000006023382C197029C000005D31FFFFFE3FEC000000000000000000000000000000000000000000000000000000000000000000500C00041E78210000009F39FF0FFF1FE80000000000000000000000000000000000000000000000000000000000000000001004002C0649C860000007F4FFCFFF9FA8000000000000000000000000000000000000000000000000000000000000000000D01400D184418DC0000007FE02AFFFFF90000,
		ram_block1a_140.mem_init2 = 2048'h3D000037B7FBCAC8554C0000000000000000000000000000000000000000000000000000000000000000000078CC59FDFD0F5B8000358FF1CCE8F83100000000000000000000000000000000000000000000000000000000000000000004FF1E66F1FF8E280000099FBFF71CC22800000000000000000000000000000000000000000000000000000000000000000007BC771E61F28E0C00000997BFFD3D98EB00000000000000000000000000000000000000000000000000000000000000000002E3E1FE43F386FB000017737FFAFF3E11000000000000000000000000000000000000000000000000000000000000000000029C9FDEC7F7871D00001CD3FF,
		ram_block1a_140.mem_init3 = 2048'hB021FA5827B8D300003F81A100201A40C000000000000000000000000000000000000000000000000000000000000000047DA8E1FDF7C4A0C6C0003F91E84050049F0800000000000000000000000000000000000000000000000000000000000000032B27F38B0D5B547940003FAE57FDB41E1E100000000000000000000000000000000000000000000000000000000000000000B03CE008EFCFBECF00002906BED8A054CC4000000000000000000000000000000000000000000000000000000000000000001C3FCC0C8D363EDE80002951C6C900117E0000000000000000000000000000000000000000000000000000000000000000001E7D27989C7D5F,
		ram_block1a_140.operation_mode = "single_port",
		ram_block1a_140.port_a_address_width = 13,
		ram_block1a_140.port_a_byte_enable_mask_width = 1,
		ram_block1a_140.port_a_byte_size = 1,
		ram_block1a_140.port_a_data_out_clear = "none",
		ram_block1a_140.port_a_data_out_clock = "clock0",
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 139264,
		ram_block1a_140.port_a_first_bit_number = 4,
		ram_block1a_140.port_a_last_address = 147455,
		ram_block1a_140.port_a_logical_ram_depth = 160000,
		ram_block1a_140.port_a_logical_ram_width = 8,
		ram_block1a_140.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_140.power_up_uninitialized = "false",
		ram_block1a_140.ram_block_type = "AUTO",
		ram_block1a_140.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_141portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "ena0",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.clk0_output_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.init_file = "../../RAM/image.mif",
		ram_block1a_141.init_file_layout = "port_a",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000EF7BFCA39C000080000020C6F1F000A0680000000000000000000000000000000000000000000000000000000000000000004FEF061F4E0E0860000027C907FC8040680000000000000000000000000000000000000000000000000000000000000000004CEB9CBD819FA8A000003F08003E41546C000000000000000000000000000000000000000000000000000000000000000000CC15234FBF9FE0A0000078081AA980266C000000000000000000000000000000000000000000000000000000000000000000803DF3AF3FBFC0C0000078011C2E4F5CFC000000000000000,
		ram_block1a_141.mem_init1 = 2048'h02001C0180000000000000000000000000000000000000000000000000000000000000000003C0C031F809F89400000E002000001401C0000000000000000000000000000000000000000000000000000000000000000003FC8C7DBE69FC96000006002006000C0180000000000000000000000000000000000000000000000000000000000000000002FEBFFFBE19FC1800000200A006000C01C0000000000000000000000000000000000000000000000000000000000000000002FEBFFD3F9AE00A00000B803006000C05C000000000000000000000000000000000000000000000000000000000000000000EFFBFF3FFFBE008000003801FD2000A06C000,
		ram_block1a_141.mem_init2 = 2048'h7D800039B00FF1278BCA0000000000000000000000000000000000000000000000000000000000000000000207EE998203F05980003B80000818E9FA0000000000000000000000000000000000000000000000000000000000000000000280C0618E01F00A000017800004FF261300000000000000000000000000000000000000000000000000000000000000000006807F019E0BF00F00001780000701FFEB0000000000000000000000000000000000000000000000000000000000000000000303E001BC0AF8FB00001D004002003E0200000000000000000000000000000000000000000000000000000000000000000003DCC021B809F81900000E00C0,
		ram_block1a_141.mem_init3 = 2048'hEFDE07F88080DEA000207E3FFEDFFC3FC4000000000000000000000000000000000000000000000000000000000000000381E71E027163E0CB8000206ED7BDCFF87F00000000000000000000000000000000000000000000000000000000000000000233800C72C457904E00002020B5028FE6FE100000000000000000000000000000000000000000000000000000000000000000C4001FF75D81C0CE80003106C01E9FE5FC000000000000000000000000000000000000000000000000000000000000000000220033F27A09C0DF800011104CF2DFE3FE8000000000000000000000000000000000000000000000000000000000000000001203E0E09C03A0,
		ram_block1a_141.operation_mode = "single_port",
		ram_block1a_141.port_a_address_width = 13,
		ram_block1a_141.port_a_byte_enable_mask_width = 1,
		ram_block1a_141.port_a_byte_size = 1,
		ram_block1a_141.port_a_data_out_clear = "none",
		ram_block1a_141.port_a_data_out_clock = "clock0",
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 139264,
		ram_block1a_141.port_a_first_bit_number = 5,
		ram_block1a_141.port_a_last_address = 147455,
		ram_block1a_141.port_a_logical_ram_depth = 160000,
		ram_block1a_141.port_a_logical_ram_width = 8,
		ram_block1a_141.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_141.power_up_uninitialized = "false",
		ram_block1a_141.ram_block_type = "AUTO",
		ram_block1a_141.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_142portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "ena0",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.clk0_output_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.init_file = "../../RAM/image.mif",
		ram_block1a_142.init_file_layout = "port_a",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000007FE7FF8F9FFFFF8000003F39FE0FFF1FF80000000000000000000000000000000000000000000000000000000000000000007FF7FED0D1FFF7E000003836F803FFBFF80000000000000000000000000000000000000000000000000000000000000000007FF7FCC27FFFF7A0000038F7FFC1FFBFFC000000000000000000000000000000000000000000000000000000000000000000FFE35C33FFFFFFA000003FF7FFDE7FFFFC000000000000000000000000000000000000000000000000000000000000000000FFC08073FFFFFFC000003FFFFFDFB0E3FC000000000000000,
		ram_block1a_142.mem_init1 = 2048'hFDFFE3FF00000000000000000000000000000000000000000000000000000000000000000003FF3FFE7FFFFF6C00000FFFFFFFFFE3FFC0000000000000000000000000000000000000000000000000000000000000000003FF7FFE7FFFFF6C000007FFFFF9FFF3FF80000000000000000000000000000000000000000000000000000000000000000003FF7FFE7FFFFFEA000003FF7FF9FFF3FF80000000000000000000000000000000000000000000000000000000000000000003FF7FFE7FFEFFFA000003FFFFF9FFF3FF8000000000000000000000000000000000000000000000000000000000000000000FFE7FFE7FFFFFF8000003FFFFFDFFF1FF8000,
		ram_block1a_142.mem_init2 = 2048'h8300003E4FF0001FFFCE00000000000000000000000000000000000000000000000000000000000000000003FFE0E67FFFFFA700003E7FFFF0071FFE000000000000000000000000000000000000000000000000000000000000000000037FFF9E7FFFFFF600001E7FFFF80019FE000000000000000000000000000000000000000000000000000000000000000000077F80FE7FFDFFF200001E7FFFF8FE001600000000000000000000000000000000000000000000000000000000000000000003FC1FFE7FFDFF0700001EFFBFFDFFC1FE00000000000000000000000000000000000000000000000000000000000000000003E33FFE7FFFFFE500000FFF3F,
		ram_block1a_142.mem_init3 = 2048'h1FFFFCF85F7F2180003FFFBFFF3FFFFFC00000000000000000000000000000000000000000000000000000000000000003FE1FFFFCF0BF1F3180003FFF3FFE3FFFFF0800000000000000000000000000000000000000000000000000000000000000023C7FFFFC43EFEFB100003FDF0DFC7FF9FE00000000000000000000000000000000000000000000000000000000000000000007FFFFFE3AFFFF3100003EF904E17FFBFC00000000000000000000000000000000000000000000000000000000000000000003FFFFFF07FFFF2100001EEFB3013FFFFE00000000000000000000000000000000000000000000000000000000000000000013FFE0FF63FFFF,
		ram_block1a_142.operation_mode = "single_port",
		ram_block1a_142.port_a_address_width = 13,
		ram_block1a_142.port_a_byte_enable_mask_width = 1,
		ram_block1a_142.port_a_byte_size = 1,
		ram_block1a_142.port_a_data_out_clear = "none",
		ram_block1a_142.port_a_data_out_clock = "clock0",
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 139264,
		ram_block1a_142.port_a_first_bit_number = 6,
		ram_block1a_142.port_a_last_address = 147455,
		ram_block1a_142.port_a_logical_ram_depth = 160000,
		ram_block1a_142.port_a_logical_ram_width = 8,
		ram_block1a_142.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_142.power_up_uninitialized = "false",
		ram_block1a_142.ram_block_type = "AUTO",
		ram_block1a_142.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[17]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_143portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[17]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "ena0",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.clk0_output_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.init_file = "../../RAM/image.mif",
		ram_block1a_143.init_file_layout = "port_a",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000008000007060000040000040000000000004000000000000000000000000000000000000000000000000000000000000000000800001E02000002000004000000000000400000000000000000000000000000000000000000000000000000000000000000080000300000000600000400000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000600000400000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000040000000000000000000000000000,
		ram_block1a_143.mem_init1 = 2048'h0000000080000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000004000000000000000000000000000000000000000000000000000000000000000000400000000000002000008000000000000400000000000000000000000000000000000000000000000000000000000000000040000000000000600000C000000000000400000000000000000000000000000000000000000000000000000000000000000040000000001000600000C00000000000040000000000000000000000000000000000000000000000000000000000000000008000000000000040000040000000000004000,
		ram_block1a_143.mem_init2 = 2048'h0080002000000000003100000000000000000000000000000000000000000000000000000000000000000004001F000000000080002000000000000100000000000000000000000000000000000000000000000000000000000000000004000000000000010000000000000000010000000000000000000000000000000000000000000000000000000000000000000400000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000030000100000,
		ram_block1a_143.mem_init3 = 2048'h00000007E000006000000040000000003C0000000000000000000000000000000000000000000000000000000000000004000000000FC00000400000000000000000F80000000000000000000000000000000000000000000000000000000000000003C00000003F800000C00000000200000001F00000000000000000000000000000000000000000000000000000000000000000F800000007000000800000000300000003C000000000000000000000000000000000000000000000000000000000000000003C000000000000008000200000000000018000000000000000000000000000000000000000000000000000000000000000001C001F00000000,
		ram_block1a_143.operation_mode = "single_port",
		ram_block1a_143.port_a_address_width = 13,
		ram_block1a_143.port_a_byte_enable_mask_width = 1,
		ram_block1a_143.port_a_byte_size = 1,
		ram_block1a_143.port_a_data_out_clear = "none",
		ram_block1a_143.port_a_data_out_clock = "clock0",
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 139264,
		ram_block1a_143.port_a_first_bit_number = 7,
		ram_block1a_143.port_a_last_address = 147455,
		ram_block1a_143.port_a_logical_ram_depth = 160000,
		ram_block1a_143.port_a_logical_ram_width = 8,
		ram_block1a_143.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_143.power_up_uninitialized = "false",
		ram_block1a_143.ram_block_type = "AUTO",
		ram_block1a_143.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_144portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "ena0",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.clk0_output_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.init_file = "../../RAM/image.mif",
		ram_block1a_144.init_file_layout = "port_a",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mem_init0 = 2048'h00000001EB87780BA4AD53A69C60004EDBB3A24DCC820520000000000000000000000000000000000000000000000000000000000000FF9B1018FD61FFAD2920000E88584EE254B34F4000000000000000000000000000000000000000000000000000000000000060EC1FD79FE0EEE0C330003DDD98308AC2651A8000000000000000000000000000000000000000000000000000000000000019D645A028B1BA915E600050DD603F0E4E3885000000000000000000000000000000000000000000000000000000000000001064882BFC8C4270BDA00078CB8A69457090F6000000000000000000000000000000000000000000000000000000000000000DC4,
		ram_block1a_144.mem_init1 = 2048'h0000000000000000000C2484DF93606B6DA35CB40019BDFED3D1D36BF1570000000000000000000000000000000000000000000000000000000000047A7C77AB9889D440FE78005BA67D121226E0ADD8000000000000000000000000000000000000000000000000000000000004E0C26A65F41DCC0C8C30005FF63BA045D161D45C00000000000000000000000000000000000000000000000000000000000248383F0D9B7146FE62D00005BBEE9186DE5C03D8000000000000000000000000000000000000000000000000000000000001C6FF6A01303AA87F39A0001B8E02F50DE03BD9B00000000000000000000000000000000000000000000000000000,
		ram_block1a_144.mem_init2 = 2048'h000000000000000000000000000000399ECCF18827926C0B42EC005738ABD6ADBBA9239770000000000000000000000000000000000000000000000000000000003C88D387F56C0A29B42FF00067956424C3E29EBF1B20000000000000000000000000000000000000000000000000000000002F89C7E87137EC107D8A4C003A2B95F34AA2FAF8B4C00000000000000000000000000000000000000000000000000000000018948F0DE0ED8068CD13F4002CEE371B8935A2C870400000000000000000000000000000000000000000000000000000000012CBA6991493FB20662994006AADEC05F7609CEDEB0000000000000000000000000000000000000000,
		ram_block1a_144.mem_init3 = 2048'h000000000000000000000000000000000000000000DD78CBC57E254BFADF33C0006FAC6A127F6BD5BAB934000000000000000000000000000000000000000000000000000000007F3D2FE2945DEEACD637C4006C10E7D4161A9BDF5D7800000000000000000000000000000000000000000000000000000000CCBB164533562D16DB14B4005BF9D3A8A13D6BFEFF600000000000000000000000000000000000000000000000000000000033346B94393ECA2A2C42D4004703A5A7F7D8362ED1400000000000000000000000000000000000000000000000000000000044B411F02B2D5BF20B0E64002B3824FE9DD41ECF651000000000000000000000000000,
		ram_block1a_144.operation_mode = "single_port",
		ram_block1a_144.port_a_address_width = 13,
		ram_block1a_144.port_a_byte_enable_mask_width = 1,
		ram_block1a_144.port_a_byte_size = 1,
		ram_block1a_144.port_a_data_out_clear = "none",
		ram_block1a_144.port_a_data_out_clock = "clock0",
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 147456,
		ram_block1a_144.port_a_first_bit_number = 0,
		ram_block1a_144.port_a_last_address = 155647,
		ram_block1a_144.port_a_logical_ram_depth = 160000,
		ram_block1a_144.port_a_logical_ram_width = 8,
		ram_block1a_144.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_144.power_up_uninitialized = "false",
		ram_block1a_144.ram_block_type = "AUTO",
		ram_block1a_144.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_145portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "ena0",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.clk0_output_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.init_file = "../../RAM/image.mif",
		ram_block1a_145.init_file_layout = "port_a",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mem_init0 = 2048'h00000001F37A98A4D7857F986C30005ABC6B54CC8EB4AB40000000000000000000000000000000000000000000000000000000000000DB789DBC4E1B918002E0001D74A83705DD2959400000000000000000000000000000000000000000000000000000000000005D3D732DC171DCCC3F50002223444D77C4A9D1800000000000000000000000000000000000000000000000000000000000001A44F2ABFDA982A8A0C00042CFECEDCD662AAB000000000000000000000000000000000000000000000000000000000000001682A7003A5D30D25480007EEEB9B0503CA3E8000000000000000000000000000000000000000000000000000000000000000E78,
		ram_block1a_145.mem_init1 = 2048'h0000000000000000000AC860B5A15F73B78368140019CB50A164372F6FFB00000000000000000000000000000000000000000000000000000000000F1C0AAC88C0E218C94948007DD8C2BE9C1230CF44000000000000000000000000000000000000000000000000000000000002EF97F01E76363849E930000EB0BF3CB91F0EEBC00000000000000000000000000000000000000000000000000000000000020FE91209955E64FAFFE000053C9832337CF407D80000000000000000000000000000000000000000000000000000000000021A87952F1D4EFD6ADEF00061FE1BCDD81112AC100000000000000000000000000000000000000000000000000000,
		ram_block1a_145.mem_init2 = 2048'h0000000000000000000000000000000CA98029DF4B03410C1108007D456631A625A1DF3AF00000000000000000000000000000000000000000000000000000000007B3A48664AEB746EC4BC8007974CC28154269CAAAC00000000000000000000000000000000000000000000000000000000029CD14B32ACD22C4E6E32C00313FBC13C9C94F72FD000000000000000000000000000000000000000000000000000000000012F4A353DEEAE4BEDEB61C0056FD0942726D65F0DE40000000000000000000000000000000000000000000000000000000001A0B416906588DE05B6C18007336CFC6004AE18BB30000000000000000000000000000000000000000,
		ram_block1a_145.mem_init3 = 2048'h000000000000000000000000000000000000000000F69078C86B0A6F70E1DAB0007CEC8E6F136F5EC1A22C00000000000000000000000000000000000000000000000000000000F940B0F1B6025DD7A4FEEC00224F7D72D3F9FFCF4EE800000000000000000000000000000000000000000000000000000000F02E766F4E308E8BB5037000430B6D8DB9E62F9ADAA8000000000000000000000000000000000000000000000000000000005A5AD162622442AD99CACC0033A205DA7AE37C8262F8000000000000000000000000000000000000000000000000000000004684237F90C233490A8080002163530E1243334C9D0000000000000000000000000000,
		ram_block1a_145.operation_mode = "single_port",
		ram_block1a_145.port_a_address_width = 13,
		ram_block1a_145.port_a_byte_enable_mask_width = 1,
		ram_block1a_145.port_a_byte_size = 1,
		ram_block1a_145.port_a_data_out_clear = "none",
		ram_block1a_145.port_a_data_out_clock = "clock0",
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 147456,
		ram_block1a_145.port_a_first_bit_number = 1,
		ram_block1a_145.port_a_last_address = 155647,
		ram_block1a_145.port_a_logical_ram_depth = 160000,
		ram_block1a_145.port_a_logical_ram_width = 8,
		ram_block1a_145.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_145.power_up_uninitialized = "false",
		ram_block1a_145.ram_block_type = "AUTO",
		ram_block1a_145.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_146portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "ena0",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.clk0_output_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.init_file = "../../RAM/image.mif",
		ram_block1a_146.init_file_layout = "port_a",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mem_init0 = 2048'h000000016399D8D42F46BBA0B2400014F141FE3DF0BC7900000000000000000000000000000000000000000000000000000000000000F2D7E44B5F5A916EB130001DF82FC042E5DFA0C0000000000000000000000000000000000000000000000000000000000000494A8A0B4968B766B3F00020BB7CE26334FBF3800000000000000000000000000000000000000000000000000000000000001F2E89FEBD8568A4B6800053669B79F37536A9000000000000000000000000000000000000000000000000000000000000001E9247DDDD038AA85D4000778AAA75E739D7D8000000000000000000000000000000000000000000000000000000000000000C62,
		ram_block1a_146.mem_init1 = 2048'h00000000000000000002220E89FA8702B43C3044000505087F43671069B00000000000000000000000000000000000000000000000000000000000070063880A1AC57670A3000033E9F87E0E9E00E290000000000000000000000000000000000000000000000000000000000000C9AAEE83D79EE171654800171A621FE3DF0FE0D40000000000000000000000000000000000000000000000000000000000018CFCC10C97586342860000119E0B83E03FE3F0380000000000000000000000000000000000000000000000000000000000035FC7E26EF40374C2F6800055F17CF275F2D918E00000000000000000000000000000000000000000000000000000,
		ram_block1a_146.mem_init2 = 2048'h0000000000000000000000000000000D02963C87F80387761E64001E2661C9EC7D26E3FE70000000000000000000000000000000000000000000000000000000003022613678C53F87A7C9140011DB63DDD5947A429D000000000000000000000000000000000000000000000000000000000038522DF7B30F2C59D39594006EE453F71285F1F8BF00000000000000000000000000000000000000000000000000000000000E03C2303A6534A9CA449C0074DE36C619DFE27DA9C00000000000000000000000000000000000000000000000000000000019BB62194E7A7064BC7CC8001133D045B03A1D60938000000000000000000000000000000000000000,
		ram_block1a_146.mem_init3 = 2048'h000000000000000000000000000000000000000000E03D06439710227EFFCA48007C936758D8230A30200C000000000000000000000000000000000000000000000000000000005959048392AC3EF6FABE040064BEA466BE93CC47007400000000000000000000000000000000000000000000000000000000EC62C7183FB470F2FBA8640038BAF4D2D234BC9AA648000000000000000000000000000000000000000000000000000000000955996C328032D0FE4D88007791321E4E04C473F8E00000000000000000000000000000000000000000000000000000000028C8F02DAF0803817446C00066EC3007ECA0F801A04000000000000000000000000000,
		ram_block1a_146.operation_mode = "single_port",
		ram_block1a_146.port_a_address_width = 13,
		ram_block1a_146.port_a_byte_enable_mask_width = 1,
		ram_block1a_146.port_a_byte_size = 1,
		ram_block1a_146.port_a_data_out_clear = "none",
		ram_block1a_146.port_a_data_out_clock = "clock0",
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 147456,
		ram_block1a_146.port_a_first_bit_number = 2,
		ram_block1a_146.port_a_last_address = 155647,
		ram_block1a_146.port_a_logical_ram_depth = 160000,
		ram_block1a_146.port_a_logical_ram_width = 8,
		ram_block1a_146.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_146.power_up_uninitialized = "false",
		ram_block1a_146.ram_block_type = "AUTO",
		ram_block1a_146.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_147portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "ena0",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.clk0_output_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.init_file = "../../RAM/image.mif",
		ram_block1a_147.init_file_layout = "port_a",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mem_init0 = 2048'h00000001435C182F8687EF3F63800038FC0CFF897F43F42000000000000000000000000000000000000000000000000000000000000083E1C6C8D71A23B302D00033FCE7FE0EBA06CD40000000000000000000000000000000000000000000000000000000000000518526A293F8F23505100054BD77FFBBFE584A80000000000000000000000000000000000000000000000000000000000000185CD3DCE2D27A7500C00064F834FFA3626BC3000000000000000000000000000000000000000000000000000000000000001C992001EE90F650BDA0006075D7F6F33179B2000000000000000000000000000000000000000000000000000000000000000B3C,
		ram_block1a_147.mem_init1 = 2048'h0000000000000000000438B081830F4137BFD24400439719FF19870076310000000000000000000000000000000000000000000000000000000000031A838F8E1BA9F6FF51E000126F42FE3F1E00FC40000000000000000000000000000000000000000000000000000000000000CA7DF19EE2D0E4FE57900076A89F7FCFDF0FFFA80000000000000000000000000000000000000000000000000000000000010CD3E0F303C065FD527000219CD47C32FFFFF0700000000000000000000000000000000000000000000000000000000000001E8801E7EB83F67D25100039FC21FFE5F3E7F8800000000000000000000000000000000000000000000000000000,
		ram_block1a_147.mem_init2 = 2048'h0000000000000000000000000000000BE4808220D003FA7FB69400241BBFFFCFC8728C6FF0000000000000000000000000000000000000000000000000000000002A0C155E65943FF9D987340020C23FFC605200CFAA40000000000000000000000000000000000000000000000000000000003F60690F854F2CBF879A680071E22FF0D6B0FF03FD000000000000000000000000000000000000000000000000000000000007C3FC0FAD7F302EB19D240015C08FC1EA971FFBA8C000000000000000000000000000000000000000000000000000000000183BFC06CA664F477FD2B000056CD7C46172020F2D0000000000000000000000000000000000000000,
		ram_block1a_147.mem_init3 = 2048'h000000000000000000000000000000000000000000C01B554CCB401C7EFFC4E0006A7FC6902F29E68B3FE800000000000000000000000000000000000000000000000000000000D95F547DBBA800FAFEFE9800597EAC44B161E5E4AFD800000000000000000000000000000000000000000000000000000000EC625DF4F6D000FEFFF78800437A2C03B7BA3AB30630000000000000000000000000000000000000000000000000000000007069BFD15CC802FCFFB934006E73AF3D310DC2646F18000000000000000000000000000000000000000000000000000000001ADFD9FD454003FC7FD74C001E1F4FF9BCCFA994308000000000000000000000000000,
		ram_block1a_147.operation_mode = "single_port",
		ram_block1a_147.port_a_address_width = 13,
		ram_block1a_147.port_a_byte_enable_mask_width = 1,
		ram_block1a_147.port_a_byte_size = 1,
		ram_block1a_147.port_a_data_out_clear = "none",
		ram_block1a_147.port_a_data_out_clock = "clock0",
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 147456,
		ram_block1a_147.port_a_first_bit_number = 3,
		ram_block1a_147.port_a_last_address = 155647,
		ram_block1a_147.port_a_logical_ram_depth = 160000,
		ram_block1a_147.port_a_logical_ram_width = 8,
		ram_block1a_147.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_147.power_up_uninitialized = "false",
		ram_block1a_147.ram_block_type = "AUTO",
		ram_block1a_147.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_148portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "ena0",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.clk0_output_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.init_file = "../../RAM/image.mif",
		ram_block1a_148.init_file_layout = "port_a",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mem_init0 = 2048'h00000001BC98189DD387E4BF9C50001DFC600063000002E0000000000000000000000000000000000000000000000000000000000000FC31F8E75D1A1FBFFC50001CFC800018800007400000000000000000000000000000000000000000000000000000000000005E1DE19CE6F8DE3BF930001FBF50002C073853800000000000000000000000000000000000000000000000000000000000001B924800CDF02A3BFB20005FFE7000409AE35D000000000000000000000000000000000000000000000000000000000000001CC09001FD0FF89F1EC0005FFD500830CC0C00000000000000000000000000000000000000000000000000000000000000000840,
		ram_block1a_148.mem_init1 = 2048'h0000000000000000000BC6FF7E7CD081363FBFBC0016F85800C7F8FF8036000000000000000000000000000000000000000000000000000000000000E63C70711464777FBEE000451B0201F3E1FF00320000000000000000000000000000000000000000000000000000000000053680006092B0E57FB9A00043F883003020F00064000000000000000000000000000000000000000000000000000000000002F320000263C0657FBBB0001C9CC0001300000FC8000000000000000000000000000000000000000000000000000000000003E10000693A83F4FF99C0001CFC6000080C0007A00000000000000000000000000000000000000000000000000000,
		ram_block1a_148.mem_init2 = 2048'h0000000000000000000000000000000E363C321B4003FE7F42E0003900400045D2518F4110000000000000000000000000000000000000000000000000000000000E8D228E65A43FFFFEFEA0003FC04003CD6A41CDC6A000000000000000000000000000000000000000000000000000000000301CE1FF86DF2CFFF87200003FE0400FC947FF05C300000000000000000000000000000000000000000000000000000000001FBD7FFF8FAF316EFFFD8C005BC0403FE718FFF467C00000000000000000000000000000000000000000000000000000000017C57FFFCDCE7D467FBD800052EB903BE77DFFFC088000000000000000000000000000000000000000,
		ram_block1a_148.mem_init3 = 2048'h000000000000000000000000000000000000000000BFECAA4D9B00007EFFC0A0007D0041E01FA1F87390140000000000000000000000000000000000000000000000000000000026A8BEFC98A000FEFEFEA4001F0163B88DFDFD27303C000000000000000000000000000000000000000000000000000000009393D9F0493800FEFFFF80005D05233C715438E361F0000000000000000000000000000000000000000000000000000000001FAB81F7412002FCFFF0E0005B0CA000F553C169C7F0000000000000000000000000000000000000000000000000000000004B4B41DBBD5003FC7FBC50003B00800071FB98990F9000000000000000000000000000,
		ram_block1a_148.operation_mode = "single_port",
		ram_block1a_148.port_a_address_width = 13,
		ram_block1a_148.port_a_byte_enable_mask_width = 1,
		ram_block1a_148.port_a_byte_size = 1,
		ram_block1a_148.port_a_data_out_clear = "none",
		ram_block1a_148.port_a_data_out_clock = "clock0",
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 147456,
		ram_block1a_148.port_a_first_bit_number = 4,
		ram_block1a_148.port_a_last_address = 155647,
		ram_block1a_148.port_a_logical_ram_depth = 160000,
		ram_block1a_148.port_a_logical_ram_width = 8,
		ram_block1a_148.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_148.power_up_uninitialized = "false",
		ram_block1a_148.ram_block_type = "AUTO",
		ram_block1a_148.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_149portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "ena0",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.clk0_output_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.init_file = "../../RAM/image.mif",
		ram_block1a_149.init_file_layout = "port_a",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mem_init0 = 2048'h00000001FFD7E703EC781AC000200020035FFFE8FFFFFE20000000000000000000000000000000000000000000000000000000000000FFD600DFA8E5FAC00030002003DFFFFF7FFFFCC00000000000000000000000000000000000000000000000000000000000005FEDE07F06073B4001700020400FFFF7F807B4800000000000000000000000000000000000000000000000000000000000001BE9C7FF000FEF4003400060012FFFAFFCE2C1000000000000000000000000000000000000000000000000000000000000000CEF8FFE00FF9EE01F400060020FFF6FFE0080000000000000000000000000000000000000000000000000000000000000000F80,
		ram_block1a_149.mem_init1 = 2048'h0000000000000000000FFF7FFFFFB000C9C000CC0060FC27FFCDFFFFFFCE00000000000000000000000000000000000000000000000000000000000FFF7FFFFFAFE3898000D00060783DFFF5FFFFFFF0000000000000000000000000000000000000000000000000000000000007FFBFFFFFED8F1B800190006207BCFFF3FFFFFFE0000000000000000000000000000000000000000000000000000000000003FF5FFFFC1B3F9B800390002063FFFFE7FFFFFFC0000000000000000000000000000000000000000000000000000000000003FF9FFF90D07C0A8001A00020035FFFEBFFFFFF900000000000000000000000000000000000000000000000000000,
		ram_block1a_149.mem_init2 = 2048'h00000000000000000000000000000017CFE836031FFC018043B40040FF3FFFC1A38F8F7F1000000000000000000000000000000000000000000000000000000000311F7BFE645BC00000CFB000403F3FFFC1027FCE7E0000000000000000000000000000000000000000000000000000000000203FE1FF87D0D3000005C400401F3FFFC307FF06BF0000000000000000000000000000000000000000000000000000000000107EFFFF8F50CE1100064400603F3FFFE51FFFFB1F80000000000000000000000000000000000000000000000000000000001FFEFFFFCFE1813980014C006010AFFFE17FFFF3C70000000000000000000000000000000000000000,
		ram_block1a_149.mem_init3 = 2048'h000000000000000000000000000000000000000000FFEC544C2C7FFF81003F200040FFBFFFF41DFE03FFF800000000000000000000000000000000000000000000000000000000FFEC78FCC51FFF010101300040FF9FFF788DFDE7FFF800000000000000000000000000000000000000000000000000000000FFE621F14D0FFF010000300000FF9FFFF4903883FFF0000000000000000000000000000000000000000000000000000000007FEF81F51FDFFD030000340002FF1FFFF53FC0F1FFF8000000000000000000000000000000000000000000000000000000003BD63E1882FFFC038007140042FF3FFFF42C78613F8000000000000000000000000000,
		ram_block1a_149.operation_mode = "single_port",
		ram_block1a_149.port_a_address_width = 13,
		ram_block1a_149.port_a_byte_enable_mask_width = 1,
		ram_block1a_149.port_a_byte_size = 1,
		ram_block1a_149.port_a_data_out_clear = "none",
		ram_block1a_149.port_a_data_out_clock = "clock0",
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 147456,
		ram_block1a_149.port_a_first_bit_number = 5,
		ram_block1a_149.port_a_last_address = 155647,
		ram_block1a_149.port_a_logical_ram_depth = 160000,
		ram_block1a_149.port_a_logical_ram_width = 8,
		ram_block1a_149.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_149.power_up_uninitialized = "false",
		ram_block1a_149.ram_block_type = "AUTO",
		ram_block1a_149.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_150portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "ena0",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.clk0_output_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.init_file = "../../RAM/image.mif",
		ram_block1a_150.init_file_layout = "port_a",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mem_init0 = 2048'h00000001FFEFFFFFF3FFFEFFFFE0003FFFBFFFF7FFFFFE00000000000000000000000000000000000000000000000000000000000000FFEFFF3FF3FFFEFFFFE0003FFF3FFFE7FFFFFC400000000000000000000000000000000000000000000000000000000000001FF21FFFF9FFFE7FFEF0003FFFBFFFCFFFFFF0800000000000000000000000000000000000000000000000000000000000001BF03FFFFFFFEE7FFCC0007FFF9FFFDFFF1DC1000000000000000000000000000000000000000000000000000000000000000CF07FFFFFFF9EFFE0E0007FFFFFFF9FFFFF80000000000000000000000000000000000000000000000000000000000000000FFF,
		ram_block1a_150.mem_init1 = 2048'h0000000000000000000FFFFFFFFFCFFFFFFFFF3C007F03FFFFCBFFFFFFFE000000000000000000000000000000000000000000000000000000000007FFFFFFFFC01FFFFFFF30007F87FFFFFBFFFFFFF0000000000000000000000000000000000000000000000000000000000007FF7FFFFF007FFFFFFE78007DFF7FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000003FFBFFFFFE4FFFFFFFC70003FFF3FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000001FFFFFFFFE7FFFEFFFE60003FFFBFFFF7FFFFFF800000000000000000000000000000000000000000000000000000,
		ram_block1a_150.mem_init2 = 2048'h0000000000000000000000000000001FFF8FCE025FFFFFFFBC4C007FFFFFFFC183FF8F7F10000000000000000000000000000000000000000000000000000000001FFF03FE655FFFFFFF3048007FFFFFFFC1027FCFFE00000000000000000000000000000000000000000000000000000000003FFFE1FF871FFFFFFFF838007FFFFFFFC307FF077F00000000000000000000000000000000000000000000000000000000001FFFFFFF8FBFFFFFFFF838007FFFFFFFE71FFFFFFF80000000000000000000000000000000000000000000000000000000001FFFFFFFCF9FFEFFFFFE3C007FFF7FFFE77FFFFFFF0000000000000000000000000000000000000000,
		ram_block1a_150.mem_init3 = 2048'h000000000000000000000000000000000000000000FFEC384C387FFFFFFFFFD0007FFFFFFFFD81FE03FFF8000000000000000000000000000000000000000000000000000000007FEC00FCF33FFFFFFFFFCC007FFFFFFFF981FDE7FFFC00000000000000000000000000000000000000000000000000000000FFE601F1A23FFFFFFFFFC8007FFFFFFFF1903883FFF0000000000000000000000000000000000000000000000000000000007FEF81F6C2FFFFFFFFFFCC007DFFFFFFF09FC001FFF0000000000000000000000000000000000000000000000000000000003BDFFFE7823FFFFFFFF8EC007DFFFFFFF18FF8013F8000000000000000000000000000,
		ram_block1a_150.operation_mode = "single_port",
		ram_block1a_150.port_a_address_width = 13,
		ram_block1a_150.port_a_byte_enable_mask_width = 1,
		ram_block1a_150.port_a_byte_size = 1,
		ram_block1a_150.port_a_data_out_clear = "none",
		ram_block1a_150.port_a_data_out_clock = "clock0",
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 147456,
		ram_block1a_150.port_a_first_bit_number = 6,
		ram_block1a_150.port_a_last_address = 155647,
		ram_block1a_150.port_a_logical_ram_depth = 160000,
		ram_block1a_150.port_a_logical_ram_width = 8,
		ram_block1a_150.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_150.power_up_uninitialized = "false",
		ram_block1a_150.ram_block_type = "AUTO",
		ram_block1a_150.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[18]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_151portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[18]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "ena0",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.clk0_output_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.init_file = "../../RAM/image.mif",
		ram_block1a_151.init_file_layout = "port_a",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mem_init0 = 2048'h0000000100000000000001000010004000000000000001E000000000000000000000000000000000000000000000000000000000000080000000000001000010004000000000000003C00000000000000000000000000000000000000000000000000000000000006000000000000180001000400000000000000F800000000000000000000000000000000000000000000000000000000000000400000000001180002000400000000000003E000000000000000000000000000000000000000000000000000000000000001300000000006100002000400000000000007E000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_151.mem_init1 = 2048'h000000000000000000000000000000000000000400000000003000000001000000000000000000000000000000000000000000000000000000000008000000000000000000080000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000003800000000000000000000000000000000000000000000000000000000000200000000000001000010004000000000000000700000000000000000000000000000000000000000000000000000,
		ram_block1a_151.mem_init2 = 2048'h00000000000000000000000000000020007001FC20000000000000000000003E7C007080F0000000000000000000000000000000000000000000000000000000002000FC019A20000000000400000000003EFD803001E00000000000000000000000000000000000000000000000000000000020001E007820000000000400000000003CF800F800C0000000000000000000000000000000000000000000000000000000000000000070000000000004000000000018E000000040000000000000000000000000000000000000000000000000000000001000000030000000000004000000000018800000008000000000000000000000000000000000000000,
		ram_block1a_151.mem_init3 = 2048'h0000000000000000000000000000000000000000000013FFB3C78000000000080040000000027E01FC0004000000000000000000000000000000000000000000000000000000008013FF030CC000000000040000000000067E02180004000000000000000000000000000000000000000000000000000000008019FE0E1CC0000000000400000000000E6FC77C00080000000000000000000000000000000000000000000000000000000000107E083C00000000000000000000000E603FFE000800000000000000000000000000000000000000000000000000000000442000007C00000000000000000000000E7007FEC07000000000000000000000000000,
		ram_block1a_151.operation_mode = "single_port",
		ram_block1a_151.port_a_address_width = 13,
		ram_block1a_151.port_a_byte_enable_mask_width = 1,
		ram_block1a_151.port_a_byte_size = 1,
		ram_block1a_151.port_a_data_out_clear = "none",
		ram_block1a_151.port_a_data_out_clock = "clock0",
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 147456,
		ram_block1a_151.port_a_first_bit_number = 7,
		ram_block1a_151.port_a_last_address = 155647,
		ram_block1a_151.port_a_logical_ram_depth = 160000,
		ram_block1a_151.port_a_logical_ram_width = 8,
		ram_block1a_151.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_151.power_up_uninitialized = "false",
		ram_block1a_151.ram_block_type = "AUTO",
		ram_block1a_151.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_152portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "ena0",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.clk0_output_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.init_file = "../../RAM/image.mif",
		ram_block1a_152.init_file_layout = "port_a",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000002368150A7F9B5AF58A000000015D79E93C90FD8B68C00000000000000000000000000000000000000000000000000000000803D23AFF100AADE22EC00000089411D76AA3E85CFC6000000000000000000000000000000000000000000000000000000004F4B6F6144093A137C3500000C1D15264EC81CC8AEA6000000000000000000000000000000000000000000000000000000006F2A8EBE67478FB383D2C00006B0C61FEAF22A9697D200000000000000000000000000000000000000000000000000000000DA4D5334D55C92345746300004A55B4114267BF656E000000000000000,
		ram_block1a_152.mem_init1 = 2048'h62820000000000000000000000000000000000000000000000000000000000000000045357B62A000000000000000000001D8CC6B1E00000000000000000000000000000000000000000000000000000000000001BB341D9BFEA000000000000000037943C7DADEDC00000000000000000000000000000000000000000000000000000000001B090953F8D5F04000000000000037D06AC371FE96000000000000000000000000000000000000000000000000000000000080E6491CCC8F688F000000000000B90D70440C48A980000000000000000000000000000000000000000000000000000000037AA6120D21D0160340000000002B91A06DF1509C3EC00,
		ram_block1a_152.mem_init2 = 256'h00000000000000000000000000000000000381C0000000000000000000000000,
		ram_block1a_152.operation_mode = "single_port",
		ram_block1a_152.port_a_address_width = 13,
		ram_block1a_152.port_a_byte_enable_mask_width = 1,
		ram_block1a_152.port_a_byte_size = 1,
		ram_block1a_152.port_a_data_out_clear = "none",
		ram_block1a_152.port_a_data_out_clock = "clock0",
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 155648,
		ram_block1a_152.port_a_first_bit_number = 0,
		ram_block1a_152.port_a_last_address = 159999,
		ram_block1a_152.port_a_logical_ram_depth = 160000,
		ram_block1a_152.port_a_logical_ram_width = 8,
		ram_block1a_152.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_152.power_up_uninitialized = "false",
		ram_block1a_152.ram_block_type = "AUTO",
		ram_block1a_152.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_153portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "ena0",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.clk0_output_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.init_file = "../../RAM/image.mif",
		ram_block1a_153.init_file_layout = "port_a",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000016E5C9BDBBA78C5F94000000031D9F77CBAF0527E140000000000000000000000000000000000000000000000000000000080877FF402EB23229CE4000000AC6A0CBCCEC34C83CA00000000000000000000000000000000000000000000000000000000E8F98E6CEDEAA09370420000083CD70D153356A88BF200000000000000000000000000000000000000000000000000000000F381281E3D986F2CC84F20000B0495C8713C9C6718860000000000000000000000000000000000000000000000000000000014E7320D6E690AC429DAE0000A1B4C1C3901BDB79CDC00000000000000,
		ram_block1a_153.mem_init1 = 2048'h4506000000000000000000000000000000000000000000000000000000000000000005A8CA9C12000000000000000000001E9470D740000000000000000000000000000000000000000000000000000000000001B978E8DD348E0000000000000000351B636630ABE000000000000000000000000000000000000000000000000000000000057944B508369F040000000000000379EFD047857EF00000000000000000000000000000000000000000000000000000000005C4E75D489166CC700000000000688F7131A126BA90000000000000000000000000000000000000000000000000000000002352DC100DCEEB5B24000000000771F5232CB890752C00,
		ram_block1a_153.mem_init2 = 256'h0000000000000000000000000000000000037DC0000000000000000000000000,
		ram_block1a_153.operation_mode = "single_port",
		ram_block1a_153.port_a_address_width = 13,
		ram_block1a_153.port_a_byte_enable_mask_width = 1,
		ram_block1a_153.port_a_byte_size = 1,
		ram_block1a_153.port_a_data_out_clear = "none",
		ram_block1a_153.port_a_data_out_clock = "clock0",
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 155648,
		ram_block1a_153.port_a_first_bit_number = 1,
		ram_block1a_153.port_a_last_address = 159999,
		ram_block1a_153.port_a_logical_ram_depth = 160000,
		ram_block1a_153.port_a_logical_ram_width = 8,
		ram_block1a_153.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_153.power_up_uninitialized = "false",
		ram_block1a_153.ram_block_type = "AUTO",
		ram_block1a_153.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_154portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "ena0",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.clk0_output_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.init_file = "../../RAM/image.mif",
		ram_block1a_154.init_file_layout = "port_a",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000014263FE885F8B0C7B9800000001865860C0CD99FB93C00000000000000000000000000000000000000000000000000000000B97DB14BEE5403FEA11C0000005F3853500D4DF1002A0000000000000000000000000000000000000000000000000000000010446B1B619F40F80D3F00000F3AE273F5C9AFE5B1960000000000000000000000000000000000000000000000000000000023756CFB8DC12FD481EDE000172D6D70B3DE8FEFC72600000000000000000000000000000000000000000000000000000000406DEF0DE347C3043F5FC00011815F03BF4B8411232000000000000000,
		ram_block1a_154.mem_init1 = 2048'h45420000000000000000000000000000000000000000000000000000000000000000075D3807E6000000000000000000007E65CDCE50000000000000000000000000000000000000000000000000000000000000DCC0432F94660000000000000000217C55F1FC4D200000000000000000000000000000000000000000000000000000000005DB9B3FB9EAD8FC000000000000008521615C6D1CD800000000000000000000000000000000000000000000000000000000163F3C6FE5FFC11BD000000000002F3C573CAC60CF70000000000000000000000000000000000000000000000000000000003F1D3E03A740CF5AEC0000000004F09315651472B6E000,
		ram_block1a_154.mem_init2 = 256'h000000000000000000000000000000000003FFC0000000000000000000000000,
		ram_block1a_154.operation_mode = "single_port",
		ram_block1a_154.port_a_address_width = 13,
		ram_block1a_154.port_a_byte_enable_mask_width = 1,
		ram_block1a_154.port_a_byte_size = 1,
		ram_block1a_154.port_a_data_out_clear = "none",
		ram_block1a_154.port_a_data_out_clock = "clock0",
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 155648,
		ram_block1a_154.port_a_first_bit_number = 2,
		ram_block1a_154.port_a_last_address = 159999,
		ram_block1a_154.port_a_logical_ram_depth = 160000,
		ram_block1a_154.port_a_logical_ram_width = 8,
		ram_block1a_154.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_154.power_up_uninitialized = "false",
		ram_block1a_154.ram_block_type = "AUTO",
		ram_block1a_154.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_155portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "ena0",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.clk0_output_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.init_file = "../../RAM/image.mif",
		ram_block1a_155.init_file_layout = "port_a",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000360BFFF8FC984F3826A000000030142000F419EB5FE400000000000000000000000000000000000000000000000000000000E0243F7890401C014184000000231160D62183F74FEA00000000000000000000000000000000000000000000000000000000C050C878DE53DF0003F500000868DB89B1E6EF75C7D600000000000000000000000000000000000000000000000000000000834EDE79ABBB9004805E0000109DDC03767A7F0297D200000000000000000000000000000000000000000000000000000000A044AD8E7D80BC043F41D000177E8EDF63CF78662FE000000000000000,
		ram_block1a_155.mem_init1 = 2048'h75C6000000000000000000000000000000000000000000000000000000000000000007FE5A36BE000000000000000000002C6A850070000000000000000000000000000000000000000000000000000000000000A7A8785A89CE00000000000000003AC8A9EF104C8000000000000000000000000000000000000000000000000000000000021B283C021452340000000000000000AD5EFA449E000000000000000000000000000000000000000000000000000000000006D8C38C630171EAF0000000000042CBA486EC33FC080000000000000000000000000000000000000000000000000000000032DBFFFFAA00B22D36000000000248B8FFF8FF94E3F400,
		ram_block1a_155.mem_init2 = 256'h000000000000000000000000000000000003BFC0000000000000000000000000,
		ram_block1a_155.operation_mode = "single_port",
		ram_block1a_155.port_a_address_width = 13,
		ram_block1a_155.port_a_byte_enable_mask_width = 1,
		ram_block1a_155.port_a_byte_size = 1,
		ram_block1a_155.port_a_data_out_clear = "none",
		ram_block1a_155.port_a_data_out_clock = "clock0",
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 155648,
		ram_block1a_155.port_a_first_bit_number = 3,
		ram_block1a_155.port_a_last_address = 159999,
		ram_block1a_155.port_a_logical_ram_depth = 160000,
		ram_block1a_155.port_a_logical_ram_width = 8,
		ram_block1a_155.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_155.power_up_uninitialized = "false",
		ram_block1a_155.ram_block_type = "AUTO",
		ram_block1a_155.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_156portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "ena0",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.clk0_output_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.init_file = "../../RAM/image.mif",
		ram_block1a_156.init_file_layout = "port_a",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000049D3FFF806D800003FA000000030E87FFF12C3957004000000000000000000000000000000000000000000000000000000009FD23F78FD60000001EC00000020EF602C7CDD6BD00E00000000000000000000000000000000000000000000000000000000BFA58878AF63C000007C800009E72E508862E505781200000000000000000000000000000000000000000000000000000000FCA04F78F53C8004804F800014822B83177CFAF9280E00000000000000000000000000000000000000000000000000000000FFBC820D31FF80043F4130003C0029E0FF4DFD05B01800000000000000,
		ram_block1a_156.mem_init1 = 2048'h61E20000000000000000000000000000000000000000000000000000000000000000073F99E01A000000000000000000006998E404600000000000000000000000000000000000000000000000000000000000013FD8787C7FDA000000000000000038135E7FF83300000000000000000000000000000000000000000000000000000000000406C7C3FC07D69C00000000000000FE48F8A1A5E1F8000000000000000000000000000000000000000000000000000000001605FFF3B001CA7650000000000037F7FA17F85E97F800000000000000000000000000000000000000000000000000000000120FFFFFA380800FE4000000000188A7FF2AE4877C1C00,
		ram_block1a_156.mem_init2 = 256'h00000000000000000000000000000000000303C0000000000000000000000000,
		ram_block1a_156.operation_mode = "single_port",
		ram_block1a_156.port_a_address_width = 13,
		ram_block1a_156.port_a_byte_enable_mask_width = 1,
		ram_block1a_156.port_a_byte_size = 1,
		ram_block1a_156.port_a_data_out_clear = "none",
		ram_block1a_156.port_a_data_out_clock = "clock0",
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 155648,
		ram_block1a_156.port_a_first_bit_number = 4,
		ram_block1a_156.port_a_last_address = 159999,
		ram_block1a_156.port_a_logical_ram_depth = 160000,
		ram_block1a_156.port_a_logical_ram_width = 8,
		ram_block1a_156.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_156.power_up_uninitialized = "false",
		ram_block1a_156.ram_block_type = "AUTO",
		ram_block1a_156.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_157portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "ena0",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.clk0_output_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.init_file = "../../RAM/image.mif",
		ram_block1a_157.init_file_layout = "port_a",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000007FEBFFF860E7FFFFC0000000001FF17FFD54C0618FFC00000000000000000000000000000000000000000000000000000000FFE83F786A7FFFFFFE1C0000005FF7DFFFDEC30BBFF600000000000000000000000000000000000000000000000000000000FFF908787A7C3FFFFF8300000A1FF7407B5CE301AFEE00000000000000000000000000000000000000000000000000000000FFE8B07873C07FFB7FB04000087FF7FCF040F9FDEFFE00000000000000000000000000000000000000000000000000000000FFEF540CDB007FFBC0BE100020FFF7FFEC71FCF9DFF800000000000000,
		ram_block1a_157.mem_init1 = 2048'h46260000000000000000000000000000000000000000000000000000000000000000040018188A000000000000000000000E071BFBC0000000000000000000000000000000000000000000000000000000000001C0078780003A000000000000000023E03F9FFFFF400000000000000000000000000000000000000000000000000000000007E1FFFFD7F8267400000000000002FFF2C0E019FFF00000000000000000000000000000000000000000000000000000000019E3FFFFD7FE300190000000000079FFFF88F4736FF8000000000000000000000000000000000000000000000000000000002DE7FFFFBBFF7FF0180000000003F1BFFEFCFCF10FF800,
		ram_block1a_157.mem_init2 = 256'h000000000000000000000000000000000003C1C0000000000000000000000000,
		ram_block1a_157.operation_mode = "single_port",
		ram_block1a_157.port_a_address_width = 13,
		ram_block1a_157.port_a_byte_enable_mask_width = 1,
		ram_block1a_157.port_a_byte_size = 1,
		ram_block1a_157.port_a_data_out_clear = "none",
		ram_block1a_157.port_a_data_out_clock = "clock0",
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 155648,
		ram_block1a_157.port_a_first_bit_number = 5,
		ram_block1a_157.port_a_last_address = 159999,
		ram_block1a_157.port_a_logical_ram_depth = 160000,
		ram_block1a_157.port_a_logical_ram_width = 8,
		ram_block1a_157.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_157.power_up_uninitialized = "false",
		ram_block1a_157.ram_block_type = "AUTO",
		ram_block1a_157.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_158portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "ena0",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.clk0_output_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.init_file = "../../RAM/image.mif",
		ram_block1a_158.init_file_layout = "port_a",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000007FFBFFF800FFFFFFFF800000003FFEFFFC48C001FFFC00000000000000000000000000000000000000000000000000000000FFF83F78087FFFFFFFFC0000007FFE3FFCC0C0F3FFFE00000000000000000000000000000000000000000000000000000000FFFA0878087FFFFFFFFF80000BFFFFBFF9C0E0F9EFFE00000000000000000000000000000000000000000000000000000000FFEB007801FFFFFFFFFFE0000FFFFFFFF1C0F801EFFE00000000000000000000000000000000000000000000000000000000FFEC380C19FFFFFFFFFFF0001FFFFFFFEDC1FC01FFF800000000000000,
		ram_block1a_158.mem_init1 = 2048'h5000000000000000000000000000000000000000000000000000000000000000000005FFE7FF7E000000000000000000004FFFFFFFD0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF8000000000000000023FFFFFFFFFF200000000000000000000000000000000000000000000000000000000007FFFFFFEFFFF9F400000000000000FFFEC0E001FFF8000000000000000000000000000000000000000000000000000000001FFFFFFFEFFFFFFFD000000000003FFFFE00FC73FFF8000000000000000000000000000000000000000000000000000000003FFFFFFFBBFFFFFFFC0000000007FFBFFE60FCF1FFF800,
		ram_block1a_158.mem_init2 = 256'h000000000000000000000000000000000003FF80000000000000000000000000,
		ram_block1a_158.operation_mode = "single_port",
		ram_block1a_158.port_a_address_width = 13,
		ram_block1a_158.port_a_byte_enable_mask_width = 1,
		ram_block1a_158.port_a_byte_size = 1,
		ram_block1a_158.port_a_data_out_clear = "none",
		ram_block1a_158.port_a_data_out_clock = "clock0",
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 155648,
		ram_block1a_158.port_a_first_bit_number = 6,
		ram_block1a_158.port_a_last_address = 159999,
		ram_block1a_158.port_a_logical_ram_depth = 160000,
		ram_block1a_158.port_a_logical_ram_width = 8,
		ram_block1a_158.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_158.power_up_uninitialized = "false",
		ram_block1a_158.ram_block_type = "AUTO",
		ram_block1a_158.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[19]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_159portadataout[0:0]),
	.portare(rden_a),
	.portawe(wire_decode3_eq[19]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "ena0",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.clk0_output_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.init_file = "../../RAM/image.mif",
		ram_block1a_159.init_file_layout = "port_a",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000040007FF000000006000000020000003BF3FFE0000000000000000000000000000000000000000000000000000000000000007C087F78000000000000000800000033F3FFC0002000000000000000000000000000000000000000000000000000000000007F787F7800000000080000C000000063F1FFE1002000000000000000000000000000000000000000000000000000000000017FF87FE00000000002000100000000E3F07FE1002000000000000000000000000000000000000000000000000000000000013FFF3E60000000000000020000000123E03FE000400000000000000,
		ram_block1a_159.mem_init1 = 2048'h67E40000000000000000000000000000000000000000000000000000000000000000060000000600000000000000000000700000003000000000000000000000000000000000000000000000000000000000000100000000000600000000000000003C0000000000E000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000300013F1FFE0008000000000000000000000000000000000000000000000000000000000000000000000000300000000000400001FF038C00000000000000000000000000000000000000000000000000000000000000000000440000000200000000040040019F030E000400,
		ram_block1a_159.mem_init2 = 256'h0000000000000000000000000000000000020040000000000000000000000000,
		ram_block1a_159.operation_mode = "single_port",
		ram_block1a_159.port_a_address_width = 13,
		ram_block1a_159.port_a_byte_enable_mask_width = 1,
		ram_block1a_159.port_a_byte_size = 1,
		ram_block1a_159.port_a_data_out_clear = "none",
		ram_block1a_159.port_a_data_out_clock = "clock0",
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 155648,
		ram_block1a_159.port_a_first_bit_number = 7,
		ram_block1a_159.port_a_last_address = 159999,
		ram_block1a_159.port_a_logical_ram_depth = 160000,
		ram_block1a_159.port_a_logical_ram_width = 8,
		ram_block1a_159.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_159.power_up_uninitialized = "false",
		ram_block1a_159.ram_block_type = "AUTO",
		ram_block1a_159.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[17:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[17:13],
		w_addr_val_a5w = rden_decode_addr_sel_a;
endmodule //RAM_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module RAM (
	address,
	clock,
	data,
	rden,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[17:0]  address;
	input	  clock;
	input	[7:0]  data;
	input	  rden;
	input	  wren;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri1	  rden;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	RAM_altsyncram	RAM_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.rden_a (rden),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../../RAM/image.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "160000"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "18"
// Retrieval info: PRIVATE: WidthData NUMERIC "8"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../../RAM/image.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "160000"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "18"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 18 0 INPUT NODEFVAL "address[17..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 18 0 address 0 0 18 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @rden_a 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
