\hypertarget{struct_u_s_b___o_t_g___global_type_def}{}\section{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___global_type_def}\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}


\+\_\+\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{G\+O\+T\+G\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{G\+O\+T\+G\+I\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{G\+A\+H\+B\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{G\+U\+S\+B\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{G\+R\+S\+T\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{G\+I\+N\+T\+S\+TS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{G\+I\+N\+T\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{G\+R\+X\+S\+T\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{G\+R\+X\+S\+T\+SP}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{G\+R\+X\+F\+S\+IZ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{H\+N\+P\+T\+X\+S\+TS}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_ad9882d3bf56ca5821b2453b1ee5d5fc2}{Reserved30} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{G\+C\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{C\+ID}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a2cec634078f0ae742890bc2439898224}{Reserved40} \mbox{[}48\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{H\+P\+T\+X\+F\+S\+IZ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a2e401eb1cb0e3a5fadf7fe7249105095}{D\+I\+E\+P\+T\+XF} \mbox{[}0x0\+F\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a764423056e148c60837b00d6dc35bb75}{Reserved5} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_acaf5563a43c7dd8ba9b982df9581acaa}{G\+H\+W\+C\+F\+G3}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a1442a75374a2a4ca1c3d07293c780523}{Reserved6}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a5b7c9cb9dbd528e59d39bd7e72ca6fe9}{G\+L\+P\+M\+C\+FG}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a43fae5b728aa075b9475bbe49a5738ef}{Reserved}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7}{G\+D\+F\+I\+F\+O\+C\+FG}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___global_type_def_a083dc7aa0b5dcf8cf22896d09a18b6d2}{Reserved43} \mbox{[}40\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\+\_\+\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register 

U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers. 

Definition at line 542 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!C\+ID@{C\+ID}}
\index{C\+ID@{C\+ID}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+ID}{CID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+ID}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{}\label{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}
User ID Register Address offset \+: 0x3C

User ID Register 03\+Ch 

Definition at line 558 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!D\+I\+E\+P\+T\+XF@{D\+I\+E\+P\+T\+XF}}
\index{D\+I\+E\+P\+T\+XF@{D\+I\+E\+P\+T\+XF}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+E\+P\+T\+XF}{DIEPTXF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+I\+E\+P\+T\+XF}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a2e401eb1cb0e3a5fadf7fe7249105095}{}\label{struct_u_s_b___o_t_g___global_type_def_a2e401eb1cb0e3a5fadf7fe7249105095}
dev Periodic Transmit F\+I\+FO 

Definition at line 561 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ@{D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ}}
\index{D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ@{D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ}{DIEPTXF0_HNPTXFSIZ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+I\+E\+P\+T\+X\+F0\+\_\+\+H\+N\+P\+T\+X\+F\+S\+IZ}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{}\label{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}
E\+P0 / Non Periodic Tx F\+I\+FO Size Register Address offset \+: 0x28

E\+P0 / Non Periodic Tx F\+I\+FO Size Register 028h 

Definition at line 554 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+A\+H\+B\+C\+FG@{G\+A\+H\+B\+C\+FG}}
\index{G\+A\+H\+B\+C\+FG@{G\+A\+H\+B\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+A\+H\+B\+C\+FG}{GAHBCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+A\+H\+B\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{}\label{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}
Core A\+HB Configuration Register Address offset \+: 0x08

Core A\+HB Configuration Register 008h 

Definition at line 546 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+C\+C\+FG@{G\+C\+C\+FG}}
\index{G\+C\+C\+FG@{G\+C\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+C\+C\+FG}{GCCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+C\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{}\label{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}
General Purpose IO Register Address offset \+: 0x38

General Purpose IO Register 038h 

Definition at line 557 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+D\+F\+I\+F\+O\+C\+FG@{G\+D\+F\+I\+F\+O\+C\+FG}}
\index{G\+D\+F\+I\+F\+O\+C\+FG@{G\+D\+F\+I\+F\+O\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+D\+F\+I\+F\+O\+C\+FG}{GDFIFOCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+D\+F\+I\+F\+O\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___global_type_def_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7}{}\label{struct_u_s_b___o_t_g___global_type_def_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7}
D\+F\+I\+FO Software Config Register 05\+Ch 

Definition at line 840 of file stm32f446xx.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+H\+W\+C\+F\+G3@{G\+H\+W\+C\+F\+G3}}
\index{G\+H\+W\+C\+F\+G3@{G\+H\+W\+C\+F\+G3}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+H\+W\+C\+F\+G3}{GHWCFG3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+H\+W\+C\+F\+G3}\hypertarget{struct_u_s_b___o_t_g___global_type_def_acaf5563a43c7dd8ba9b982df9581acaa}{}\label{struct_u_s_b___o_t_g___global_type_def_acaf5563a43c7dd8ba9b982df9581acaa}
User HW config3 04\+Ch 

Definition at line 836 of file stm32f446xx.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+I\+N\+T\+M\+SK@{G\+I\+N\+T\+M\+SK}}
\index{G\+I\+N\+T\+M\+SK@{G\+I\+N\+T\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+I\+N\+T\+M\+SK}{GINTMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+I\+N\+T\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{}\label{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}
Core Interrupt Mask Register Address offset \+: 0x18

Core Interrupt Mask Register 018h 

Definition at line 550 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+I\+N\+T\+S\+TS@{G\+I\+N\+T\+S\+TS}}
\index{G\+I\+N\+T\+S\+TS@{G\+I\+N\+T\+S\+TS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+I\+N\+T\+S\+TS}{GINTSTS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+I\+N\+T\+S\+TS}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{}\label{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}
Core Interrupt Register Address offset \+: 0x14

Core Interrupt Register 014h 

Definition at line 549 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+L\+P\+M\+C\+FG@{G\+L\+P\+M\+C\+FG}}
\index{G\+L\+P\+M\+C\+FG@{G\+L\+P\+M\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+L\+P\+M\+C\+FG}{GLPMCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+L\+P\+M\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a5b7c9cb9dbd528e59d39bd7e72ca6fe9}{}\label{struct_u_s_b___o_t_g___global_type_def_a5b7c9cb9dbd528e59d39bd7e72ca6fe9}
L\+PM Register 054h 

Definition at line 838 of file stm32f446xx.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+O\+T\+G\+C\+TL@{G\+O\+T\+G\+C\+TL}}
\index{G\+O\+T\+G\+C\+TL@{G\+O\+T\+G\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+O\+T\+G\+C\+TL}{GOTGCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+O\+T\+G\+C\+TL}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{}\label{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}
U\+S\+B\+\_\+\+O\+TG Control and Status Register Address offset \+: 0x00

U\+S\+B\+\_\+\+O\+TG Control and Status Register 000h 

Definition at line 544 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+O\+T\+G\+I\+NT@{G\+O\+T\+G\+I\+NT}}
\index{G\+O\+T\+G\+I\+NT@{G\+O\+T\+G\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+O\+T\+G\+I\+NT}{GOTGINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+O\+T\+G\+I\+NT}\hypertarget{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{}\label{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}
U\+S\+B\+\_\+\+O\+TG Interrupt Register Address offset \+: 0x04

U\+S\+B\+\_\+\+O\+TG Interrupt Register 004h 

Definition at line 545 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+R\+S\+T\+C\+TL@{G\+R\+S\+T\+C\+TL}}
\index{G\+R\+S\+T\+C\+TL@{G\+R\+S\+T\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+R\+S\+T\+C\+TL}{GRSTCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+R\+S\+T\+C\+TL}\hypertarget{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{}\label{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}
Core Reset Register Address offset \+: 0x10

Core Reset Register 010h 

Definition at line 548 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+R\+X\+F\+S\+IZ@{G\+R\+X\+F\+S\+IZ}}
\index{G\+R\+X\+F\+S\+IZ@{G\+R\+X\+F\+S\+IZ}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+R\+X\+F\+S\+IZ}{GRXFSIZ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+R\+X\+F\+S\+IZ}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{}\label{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}
Receive F\+I\+FO Size Register 024h 

Definition at line 553 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+R\+X\+S\+T\+SP@{G\+R\+X\+S\+T\+SP}}
\index{G\+R\+X\+S\+T\+SP@{G\+R\+X\+S\+T\+SP}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+R\+X\+S\+T\+SP}{GRXSTSP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+R\+X\+S\+T\+SP}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{}\label{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}
Receive Sts Q Read \& P\+OP Register Address offset \+: 0x20

Receive Sts Q Read \& P\+OP Register 020h 

Definition at line 552 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+R\+X\+S\+T\+SR@{G\+R\+X\+S\+T\+SR}}
\index{G\+R\+X\+S\+T\+SR@{G\+R\+X\+S\+T\+SR}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+R\+X\+S\+T\+SR}{GRXSTSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+R\+X\+S\+T\+SR}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{}\label{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}
Receive Sts Q Read Register Address offset \+: 0x1C

Receive Sts Q Read Register 01\+Ch 

Definition at line 551 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!G\+U\+S\+B\+C\+FG@{G\+U\+S\+B\+C\+FG}}
\index{G\+U\+S\+B\+C\+FG@{G\+U\+S\+B\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+U\+S\+B\+C\+FG}{GUSBCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+U\+S\+B\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{}\label{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}
Core U\+SB Configuration Register Address offset \+: 0x0C

Core U\+SB Configuration Register 00\+Ch 

Definition at line 547 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!H\+N\+P\+T\+X\+S\+TS@{H\+N\+P\+T\+X\+S\+TS}}
\index{H\+N\+P\+T\+X\+S\+TS@{H\+N\+P\+T\+X\+S\+TS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+N\+P\+T\+X\+S\+TS}{HNPTXSTS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+N\+P\+T\+X\+S\+TS}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{}\label{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}
Non Periodic Tx F\+I\+F\+O/\+Queue Sts reg Address offset \+: 0x2C

Non Periodic Tx F\+I\+F\+O/\+Queue Sts reg 02\+Ch 

Definition at line 555 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!H\+P\+T\+X\+F\+S\+IZ@{H\+P\+T\+X\+F\+S\+IZ}}
\index{H\+P\+T\+X\+F\+S\+IZ@{H\+P\+T\+X\+F\+S\+IZ}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+P\+T\+X\+F\+S\+IZ}{HPTXFSIZ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+P\+T\+X\+F\+S\+IZ}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{}\label{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}
Host Periodic Tx F\+I\+FO Size Reg Address offset \+: 0x100

Host Periodic Tx F\+I\+FO Size Reg 100h 

Definition at line 560 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!Reserved@{Reserved}}
\index{Reserved@{Reserved}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved}{Reserved}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a43fae5b728aa075b9475bbe49a5738ef}{}\label{struct_u_s_b___o_t_g___global_type_def_a43fae5b728aa075b9475bbe49a5738ef}
Reserved 058h 

Definition at line 839 of file stm32f446xx.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!Reserved30@{Reserved30}}
\index{Reserved30@{Reserved30}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved30}{Reserved30}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved30}\hypertarget{struct_u_s_b___o_t_g___global_type_def_ad9882d3bf56ca5821b2453b1ee5d5fc2}{}\label{struct_u_s_b___o_t_g___global_type_def_ad9882d3bf56ca5821b2453b1ee5d5fc2}
Reserved 030h 

Definition at line 556 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!Reserved40@{Reserved40}}
\index{Reserved40@{Reserved40}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved40}{Reserved40}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved40}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a2cec634078f0ae742890bc2439898224}{}\label{struct_u_s_b___o_t_g___global_type_def_a2cec634078f0ae742890bc2439898224}
Reserved Address offset \+: 0x40-\/0x\+FF 

Definition at line 559 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!Reserved43@{Reserved43}}
\index{Reserved43@{Reserved43}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved43}{Reserved43}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved43}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a083dc7aa0b5dcf8cf22896d09a18b6d2}{}\label{struct_u_s_b___o_t_g___global_type_def_a083dc7aa0b5dcf8cf22896d09a18b6d2}
Reserved 058h-\/0\+F\+Fh 

Definition at line 841 of file stm32f446xx.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!Reserved5@{Reserved5}}
\index{Reserved5@{Reserved5}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved5}{Reserved5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved5}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a764423056e148c60837b00d6dc35bb75}{}\label{struct_u_s_b___o_t_g___global_type_def_a764423056e148c60837b00d6dc35bb75}
Reserved 040h-\/048h 

Definition at line 835 of file stm32f446xx.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}!Reserved6@{Reserved6}}
\index{Reserved6@{Reserved6}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved6}{Reserved6}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved6}\hypertarget{struct_u_s_b___o_t_g___global_type_def_a1442a75374a2a4ca1c3d07293c780523}{}\label{struct_u_s_b___o_t_g___global_type_def_a1442a75374a2a4ca1c3d07293c780523}
Reserved 050h 

Definition at line 837 of file stm32f446xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
