

================================================================
== Vitis HLS Report for 'stage_N_Pipeline_VITIS_LOOP_57_1'
================================================================
* Date:           Wed Nov 15 15:58:20 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.196 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      393|      393|  0.983 us|  0.983 us|  393|  393|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_1  |      391|      391|         3|          1|          1|   390|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       31|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       64|       76|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_75_p2          |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_69_p2         |      icmp|   0|  0|  11|           9|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  31|          20|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v4_1    |   9|          2|    9|         18|
    |out_Ax_fifo1_blk_n       |   9|          2|    1|          2|
    |v4_fu_38                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |out_Ax_fifo1_read_reg_110         |  32|   0|   32|          0|
    |v4_1_reg_101                      |   9|   0|    9|          0|
    |v4_1_reg_101_pp0_iter1_reg        |   9|   0|    9|          0|
    |v4_fu_38                          |   9|   0|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|out_Ax_fifo1_dout            |   in|   32|     ap_fifo|                      out_Ax_fifo1|       pointer|
|out_Ax_fifo1_num_data_valid  |   in|   10|     ap_fifo|                      out_Ax_fifo1|       pointer|
|out_Ax_fifo1_fifo_cap        |   in|   10|     ap_fifo|                      out_Ax_fifo1|       pointer|
|out_Ax_fifo1_empty_n         |   in|    1|     ap_fifo|                      out_Ax_fifo1|       pointer|
|out_Ax_fifo1_read            |  out|    1|     ap_fifo|                      out_Ax_fifo1|       pointer|
|v11_address0                 |  out|    9|   ap_memory|                               v11|         array|
|v11_ce0                      |  out|    1|   ap_memory|                               v11|         array|
|v11_we0                      |  out|    1|   ap_memory|                               v11|         array|
|v11_d0                       |  out|   32|   ap_memory|                               v11|         array|
+-----------------------------+-----+-----+------------+----------------------------------+--------------+

