{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666146204856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666146204857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 09:23:24 2022 " "Processing started: Wed Oct 19 09:23:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666146204857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666146204857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_CE221 -c Lab3_CE221 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_CE221 -c Lab3_CE221" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666146204857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666146205200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_8bit " "Found entity 1: lpm_counter_8bit" {  } { { "lpm_counter_8bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/lpm_counter_8bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_ce221.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3_ce221.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_CE221 " "Found entity 1: Lab3_CE221" {  } { { "Lab3_CE221.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Lab3_CE221/Lab3_CE221.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexshow1.v 1 1 " "Found 1 design units, including 1 entities, in source file hexshow1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexshow1 " "Found entity 1: hexshow1" {  } { { "hexshow1.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcharactersdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdcharactersdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDCharactersDecoder " "Found entity 1: BCDCharactersDecoder" {  } { { "BCDCharactersDecoder.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/BCDCharactersDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex7 HEX7 hexshow.v(10) " "Verilog HDL Declaration information at hexshow.v(10): object \"hex7\" differs only in case from object \"HEX7\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex6 HEX6 hexshow.v(11) " "Verilog HDL Declaration information at hexshow.v(11): object \"hex6\" differs only in case from object \"HEX6\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex5 HEX5 hexshow.v(12) " "Verilog HDL Declaration information at hexshow.v(12): object \"hex5\" differs only in case from object \"HEX5\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex4 HEX4 hexshow.v(13) " "Verilog HDL Declaration information at hexshow.v(13): object \"hex4\" differs only in case from object \"HEX4\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex3 HEX3 hexshow.v(14) " "Verilog HDL Declaration information at hexshow.v(14): object \"hex3\" differs only in case from object \"HEX3\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex2 HEX2 hexshow.v(15) " "Verilog HDL Declaration information at hexshow.v(15): object \"hex2\" differs only in case from object \"HEX2\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex1 HEX1 hexshow.v(16) " "Verilog HDL Declaration information at hexshow.v(16): object \"hex1\" differs only in case from object \"HEX1\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex0 HEX0 hexshow.v(17) " "Verilog HDL Declaration information at hexshow.v(17): object \"hex0\" differs only in case from object \"HEX0\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexshow.v 1 1 " "Found 1 design units, including 1 entities, in source file hexshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexshow " "Found entity 1: hexshow" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Found entity 1: counter_4bit" {  } { { "counter_4bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/counter_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/bcd_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_decoder " "Found entity 1: bcd_decoder" {  } { { "bcd_decoder.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/bcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1s " "Found entity 1: clock_1s" {  } { { "clock_1s.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/clock_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodigitbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file twodigitbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoDigitBCD " "Found entity 1: twoDigitBCD" {  } { { "twoDigitBCD.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/twoDigitBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock24h.v 1 1 " "Found 1 design units, including 1 entities, in source file clock24h.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock24h " "Found entity 1: clock24h" {  } { { "clock24h.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/clock24h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit_non_blocking_parameter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4bit_non_blocking_parameter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_non_blocking_parameter " "Found entity 1: counter_4bit_non_blocking_parameter" {  } { { "counter_4bit_non_blocking_parameter.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/counter_4bit_non_blocking_parameter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit_non_blocking_parameter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit_non_blocking_parameter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit_non_blocking_parameter " "Found entity 1: counter_8bit_non_blocking_parameter" {  } { { "counter_8bit_non_blocking_parameter.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/counter_8bit_non_blocking_parameter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_4bit_non_blocking.v(7) " "Verilog HDL information at counter_4bit_non_blocking.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "counter_4bit_non_blocking.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/counter_4bit_non_blocking.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666146205263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit_non_blocking.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4bit_non_blocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_non_blocking " "Found entity 1: counter_4bit_non_blocking" {  } { { "counter_4bit_non_blocking.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/counter_4bit_non_blocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666146205264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666146205264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk clock24h.v(16) " "Verilog HDL Implicit Net warning at clock24h.v(16): created implicit net for \"clk\"" {  } { { "clock24h.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/clock24h.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666146205264 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hexshow1.v(17) " "Verilog HDL Instantiation warning at hexshow1.v(17): instance has no name" {  } { { "hexshow1.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow1.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1666146205264 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hexshow1.v(18) " "Verilog HDL Instantiation warning at hexshow1.v(18): instance has no name" {  } { { "hexshow1.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow1.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1666146205264 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hexshow1.v(19) " "Verilog HDL Instantiation warning at hexshow1.v(19): instance has no name" {  } { { "hexshow1.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/hexshow1.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1666146205264 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock24h.v(16) " "Verilog HDL Instantiation warning at clock24h.v(16): instance has no name" {  } { { "clock24h.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/clock24h.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1666146205264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_4bit " "Elaborating entity \"counter_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666146205304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit.v(11) " "Verilog HDL assignment warning at counter_4bit.v(11): truncated value with size 32 to match size of target (4)" {  } { { "counter_4bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab3_CE221/counter_4bit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666146205304 "|counter_4bit"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/workspace/Lab3_CE221/output_files/Lab3_CE221.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/workspace/Lab3_CE221/output_files/Lab3_CE221.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666146205571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666146205675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666146205675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666146205700 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666146205700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666146205700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666146205700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666146205717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 09:23:25 2022 " "Processing ended: Wed Oct 19 09:23:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666146205717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666146205717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666146205717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666146205717 ""}
