// Seed: 192118333
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wand id_8
);
  wire module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd59
) (
    input wor id_0,
    input tri _id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wor id_9,
    input wire id_10
);
  wire [(  1  ) : -1  &  id_1] id_12;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_2,
      id_7,
      id_10,
      id_0,
      id_8,
      id_3
  );
  assign id_6 = ~id_1;
endmodule
