Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 786ae7b8af9f4f2880c13b9b80ee45eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_addr' [E:/SR/procesor/procesor.srcs/sources_1/new/procesor.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'in' [E:/SR/procesor/procesor.srcs/sources_1/new/procesor.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.rx_mux
Compiling module xil_defaultlib.ry_mux
Compiling module xil_defaultlib.imm_mux
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.rd_mux
Compiling module xil_defaultlib.jump_cond
Compiling module xil_defaultlib.procesor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
