<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPUDisassembler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1AMDGPUDisassembler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPUDisassembler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPUDisassembler_8h_source.html">Target/AMDGPU/Disassembler/AMDGPUDisassembler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPUDisassembler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1AMDGPUDisassembler__inherit__graph.svg" width="204" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPUDisassembler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1AMDGPUDisassembler__coll__graph.svg" width="594" height="439"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab8355dd4c437a99c65c3d9f3b6f5101a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>, 
<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> = OPW32
<br />
 }</td></tr>
<tr class="separator:ab8355dd4c437a99c65c3d9f3b6f5101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1MCDisassembler"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1MCDisassembler')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></td></tr>
<tr class="memitem:a8eb822283e8f3200ca4b2a1ba0174e6a inherit pub_types_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> { <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a> = 0, 
<a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">SoftFail</a> = 1, 
<a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a> = 3
 }<tr class="memdesc:a8eb822283e8f3200ca4b2a1ba0174e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ternary decode status.  <a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a8eb822283e8f3200ca4b2a1ba0174e6a inherit pub_types_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a852783bf1f53ae8e8e22a3042759f90b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="el" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx, <a class="el" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *MCII)</td></tr>
<tr class="separator:a852783bf1f53ae8e8e22a3042759f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d3b563775fcf320d994bcd8aa646ce"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a94d3b563775fcf320d994bcd8aa646ce">~AMDGPUDisassembler</a> () override=default</td></tr>
<tr class="separator:a94d3b563775fcf320d994bcd8aa646ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9305ad45a7db970a0a198791bea136a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">getInstruction</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t &amp;<a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; Bytes, uint64_t <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad9305ad45a7db970a0a198791bea136a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the disassembly of a single instruction.  <a href="#ad9305ad45a7db970a0a198791bea136a">More...</a><br /></td></tr>
<tr class="separator:ad9305ad45a7db970a0a198791bea136a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d28a91d7aca8ef06fa3e2533047f0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a> (<a class="el" href="classunsigned.html">unsigned</a> RegClassID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a16d28a91d7aca8ef06fa3e2533047f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ac39db7a12e1ee120630d7aa17bae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a> (<a class="el" href="classunsigned.html">unsigned</a> int RegId) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a13ac39db7a12e1ee120630d7aa17bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10982f41862673ec4aa270b0eef58a7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a10982f41862673ec4aa270b0eef58a7b">createRegOperand</a> (<a class="el" href="classunsigned.html">unsigned</a> RegClassID, <a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a10982f41862673ec4aa270b0eef58a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af564aa8a41fb212e8dfc8856ef35c871"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a> (<a class="el" href="classunsigned.html">unsigned</a> SRegClassID, <a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af564aa8a41fb212e8dfc8856ef35c871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b147cf1557182f62cf46de5ea9b5061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a> (<a class="el" href="classunsigned.html">unsigned</a> V, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;ErrMsg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5b147cf1557182f62cf46de5ea9b5061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397587ec6233ec02007837fb24c3090f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t *Table, <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t Inst, uint64_t <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a397587ec6233ec02007837fb24c3090f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e6bd8d789a98b051dd72fe4cfc1151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a37e6bd8d789a98b051dd72fe4cfc1151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd280f4da00c497a17a8f47f7bd8cc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aabd280f4da00c497a17a8f47f7bd8cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa416e0bf10b88fff8616df9053ef17c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa416e0bf10b88fff8616df9053ef17c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e59759855caf94a9a88457565b20c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">decodeOperand_VGPR_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa9e59759855caf94a9a88457565b20c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8470c61157761717c8d5d9bc64649932"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">decodeOperand_VRegOrLds_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8470c61157761717c8d5d9bc64649932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0ebb25ee79b3e36aa5fbdd078fece3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">decodeOperand_VS_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adf0ebb25ee79b3e36aa5fbdd078fece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a746193e9fc6a8f7cf09ec5677b2e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">decodeOperand_VS_64</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa0a746193e9fc6a8f7cf09ec5677b2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02141c9f27620dbc6cccfcae8abe4d56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">decodeOperand_VS_128</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a02141c9f27620dbc6cccfcae8abe4d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d113a3fef07213741a837973905fa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">decodeOperand_VSrc16</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a92d113a3fef07213741a837973905fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df4d58148ace6dd67b07c7c85dae6f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">decodeOperand_VSrcV216</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5df4d58148ace6dd67b07c7c85dae6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9828adcef3becbe0e62b47e7b935c46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">decodeOperand_VReg_64</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac9828adcef3becbe0e62b47e7b935c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69538816d5c5b8eb940db413328db1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">decodeOperand_VReg_96</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab69538816d5c5b8eb940db413328db1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580013516c561c9f3534c5fd3f67f60c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">decodeOperand_VReg_128</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a580013516c561c9f3534c5fd3f67f60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769ad852a979f2f694e813d4aaaedcea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">decodeOperand_VReg_256</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a769ad852a979f2f694e813d4aaaedcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4978bef919ef98f07c52259474b8bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">decodeOperand_VReg_512</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abc4978bef919ef98f07c52259474b8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a9e77202c0556db7040527010dcc38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac4a9e77202c0556db7040527010dcc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f86792a963f9f4465f83450bcd1153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">decodeOperand_SReg_32_XM0_XEXEC</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa1f86792a963f9f4465f83450bcd1153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0239f97af5732826b37f77001e28d4cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">decodeOperand_SReg_32_XEXEC_HI</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0239f97af5732826b37f77001e28d4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc20a768dca7cf34b4d4909e8be3289e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">decodeOperand_SRegOrLds_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afc20a768dca7cf34b4d4909e8be3289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d95b4634b7f95fb19f2c55e451a5ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">decodeOperand_SReg_64</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a82d95b4634b7f95fb19f2c55e451a5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21fb13d7f0bcb1101375a9dc0373b9e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">decodeOperand_SReg_64_XEXEC</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a21fb13d7f0bcb1101375a9dc0373b9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537baa0007d044f9d66279617586180d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">decodeOperand_SReg_128</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a537baa0007d044f9d66279617586180d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb44ceb40a222dbbf19b4e40ae67d3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">decodeOperand_SReg_256</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3fb44ceb40a222dbbf19b4e40ae67d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad986a49dfc2bbb7f0ad252fbdff99951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">decodeOperand_SReg_512</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad986a49dfc2bbb7f0ad252fbdff99951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f4b36143c3cee701c22d83bbc9d78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">decodeOperand_AGPR_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac5f4b36143c3cee701c22d83bbc9d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab10b2d0f25581b3fc631599e5adad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">decodeOperand_AReg_128</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7ab10b2d0f25581b3fc631599e5adad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae241a608d5ba5d11d2ef405637b4f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">decodeOperand_AReg_512</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ae241a608d5ba5d11d2ef405637b4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8408c7ebb2b85ec86fed5c04ef999f06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">decodeOperand_AReg_1024</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8408c7ebb2b85ec86fed5c04ef999f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5644b951ba03ca15f33f39d1edccb465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">decodeOperand_AV_32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5644b951ba03ca15f33f39d1edccb465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559f9eb650add15b0119773f3edf6ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">decodeOperand_AV_64</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a559f9eb650add15b0119773f3edf6ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a49c0ccc7c9aa0fe2692b60975f8ba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2a49c0ccc7c9aa0fe2692b60975f8ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc52c96e46c682e3e109f4a3ddef37b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2bc52c96e46c682e3e109f4a3ddef37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c21284d55eedc91c4a3969626b6f1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab1c21284d55eedc91c4a3969626b6f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae4bf9c24a1f20e4ad36d42620f6e7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adae4bf9c24a1f20e4ad36d42620f6e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1806692ebe2608af74a206c056533d01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">decodeLiteralConstant</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1806692ebe2608af74a206c056533d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2856cc53ddce339fa86c79afebbbefe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa2856cc53ddce339fa86c79afebbbefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e38d94c0c1b7587c8f2abf8d3817ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a90e38d94c0c1b7587c8f2abf8d3817ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865ae0d33ec9cd2b21d7b55470ac58d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a865ae0d33ec9cd2b21d7b55470ac58d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a8034e9e01207fb71a39bde063d7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a168a8034e9e01207fb71a39bde063d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226d55cd988434115205ab910342c580"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a226d55cd988434115205ab910342c580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdccfd26f12d23c635188ff714e99c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">decodeSDWASrc16</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afdccfd26f12d23c635188ff714e99c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f73e787f141094d0aa638db8653ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">decodeSDWASrc32</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a32f73e787f141094d0aa638db8653ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9481f68151f53dba0f1e3416819e6e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">decodeSDWAVopcDst</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9481f68151f53dba0f1e3416819e6e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cfa93abf00f463c320ff9b5fb940583"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">decodeBoolReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4cfa93abf00f463c320ff9b5fb940583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae852f28eb2685d5dc30c78308011af7f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Val) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae852f28eb2685d5dc30c78308011af7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7297f920e9ff94394d81719b75080ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">isVI</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7297f920e9ff94394d81719b75080ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c9f9be5e439d07443ad92852b18f06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab9c9f9be5e439d07443ad92852b18f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee62e9882c0b90536eaa08027bbfef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aeee62e9882c0b90536eaa08027bbfef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MCDisassembler"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MCDisassembler')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></td></tr>
<tr class="memitem:a07639073d0bfe2f90b94ced7f2944596 inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a07639073d0bfe2f90b94ced7f2944596">MCDisassembler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="el" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx)</td></tr>
<tr class="separator:a07639073d0bfe2f90b94ced7f2944596 inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca028537d2d7a5248816fc6bdf61eeda inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#aca028537d2d7a5248816fc6bdf61eeda">~MCDisassembler</a> ()</td></tr>
<tr class="separator:aca028537d2d7a5248816fc6bdf61eeda inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490159dc01bb06ecf8869295bf6564fa inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a490159dc01bb06ecf8869295bf6564fa">onSymbolStart</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, uint64_t &amp;<a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; Bytes, uint64_t <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a490159dc01bb06ecf8869295bf6564fa inherit pub_methods_classllvm_1_1MCDisassembler"><td class="mdescLeft">&#160;</td><td class="mdescRight">May parse any prelude that precedes instructions after the start of a symbol.  <a href="classllvm_1_1MCDisassembler.html#a490159dc01bb06ecf8869295bf6564fa">More...</a><br /></td></tr>
<tr class="separator:a490159dc01bb06ecf8869295bf6564fa inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1131899a9514fb8e626f3b23719d05e inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#ab1131899a9514fb8e626f3b23719d05e">tryAddingSymbolicOperand</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>, uint64_t <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <a class="el" href="classbool.html">bool</a> IsBranch, uint64_t Offset, uint64_t InstSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab1131899a9514fb8e626f3b23719d05e inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3f2feec2e2452107a197b7e0d2907b inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a7b3f2feec2e2452107a197b7e0d2907b">tryAddingPcLoadReferenceComment</a> (int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>, uint64_t <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b3f2feec2e2452107a197b7e0d2907b inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e81a66b1e9430bc28c8d3cfe75de2d inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a78e81a66b1e9430bc28c8d3cfe75de2d">setSymbolizer</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> &gt; Symzer)</td></tr>
<tr class="memdesc:a78e81a66b1e9430bc28c8d3cfe75de2d inherit pub_methods_classllvm_1_1MCDisassembler"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set <code>Symzer</code> as the current symbolizer.  <a href="classllvm_1_1MCDisassembler.html#a78e81a66b1e9430bc28c8d3cfe75de2d">More...</a><br /></td></tr>
<tr class="separator:a78e81a66b1e9430bc28c8d3cfe75de2d inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd67351fa0f75e5f725364493801c53 inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a6bd67351fa0f75e5f725364493801c53">getContext</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6bd67351fa0f75e5f725364493801c53 inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116240e7466588200b69fdc3b25141f6 inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a116240e7466588200b69fdc3b25141f6">getSubtargetInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a116240e7466588200b69fdc3b25141f6 inherit pub_methods_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ab55ea9f3ceb384181fdfd06df56cdd31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a> (<a class="el" href="classunsigned.html">unsigned</a> Imm)</td></tr>
<tr class="separator:ab55ea9f3ceb384181fdfd06df56cdd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5e8963a65d13f5c87f38725b286fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a> (<a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <a class="el" href="classunsigned.html">unsigned</a> Imm)</td></tr>
<tr class="separator:a9ae5e8963a65d13f5c87f38725b286fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1MCDisassembler"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1MCDisassembler')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></td></tr>
<tr class="memitem:a68057d4a784ee78eca6f35d84936df6c inherit pub_attribs_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = nullptr</td></tr>
<tr class="separator:a68057d4a784ee78eca6f35d84936df6c inherit pub_attribs_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1MCDisassembler"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1MCDisassembler')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></td></tr>
<tr class="memitem:a67d53a6acc509ff577f17d00ddeac34d inherit pro_attribs_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a></td></tr>
<tr class="separator:a67d53a6acc509ff577f17d00ddeac34d inherit pro_attribs_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596db3ee82031b268a5d5d323b6379b2 inherit pro_attribs_classllvm_1_1MCDisassembler"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCDisassembler.html#a596db3ee82031b268a5d5d323b6379b2">Symbolizer</a></td></tr>
<tr class="separator:a596db3ee82031b268a5d5d323b6379b2 inherit pro_attribs_classllvm_1_1MCDisassembler"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8h_source.html#l00040">40</a> of file <a class="el" href="AMDGPUDisassembler_8h_source.html">AMDGPUDisassembler.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="ab8355dd4c437a99c65c3d9f3b6f5101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8355dd4c437a99c65c3d9f3b6f5101a">&#9670;&nbsp;</a></span>OpWidthTy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"></a>OPW32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"></a>OPW64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"></a>OPW128&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"></a>OPW256&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"></a>OPW512&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"></a>OPW1024&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"></a>OPW16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"></a>OPWV216&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"></a>OPW_LAST_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"></a>OPW_FIRST_&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8h_source.html#l00105">105</a> of file <a class="el" href="AMDGPUDisassembler_8h_source.html">AMDGPUDisassembler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a852783bf1f53ae8e8e22a3042759f90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a852783bf1f53ae8e8e22a3042759f90b">&#9670;&nbsp;</a></span>AMDGPUDisassembler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPUDisassembler::AMDGPUDisassembler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *&#160;</td>
          <td class="paramname"><em>MCII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00060">60</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01192">isGFX10()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01249">createAMDGPUDisassembler()</a>.</p>

</div>
</div>
<a id="a94d3b563775fcf320d994bcd8aa646ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d3b563775fcf320d994bcd8aa646ce">&#9670;&nbsp;</a></span>~AMDGPUDisassembler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::AMDGPUDisassembler::~AMDGPUDisassembler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aabd280f4da00c497a17a8f47f7bd8cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd280f4da00c497a17a8f47f7bd8cc5">&#9670;&nbsp;</a></span>convertDPP8Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> AMDGPUDisassembler::convertDPP8Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00442">442</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInst_8h_source.html#l00182">llvm::MCInst::getNumOperands()</a>, <a class="el" href="MCInst_8h_source.html#l00172">llvm::MCInst::getOpcode()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00079">insertNamedMCOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00258">isValidDPP8()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00053">llvm::MCDisassembler::SoftFail</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00054">llvm::MCDisassembler::Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">getInstruction()</a>.</p>

</div>
</div>
<a id="aa416e0bf10b88fff8616df9053ef17c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa416e0bf10b88fff8616df9053ef17c2">&#9670;&nbsp;</a></span>convertMIMGInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> AMDGPUDisassembler::convertMIMGInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">463</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00265">llvm::AMDGPU::MIMGInfo::BaseOpcode</a>, <a class="el" href="MCInst_8h_source.html#l00193">llvm::MCInst::begin()</a>, <a class="el" href="MathExtras_8h_source.html#l00556">llvm::countPopulation()</a>, <a class="el" href="MCInst_8h_source.html#l00115">llvm::MCOperand::createReg()</a>, <a class="el" href="MCInst_8h_source.html#l00190">llvm::MCInst::erase()</a>, <a class="el" href="SIDefines_8h_source.html#l00064">llvm::SIInstrFlags::Gather4</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="MCInst_8h_source.html#l00075">llvm::MCOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">llvm::AMDGPU::getMIMGDimInfoByEncoding()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00113">llvm::AMDGPU::getMIMGOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInst_8h_source.html#l00172">llvm::MCInst::getOpcode()</a>, <a class="el" href="MCInst_8h_source.html#l00180">llvm::MCInst::getOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00064">llvm::MCOperand::getReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00933">llvm::AMDGPU::hasPackedD16()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00266">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00224">llvm::AMDGPU::MIMGDimInfo::NumCoords</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00225">llvm::AMDGPU::MIMGDimInfo::NumGradients</a>, <a class="el" href="MCInst_8h_source.html#l00171">llvm::MCInst::setOpcode()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>, <a class="el" href="MCDisassembler_8h_source.html#l00054">llvm::MCDisassembler::Success</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00268">llvm::AMDGPU::MIMGInfo::VAddrDwords</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00267">llvm::AMDGPU::MIMGInfo::VDataDwords</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">getInstruction()</a>.</p>

</div>
</div>
<a id="a37e6bd8d789a98b051dd72fe4cfc1151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e6bd8d789a98b051dd72fe4cfc1151">&#9670;&nbsp;</a></span>convertSDWAInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> AMDGPUDisassembler::convertSDWAInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00422">422</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInst_8h_source.html#l00172">llvm::MCInst::getOpcode()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00079">insertNamedMCOperand()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00054">llvm::MCDisassembler::Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">getInstruction()</a>.</p>

</div>
</div>
<a id="a13ac39db7a12e1ee120630d7aa17bae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ac39db7a12e1ee120630d7aa17bae8">&#9670;&nbsp;</a></span>createRegOperand() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::createRegOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> int&#160;</td>
          <td class="paramname"><em>RegId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">609</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00115">llvm::MCOperand::createReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01023">llvm::AMDGPU::getMCReg()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00422">convertSDWAInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00614">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">createSRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00696">decodeOperand_AGPR_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00708">decodeOperand_AReg_1024()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00700">decodeOperand_AReg_128()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00704">decodeOperand_AReg_512()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00683">decodeOperand_VGPR_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00728">decodeOperand_VReg_128()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00732">decodeOperand_VReg_256()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00736">decodeOperand_VReg_512()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00720">decodeOperand_VReg_64()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00724">decodeOperand_VReg_96()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01047">decodeSpecialReg32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01079">decodeSpecialReg64()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="a10982f41862673ec4aa270b0eef58a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10982f41862673ec4aa270b0eef58a7b">&#9670;&nbsp;</a></span>createRegOperand() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::createRegOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegClassID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00614">614</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00599">errOperand()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00593">getRegClassName()</a>.</p>

</div>
</div>
<a id="af564aa8a41fb212e8dfc8856ef35c871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af564aa8a41fb212e8dfc8856ef35c871">&#9670;&nbsp;</a></span>createSRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::createSRegOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SRegClassID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">624</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCDisassembler_8h_source.html#l00123">llvm::MCDisassembler::CommentStream</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00593">getRegClassName()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">decodeDstOp()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="a4cfa93abf00f463c320ff9b5fb940583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cfa93abf00f463c320ff9b5fb940583">&#9670;&nbsp;</a></span>decodeBoolReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeBoolReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01179">1179</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00740">decodeOperand_SReg_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00766">decodeOperand_SReg_64()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>.</p>

</div>
</div>
<a id="a90e38d94c0c1b7587c8f2abf8d3817ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e38d94c0c1b7587c8f2abf8d3817ed">&#9670;&nbsp;</a></span>decodeDstOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeDstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">1028</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">createSRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00940">getSgprClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00957">getTtmpClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00974">getTTmpIdx()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00109">OPW256</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00110">OPW512</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00055">SGPR_MAX</a>, and <a class="el" href="SIDefines_8h_source.html#l00240">llvm::AMDGPU::EncValues::SGPR_MIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00778">decodeOperand_SReg_256()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00782">decodeOperand_SReg_512()</a>.</p>

</div>
</div>
<a id="a9ae5e8963a65d13f5c87f38725b286fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae5e8963a65d13f5c87f38725b286fe">&#9670;&nbsp;</a></span>decodeFPImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeFPImmed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00886">886</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00861">getInlineImmVal16()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00811">getInlineImmVal32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00836">getInlineImmVal64()</a>, <a class="el" href="SIDefines_8h_source.html#l00251">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00250">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00111">OPW1024</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00110">OPW512</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="ab55ea9f3ceb384181fdfd06df56cdd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55ea9f3ceb384181fdfd06df56cdd31">&#9670;&nbsp;</a></span>decodeIntImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeIntImmed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00801">801</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, <a class="el" href="SIDefines_8h_source.html#l00249">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00247">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a>, and <a class="el" href="SIDefines_8h_source.html#l00248">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="a1806692ebe2608af74a206c056533d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1806692ebe2608af74a206c056533d01">&#9670;&nbsp;</a></span>decodeLiteralConstant()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeLiteralConstant </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00786">786</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00599">errOperand()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="ac5f4b36143c3cee701c22d83bbc9d78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f4b36143c3cee701c22d83bbc9d78a">&#9670;&nbsp;</a></span>decodeOperand_AGPR_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_AGPR_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00696">696</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="a8408c7ebb2b85ec86fed5c04ef999f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8408c7ebb2b85ec86fed5c04ef999f06">&#9670;&nbsp;</a></span>decodeOperand_AReg_1024()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_AReg_1024 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00708">708</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="a7ab10b2d0f25581b3fc631599e5adad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab10b2d0f25581b3fc631599e5adad2">&#9670;&nbsp;</a></span>decodeOperand_AReg_128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_AReg_128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00700">700</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="a9ae241a608d5ba5d11d2ef405637b4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae241a608d5ba5d11d2ef405637b4f6">&#9670;&nbsp;</a></span>decodeOperand_AReg_512()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_AReg_512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00704">704</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="a5644b951ba03ca15f33f39d1edccb465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5644b951ba03ca15f33f39d1edccb465">&#9670;&nbsp;</a></span>decodeOperand_AV_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_AV_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00712">712</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>.</p>

</div>
</div>
<a id="a559f9eb650add15b0119773f3edf6ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559f9eb650add15b0119773f3edf6ce9">&#9670;&nbsp;</a></span>decodeOperand_AV_64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_AV_64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00716">716</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>.</p>

</div>
</div>
<a id="a537baa0007d044f9d66279617586180d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537baa0007d044f9d66279617586180d">&#9670;&nbsp;</a></span>decodeOperand_SReg_128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00774">774</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>.</p>

</div>
</div>
<a id="a3fb44ceb40a222dbbf19b4e40ae67d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb44ceb40a222dbbf19b4e40ae67d3b">&#9670;&nbsp;</a></span>decodeOperand_SReg_256()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00778">778</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">decodeDstOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00109">OPW256</a>.</p>

</div>
</div>
<a id="ac4a9e77202c0556db7040527010dcc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a9e77202c0556db7040527010dcc38">&#9670;&nbsp;</a></span>decodeOperand_SReg_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00740">740</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01179">decodeBoolReg()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00753">decodeOperand_SReg_32_XEXEC_HI()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00747">decodeOperand_SReg_32_XM0_XEXEC()</a>.</p>

</div>
</div>
<a id="a0239f97af5732826b37f77001e28d4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0239f97af5732826b37f77001e28d4cf">&#9670;&nbsp;</a></span>decodeOperand_SReg_32_XEXEC_HI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00753">753</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00740">decodeOperand_SReg_32()</a>.</p>

</div>
</div>
<a id="aa1f86792a963f9f4465f83450bcd1153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f86792a963f9f4465f83450bcd1153">&#9670;&nbsp;</a></span>decodeOperand_SReg_32_XM0_XEXEC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00747">747</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00740">decodeOperand_SReg_32()</a>.</p>

</div>
</div>
<a id="ad986a49dfc2bbb7f0ad252fbdff99951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad986a49dfc2bbb7f0ad252fbdff99951">&#9670;&nbsp;</a></span>decodeOperand_SReg_512()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00782">782</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">decodeDstOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00110">OPW512</a>.</p>

</div>
</div>
<a id="a82d95b4634b7f95fb19f2c55e451a5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d95b4634b7f95fb19f2c55e451a5ac">&#9670;&nbsp;</a></span>decodeOperand_SReg_64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00766">766</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01179">decodeBoolReg()</a>.</p>

</div>
</div>
<a id="a21fb13d7f0bcb1101375a9dc0373b9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21fb13d7f0bcb1101375a9dc0373b9e5">&#9670;&nbsp;</a></span>decodeOperand_SReg_64_XEXEC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00770">770</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>.</p>

</div>
</div>
<a id="afc20a768dca7cf34b4d4909e8be3289e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc20a768dca7cf34b4d4909e8be3289e">&#9670;&nbsp;</a></span>decodeOperand_SRegOrLds_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_SRegOrLds_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00759">759</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>.</p>

</div>
</div>
<a id="aa9e59759855caf94a9a88457565b20c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e59759855caf94a9a88457565b20c3">&#9670;&nbsp;</a></span>decodeOperand_VGPR_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VGPR_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00683">683</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">getInstruction()</a>.</p>

</div>
</div>
<a id="a580013516c561c9f3534c5fd3f67f60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580013516c561c9f3534c5fd3f67f60c">&#9670;&nbsp;</a></span>decodeOperand_VReg_128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VReg_128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00728">728</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="a769ad852a979f2f694e813d4aaaedcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769ad852a979f2f694e813d4aaaedcea">&#9670;&nbsp;</a></span>decodeOperand_VReg_256()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VReg_256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00732">732</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="abc4978bef919ef98f07c52259474b8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4978bef919ef98f07c52259474b8bb">&#9670;&nbsp;</a></span>decodeOperand_VReg_512()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VReg_512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00736">736</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="ac9828adcef3becbe0e62b47e7b935c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9828adcef3becbe0e62b47e7b935c46">&#9670;&nbsp;</a></span>decodeOperand_VReg_64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VReg_64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00720">720</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="ab69538816d5c5b8eb940db413328db1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab69538816d5c5b8eb940db413328db1c">&#9670;&nbsp;</a></span>decodeOperand_VReg_96()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VReg_96 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00724">724</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>.</p>

</div>
</div>
<a id="a8470c61157761717c8d5d9bc64649932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8470c61157761717c8d5d9bc64649932">&#9670;&nbsp;</a></span>decodeOperand_VRegOrLds_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VRegOrLds_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00692">692</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>.</p>

</div>
</div>
<a id="a02141c9f27620dbc6cccfcae8abe4d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02141c9f27620dbc6cccfcae8abe4d56">&#9670;&nbsp;</a></span>decodeOperand_VS_128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VS_128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00671">671</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>.</p>

</div>
</div>
<a id="adf0ebb25ee79b3e36aa5fbdd078fece3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0ebb25ee79b3e36aa5fbdd078fece3">&#9670;&nbsp;</a></span>decodeOperand_VS_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VS_32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00663">663</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>.</p>

</div>
</div>
<a id="aa0a746193e9fc6a8f7cf09ec5677b2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a746193e9fc6a8f7cf09ec5677b2e0">&#9670;&nbsp;</a></span>decodeOperand_VS_64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VS_64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00667">667</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>.</p>

</div>
</div>
<a id="a92d113a3fef07213741a837973905fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d113a3fef07213741a837973905fa3">&#9670;&nbsp;</a></span>decodeOperand_VSrc16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VSrc16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00675">675</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>.</p>

</div>
</div>
<a id="a5df4d58148ace6dd67b07c7c85dae6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df4d58148ace6dd67b07c7c85dae6f9">&#9670;&nbsp;</a></span>decodeOperand_VSrcV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeOperand_VSrcV216 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00679">679</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>.</p>

</div>
</div>
<a id="a226d55cd988434115205ab910342c580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226d55cd988434115205ab910342c580">&#9670;&nbsp;</a></span>decodeSDWASrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSDWASrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">1103</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">createSRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00886">decodeFPImmed()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00801">decodeIntImmed()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01047">decodeSpecialReg32()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00940">getSgprClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00957">getTtmpClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00907">getVgprClassId()</a>, <a class="el" href="SIDefines_8h_source.html#l00251">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00250">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00249">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00247">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01192">isGFX10()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06319">SDWA</a>, <a class="el" href="SIDefines_8h_source.html#l00439">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10</a>, <a class="el" href="SIDefines_8h_source.html#l00438">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI</a>, <a class="el" href="SIDefines_8h_source.html#l00437">llvm::AMDGPU::SDWA::SRC_SGPR_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00441">llvm::AMDGPU::SDWA::SRC_TTMP_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00440">llvm::AMDGPU::SDWA::SRC_TTMP_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00436">llvm::AMDGPU::SDWA::SRC_VGPR_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00435">llvm::AMDGPU::SDWA::SRC_VGPR_MIN</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01144">decodeSDWASrc16()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01148">decodeSDWASrc32()</a>.</p>

</div>
</div>
<a id="afdccfd26f12d23c635188ff714e99c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdccfd26f12d23c635188ff714e99c8d">&#9670;&nbsp;</a></span>decodeSDWASrc16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSDWASrc16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01144">1144</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>.</p>

</div>
</div>
<a id="a32f73e787f141094d0aa638db8653ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32f73e787f141094d0aa638db8653ec8">&#9670;&nbsp;</a></span>decodeSDWASrc32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSDWASrc32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01148">1148</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>.</p>

</div>
</div>
<a id="a9481f68151f53dba0f1e3416819e6e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9481f68151f53dba0f1e3416819e6e26">&#9670;&nbsp;</a></span>decodeSDWAVopcDst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSDWAVopcDst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">1152</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">createSRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01047">decodeSpecialReg32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01079">decodeSpecialReg64()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00940">getSgprClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00957">getTtmpClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00974">getTTmpIdx()</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06319">SDWA</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00055">SGPR_MAX</a>, <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>, <a class="el" href="SIDefines_8h_source.html#l00433">llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK</a>, and <a class="el" href="SIDefines_8h_source.html#l00432">llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK</a>.</p>

</div>
</div>
<a id="a865ae0d33ec9cd2b21d7b55470ac58d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865ae0d33ec9cd2b21d7b55470ac58d0">&#9670;&nbsp;</a></span>decodeSpecialReg32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSpecialReg32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01047">1047</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00599">errOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="a168a8034e9e01207fb71a39bde063d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168a8034e9e01207fb71a39bde063d7f">&#9670;&nbsp;</a></span>decodeSpecialReg64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSpecialReg64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01079">1079</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00599">errOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="aa2856cc53ddce339fa86c79afebbbefe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2856cc53ddce339fa86c79afebbbefe">&#9670;&nbsp;</a></span>decodeSrcOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::decodeSrcOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">985</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">createSRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00886">decodeFPImmed()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00801">decodeIntImmed()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00786">decodeLiteralConstant()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01047">decodeSpecialReg32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01079">decodeSpecialReg64()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00922">getAgprClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00940">getSgprClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00957">getTtmpClassId()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00974">getTTmpIdx()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00907">getVgprClassId()</a>, <a class="el" href="SIDefines_8h_source.html#l00251">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00250">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00249">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00247">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00252">llvm::AMDGPU::EncValues::LITERAL_CONST</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00055">SGPR_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00240">llvm::AMDGPU::EncValues::SGPR_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00254">llvm::AMDGPU::EncValues::VGPR_MAX</a>, and <a class="el" href="SIDefines_8h_source.html#l00253">llvm::AMDGPU::EncValues::VGPR_MIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00712">decodeOperand_AV_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00716">decodeOperand_AV_64()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00774">decodeOperand_SReg_128()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00740">decodeOperand_SReg_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00766">decodeOperand_SReg_64()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00770">decodeOperand_SReg_64_XEXEC()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00759">decodeOperand_SRegOrLds_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00692">decodeOperand_VRegOrLds_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00671">decodeOperand_VS_128()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00663">decodeOperand_VS_32()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00667">decodeOperand_VS_64()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00675">decodeOperand_VSrc16()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00679">decodeOperand_VSrcV216()</a>.</p>

</div>
</div>
<a id="a5b147cf1557182f62cf46de5ea9b5061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b147cf1557182f62cf46de5ea9b5061">&#9670;&nbsp;</a></span>errOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> AMDGPUDisassembler::errOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrMsg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00599">599</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCDisassembler_8h_source.html#l00123">llvm::MCDisassembler::CommentStream</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00614">createRegOperand()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00786">decodeLiteralConstant()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01047">decodeSpecialReg32()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01079">decodeSpecialReg64()</a>.</p>

</div>
</div>
<a id="a2bc52c96e46c682e3e109f4a3ddef37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc52c96e46c682e3e109f4a3ddef37b">&#9670;&nbsp;</a></span>getAgprClassId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPUDisassembler::getAgprClassId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00922">922</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00111">OPW1024</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00110">OPW512</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00115">OPW_FIRST_</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00114">OPW_LAST_</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="ad9305ad45a7db970a0a198791bea136a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9305ad45a7db970a0a198791bea136a">&#9670;&nbsp;</a></span>getInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> AMDGPUDisassembler::getInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt;&#160;</td>
          <td class="paramname"><em>Bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>CStream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the disassembly of a single instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Instr</td><td>- An <a class="el" href="classllvm_1_1MCInst.html" title="Instances of this class represent a single low-level machine instruction. ">MCInst</a> to populate with the contents of the instruction. </td></tr>
    <tr><td class="paramname">Size</td><td>- A value to populate with the size of the instruction, or the number of bytes consumed while attempting to decode an invalid instruction. </td></tr>
    <tr><td class="paramname">Address</td><td>- The address, in the memory space of region, of the first byte of the instruction. </td></tr>
    <tr><td class="paramname">Bytes</td><td>- A reference to the actual bytes of the instruction. </td></tr>
    <tr><td class="paramname">CStream</td><td>- The stream to print comments and annotations on. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> if the instruction is valid, <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a> if the instruction was disassemblable but invalid, <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a> if the instruction was invalid. </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1MCDisassembler.html#a938eec53ce08249709acf1b3ec7f4035">llvm::MCDisassembler</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">268</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00193">llvm::MCInst::begin()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00123">llvm::MCDisassembler::CommentStream</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00442">convertDPP8Inst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">convertMIMGInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00422">convertSDWAInst()</a>, <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, <a class="el" href="MCInst_8h_source.html#l00115">llvm::MCOperand::createReg()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00683">decodeOperand_VGPR_32()</a>, <a class="el" href="MCInst_8h_source.html#l00190">llvm::MCInst::erase()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00052">llvm::MCDisassembler::Fail</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInst_8h_source.html#l00182">llvm::MCInst::getNumOperands()</a>, <a class="el" href="MCInst_8h_source.html#l00172">llvm::MCInst::getOpcode()</a>, <a class="el" href="MCInst_8h_source.html#l00180">llvm::MCInst::getOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00064">llvm::MCOperand::getReg()</a>, <a class="el" href="MCInst_8h_source.html#l00198">llvm::MCInst::insert()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00079">insertNamedMCOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00057">llvm::MCOperand::isReg()</a>, <a class="el" href="SIDefines_8h_source.html#l00048">llvm::SIInstrFlags::MIMG</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00188">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>, <a class="el" href="MCDisassembler_8h_source.html#l00054">llvm::MCDisassembler::Success</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00033">llvm::MCOI::TIED_TO</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00241">tryDecodeInst()</a>, and <a class="el" href="SIDefines_8h_source.html#l00037">llvm::SIInstrFlags::VOP3</a>.</p>

</div>
</div>
<a id="a16d28a91d7aca8ef06fa3e2533047f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d28a91d7aca8ef06fa3e2533047f0b">&#9670;&nbsp;</a></span>getRegClassName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * AMDGPUDisassembler::getRegClassName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegClassID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00593">593</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCDisassembler_8h_source.html#l00117">llvm::MCDisassembler::getContext()</a>, and <a class="el" href="MCContext_8h_source.html#l00320">llvm::MCContext::getRegisterInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00614">createRegOperand()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00624">createSRegOperand()</a>.</p>

</div>
</div>
<a id="ab1c21284d55eedc91c4a3969626b6f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c21284d55eedc91c4a3969626b6f1a">&#9670;&nbsp;</a></span>getSgprClassId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPUDisassembler::getSgprClassId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00940">940</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00109">OPW256</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00110">OPW512</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00115">OPW_FIRST_</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00114">OPW_LAST_</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">decodeDstOp()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="adae4bf9c24a1f20e4ad36d42620f6e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae4bf9c24a1f20e4ad36d42620f6e7a">&#9670;&nbsp;</a></span>getTtmpClassId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPUDisassembler::getTtmpClassId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00957">957</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00109">OPW256</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00110">OPW512</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00115">OPW_FIRST_</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00114">OPW_LAST_</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">decodeDstOp()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="ae852f28eb2685d5dc30c78308011af7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae852f28eb2685d5dc30c78308011af7f">&#9670;&nbsp;</a></span>getTTmpIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUDisassembler::getTTmpIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00974">974</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01192">isGFX10()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01188">isGFX9()</a>, <a class="el" href="SIDefines_8h_source.html#l00246">llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX</a>, <a class="el" href="SIDefines_8h_source.html#l00245">llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN</a>, <a class="el" href="SIDefines_8h_source.html#l00244">llvm::AMDGPU::EncValues::TTMP_VI_MAX</a>, and <a class="el" href="SIDefines_8h_source.html#l00243">llvm::AMDGPU::EncValues::TTMP_VI_MIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01028">decodeDstOp()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01152">decodeSDWAVopcDst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="a2a49c0ccc7c9aa0fe2692b60975f8ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a49c0ccc7c9aa0fe2692b60975f8ba3">&#9670;&nbsp;</a></span>getVgprClassId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPUDisassembler::getVgprClassId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Width</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00907">907</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00108">OPW128</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00112">OPW16</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00106">OPW32</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00107">OPW64</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00115">OPW_FIRST_</a>, <a class="el" href="AMDGPUDisassembler_8h_source.html#l00114">OPW_LAST_</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00113">OPWV216</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00985">decodeSrcOp()</a>.</p>

</div>
</div>
<a id="aeee62e9882c0b90536eaa08027bbfef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee62e9882c0b90536eaa08027bbfef7">&#9670;&nbsp;</a></span>isGFX10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPUDisassembler::isGFX10 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01192">1192</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00060">AMDGPUDisassembler()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01103">decodeSDWASrc()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00974">getTTmpIdx()</a>.</p>

</div>
</div>
<a id="ab9c9f9be5e439d07443ad92852b18f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c9f9be5e439d07443ad92852b18f06">&#9670;&nbsp;</a></span>isGFX9()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPUDisassembler::isGFX9 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01188">1188</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00974">getTTmpIdx()</a>.</p>

</div>
</div>
<a id="a7297f920e9ff94394d81719b75080ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7297f920e9ff94394d81719b75080ecb">&#9670;&nbsp;</a></span>isVI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPUDisassembler::isVI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01184">1184</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>.</p>

</div>
</div>
<a id="a397587ec6233ec02007837fb24c3090f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397587ec6233ec02007837fb24c3090f">&#9670;&nbsp;</a></span>tryDecodeInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> AMDGPUDisassembler::tryDecodeInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t *&#160;</td>
          <td class="paramname"><em>Table</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00241">241</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00052">llvm::MCDisassembler::Fail</a>, <a class="el" href="MCInst_8h_source.html#l00182">llvm::MCInst::getNumOperands()</a>, <a class="el" href="MCInst_8h_source.html#l00172">llvm::MCInst::getOpcode()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00101">llvm::MCDisassembler::STI</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00054">llvm::MCDisassembler::Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">getInstruction()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/Disassembler/<a class="el" href="AMDGPUDisassembler_8h_source.html">AMDGPUDisassembler.h</a></li>
<li>lib/Target/AMDGPU/Disassembler/<a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:18 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
