{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 22 01:38:20 2014 " "Info: Processing started: Tue Jul 22 01:38:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit top_kirsch --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit top_kirsch --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_kirsch EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"top_kirsch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 91 " "Warning: No exact pin location assignment(s) for 2 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_sevenseg\[7\] " "Info: Pin o_sevenseg\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_sevenseg[7] } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13327 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_sevenseg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_sevenseg\[15\] " "Info: Pin o_sevenseg\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_sevenseg[15] } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13335 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_sevenseg[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13871 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 46 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 6 59 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 16 43 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 24 34 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 46 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[4\] " "Warning: Node \"debug_sevenseg_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[5\] " "Warning: Node \"debug_sevenseg_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_0\[6\] " "Warning: Node \"debug_sevenseg_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[4\] " "Warning: Node \"debug_sevenseg_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[5\] " "Warning: Node \"debug_sevenseg_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_1\[6\] " "Warning: Node \"debug_sevenseg_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[4\] " "Warning: Node \"debug_sevenseg_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[5\] " "Warning: Node \"debug_sevenseg_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_2\[6\] " "Warning: Node \"debug_sevenseg_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[4\] " "Warning: Node \"debug_sevenseg_3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[5\] " "Warning: Node \"debug_sevenseg_3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_3\[6\] " "Warning: Node \"debug_sevenseg_3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[4\] " "Warning: Node \"debug_sevenseg_4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[5\] " "Warning: Node \"debug_sevenseg_4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_4\[6\] " "Warning: Node \"debug_sevenseg_4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[4\] " "Warning: Node \"debug_sevenseg_5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[5\] " "Warning: Node \"debug_sevenseg_5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_sevenseg_5\[6\] " "Warning: Node \"debug_sevenseg_5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register kirsch:u_kirsch\|f_state_1_ register kirsch:u_kirsch\|flow:u_flow\|p22_12_ -10.269 ns " "Info: Slack time is -10.269 ns between source register \"kirsch:u_kirsch\|f_state_1_\" and destination register \"kirsch:u_kirsch\|flow:u_flow\|p22_12_\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 727 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 727; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns kirsch:u_kirsch\|flow:u_flow\|p22_12_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'kirsch:u_kirsch\|flow:u_flow\|p22_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 10180 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.672 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 727 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 727; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns kirsch:u_kirsch\|flow:u_flow\|p22_12_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'kirsch:u_kirsch\|flow:u_flow\|p22_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 10180 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 727 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 727; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns kirsch:u_kirsch\|f_state_1_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'kirsch:u_kirsch\|f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl kirsch:u_kirsch|f_state_1_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 11960 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.672 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 727 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 727; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns kirsch:u_kirsch\|f_state_1_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'kirsch:u_kirsch\|f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl kirsch:u_kirsch|f_state_1_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 11960 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13274 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 11960 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 10180 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.030 ns - Longest register register " "Info: - Longest register to register delay is 11.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kirsch:u_kirsch\|f_state_1_ 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'kirsch:u_kirsch\|f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { kirsch:u_kirsch|f_state_1_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 11960 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.322 ns) 1.292 ns kirsch:u_kirsch\|nx57127z2 2 COMB Unassigned 142 " "Info: 2: + IC(0.970 ns) + CELL(0.322 ns) = 1.292 ns; Loc. = Unassigned; Fanout = 142; COMB Node = 'kirsch:u_kirsch\|nx57127z2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.292 ns" { kirsch:u_kirsch|f_state_1_ kirsch:u_kirsch|nx57127z2 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13090 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.521 ns) 2.864 ns kirsch:u_kirsch\|f_t2_3_ 3 COMB Unassigned 2 " "Info: 3: + IC(1.051 ns) + CELL(0.521 ns) = 2.864 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|f_t2_3_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { kirsch:u_kirsch|nx57127z2 kirsch:u_kirsch|f_t2_3_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 12758 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.517 ns) 4.432 ns kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx44952z13 4 COMB Unassigned 2 " "Info: 4: + IC(1.051 ns) + CELL(0.517 ns) = 4.432 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx44952z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { kirsch:u_kirsch|f_t2_3_ kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3673 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.890 ns kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx41961z1 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 4.890 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx41961z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3677 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.495 ns) 6.118 ns kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx45949z12 6 COMB Unassigned 2 " "Info: 6: + IC(0.733 ns) + CELL(0.495 ns) = 6.118 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx45949z12'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.228 ns" { kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3891 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.576 ns kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx42958z1 7 COMB Unassigned 8 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.576 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3895 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 8.152 ns kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx46946z15 8 COMB Unassigned 2 " "Info: 8: + IC(1.059 ns) + CELL(0.517 ns) = 8.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx46946z15'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 5691 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.610 ns kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx42958z1 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.610 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 5695 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.517 ns) 10.156 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z14 10 COMB Unassigned 2 " "Info: 10: + IC(1.029 ns) + CELL(0.517 ns) = 10.156 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z14'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3459 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.236 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z11 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 10.236 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3467 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.316 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z8 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.316 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z8'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3475 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.396 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z6 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.396 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z6'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3483 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.476 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z4 14 COMB Unassigned 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.476 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3491 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.934 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z1 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 10.934 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3495 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.030 ns kirsch:u_kirsch\|flow:u_flow\|p22_12_ 16 REG Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 11.030 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'kirsch:u_kirsch\|flow:u_flow\|p22_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 10180 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 46.57 % ) " "Info: Total cell delay = 5.137 ns ( 46.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.893 ns ( 53.43 % ) " "Info: Total interconnect delay = 5.893 ns ( 53.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.030 ns" { kirsch:u_kirsch|f_state_1_ kirsch:u_kirsch|nx57127z2 kirsch:u_kirsch|f_t2_3_ kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.030 ns" { kirsch:u_kirsch|f_state_1_ kirsch:u_kirsch|nx57127z2 kirsch:u_kirsch|f_t2_3_ kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.030 ns register register " "Info: Estimated most critical path is register to register delay of 11.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kirsch:u_kirsch\|f_state_1_ 1 REG LAB_X55_Y19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X55_Y19; Fanout = 2; REG Node = 'kirsch:u_kirsch\|f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { kirsch:u_kirsch|f_state_1_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 11960 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.322 ns) 1.292 ns kirsch:u_kirsch\|nx57127z2 2 COMB LAB_X57_Y19 142 " "Info: 2: + IC(0.970 ns) + CELL(0.322 ns) = 1.292 ns; Loc. = LAB_X57_Y19; Fanout = 142; COMB Node = 'kirsch:u_kirsch\|nx57127z2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.292 ns" { kirsch:u_kirsch|f_state_1_ kirsch:u_kirsch|nx57127z2 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13090 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.521 ns) 2.864 ns kirsch:u_kirsch\|f_t2_3_ 3 COMB LAB_X54_Y18 2 " "Info: 3: + IC(1.051 ns) + CELL(0.521 ns) = 2.864 ns; Loc. = LAB_X54_Y18; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|f_t2_3_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { kirsch:u_kirsch|nx57127z2 kirsch:u_kirsch|f_t2_3_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 12758 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.517 ns) 4.432 ns kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx44952z13 4 COMB LAB_X58_Y18 2 " "Info: 4: + IC(1.051 ns) + CELL(0.517 ns) = 4.432 ns; Loc. = LAB_X58_Y18; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx44952z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { kirsch:u_kirsch|f_t2_3_ kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3673 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.890 ns kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx41961z1 5 COMB LAB_X58_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 4.890 ns; Loc. = LAB_X58_Y18; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_8_0:p11_add8_0i1\|nx41961z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3677 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.495 ns) 6.118 ns kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx45949z12 6 COMB LAB_X59_Y18 2 " "Info: 6: + IC(0.733 ns) + CELL(0.495 ns) = 6.118 ns; Loc. = LAB_X59_Y18; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx45949z12'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.228 ns" { kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3891 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.576 ns kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx42958z1 7 COMB LAB_X59_Y18 8 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.576 ns; Loc. = LAB_X59_Y18; Fanout = 8; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_9_0:p11_add9_1\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3895 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 8.152 ns kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx46946z15 8 COMB LAB_X58_Y20 2 " "Info: 8: + IC(1.059 ns) + CELL(0.517 ns) = 8.152 ns; Loc. = LAB_X58_Y20; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx46946z15'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 5691 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.610 ns kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx42958z1 9 COMB LAB_X58_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.610 ns; Loc. = LAB_X58_Y20; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|sub_10_3:p22_sub11_4i6\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 5695 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.517 ns) 10.156 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z14 10 COMB LAB_X60_Y20 2 " "Info: 10: + IC(1.029 ns) + CELL(0.517 ns) = 10.156 ns; Loc. = LAB_X60_Y20; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z14'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3459 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.236 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z11 11 COMB LAB_X60_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 10.236 ns; Loc. = LAB_X60_Y20; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3467 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.316 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z8 12 COMB LAB_X60_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.316 ns; Loc. = LAB_X60_Y20; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z8'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3475 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.396 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z6 13 COMB LAB_X60_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.396 ns; Loc. = LAB_X60_Y20; Fanout = 2; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z6'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3483 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.476 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z4 14 COMB LAB_X60_Y20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.476 ns; Loc. = LAB_X60_Y20; Fanout = 1; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3491 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.934 ns kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z1 15 COMB LAB_X60_Y20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 10.934 ns; Loc. = LAB_X60_Y20; Fanout = 1; COMB Node = 'kirsch:u_kirsch\|flow:u_flow\|add_12_1:p22_add12_4i2\|nx63795z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 3495 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.030 ns kirsch:u_kirsch\|flow:u_flow\|p22_12_ 16 REG LAB_X60_Y20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 11.030 ns; Loc. = LAB_X60_Y20; Fanout = 2; REG Node = 'kirsch:u_kirsch\|flow:u_flow\|p22_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 10180 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.137 ns ( 46.57 % ) " "Info: Total cell delay = 5.137 ns ( 46.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.893 ns ( 53.43 % ) " "Info: Total interconnect delay = 5.893 ns ( 53.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.030 ns" { kirsch:u_kirsch|f_state_1_ kirsch:u_kirsch|nx57127z2 kirsch:u_kirsch|f_t2_3_ kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx44952z13 kirsch:u_kirsch|flow:u_flow|add_8_0:p11_add8_0i1|nx41961z1 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx45949z12 kirsch:u_kirsch|flow:u_flow|add_9_0:p11_add9_1|nx42958z1 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx46946z15 kirsch:u_kirsch|flow:u_flow|sub_10_3:p22_sub11_4i6|nx42958z1 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z14 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z11 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z8 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z6 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z4 kirsch:u_kirsch|flow:u_flow|add_12_1:p22_add12_4i2|nx63795z1 kirsch:u_kirsch|flow:u_flow|p22_12_ } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X55_Y12 X65_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Warning: Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txflex 0 " "Info: Pin \"txflex\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[0\] 0 " "Info: Pin \"o_sevenseg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[1\] 0 " "Info: Pin \"o_sevenseg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[2\] 0 " "Info: Pin \"o_sevenseg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[3\] 0 " "Info: Pin \"o_sevenseg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[4\] 0 " "Info: Pin \"o_sevenseg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[5\] 0 " "Info: Pin \"o_sevenseg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[6\] 0 " "Info: Pin \"o_sevenseg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[7\] 0 " "Info: Pin \"o_sevenseg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[8\] 0 " "Info: Pin \"o_sevenseg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[9\] 0 " "Info: Pin \"o_sevenseg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[10\] 0 " "Info: Pin \"o_sevenseg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[11\] 0 " "Info: Pin \"o_sevenseg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[12\] 0 " "Info: Pin \"o_sevenseg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[13\] 0 " "Info: Pin \"o_sevenseg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[14\] 0 " "Info: Pin \"o_sevenseg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_sevenseg\[15\] 0 " "Info: Pin \"o_sevenseg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[0\] 0 " "Info: Pin \"o_mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[1\] 0 " "Info: Pin \"o_mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_nrst 0 " "Info: Pin \"o_nrst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[0\] 0 " "Info: Pin \"debug_led_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[1\] 0 " "Info: Pin \"debug_led_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[2\] 0 " "Info: Pin \"debug_led_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[3\] 0 " "Info: Pin \"debug_led_red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[4\] 0 " "Info: Pin \"debug_led_red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[5\] 0 " "Info: Pin \"debug_led_red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[6\] 0 " "Info: Pin \"debug_led_red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[7\] 0 " "Info: Pin \"debug_led_red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[8\] 0 " "Info: Pin \"debug_led_red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[9\] 0 " "Info: Pin \"debug_led_red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[10\] 0 " "Info: Pin \"debug_led_red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[11\] 0 " "Info: Pin \"debug_led_red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[12\] 0 " "Info: Pin \"debug_led_red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[13\] 0 " "Info: Pin \"debug_led_red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[14\] 0 " "Info: Pin \"debug_led_red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[15\] 0 " "Info: Pin \"debug_led_red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[16\] 0 " "Info: Pin \"debug_led_red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[0\] 0 " "Info: Pin \"debug_led_grn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[1\] 0 " "Info: Pin \"debug_led_grn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[2\] 0 " "Info: Pin \"debug_led_grn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[3\] 0 " "Info: Pin \"debug_led_grn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[4\] 0 " "Info: Pin \"debug_led_grn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[5\] 0 " "Info: Pin \"debug_led_grn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_0\[0\] 0 " "Info: Pin \"debug_sevenseg_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_0\[1\] 0 " "Info: Pin \"debug_sevenseg_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_0\[2\] 0 " "Info: Pin \"debug_sevenseg_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_0\[3\] 0 " "Info: Pin \"debug_sevenseg_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_1\[0\] 0 " "Info: Pin \"debug_sevenseg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_1\[1\] 0 " "Info: Pin \"debug_sevenseg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_1\[2\] 0 " "Info: Pin \"debug_sevenseg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_1\[3\] 0 " "Info: Pin \"debug_sevenseg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_2\[0\] 0 " "Info: Pin \"debug_sevenseg_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_2\[1\] 0 " "Info: Pin \"debug_sevenseg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_2\[2\] 0 " "Info: Pin \"debug_sevenseg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_2\[3\] 0 " "Info: Pin \"debug_sevenseg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_3\[0\] 0 " "Info: Pin \"debug_sevenseg_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_3\[1\] 0 " "Info: Pin \"debug_sevenseg_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_3\[2\] 0 " "Info: Pin \"debug_sevenseg_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_3\[3\] 0 " "Info: Pin \"debug_sevenseg_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_4\[0\] 0 " "Info: Pin \"debug_sevenseg_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_4\[1\] 0 " "Info: Pin \"debug_sevenseg_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_4\[2\] 0 " "Info: Pin \"debug_sevenseg_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_4\[3\] 0 " "Info: Pin \"debug_sevenseg_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_5\[0\] 0 " "Info: Pin \"debug_sevenseg_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_5\[1\] 0 " "Info: Pin \"debug_sevenseg_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_5\[2\] 0 " "Info: Pin \"debug_sevenseg_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_sevenseg_5\[3\] 0 " "Info: Pin \"debug_sevenseg_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "49 " "Warning: Following 49 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_sevenseg\[7\] VCC " "Info: Pin o_sevenseg\[7\] has VCC driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_sevenseg[7] } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13327 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_sevenseg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_sevenseg\[15\] VCC " "Info: Pin o_sevenseg\[15\] has VCC driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_sevenseg[15] } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13335 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_sevenseg[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[0\] GND " "Info: Pin debug_led_red\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13815 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[1\] GND " "Info: Pin debug_led_red\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13807 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[2\] GND " "Info: Pin debug_led_red\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13743 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[3\] GND " "Info: Pin debug_led_red\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13735 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[4\] GND " "Info: Pin debug_led_red\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[4\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13727 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[5\] GND " "Info: Pin debug_led_red\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[5\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13719 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[6\] GND " "Info: Pin debug_led_red\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[6\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13711 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[7\] GND " "Info: Pin debug_led_red\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[7] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[7\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13703 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[8\] GND " "Info: Pin debug_led_red\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[8] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[8\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13695 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[9\] GND " "Info: Pin debug_led_red\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[9] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[9\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13687 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[10\] GND " "Info: Pin debug_led_red\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[10] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[10\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13799 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[11\] GND " "Info: Pin debug_led_red\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[11] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[11\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13791 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[12\] GND " "Info: Pin debug_led_red\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[12] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[12\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13783 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[13\] GND " "Info: Pin debug_led_red\[13\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[13] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[13\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13775 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[14\] GND " "Info: Pin debug_led_red\[14\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[14] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[14\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13767 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[15\] GND " "Info: Pin debug_led_red\[15\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[15] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[15\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13759 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[16\] GND " "Info: Pin debug_led_red\[16\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[16] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_red\[16\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13751 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[0\] GND " "Info: Pin debug_led_grn\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13863 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[1\] GND " "Info: Pin debug_led_grn\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13855 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[2\] GND " "Info: Pin debug_led_grn\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13847 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[3\] GND " "Info: Pin debug_led_grn\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13839 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[4\] GND " "Info: Pin debug_led_grn\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[4\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13831 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[5\] GND " "Info: Pin debug_led_grn\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_led_grn\[5\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13823 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_0\[0\] GND " "Info: Pin debug_sevenseg_0\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_0[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13679 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_0\[1\] GND " "Info: Pin debug_sevenseg_0\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_0[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13671 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_0\[2\] GND " "Info: Pin debug_sevenseg_0\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_0[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13663 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_0\[3\] GND " "Info: Pin debug_sevenseg_0\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_0[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_0\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13655 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_1\[0\] GND " "Info: Pin debug_sevenseg_1\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_1[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13647 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_1\[1\] GND " "Info: Pin debug_sevenseg_1\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_1[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13639 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_1\[2\] GND " "Info: Pin debug_sevenseg_1\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_1[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13631 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_1\[3\] GND " "Info: Pin debug_sevenseg_1\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_1[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_1\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13623 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_2\[0\] GND " "Info: Pin debug_sevenseg_2\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_2[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13615 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_2\[1\] GND " "Info: Pin debug_sevenseg_2\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_2[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13607 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_2\[2\] GND " "Info: Pin debug_sevenseg_2\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_2[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13599 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_2\[3\] GND " "Info: Pin debug_sevenseg_2\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_2[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_2\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13591 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_3\[0\] GND " "Info: Pin debug_sevenseg_3\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_3[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13583 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_3\[1\] GND " "Info: Pin debug_sevenseg_3\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_3[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13575 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_3\[2\] GND " "Info: Pin debug_sevenseg_3\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_3[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13567 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_3\[3\] GND " "Info: Pin debug_sevenseg_3\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_3[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_3\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13559 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_4\[0\] GND " "Info: Pin debug_sevenseg_4\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_4[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13551 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_4\[1\] GND " "Info: Pin debug_sevenseg_4\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_4[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13543 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_4\[2\] GND " "Info: Pin debug_sevenseg_4\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_4[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13535 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_4\[3\] GND " "Info: Pin debug_sevenseg_4\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_4[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_4\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13527 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_5\[0\] GND " "Info: Pin debug_sevenseg_5\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_5[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[0\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13519 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_5\[1\] GND " "Info: Pin debug_sevenseg_5\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_5[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[1\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13511 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_5\[2\] GND " "Info: Pin debug_sevenseg_5\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_5[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[2\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13503 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_sevenseg_5\[3\] GND " "Info: Pin debug_sevenseg_5\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_sevenseg_5[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "debug_sevenseg_5\[3\]" } } } } { "top_kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/top_kirsch_logic.edf" 13495 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_sevenseg_5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 22 01:38:28 2014 " "Info: Processing ended: Tue Jul 22 01:38:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
