<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_jtag_sld_node.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_jtag_streaming.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.sdc"
   type="SDC_ENTITY"
   library="altera_jtag_dc_streaming_181" />
 <file
   path="timing_adapter_181/sim/alt_jtag_csr_master_timing_adapter_181_5bygnli.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_181" />
 <file
   path="altera_avalon_sc_fifo_181/sim/alt_jtag_csr_master_altera_avalon_sc_fifo_181_hseo73i.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_181" />
 <file
   path="altera_avalon_st_bytes_to_packets_181/sim/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="altera_avalon_st_bytes_to_packets_181" />
 <file
   path="altera_avalon_st_packets_to_bytes_181/sim/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="altera_avalon_st_packets_to_bytes_181" />
 <file
   path="altera_avalon_packets_to_master_181/sim/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="altera_avalon_packets_to_master_181" />
 <file
   path="channel_adapter_181/sim/alt_jtag_csr_master_channel_adapter_181_brosi3y.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_181" />
 <file
   path="channel_adapter_181/sim/alt_jtag_csr_master_channel_adapter_181_imsynky.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_181" />
 <file
   path="altera_reset_controller_181/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_181" />
 <file
   path="altera_reset_controller_181/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_181" />
 <file
   path="altera_reset_controller_181/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_181" />
 <file
   path="altera_jtag_avalon_master_181/sim/alt_jtag_csr_master_altera_jtag_avalon_master_181_2tlssti.v"
   type="VERILOG"
   library="altera_jtag_avalon_master_181"
   hasInlineConfiguration="true" />
 <file
   path="sim/alt_jtag_csr_master.v"
   type="VERILOG"
   library="alt_jtag_csr_master"
   hasInlineConfiguration="true" />
 <topLevel name="alt_jtag_csr_master.alt_jtag_csr_master" />
 <deviceFamily name="cyclone10gx" />
</simPackage>
