INFO: [VRFC 10-2263] Analyzing Verilog file "F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1Bit
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:7]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:8]
INFO: [VRFC 10-2458] undeclared symbol h, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:9]
INFO: [VRFC 10-2458] undeclared symbol i, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:12]
INFO: [VRFC 10-2458] undeclared symbol j, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:13]
INFO: [VRFC 10-2458] undeclared symbol k, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:14]
INFO: [VRFC 10-2458] undeclared symbol m, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_Assignment_2a
INFO: [VRFC 10-2458] undeclared symbol Cin, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:12]
INFO: [VRFC 10-2458] undeclared symbol B0, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:13]
INFO: [VRFC 10-2458] undeclared symbol B1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:15]
INFO: [VRFC 10-2458] undeclared symbol B2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:17]
INFO: [VRFC 10-2458] undeclared symbol B3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:19]
INFO: [VRFC 10-2458] undeclared symbol B4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:21]
INFO: [VRFC 10-2458] undeclared symbol B5, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:23]
INFO: [VRFC 10-2458] undeclared symbol B6, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:25]
INFO: [VRFC 10-2458] undeclared symbol B7, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:27]
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sim_1/new/Lab_Assignment_2a_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_Assignment_2a_tb
