
test10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08007108  08007108  00017108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007268  08007268  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007268  08007268  00017268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007270  08007270  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007270  08007270  00017270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007274  08007274  00017274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          000046d0  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004744  20004744  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000187d1  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000380f  00000000  00000000  00038875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e8  00000000  00000000  0003c088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001280  00000000  00000000  0003d470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000248b7  00000000  00000000  0003e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a346  00000000  00000000  00062fa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d802d  00000000  00000000  0007d2ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015531a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a04  00000000  00000000  0015536c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070f0 	.word	0x080070f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080070f0 	.word	0x080070f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000574:	b480      	push	{r7}
 8000576:	b085      	sub	sp, #20
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	4a07      	ldr	r2, [pc, #28]	; (80005a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000584:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	4a06      	ldr	r2, [pc, #24]	; (80005a4 <vApplicationGetIdleTaskMemory+0x30>)
 800058a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	2280      	movs	r2, #128	; 0x80
 8000590:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000592:	bf00      	nop
 8000594:	3714      	adds	r7, #20
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	200000a8 	.word	0x200000a8
 80005a4:	2000015c 	.word	0x2000015c

080005a8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80005a8:	b480      	push	{r7}
 80005aa:	b085      	sub	sp, #20
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	4a07      	ldr	r2, [pc, #28]	; (80005d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80005b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	4a06      	ldr	r2, [pc, #24]	; (80005d8 <vApplicationGetTimerTaskMemory+0x30>)
 80005be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005c6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005c8:	bf00      	nop
 80005ca:	3714      	adds	r7, #20
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr
 80005d4:	2000035c 	.word	0x2000035c
 80005d8:	20000410 	.word	0x20000410

080005dc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005dc:	b5b0      	push	{r4, r5, r7, lr}
 80005de:	b092      	sub	sp, #72	; 0x48
 80005e0:	af00      	add	r7, sp, #0
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of Swtmr1 */
  osTimerDef(Swtmr1, Swtmr1_Callback);
 80005e2:	4b22      	ldr	r3, [pc, #136]	; (800066c <MX_FREERTOS_Init+0x90>)
 80005e4:	643b      	str	r3, [r7, #64]	; 0x40
 80005e6:	2300      	movs	r3, #0
 80005e8:	647b      	str	r3, [r7, #68]	; 0x44
  Swtmr1Handle = osTimerCreate(osTimer(Swtmr1), osTimerPeriodic, NULL);
 80005ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80005ee:	2200      	movs	r2, #0
 80005f0:	2101      	movs	r1, #1
 80005f2:	4618      	mov	r0, r3
 80005f4:	f002 ff4e 	bl	8003494 <osTimerCreate>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4a1d      	ldr	r2, [pc, #116]	; (8000670 <MX_FREERTOS_Init+0x94>)
 80005fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of Swtmr2 */
  osTimerDef(Swtmr2, Swtmr2_Callback);
 80005fe:	4b1d      	ldr	r3, [pc, #116]	; (8000674 <MX_FREERTOS_Init+0x98>)
 8000600:	63bb      	str	r3, [r7, #56]	; 0x38
 8000602:	2300      	movs	r3, #0
 8000604:	63fb      	str	r3, [r7, #60]	; 0x3c
  Swtmr2Handle = osTimerCreate(osTimer(Swtmr2), osTimerOnce, NULL);
 8000606:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f002 ff40 	bl	8003494 <osTimerCreate>
 8000614:	4603      	mov	r3, r0
 8000616:	4a18      	ldr	r2, [pc, #96]	; (8000678 <MX_FREERTOS_Init+0x9c>)
 8000618:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800061a:	4b18      	ldr	r3, [pc, #96]	; (800067c <MX_FREERTOS_Init+0xa0>)
 800061c:	f107 041c 	add.w	r4, r7, #28
 8000620:	461d      	mov	r5, r3
 8000622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000626:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800062a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800062e:	f107 031c 	add.w	r3, r7, #28
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f002 fecc 	bl	80033d2 <osThreadCreate>
 800063a:	4603      	mov	r3, r0
 800063c:	4a10      	ldr	r2, [pc, #64]	; (8000680 <MX_FREERTOS_Init+0xa4>)
 800063e:	6013      	str	r3, [r2, #0]

  /* definition and creation of AppTaskCreate */
  osThreadDef(AppTaskCreate, StartAppTaskCreate, osPriorityIdle, 0, 128);
 8000640:	4b10      	ldr	r3, [pc, #64]	; (8000684 <MX_FREERTOS_Init+0xa8>)
 8000642:	463c      	mov	r4, r7
 8000644:	461d      	mov	r5, r3
 8000646:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000648:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AppTaskCreateHandle = osThreadCreate(osThread(AppTaskCreate), NULL);
 8000652:	463b      	mov	r3, r7
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f002 febb 	bl	80033d2 <osThreadCreate>
 800065c:	4603      	mov	r3, r0
 800065e:	4a0a      	ldr	r2, [pc, #40]	; (8000688 <MX_FREERTOS_Init+0xac>)
 8000660:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000662:	bf00      	nop
 8000664:	3748      	adds	r7, #72	; 0x48
 8000666:	46bd      	mov	sp, r7
 8000668:	bdb0      	pop	{r4, r5, r7, pc}
 800066a:	bf00      	nop
 800066c:	0800070d 	.word	0x0800070d
 8000670:	200000a0 	.word	0x200000a0
 8000674:	08000751 	.word	0x08000751
 8000678:	200000a4 	.word	0x200000a4
 800067c:	08007124 	.word	0x08007124
 8000680:	20000098 	.word	0x20000098
 8000684:	08007140 	.word	0x08007140
 8000688:	2000009c 	.word	0x2000009c

0800068c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2110      	movs	r1, #16
 8000698:	4808      	ldr	r0, [pc, #32]	; (80006bc <StartDefaultTask+0x30>)
 800069a:	f000 fef3 	bl	8001484 <HAL_GPIO_WritePin>
    osDelay(500);
 800069e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006a2:	f002 fee2 	bl	800346a <osDelay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2110      	movs	r1, #16
 80006aa:	4804      	ldr	r0, [pc, #16]	; (80006bc <StartDefaultTask+0x30>)
 80006ac:	f000 feea 	bl	8001484 <HAL_GPIO_WritePin>
    osDelay(500);
 80006b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b4:	f002 fed9 	bl	800346a <osDelay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80006b8:	e7ec      	b.n	8000694 <StartDefaultTask+0x8>
 80006ba:	bf00      	nop
 80006bc:	40020800 	.word	0x40020800

080006c0 <StartAppTaskCreate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAppTaskCreate */
void StartAppTaskCreate(void const * argument)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAppTaskCreate */
  taskENTER_CRITICAL();		//进入临界区
 80006c8:	f005 f9cc 	bl	8005a64 <vPortEnterCritical>

  osTimerStart(Swtmr1Handle, 1000);		//打开软件定时器1
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <StartAppTaskCreate+0x40>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006d4:	4618      	mov	r0, r3
 80006d6:	f002 ff11 	bl	80034fc <osTimerStart>
  osTimerStart(Swtmr2Handle, 5000);		//打开软件定时器2
 80006da:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <StartAppTaskCreate+0x44>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f241 3188 	movw	r1, #5000	; 0x1388
 80006e2:	4618      	mov	r0, r3
 80006e4:	f002 ff0a 	bl	80034fc <osTimerStart>

  vTaskDelete(AppTaskCreateHandle); //删除 AppTaskCreate 任务
 80006e8:	4b07      	ldr	r3, [pc, #28]	; (8000708 <StartAppTaskCreate+0x48>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4618      	mov	r0, r3
 80006ee:	f003 fe8f 	bl	8004410 <vTaskDelete>

  taskEXIT_CRITICAL(); //退出临界区
 80006f2:	f005 f9e7 	bl	8005ac4 <vPortExitCritical>
  /* Infinite loop */
  /* USER CODE END StartAppTaskCreate */
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	200000a0 	.word	0x200000a0
 8000704:	200000a4 	.word	0x200000a4
 8000708:	2000009c 	.word	0x2000009c

0800070c <Swtmr1_Callback>:

/* Swtmr1_Callback function */
void Swtmr1_Callback(void const * argument)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Swtmr1_Callback */
	TickType_t tick_num1;
	TmrCb_Count1++;
 8000714:	4b0b      	ldr	r3, [pc, #44]	; (8000744 <Swtmr1_Callback+0x38>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	4a0a      	ldr	r2, [pc, #40]	; (8000744 <Swtmr1_Callback+0x38>)
 800071c:	6013      	str	r3, [r2, #0]
	tick_num1 = osKernelSysTick();
 800071e:	f002 fe48 	bl	80033b2 <osKernelSysTick>
 8000722:	60f8      	str	r0, [r7, #12]

	printf("swtmr1_callback %d\r\n", (int)TmrCb_Count1);
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <Swtmr1_Callback+0x38>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4619      	mov	r1, r3
 800072a:	4807      	ldr	r0, [pc, #28]	; (8000748 <Swtmr1_Callback+0x3c>)
 800072c:	f005 fe74 	bl	8006418 <iprintf>
	printf("tick_num=%d\r\n", (int)tick_num1);
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	4619      	mov	r1, r3
 8000734:	4805      	ldr	r0, [pc, #20]	; (800074c <Swtmr1_Callback+0x40>)
 8000736:	f005 fe6f 	bl	8006418 <iprintf>
  /* USER CODE END Swtmr1_Callback */
}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000090 	.word	0x20000090
 8000748:	0800715c 	.word	0x0800715c
 800074c:	08007174 	.word	0x08007174

08000750 <Swtmr2_Callback>:

/* Swtmr2_Callback function */
void Swtmr2_Callback(void const * argument)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Swtmr2_Callback */
	TickType_t tick_num2;
	TmrCb_Count2++;
 8000758:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <Swtmr2_Callback+0x38>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	3301      	adds	r3, #1
 800075e:	4a0a      	ldr	r2, [pc, #40]	; (8000788 <Swtmr2_Callback+0x38>)
 8000760:	6013      	str	r3, [r2, #0]
	tick_num2 = osKernelSysTick();
 8000762:	f002 fe26 	bl	80033b2 <osKernelSysTick>
 8000766:	60f8      	str	r0, [r7, #12]

	printf("swtmr2_callback %d\r\n", (int)TmrCb_Count2);
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <Swtmr2_Callback+0x38>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4619      	mov	r1, r3
 800076e:	4807      	ldr	r0, [pc, #28]	; (800078c <Swtmr2_Callback+0x3c>)
 8000770:	f005 fe52 	bl	8006418 <iprintf>
	printf("tick_num=%d\r\n", (int)tick_num2);
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	4619      	mov	r1, r3
 8000778:	4805      	ldr	r0, [pc, #20]	; (8000790 <Swtmr2_Callback+0x40>)
 800077a:	f005 fe4d 	bl	8006418 <iprintf>
  /* USER CODE END Swtmr2_Callback */
}
 800077e:	bf00      	nop
 8000780:	3710      	adds	r7, #16
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000094 	.word	0x20000094
 800078c:	08007184 	.word	0x08007184
 8000790:	08007174 	.word	0x08007174

08000794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b08a      	sub	sp, #40	; 0x28
 8000798:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
 80007ae:	4b26      	ldr	r3, [pc, #152]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a25      	ldr	r2, [pc, #148]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007b4:	f043 0310 	orr.w	r3, r3, #16
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b23      	ldr	r3, [pc, #140]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0310 	and.w	r3, r3, #16
 80007c2:	613b      	str	r3, [r7, #16]
 80007c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a1e      	ldr	r2, [pc, #120]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b1c      	ldr	r3, [pc, #112]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	4b18      	ldr	r3, [pc, #96]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a17      	ldr	r2, [pc, #92]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b15      	ldr	r3, [pc, #84]	; (8000848 <MX_GPIO_Init+0xb4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_GPIO_Init+0xb4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a10      	ldr	r2, [pc, #64]	; (8000848 <MX_GPIO_Init+0xb4>)
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_GPIO_Init+0xb4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 800081a:	2201      	movs	r2, #1
 800081c:	2130      	movs	r1, #48	; 0x30
 800081e:	480b      	ldr	r0, [pc, #44]	; (800084c <MX_GPIO_Init+0xb8>)
 8000820:	f000 fe30 	bl	8001484 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000824:	2330      	movs	r3, #48	; 0x30
 8000826:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000828:	2301      	movs	r3, #1
 800082a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800082c:	2301      	movs	r3, #1
 800082e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000830:	2302      	movs	r3, #2
 8000832:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	4619      	mov	r1, r3
 800083a:	4804      	ldr	r0, [pc, #16]	; (800084c <MX_GPIO_Init+0xb8>)
 800083c:	f000 fc86 	bl	800114c <HAL_GPIO_Init>

}
 8000840:	bf00      	nop
 8000842:	3728      	adds	r7, #40	; 0x28
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40023800 	.word	0x40023800
 800084c:	40020800 	.word	0x40020800

08000850 <__io_putchar>:

#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)  //Keil

#endif
PUTCHAR_PROTOTYPE
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000858:	1d39      	adds	r1, r7, #4
 800085a:	f04f 33ff 	mov.w	r3, #4294967295
 800085e:	2201      	movs	r2, #1
 8000860:	4803      	ldr	r0, [pc, #12]	; (8000870 <__io_putchar+0x20>)
 8000862:	f001 fdae 	bl	80023c2 <HAL_UART_Transmit>
	return ch;
 8000866:	687b      	ldr	r3, [r7, #4]
}
 8000868:	4618      	mov	r0, r3
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	2000085c 	.word	0x2000085c

08000874 <_write>:

int _write(int file, char *ptr, int len)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	60f8      	str	r0, [r7, #12]
 800087c:	60b9      	str	r1, [r7, #8]
 800087e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000880:	2300      	movs	r3, #0
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	e009      	b.n	800089a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	1c5a      	adds	r2, r3, #1
 800088a:	60ba      	str	r2, [r7, #8]
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff ffde 	bl	8000850 <__io_putchar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	3301      	adds	r3, #1
 8000898:	617b      	str	r3, [r7, #20]
 800089a:	697a      	ldr	r2, [r7, #20]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	429a      	cmp	r2, r3
 80008a0:	dbf1      	blt.n	8000886 <_write+0x12>
	}

	return len;
 80008a2:	687b      	ldr	r3, [r7, #4]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b0:	f000 fa96 	bl	8000de0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b4:	f000 f80a 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b8:	f7ff ff6c 	bl	8000794 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80008bc:	f000 f9ec 	bl	8000c98 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80008c0:	f7ff fe8c 	bl	80005dc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008c4:	f002 fd6e 	bl	80033a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c8:	e7fe      	b.n	80008c8 <main+0x1c>
	...

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b094      	sub	sp, #80	; 0x50
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0320 	add.w	r3, r7, #32
 80008d6:	2230      	movs	r2, #48	; 0x30
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f005 fcff 	bl	80062de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b28      	ldr	r3, [pc, #160]	; (8000998 <SystemClock_Config+0xcc>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f8:	4a27      	ldr	r2, [pc, #156]	; (8000998 <SystemClock_Config+0xcc>)
 80008fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000900:	4b25      	ldr	r3, [pc, #148]	; (8000998 <SystemClock_Config+0xcc>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800090c:	2300      	movs	r3, #0
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	4b22      	ldr	r3, [pc, #136]	; (800099c <SystemClock_Config+0xd0>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a21      	ldr	r2, [pc, #132]	; (800099c <SystemClock_Config+0xd0>)
 8000916:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	4b1f      	ldr	r3, [pc, #124]	; (800099c <SystemClock_Config+0xd0>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000928:	2301      	movs	r3, #1
 800092a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800092c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000932:	2302      	movs	r3, #2
 8000934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000936:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800093a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800093c:	2319      	movs	r3, #25
 800093e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000940:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000944:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000946:	2302      	movs	r3, #2
 8000948:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800094a:	2304      	movs	r3, #4
 800094c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800094e:	f107 0320 	add.w	r3, r7, #32
 8000952:	4618      	mov	r0, r3
 8000954:	f000 fdb0 	bl	80014b8 <HAL_RCC_OscConfig>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800095e:	f000 f831 	bl	80009c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000962:	230f      	movs	r3, #15
 8000964:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000966:	2302      	movs	r3, #2
 8000968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800096e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000972:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000978:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	2105      	movs	r1, #5
 8000980:	4618      	mov	r0, r3
 8000982:	f001 f811 	bl	80019a8 <HAL_RCC_ClockConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800098c:	f000 f81a 	bl	80009c4 <Error_Handler>
  }
}
 8000990:	bf00      	nop
 8000992:	3750      	adds	r7, #80	; 0x50
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	40007000 	.word	0x40007000

080009a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d101      	bne.n	80009b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009b2:	f000 fa37 	bl	8000e24 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40010000 	.word	0x40010000

080009c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c8:	b672      	cpsid	i
}
 80009ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009cc:	e7fe      	b.n	80009cc <Error_Handler+0x8>
	...

080009d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_MspInit+0x54>)
 80009dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009de:	4a11      	ldr	r2, [pc, #68]	; (8000a24 <HAL_MspInit+0x54>)
 80009e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e4:	6453      	str	r3, [r2, #68]	; 0x44
 80009e6:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <HAL_MspInit+0x54>)
 80009e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	603b      	str	r3, [r7, #0]
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <HAL_MspInit+0x54>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fa:	4a0a      	ldr	r2, [pc, #40]	; (8000a24 <HAL_MspInit+0x54>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a00:	6413      	str	r3, [r2, #64]	; 0x40
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <HAL_MspInit+0x54>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	210f      	movs	r1, #15
 8000a12:	f06f 0001 	mvn.w	r0, #1
 8000a16:	f000 fadd 	bl	8000fd4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800

08000a28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08c      	sub	sp, #48	; 0x30
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	4b2f      	ldr	r3, [pc, #188]	; (8000afc <HAL_InitTick+0xd4>)
 8000a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a40:	4a2e      	ldr	r2, [pc, #184]	; (8000afc <HAL_InitTick+0xd4>)
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	6453      	str	r3, [r2, #68]	; 0x44
 8000a48:	4b2c      	ldr	r3, [pc, #176]	; (8000afc <HAL_InitTick+0xd4>)
 8000a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a54:	f107 020c 	add.w	r2, r7, #12
 8000a58:	f107 0310 	add.w	r3, r7, #16
 8000a5c:	4611      	mov	r1, r2
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f001 f982 	bl	8001d68 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000a64:	f001 f96c 	bl	8001d40 <HAL_RCC_GetPCLK2Freq>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a70:	4a23      	ldr	r2, [pc, #140]	; (8000b00 <HAL_InitTick+0xd8>)
 8000a72:	fba2 2303 	umull	r2, r3, r2, r3
 8000a76:	0c9b      	lsrs	r3, r3, #18
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a7c:	4b21      	ldr	r3, [pc, #132]	; (8000b04 <HAL_InitTick+0xdc>)
 8000a7e:	4a22      	ldr	r2, [pc, #136]	; (8000b08 <HAL_InitTick+0xe0>)
 8000a80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a82:	4b20      	ldr	r3, [pc, #128]	; (8000b04 <HAL_InitTick+0xdc>)
 8000a84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a88:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	; (8000b04 <HAL_InitTick+0xdc>)
 8000a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a90:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <HAL_InitTick+0xdc>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a96:	4b1b      	ldr	r3, [pc, #108]	; (8000b04 <HAL_InitTick+0xdc>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a9c:	4b19      	ldr	r3, [pc, #100]	; (8000b04 <HAL_InitTick+0xdc>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000aa2:	4818      	ldr	r0, [pc, #96]	; (8000b04 <HAL_InitTick+0xdc>)
 8000aa4:	f001 f992 	bl	8001dcc <HAL_TIM_Base_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000aae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d11b      	bne.n	8000aee <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000ab6:	4813      	ldr	r0, [pc, #76]	; (8000b04 <HAL_InitTick+0xdc>)
 8000ab8:	f001 f9e2 	bl	8001e80 <HAL_TIM_Base_Start_IT>
 8000abc:	4603      	mov	r3, r0
 8000abe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000ac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d111      	bne.n	8000aee <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000aca:	2019      	movs	r0, #25
 8000acc:	f000 fa9e 	bl	800100c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2b0f      	cmp	r3, #15
 8000ad4:	d808      	bhi.n	8000ae8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	2019      	movs	r0, #25
 8000adc:	f000 fa7a 	bl	8000fd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ae0:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <HAL_InitTick+0xe4>)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6013      	str	r3, [r2, #0]
 8000ae6:	e002      	b.n	8000aee <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000aee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3730      	adds	r7, #48	; 0x30
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40023800 	.word	0x40023800
 8000b00:	431bde83 	.word	0x431bde83
 8000b04:	20000810 	.word	0x20000810
 8000b08:	40010000 	.word	0x40010000
 8000b0c:	20000004 	.word	0x20000004

08000b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b14:	e7fe      	b.n	8000b14 <NMI_Handler+0x4>

08000b16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b16:	b480      	push	{r7}
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1a:	e7fe      	b.n	8000b1a <HardFault_Handler+0x4>

08000b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <MemManage_Handler+0x4>

08000b22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b22:	b480      	push	{r7}
 8000b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b26:	e7fe      	b.n	8000b26 <BusFault_Handler+0x4>

08000b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <UsageFault_Handler+0x4>

08000b2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b40:	4802      	ldr	r0, [pc, #8]	; (8000b4c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b42:	f001 fa0d 	bl	8001f60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	20000810 	.word	0x20000810

08000b50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b54:	4802      	ldr	r0, [pc, #8]	; (8000b60 <USART1_IRQHandler+0x10>)
 8000b56:	f001 fcc7 	bl	80024e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	2000085c 	.word	0x2000085c

08000b64 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	e00a      	b.n	8000b8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b76:	f3af 8000 	nop.w
 8000b7a:	4601      	mov	r1, r0
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	1c5a      	adds	r2, r3, #1
 8000b80:	60ba      	str	r2, [r7, #8]
 8000b82:	b2ca      	uxtb	r2, r1
 8000b84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	697a      	ldr	r2, [r7, #20]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	dbf0      	blt.n	8000b76 <_read+0x12>
	}

return len;
 8000b94:	687b      	ldr	r3, [r7, #4]
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3718      	adds	r7, #24
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
	return -1;
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
 8000bbe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bc6:	605a      	str	r2, [r3, #4]
	return 0;
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <_isatty>:

int _isatty(int file)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b083      	sub	sp, #12
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
	return 1;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
	return 0;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c10:	4a14      	ldr	r2, [pc, #80]	; (8000c64 <_sbrk+0x5c>)
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <_sbrk+0x60>)
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c1c:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d102      	bne.n	8000c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c24:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <_sbrk+0x64>)
 8000c26:	4a12      	ldr	r2, [pc, #72]	; (8000c70 <_sbrk+0x68>)
 8000c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c2a:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d207      	bcs.n	8000c48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c38:	f005 fa20 	bl	800607c <__errno>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	220c      	movs	r2, #12
 8000c40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
 8000c46:	e009      	b.n	8000c5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <_sbrk+0x64>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4e:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <_sbrk+0x64>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4413      	add	r3, r2
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <_sbrk+0x64>)
 8000c58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3718      	adds	r7, #24
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20020000 	.word	0x20020000
 8000c68:	00000400 	.word	0x00000400
 8000c6c:	20000858 	.word	0x20000858
 8000c70:	20004748 	.word	0x20004748

08000c74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <SystemInit+0x20>)
 8000c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c7e:	4a05      	ldr	r2, [pc, #20]	; (8000c94 <SystemInit+0x20>)
 8000c80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <MX_USART1_UART_Init+0x50>)
 8000ca0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000ca4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ca8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cbc:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc2:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cce:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <MX_USART1_UART_Init+0x4c>)
 8000cd0:	f001 fb2a 	bl	8002328 <HAL_UART_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cda:	f7ff fe73 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	2000085c 	.word	0x2000085c
 8000ce8:	40011000 	.word	0x40011000

08000cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	; 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a1d      	ldr	r2, [pc, #116]	; (8000d80 <HAL_UART_MspInit+0x94>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d134      	bne.n	8000d78 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <HAL_UART_MspInit+0x98>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d16:	4a1b      	ldr	r2, [pc, #108]	; (8000d84 <HAL_UART_MspInit+0x98>)
 8000d18:	f043 0310 	orr.w	r3, r3, #16
 8000d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d1e:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <HAL_UART_MspInit+0x98>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d22:	f003 0310 	and.w	r3, r3, #16
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <HAL_UART_MspInit+0x98>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a14      	ldr	r2, [pc, #80]	; (8000d84 <HAL_UART_MspInit+0x98>)
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3a:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_UART_MspInit+0x98>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d46:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d58:	2307      	movs	r3, #7
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	4619      	mov	r1, r3
 8000d62:	4809      	ldr	r0, [pc, #36]	; (8000d88 <HAL_UART_MspInit+0x9c>)
 8000d64:	f000 f9f2 	bl	800114c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2105      	movs	r1, #5
 8000d6c:	2025      	movs	r0, #37	; 0x25
 8000d6e:	f000 f931 	bl	8000fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d72:	2025      	movs	r0, #37	; 0x25
 8000d74:	f000 f94a 	bl	800100c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000d78:	bf00      	nop
 8000d7a:	3728      	adds	r7, #40	; 0x28
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40011000 	.word	0x40011000
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020000 	.word	0x40020000

08000d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d90:	480d      	ldr	r0, [pc, #52]	; (8000dc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d92:	490e      	ldr	r1, [pc, #56]	; (8000dcc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d94:	4a0e      	ldr	r2, [pc, #56]	; (8000dd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d98:	e002      	b.n	8000da0 <LoopCopyDataInit>

08000d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9e:	3304      	adds	r3, #4

08000da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da4:	d3f9      	bcc.n	8000d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da6:	4a0b      	ldr	r2, [pc, #44]	; (8000dd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000da8:	4c0b      	ldr	r4, [pc, #44]	; (8000dd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dac:	e001      	b.n	8000db2 <LoopFillZerobss>

08000dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db0:	3204      	adds	r2, #4

08000db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db4:	d3fb      	bcc.n	8000dae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000db6:	f7ff ff5d 	bl	8000c74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dba:	f005 fa5b 	bl	8006274 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dbe:	f7ff fd75 	bl	80008ac <main>
  bx  lr    
 8000dc2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dcc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000dd0:	08007278 	.word	0x08007278
  ldr r2, =_sbss
 8000dd4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000dd8:	20004744 	.word	0x20004744

08000ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ddc:	e7fe      	b.n	8000ddc <ADC_IRQHandler>
	...

08000de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000de4:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HAL_Init+0x40>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a0d      	ldr	r2, [pc, #52]	; (8000e20 <HAL_Init+0x40>)
 8000dea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df0:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <HAL_Init+0x40>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_Init+0x40>)
 8000df6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <HAL_Init+0x40>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a07      	ldr	r2, [pc, #28]	; (8000e20 <HAL_Init+0x40>)
 8000e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f000 f8d8 	bl	8000fbe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e0e:	200f      	movs	r0, #15
 8000e10:	f7ff fe0a 	bl	8000a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e14:	f7ff fddc 	bl	80009d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023c00 	.word	0x40023c00

08000e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_IncTick+0x20>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x24>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <HAL_IncTick+0x24>)
 8000e36:	6013      	str	r3, [r2, #0]
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008
 8000e48:	200008a0 	.word	0x200008a0

08000e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <HAL_GetTick+0x14>)
 8000e52:	681b      	ldr	r3, [r3, #0]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	200008a0 	.word	0x200008a0

08000e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7a:	68ba      	ldr	r2, [r7, #8]
 8000e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e80:	4013      	ands	r3, r2
 8000e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e96:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	60d3      	str	r3, [r2, #12]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	f003 0307 	and.w	r3, r3, #7
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	db0b      	blt.n	8000ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	f003 021f 	and.w	r2, r3, #31
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <__NVIC_EnableIRQ+0x38>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	095b      	lsrs	r3, r3, #5
 8000ee8:	2001      	movs	r0, #1
 8000eea:	fa00 f202 	lsl.w	r2, r0, r2
 8000eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000e100 	.word	0xe000e100

08000f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	db0a      	blt.n	8000f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	490c      	ldr	r1, [pc, #48]	; (8000f50 <__NVIC_SetPriority+0x4c>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	0112      	lsls	r2, r2, #4
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	440b      	add	r3, r1
 8000f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f2c:	e00a      	b.n	8000f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <__NVIC_SetPriority+0x50>)
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	3b04      	subs	r3, #4
 8000f3c:	0112      	lsls	r2, r2, #4
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	440b      	add	r3, r1
 8000f42:	761a      	strb	r2, [r3, #24]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000e100 	.word	0xe000e100
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f1c3 0307 	rsb	r3, r3, #7
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	bf28      	it	cs
 8000f76:	2304      	movcs	r3, #4
 8000f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	2b06      	cmp	r3, #6
 8000f80:	d902      	bls.n	8000f88 <NVIC_EncodePriority+0x30>
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3b03      	subs	r3, #3
 8000f86:	e000      	b.n	8000f8a <NVIC_EncodePriority+0x32>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43da      	mvns	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	43d9      	mvns	r1, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	4313      	orrs	r3, r2
         );
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3724      	adds	r7, #36	; 0x24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff ff4c 	bl	8000e64 <__NVIC_SetPriorityGrouping>
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
 8000fe0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fe6:	f7ff ff61 	bl	8000eac <__NVIC_GetPriorityGrouping>
 8000fea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	68b9      	ldr	r1, [r7, #8]
 8000ff0:	6978      	ldr	r0, [r7, #20]
 8000ff2:	f7ff ffb1 	bl	8000f58 <NVIC_EncodePriority>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff80 	bl	8000f04 <__NVIC_SetPriority>
}
 8001004:	bf00      	nop
 8001006:	3718      	adds	r7, #24
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ff54 	bl	8000ec8 <__NVIC_EnableIRQ>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001034:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001036:	f7ff ff09 	bl	8000e4c <HAL_GetTick>
 800103a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001042:	b2db      	uxtb	r3, r3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d008      	beq.n	800105a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2200      	movs	r2, #0
 8001052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e052      	b.n	8001100 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f022 0216 	bic.w	r2, r2, #22
 8001068:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001078:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107e:	2b00      	cmp	r3, #0
 8001080:	d103      	bne.n	800108a <HAL_DMA_Abort+0x62>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f022 0208 	bic.w	r2, r2, #8
 8001098:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 0201 	bic.w	r2, r2, #1
 80010a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010aa:	e013      	b.n	80010d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010ac:	f7ff fece 	bl	8000e4c <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b05      	cmp	r3, #5
 80010b8:	d90c      	bls.n	80010d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2220      	movs	r2, #32
 80010be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2203      	movs	r2, #3
 80010c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80010d0:	2303      	movs	r3, #3
 80010d2:	e015      	b.n	8001100 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d1e4      	bne.n	80010ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010e6:	223f      	movs	r2, #63	; 0x3f
 80010e8:	409a      	lsls	r2, r3
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2201      	movs	r2, #1
 80010f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d004      	beq.n	8001126 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2280      	movs	r2, #128	; 0x80
 8001120:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e00c      	b.n	8001140 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2205      	movs	r2, #5
 800112a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f022 0201 	bic.w	r2, r2, #1
 800113c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	; 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800115e:	2300      	movs	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
 8001166:	e16b      	b.n	8001440 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001168:	2201      	movs	r2, #1
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	429a      	cmp	r2, r3
 8001182:	f040 815a 	bne.w	800143a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 0303 	and.w	r3, r3, #3
 800118e:	2b01      	cmp	r3, #1
 8001190:	d005      	beq.n	800119e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800119a:	2b02      	cmp	r3, #2
 800119c:	d130      	bne.n	8001200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	2203      	movs	r2, #3
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	68da      	ldr	r2, [r3, #12]
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011d4:	2201      	movs	r2, #1
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	091b      	lsrs	r3, r3, #4
 80011ea:	f003 0201 	and.w	r2, r3, #1
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 0303 	and.w	r3, r3, #3
 8001208:	2b03      	cmp	r3, #3
 800120a:	d017      	beq.n	800123c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2203      	movs	r2, #3
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 0303 	and.w	r3, r3, #3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d123      	bne.n	8001290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	08da      	lsrs	r2, r3, #3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3208      	adds	r2, #8
 8001250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	220f      	movs	r2, #15
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	691a      	ldr	r2, [r3, #16]
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	08da      	lsrs	r2, r3, #3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3208      	adds	r2, #8
 800128a:	69b9      	ldr	r1, [r7, #24]
 800128c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	2203      	movs	r2, #3
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	43db      	mvns	r3, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 0203 	and.w	r2, r3, #3
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f000 80b4 	beq.w	800143a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b60      	ldr	r3, [pc, #384]	; (8001458 <HAL_GPIO_Init+0x30c>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012da:	4a5f      	ldr	r2, [pc, #380]	; (8001458 <HAL_GPIO_Init+0x30c>)
 80012dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012e0:	6453      	str	r3, [r2, #68]	; 0x44
 80012e2:	4b5d      	ldr	r3, [pc, #372]	; (8001458 <HAL_GPIO_Init+0x30c>)
 80012e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012ee:	4a5b      	ldr	r2, [pc, #364]	; (800145c <HAL_GPIO_Init+0x310>)
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	089b      	lsrs	r3, r3, #2
 80012f4:	3302      	adds	r3, #2
 80012f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	220f      	movs	r2, #15
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a52      	ldr	r2, [pc, #328]	; (8001460 <HAL_GPIO_Init+0x314>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d02b      	beq.n	8001372 <HAL_GPIO_Init+0x226>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a51      	ldr	r2, [pc, #324]	; (8001464 <HAL_GPIO_Init+0x318>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d025      	beq.n	800136e <HAL_GPIO_Init+0x222>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a50      	ldr	r2, [pc, #320]	; (8001468 <HAL_GPIO_Init+0x31c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d01f      	beq.n	800136a <HAL_GPIO_Init+0x21e>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a4f      	ldr	r2, [pc, #316]	; (800146c <HAL_GPIO_Init+0x320>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d019      	beq.n	8001366 <HAL_GPIO_Init+0x21a>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a4e      	ldr	r2, [pc, #312]	; (8001470 <HAL_GPIO_Init+0x324>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d013      	beq.n	8001362 <HAL_GPIO_Init+0x216>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a4d      	ldr	r2, [pc, #308]	; (8001474 <HAL_GPIO_Init+0x328>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d00d      	beq.n	800135e <HAL_GPIO_Init+0x212>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a4c      	ldr	r2, [pc, #304]	; (8001478 <HAL_GPIO_Init+0x32c>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d007      	beq.n	800135a <HAL_GPIO_Init+0x20e>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a4b      	ldr	r2, [pc, #300]	; (800147c <HAL_GPIO_Init+0x330>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d101      	bne.n	8001356 <HAL_GPIO_Init+0x20a>
 8001352:	2307      	movs	r3, #7
 8001354:	e00e      	b.n	8001374 <HAL_GPIO_Init+0x228>
 8001356:	2308      	movs	r3, #8
 8001358:	e00c      	b.n	8001374 <HAL_GPIO_Init+0x228>
 800135a:	2306      	movs	r3, #6
 800135c:	e00a      	b.n	8001374 <HAL_GPIO_Init+0x228>
 800135e:	2305      	movs	r3, #5
 8001360:	e008      	b.n	8001374 <HAL_GPIO_Init+0x228>
 8001362:	2304      	movs	r3, #4
 8001364:	e006      	b.n	8001374 <HAL_GPIO_Init+0x228>
 8001366:	2303      	movs	r3, #3
 8001368:	e004      	b.n	8001374 <HAL_GPIO_Init+0x228>
 800136a:	2302      	movs	r3, #2
 800136c:	e002      	b.n	8001374 <HAL_GPIO_Init+0x228>
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <HAL_GPIO_Init+0x228>
 8001372:	2300      	movs	r3, #0
 8001374:	69fa      	ldr	r2, [r7, #28]
 8001376:	f002 0203 	and.w	r2, r2, #3
 800137a:	0092      	lsls	r2, r2, #2
 800137c:	4093      	lsls	r3, r2
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001384:	4935      	ldr	r1, [pc, #212]	; (800145c <HAL_GPIO_Init+0x310>)
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	089b      	lsrs	r3, r3, #2
 800138a:	3302      	adds	r3, #2
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001392:	4b3b      	ldr	r3, [pc, #236]	; (8001480 <HAL_GPIO_Init+0x334>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	43db      	mvns	r3, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4013      	ands	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013b6:	4a32      	ldr	r2, [pc, #200]	; (8001480 <HAL_GPIO_Init+0x334>)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013bc:	4b30      	ldr	r3, [pc, #192]	; (8001480 <HAL_GPIO_Init+0x334>)
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d003      	beq.n	80013e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	4313      	orrs	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013e0:	4a27      	ldr	r2, [pc, #156]	; (8001480 <HAL_GPIO_Init+0x334>)
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013e6:	4b26      	ldr	r3, [pc, #152]	; (8001480 <HAL_GPIO_Init+0x334>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	43db      	mvns	r3, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800140a:	4a1d      	ldr	r2, [pc, #116]	; (8001480 <HAL_GPIO_Init+0x334>)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001410:	4b1b      	ldr	r3, [pc, #108]	; (8001480 <HAL_GPIO_Init+0x334>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001434:	4a12      	ldr	r2, [pc, #72]	; (8001480 <HAL_GPIO_Init+0x334>)
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3301      	adds	r3, #1
 800143e:	61fb      	str	r3, [r7, #28]
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	2b0f      	cmp	r3, #15
 8001444:	f67f ae90 	bls.w	8001168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001448:	bf00      	nop
 800144a:	bf00      	nop
 800144c:	3724      	adds	r7, #36	; 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40013800 	.word	0x40013800
 8001460:	40020000 	.word	0x40020000
 8001464:	40020400 	.word	0x40020400
 8001468:	40020800 	.word	0x40020800
 800146c:	40020c00 	.word	0x40020c00
 8001470:	40021000 	.word	0x40021000
 8001474:	40021400 	.word	0x40021400
 8001478:	40021800 	.word	0x40021800
 800147c:	40021c00 	.word	0x40021c00
 8001480:	40013c00 	.word	0x40013c00

08001484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	807b      	strh	r3, [r7, #2]
 8001490:	4613      	mov	r3, r2
 8001492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001494:	787b      	ldrb	r3, [r7, #1]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d003      	beq.n	80014a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800149a:	887a      	ldrh	r2, [r7, #2]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014a0:	e003      	b.n	80014aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014a2:	887b      	ldrh	r3, [r7, #2]
 80014a4:	041a      	lsls	r2, r3, #16
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	619a      	str	r2, [r3, #24]
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
	...

080014b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e267      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d075      	beq.n	80015c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014d6:	4b88      	ldr	r3, [pc, #544]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f003 030c 	and.w	r3, r3, #12
 80014de:	2b04      	cmp	r3, #4
 80014e0:	d00c      	beq.n	80014fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014e2:	4b85      	ldr	r3, [pc, #532]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014ea:	2b08      	cmp	r3, #8
 80014ec:	d112      	bne.n	8001514 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ee:	4b82      	ldr	r3, [pc, #520]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014fa:	d10b      	bne.n	8001514 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014fc:	4b7e      	ldr	r3, [pc, #504]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d05b      	beq.n	80015c0 <HAL_RCC_OscConfig+0x108>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d157      	bne.n	80015c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e242      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800151c:	d106      	bne.n	800152c <HAL_RCC_OscConfig+0x74>
 800151e:	4b76      	ldr	r3, [pc, #472]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a75      	ldr	r2, [pc, #468]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	e01d      	b.n	8001568 <HAL_RCC_OscConfig+0xb0>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001534:	d10c      	bne.n	8001550 <HAL_RCC_OscConfig+0x98>
 8001536:	4b70      	ldr	r3, [pc, #448]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a6f      	ldr	r2, [pc, #444]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800153c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001540:	6013      	str	r3, [r2, #0]
 8001542:	4b6d      	ldr	r3, [pc, #436]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a6c      	ldr	r2, [pc, #432]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e00b      	b.n	8001568 <HAL_RCC_OscConfig+0xb0>
 8001550:	4b69      	ldr	r3, [pc, #420]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a68      	ldr	r2, [pc, #416]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b66      	ldr	r3, [pc, #408]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a65      	ldr	r2, [pc, #404]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001562:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d013      	beq.n	8001598 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7ff fc6c 	bl	8000e4c <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fc68 	bl	8000e4c <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e207      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800158a:	4b5b      	ldr	r3, [pc, #364]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f0      	beq.n	8001578 <HAL_RCC_OscConfig+0xc0>
 8001596:	e014      	b.n	80015c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fc58 	bl	8000e4c <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fc54 	bl	8000e4c <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	; 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e1f3      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b2:	4b51      	ldr	r3, [pc, #324]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0xe8>
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d063      	beq.n	8001696 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ce:	4b4a      	ldr	r3, [pc, #296]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 030c 	and.w	r3, r3, #12
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d00b      	beq.n	80015f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015da:	4b47      	ldr	r3, [pc, #284]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d11c      	bne.n	8001620 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015e6:	4b44      	ldr	r3, [pc, #272]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d116      	bne.n	8001620 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f2:	4b41      	ldr	r3, [pc, #260]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d005      	beq.n	800160a <HAL_RCC_OscConfig+0x152>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d001      	beq.n	800160a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e1c7      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160a:	4b3b      	ldr	r3, [pc, #236]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	4937      	ldr	r1, [pc, #220]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800161a:	4313      	orrs	r3, r2
 800161c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161e:	e03a      	b.n	8001696 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d020      	beq.n	800166a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001628:	4b34      	ldr	r3, [pc, #208]	; (80016fc <HAL_RCC_OscConfig+0x244>)
 800162a:	2201      	movs	r2, #1
 800162c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162e:	f7ff fc0d 	bl	8000e4c <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001636:	f7ff fc09 	bl	8000e4c <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e1a8      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001648:	4b2b      	ldr	r3, [pc, #172]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0302 	and.w	r3, r3, #2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001654:	4b28      	ldr	r3, [pc, #160]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	4925      	ldr	r1, [pc, #148]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 8001664:	4313      	orrs	r3, r2
 8001666:	600b      	str	r3, [r1, #0]
 8001668:	e015      	b.n	8001696 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800166a:	4b24      	ldr	r3, [pc, #144]	; (80016fc <HAL_RCC_OscConfig+0x244>)
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001670:	f7ff fbec 	bl	8000e4c <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001678:	f7ff fbe8 	bl	8000e4c <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e187      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800168a:	4b1b      	ldr	r3, [pc, #108]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f0      	bne.n	8001678 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0308 	and.w	r3, r3, #8
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d036      	beq.n	8001710 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d016      	beq.n	80016d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016aa:	4b15      	ldr	r3, [pc, #84]	; (8001700 <HAL_RCC_OscConfig+0x248>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b0:	f7ff fbcc 	bl	8000e4c <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016b8:	f7ff fbc8 	bl	8000e4c <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e167      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <HAL_RCC_OscConfig+0x240>)
 80016cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0x200>
 80016d6:	e01b      	b.n	8001710 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_RCC_OscConfig+0x248>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016de:	f7ff fbb5 	bl	8000e4c <HAL_GetTick>
 80016e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e4:	e00e      	b.n	8001704 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016e6:	f7ff fbb1 	bl	8000e4c <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d907      	bls.n	8001704 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e150      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
 80016f8:	40023800 	.word	0x40023800
 80016fc:	42470000 	.word	0x42470000
 8001700:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001704:	4b88      	ldr	r3, [pc, #544]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1ea      	bne.n	80016e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 8097 	beq.w	800184c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001722:	4b81      	ldr	r3, [pc, #516]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10f      	bne.n	800174e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	4b7d      	ldr	r3, [pc, #500]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	4a7c      	ldr	r2, [pc, #496]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800173c:	6413      	str	r3, [r2, #64]	; 0x40
 800173e:	4b7a      	ldr	r3, [pc, #488]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800174a:	2301      	movs	r3, #1
 800174c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174e:	4b77      	ldr	r3, [pc, #476]	; (800192c <HAL_RCC_OscConfig+0x474>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001756:	2b00      	cmp	r3, #0
 8001758:	d118      	bne.n	800178c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800175a:	4b74      	ldr	r3, [pc, #464]	; (800192c <HAL_RCC_OscConfig+0x474>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a73      	ldr	r2, [pc, #460]	; (800192c <HAL_RCC_OscConfig+0x474>)
 8001760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001766:	f7ff fb71 	bl	8000e4c <HAL_GetTick>
 800176a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176c:	e008      	b.n	8001780 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800176e:	f7ff fb6d 	bl	8000e4c <HAL_GetTick>
 8001772:	4602      	mov	r2, r0
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d901      	bls.n	8001780 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e10c      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001780:	4b6a      	ldr	r3, [pc, #424]	; (800192c <HAL_RCC_OscConfig+0x474>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001788:	2b00      	cmp	r3, #0
 800178a:	d0f0      	beq.n	800176e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d106      	bne.n	80017a2 <HAL_RCC_OscConfig+0x2ea>
 8001794:	4b64      	ldr	r3, [pc, #400]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001798:	4a63      	ldr	r2, [pc, #396]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6713      	str	r3, [r2, #112]	; 0x70
 80017a0:	e01c      	b.n	80017dc <HAL_RCC_OscConfig+0x324>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b05      	cmp	r3, #5
 80017a8:	d10c      	bne.n	80017c4 <HAL_RCC_OscConfig+0x30c>
 80017aa:	4b5f      	ldr	r3, [pc, #380]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ae:	4a5e      	ldr	r2, [pc, #376]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	6713      	str	r3, [r2, #112]	; 0x70
 80017b6:	4b5c      	ldr	r3, [pc, #368]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ba:	4a5b      	ldr	r2, [pc, #364]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6713      	str	r3, [r2, #112]	; 0x70
 80017c2:	e00b      	b.n	80017dc <HAL_RCC_OscConfig+0x324>
 80017c4:	4b58      	ldr	r3, [pc, #352]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c8:	4a57      	ldr	r2, [pc, #348]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017ca:	f023 0301 	bic.w	r3, r3, #1
 80017ce:	6713      	str	r3, [r2, #112]	; 0x70
 80017d0:	4b55      	ldr	r3, [pc, #340]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d4:	4a54      	ldr	r2, [pc, #336]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80017d6:	f023 0304 	bic.w	r3, r3, #4
 80017da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d015      	beq.n	8001810 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e4:	f7ff fb32 	bl	8000e4c <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ea:	e00a      	b.n	8001802 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ec:	f7ff fb2e 	bl	8000e4c <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e0cb      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001802:	4b49      	ldr	r3, [pc, #292]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d0ee      	beq.n	80017ec <HAL_RCC_OscConfig+0x334>
 800180e:	e014      	b.n	800183a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001810:	f7ff fb1c 	bl	8000e4c <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001816:	e00a      	b.n	800182e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001818:	f7ff fb18 	bl	8000e4c <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	f241 3288 	movw	r2, #5000	; 0x1388
 8001826:	4293      	cmp	r3, r2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e0b5      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800182e:	4b3e      	ldr	r3, [pc, #248]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1ee      	bne.n	8001818 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800183a:	7dfb      	ldrb	r3, [r7, #23]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d105      	bne.n	800184c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001840:	4b39      	ldr	r3, [pc, #228]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001844:	4a38      	ldr	r2, [pc, #224]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800184a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 80a1 	beq.w	8001998 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001856:	4b34      	ldr	r3, [pc, #208]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 030c 	and.w	r3, r3, #12
 800185e:	2b08      	cmp	r3, #8
 8001860:	d05c      	beq.n	800191c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	2b02      	cmp	r3, #2
 8001868:	d141      	bne.n	80018ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800186a:	4b31      	ldr	r3, [pc, #196]	; (8001930 <HAL_RCC_OscConfig+0x478>)
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7ff faec 	bl	8000e4c <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001878:	f7ff fae8 	bl	8000e4c <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e087      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800188a:	4b27      	ldr	r3, [pc, #156]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f0      	bne.n	8001878 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69da      	ldr	r2, [r3, #28]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a1b      	ldr	r3, [r3, #32]
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	019b      	lsls	r3, r3, #6
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ac:	085b      	lsrs	r3, r3, #1
 80018ae:	3b01      	subs	r3, #1
 80018b0:	041b      	lsls	r3, r3, #16
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	061b      	lsls	r3, r3, #24
 80018ba:	491b      	ldr	r1, [pc, #108]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <HAL_RCC_OscConfig+0x478>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c6:	f7ff fac1 	bl	8000e4c <HAL_GetTick>
 80018ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ce:	f7ff fabd 	bl	8000e4c <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e05c      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x416>
 80018ec:	e054      	b.n	8001998 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ee:	4b10      	ldr	r3, [pc, #64]	; (8001930 <HAL_RCC_OscConfig+0x478>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f4:	f7ff faaa 	bl	8000e4c <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018fc:	f7ff faa6 	bl	8000e4c <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e045      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <HAL_RCC_OscConfig+0x470>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f0      	bne.n	80018fc <HAL_RCC_OscConfig+0x444>
 800191a:	e03d      	b.n	8001998 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d107      	bne.n	8001934 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e038      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
 8001928:	40023800 	.word	0x40023800
 800192c:	40007000 	.word	0x40007000
 8001930:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001934:	4b1b      	ldr	r3, [pc, #108]	; (80019a4 <HAL_RCC_OscConfig+0x4ec>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d028      	beq.n	8001994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800194c:	429a      	cmp	r2, r3
 800194e:	d121      	bne.n	8001994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800195a:	429a      	cmp	r2, r3
 800195c:	d11a      	bne.n	8001994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001964:	4013      	ands	r3, r2
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800196a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800196c:	4293      	cmp	r3, r2
 800196e:	d111      	bne.n	8001994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197a:	085b      	lsrs	r3, r3, #1
 800197c:	3b01      	subs	r3, #1
 800197e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001980:	429a      	cmp	r2, r3
 8001982:	d107      	bne.n	8001994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800198e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800

080019a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0cc      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019bc:	4b68      	ldr	r3, [pc, #416]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d90c      	bls.n	80019e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ca:	4b65      	ldr	r3, [pc, #404]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d2:	4b63      	ldr	r3, [pc, #396]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0b8      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d020      	beq.n	8001a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d005      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019fc:	4b59      	ldr	r3, [pc, #356]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	4a58      	ldr	r2, [pc, #352]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0308 	and.w	r3, r3, #8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d005      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a14:	4b53      	ldr	r3, [pc, #332]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4a52      	ldr	r2, [pc, #328]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a20:	4b50      	ldr	r3, [pc, #320]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	494d      	ldr	r1, [pc, #308]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d044      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d107      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a46:	4b47      	ldr	r3, [pc, #284]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d119      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e07f      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d003      	beq.n	8001a66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a62:	2b03      	cmp	r3, #3
 8001a64:	d107      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a66:	4b3f      	ldr	r3, [pc, #252]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d109      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e06f      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a76:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d101      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e067      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a86:	4b37      	ldr	r3, [pc, #220]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f023 0203 	bic.w	r2, r3, #3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	4934      	ldr	r1, [pc, #208]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a98:	f7ff f9d8 	bl	8000e4c <HAL_GetTick>
 8001a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9e:	e00a      	b.n	8001ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa0:	f7ff f9d4 	bl	8000e4c <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e04f      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab6:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 020c 	and.w	r2, r3, #12
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d1eb      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac8:	4b25      	ldr	r3, [pc, #148]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d20c      	bcs.n	8001af0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ade:	4b20      	ldr	r3, [pc, #128]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d001      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e032      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d008      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001afc:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	4916      	ldr	r1, [pc, #88]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d009      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b1a:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	490e      	ldr	r1, [pc, #56]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b2e:	f000 f821 	bl	8001b74 <HAL_RCC_GetSysClockFreq>
 8001b32:	4602      	mov	r2, r0
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	091b      	lsrs	r3, r3, #4
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	490a      	ldr	r1, [pc, #40]	; (8001b68 <HAL_RCC_ClockConfig+0x1c0>)
 8001b40:	5ccb      	ldrb	r3, [r1, r3]
 8001b42:	fa22 f303 	lsr.w	r3, r2, r3
 8001b46:	4a09      	ldr	r2, [pc, #36]	; (8001b6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <HAL_RCC_ClockConfig+0x1c8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe ff6a 	bl	8000a28 <HAL_InitTick>

  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023c00 	.word	0x40023c00
 8001b64:	40023800 	.word	0x40023800
 8001b68:	080071b8 	.word	0x080071b8
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	20000004 	.word	0x20000004

08001b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b78:	b090      	sub	sp, #64	; 0x40
 8001b7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	637b      	str	r3, [r7, #52]	; 0x34
 8001b80:	2300      	movs	r3, #0
 8001b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b84:	2300      	movs	r3, #0
 8001b86:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b8c:	4b59      	ldr	r3, [pc, #356]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f003 030c 	and.w	r3, r3, #12
 8001b94:	2b08      	cmp	r3, #8
 8001b96:	d00d      	beq.n	8001bb4 <HAL_RCC_GetSysClockFreq+0x40>
 8001b98:	2b08      	cmp	r3, #8
 8001b9a:	f200 80a1 	bhi.w	8001ce0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d002      	beq.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d003      	beq.n	8001bae <HAL_RCC_GetSysClockFreq+0x3a>
 8001ba6:	e09b      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ba8:	4b53      	ldr	r3, [pc, #332]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001baa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001bac:	e09b      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bae:	4b53      	ldr	r3, [pc, #332]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8001bb0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bb2:	e098      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb4:	4b4f      	ldr	r3, [pc, #316]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bbc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bbe:	4b4d      	ldr	r3, [pc, #308]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d028      	beq.n	8001c1c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bca:	4b4a      	ldr	r3, [pc, #296]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	099b      	lsrs	r3, r3, #6
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	623b      	str	r3, [r7, #32]
 8001bd4:	627a      	str	r2, [r7, #36]	; 0x24
 8001bd6:	6a3b      	ldr	r3, [r7, #32]
 8001bd8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4b47      	ldr	r3, [pc, #284]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8001be0:	fb03 f201 	mul.w	r2, r3, r1
 8001be4:	2300      	movs	r3, #0
 8001be6:	fb00 f303 	mul.w	r3, r0, r3
 8001bea:	4413      	add	r3, r2
 8001bec:	4a43      	ldr	r2, [pc, #268]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8001bee:	fba0 1202 	umull	r1, r2, r0, r2
 8001bf2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	62ba      	str	r2, [r7, #40]	; 0x28
 8001bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bfa:	4413      	add	r3, r2
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c00:	2200      	movs	r2, #0
 8001c02:	61bb      	str	r3, [r7, #24]
 8001c04:	61fa      	str	r2, [r7, #28]
 8001c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c0e:	f7fe fb2f 	bl	8000270 <__aeabi_uldivmod>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4613      	mov	r3, r2
 8001c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c1a:	e053      	b.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c1c:	4b35      	ldr	r3, [pc, #212]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	099b      	lsrs	r3, r3, #6
 8001c22:	2200      	movs	r2, #0
 8001c24:	613b      	str	r3, [r7, #16]
 8001c26:	617a      	str	r2, [r7, #20]
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c2e:	f04f 0b00 	mov.w	fp, #0
 8001c32:	4652      	mov	r2, sl
 8001c34:	465b      	mov	r3, fp
 8001c36:	f04f 0000 	mov.w	r0, #0
 8001c3a:	f04f 0100 	mov.w	r1, #0
 8001c3e:	0159      	lsls	r1, r3, #5
 8001c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c44:	0150      	lsls	r0, r2, #5
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	ebb2 080a 	subs.w	r8, r2, sl
 8001c4e:	eb63 090b 	sbc.w	r9, r3, fp
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	f04f 0300 	mov.w	r3, #0
 8001c5a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c5e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c62:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c66:	ebb2 0408 	subs.w	r4, r2, r8
 8001c6a:	eb63 0509 	sbc.w	r5, r3, r9
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	00eb      	lsls	r3, r5, #3
 8001c78:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c7c:	00e2      	lsls	r2, r4, #3
 8001c7e:	4614      	mov	r4, r2
 8001c80:	461d      	mov	r5, r3
 8001c82:	eb14 030a 	adds.w	r3, r4, sl
 8001c86:	603b      	str	r3, [r7, #0]
 8001c88:	eb45 030b 	adc.w	r3, r5, fp
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	f04f 0300 	mov.w	r3, #0
 8001c96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c9a:	4629      	mov	r1, r5
 8001c9c:	028b      	lsls	r3, r1, #10
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ca4:	4621      	mov	r1, r4
 8001ca6:	028a      	lsls	r2, r1, #10
 8001ca8:	4610      	mov	r0, r2
 8001caa:	4619      	mov	r1, r3
 8001cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	60fa      	str	r2, [r7, #12]
 8001cb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cb8:	f7fe fada 	bl	8000270 <__aeabi_uldivmod>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	0c1b      	lsrs	r3, r3, #16
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	3301      	adds	r3, #1
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001cd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cdc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001cde:	e002      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ce2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3740      	adds	r7, #64	; 0x40
 8001cec:	46bd      	mov	sp, r7
 8001cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	00f42400 	.word	0x00f42400
 8001cfc:	017d7840 	.word	0x017d7840

08001d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d06:	681b      	ldr	r3, [r3, #0]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000000 	.word	0x20000000

08001d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d1c:	f7ff fff0 	bl	8001d00 <HAL_RCC_GetHCLKFreq>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	0a9b      	lsrs	r3, r3, #10
 8001d28:	f003 0307 	and.w	r3, r3, #7
 8001d2c:	4903      	ldr	r1, [pc, #12]	; (8001d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d2e:	5ccb      	ldrb	r3, [r1, r3]
 8001d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	080071c8 	.word	0x080071c8

08001d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d44:	f7ff ffdc 	bl	8001d00 <HAL_RCC_GetHCLKFreq>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	0b5b      	lsrs	r3, r3, #13
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	4903      	ldr	r1, [pc, #12]	; (8001d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d56:	5ccb      	ldrb	r3, [r1, r3]
 8001d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40023800 	.word	0x40023800
 8001d64:	080071c8 	.word	0x080071c8

08001d68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	220f      	movs	r2, #15
 8001d76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 0203 	and.w	r2, r3, #3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d84:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d9c:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	08db      	lsrs	r3, r3, #3
 8001da2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001daa:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <HAL_RCC_GetClockConfig+0x60>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0207 	and.w	r2, r3, #7
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	601a      	str	r2, [r3, #0]
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40023c00 	.word	0x40023c00

08001dcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e041      	b.n	8001e62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d106      	bne.n	8001df8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f839 	bl	8001e6a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3304      	adds	r3, #4
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	f000 f9d8 	bl	80021c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d001      	beq.n	8001e98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e04e      	b.n	8001f36 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0201 	orr.w	r2, r2, #1
 8001eae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a23      	ldr	r2, [pc, #140]	; (8001f44 <HAL_TIM_Base_Start_IT+0xc4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d022      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ec2:	d01d      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a1f      	ldr	r2, [pc, #124]	; (8001f48 <HAL_TIM_Base_Start_IT+0xc8>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d018      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a1e      	ldr	r2, [pc, #120]	; (8001f4c <HAL_TIM_Base_Start_IT+0xcc>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d013      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a1c      	ldr	r2, [pc, #112]	; (8001f50 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d00e      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a1b      	ldr	r2, [pc, #108]	; (8001f54 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d009      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a19      	ldr	r2, [pc, #100]	; (8001f58 <HAL_TIM_Base_Start_IT+0xd8>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d004      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x80>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a18      	ldr	r2, [pc, #96]	; (8001f5c <HAL_TIM_Base_Start_IT+0xdc>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d111      	bne.n	8001f24 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2b06      	cmp	r3, #6
 8001f10:	d010      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f042 0201 	orr.w	r2, r2, #1
 8001f20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f22:	e007      	b.n	8001f34 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 0201 	orr.w	r2, r2, #1
 8001f32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40010000 	.word	0x40010000
 8001f48:	40000400 	.word	0x40000400
 8001f4c:	40000800 	.word	0x40000800
 8001f50:	40000c00 	.word	0x40000c00
 8001f54:	40010400 	.word	0x40010400
 8001f58:	40014000 	.word	0x40014000
 8001f5c:	40001800 	.word	0x40001800

08001f60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d122      	bne.n	8001fbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d11b      	bne.n	8001fbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0202 	mvn.w	r2, #2
 8001f8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2201      	movs	r2, #1
 8001f92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f8ee 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8001fa8:	e005      	b.n	8001fb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f8e0 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f8f1 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d122      	bne.n	8002010 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d11b      	bne.n	8002010 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0204 	mvn.w	r2, #4
 8001fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f8c4 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8001ffc:	e005      	b.n	800200a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f8b6 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f8c7 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	2b08      	cmp	r3, #8
 800201c:	d122      	bne.n	8002064 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f003 0308 	and.w	r3, r3, #8
 8002028:	2b08      	cmp	r3, #8
 800202a:	d11b      	bne.n	8002064 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0208 	mvn.w	r2, #8
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2204      	movs	r2, #4
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f89a 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f88c 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f89d 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	2b10      	cmp	r3, #16
 8002070:	d122      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	2b10      	cmp	r3, #16
 800207e:	d11b      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0210 	mvn.w	r2, #16
 8002088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2208      	movs	r2, #8
 800208e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f870 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 80020a4:	e005      	b.n	80020b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f862 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f873 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d10e      	bne.n	80020e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d107      	bne.n	80020e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f06f 0201 	mvn.w	r2, #1
 80020dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7fe fc5e 	bl	80009a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ee:	2b80      	cmp	r3, #128	; 0x80
 80020f0:	d10e      	bne.n	8002110 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020fc:	2b80      	cmp	r3, #128	; 0x80
 80020fe:	d107      	bne.n	8002110 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f902 	bl	8002314 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800211a:	2b40      	cmp	r3, #64	; 0x40
 800211c:	d10e      	bne.n	800213c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002128:	2b40      	cmp	r3, #64	; 0x40
 800212a:	d107      	bne.n	800213c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f838 	bl	80021ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	f003 0320 	and.w	r3, r3, #32
 8002146:	2b20      	cmp	r3, #32
 8002148:	d10e      	bne.n	8002168 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f003 0320 	and.w	r3, r3, #32
 8002154:	2b20      	cmp	r3, #32
 8002156:	d107      	bne.n	8002168 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0220 	mvn.w	r2, #32
 8002160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8cc 	bl	8002300 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a40      	ldr	r2, [pc, #256]	; (80022d4 <TIM_Base_SetConfig+0x114>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d013      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021de:	d00f      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a3d      	ldr	r2, [pc, #244]	; (80022d8 <TIM_Base_SetConfig+0x118>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d00b      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a3c      	ldr	r2, [pc, #240]	; (80022dc <TIM_Base_SetConfig+0x11c>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d007      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a3b      	ldr	r2, [pc, #236]	; (80022e0 <TIM_Base_SetConfig+0x120>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d003      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a3a      	ldr	r2, [pc, #232]	; (80022e4 <TIM_Base_SetConfig+0x124>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d108      	bne.n	8002212 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	4313      	orrs	r3, r2
 8002210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a2f      	ldr	r2, [pc, #188]	; (80022d4 <TIM_Base_SetConfig+0x114>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d02b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002220:	d027      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a2c      	ldr	r2, [pc, #176]	; (80022d8 <TIM_Base_SetConfig+0x118>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d023      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a2b      	ldr	r2, [pc, #172]	; (80022dc <TIM_Base_SetConfig+0x11c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d01f      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a2a      	ldr	r2, [pc, #168]	; (80022e0 <TIM_Base_SetConfig+0x120>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a29      	ldr	r2, [pc, #164]	; (80022e4 <TIM_Base_SetConfig+0x124>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d017      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a28      	ldr	r2, [pc, #160]	; (80022e8 <TIM_Base_SetConfig+0x128>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d013      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a27      	ldr	r2, [pc, #156]	; (80022ec <TIM_Base_SetConfig+0x12c>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d00f      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a26      	ldr	r2, [pc, #152]	; (80022f0 <TIM_Base_SetConfig+0x130>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a25      	ldr	r2, [pc, #148]	; (80022f4 <TIM_Base_SetConfig+0x134>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <TIM_Base_SetConfig+0x138>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d003      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a23      	ldr	r2, [pc, #140]	; (80022fc <TIM_Base_SetConfig+0x13c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d108      	bne.n	8002284 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a0a      	ldr	r2, [pc, #40]	; (80022d4 <TIM_Base_SetConfig+0x114>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d003      	beq.n	80022b8 <TIM_Base_SetConfig+0xf8>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a0c      	ldr	r2, [pc, #48]	; (80022e4 <TIM_Base_SetConfig+0x124>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d103      	bne.n	80022c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	691a      	ldr	r2, [r3, #16]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	615a      	str	r2, [r3, #20]
}
 80022c6:	bf00      	nop
 80022c8:	3714      	adds	r7, #20
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	40010000 	.word	0x40010000
 80022d8:	40000400 	.word	0x40000400
 80022dc:	40000800 	.word	0x40000800
 80022e0:	40000c00 	.word	0x40000c00
 80022e4:	40010400 	.word	0x40010400
 80022e8:	40014000 	.word	0x40014000
 80022ec:	40014400 	.word	0x40014400
 80022f0:	40014800 	.word	0x40014800
 80022f4:	40001800 	.word	0x40001800
 80022f8:	40001c00 	.word	0x40001c00
 80022fc:	40002000 	.word	0x40002000

08002300 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e03f      	b.n	80023ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d106      	bne.n	8002354 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f7fe fccc 	bl	8000cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2224      	movs	r2, #36	; 0x24
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800236a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f000 fd7b 	bl	8002e68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	691a      	ldr	r2, [r3, #16]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002380:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	695a      	ldr	r2, [r3, #20]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002390:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68da      	ldr	r2, [r3, #12]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2220      	movs	r2, #32
 80023ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b08a      	sub	sp, #40	; 0x28
 80023c6:	af02      	add	r7, sp, #8
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	603b      	str	r3, [r7, #0]
 80023ce:	4613      	mov	r3, r2
 80023d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b20      	cmp	r3, #32
 80023e0:	d17c      	bne.n	80024dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <HAL_UART_Transmit+0x2c>
 80023e8:	88fb      	ldrh	r3, [r7, #6]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d101      	bne.n	80023f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e075      	b.n	80024de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d101      	bne.n	8002400 <HAL_UART_Transmit+0x3e>
 80023fc:	2302      	movs	r3, #2
 80023fe:	e06e      	b.n	80024de <HAL_UART_Transmit+0x11c>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2221      	movs	r2, #33	; 0x21
 8002412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002416:	f7fe fd19 	bl	8000e4c <HAL_GetTick>
 800241a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	88fa      	ldrh	r2, [r7, #6]
 8002420:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	88fa      	ldrh	r2, [r7, #6]
 8002426:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002430:	d108      	bne.n	8002444 <HAL_UART_Transmit+0x82>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d104      	bne.n	8002444 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	61bb      	str	r3, [r7, #24]
 8002442:	e003      	b.n	800244c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002448:	2300      	movs	r3, #0
 800244a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002454:	e02a      	b.n	80024ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	2200      	movs	r2, #0
 800245e:	2180      	movs	r1, #128	; 0x80
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f000 faf9 	bl	8002a58 <UART_WaitOnFlagUntilTimeout>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e036      	b.n	80024de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10b      	bne.n	800248e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002484:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	3302      	adds	r3, #2
 800248a:	61bb      	str	r3, [r7, #24]
 800248c:	e007      	b.n	800249e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	781a      	ldrb	r2, [r3, #0]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	3301      	adds	r3, #1
 800249c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	3b01      	subs	r3, #1
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1cf      	bne.n	8002456 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2200      	movs	r2, #0
 80024be:	2140      	movs	r1, #64	; 0x40
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 fac9 	bl	8002a58 <UART_WaitOnFlagUntilTimeout>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e006      	b.n	80024de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2220      	movs	r2, #32
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	e000      	b.n	80024de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80024dc:	2302      	movs	r3, #2
  }
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3720      	adds	r7, #32
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
	...

080024e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b0ba      	sub	sp, #232	; 0xe8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800250e:	2300      	movs	r3, #0
 8002510:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002514:	2300      	movs	r3, #0
 8002516:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800251a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002526:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10f      	bne.n	800254e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800252e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002532:	f003 0320 	and.w	r3, r3, #32
 8002536:	2b00      	cmp	r3, #0
 8002538:	d009      	beq.n	800254e <HAL_UART_IRQHandler+0x66>
 800253a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800253e:	f003 0320 	and.w	r3, r3, #32
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 fbd3 	bl	8002cf2 <UART_Receive_IT>
      return;
 800254c:	e256      	b.n	80029fc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800254e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 80de 	beq.w	8002714 <HAL_UART_IRQHandler+0x22c>
 8002558:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d106      	bne.n	8002572 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002568:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 80d1 	beq.w	8002714 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00b      	beq.n	8002596 <HAL_UART_IRQHandler+0xae>
 800257e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002586:	2b00      	cmp	r3, #0
 8002588:	d005      	beq.n	8002596 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	f043 0201 	orr.w	r2, r3, #1
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00b      	beq.n	80025ba <HAL_UART_IRQHandler+0xd2>
 80025a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d005      	beq.n	80025ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	f043 0202 	orr.w	r2, r3, #2
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00b      	beq.n	80025de <HAL_UART_IRQHandler+0xf6>
 80025c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d005      	beq.n	80025de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	f043 0204 	orr.w	r2, r3, #4
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80025de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d011      	beq.n	800260e <HAL_UART_IRQHandler+0x126>
 80025ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025ee:	f003 0320 	and.w	r3, r3, #32
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d105      	bne.n	8002602 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d005      	beq.n	800260e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f043 0208 	orr.w	r2, r3, #8
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	2b00      	cmp	r3, #0
 8002614:	f000 81ed 	beq.w	80029f2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800261c:	f003 0320 	and.w	r3, r3, #32
 8002620:	2b00      	cmp	r3, #0
 8002622:	d008      	beq.n	8002636 <HAL_UART_IRQHandler+0x14e>
 8002624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002628:	f003 0320 	and.w	r3, r3, #32
 800262c:	2b00      	cmp	r3, #0
 800262e:	d002      	beq.n	8002636 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fb5e 	bl	8002cf2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002640:	2b40      	cmp	r3, #64	; 0x40
 8002642:	bf0c      	ite	eq
 8002644:	2301      	moveq	r3, #1
 8002646:	2300      	movne	r3, #0
 8002648:	b2db      	uxtb	r3, r3
 800264a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f003 0308 	and.w	r3, r3, #8
 8002656:	2b00      	cmp	r3, #0
 8002658:	d103      	bne.n	8002662 <HAL_UART_IRQHandler+0x17a>
 800265a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800265e:	2b00      	cmp	r3, #0
 8002660:	d04f      	beq.n	8002702 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 fa66 	bl	8002b34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002672:	2b40      	cmp	r3, #64	; 0x40
 8002674:	d141      	bne.n	80026fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	3314      	adds	r3, #20
 800267c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002680:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002684:	e853 3f00 	ldrex	r3, [r3]
 8002688:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800268c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002690:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002694:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	3314      	adds	r3, #20
 800269e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80026a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80026a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80026ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80026b2:	e841 2300 	strex	r3, r2, [r1]
 80026b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80026ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1d9      	bne.n	8002676 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d013      	beq.n	80026f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ce:	4a7d      	ldr	r2, [pc, #500]	; (80028c4 <HAL_UART_IRQHandler+0x3dc>)
 80026d0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe fd16 	bl	8001108 <HAL_DMA_Abort_IT>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d016      	beq.n	8002710 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026ec:	4610      	mov	r0, r2
 80026ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f0:	e00e      	b.n	8002710 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f99a 	bl	8002a2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f8:	e00a      	b.n	8002710 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f996 	bl	8002a2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002700:	e006      	b.n	8002710 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 f992 	bl	8002a2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800270e:	e170      	b.n	80029f2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002710:	bf00      	nop
    return;
 8002712:	e16e      	b.n	80029f2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002718:	2b01      	cmp	r3, #1
 800271a:	f040 814a 	bne.w	80029b2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800271e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 8143 	beq.w	80029b2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800272c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 813c 	beq.w	80029b2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800273a:	2300      	movs	r3, #0
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275a:	2b40      	cmp	r3, #64	; 0x40
 800275c:	f040 80b4 	bne.w	80028c8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800276c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 8140 	beq.w	80029f6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800277a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800277e:	429a      	cmp	r2, r3
 8002780:	f080 8139 	bcs.w	80029f6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800278a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002796:	f000 8088 	beq.w	80028aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	330c      	adds	r3, #12
 80027a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027a8:	e853 3f00 	ldrex	r3, [r3]
 80027ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80027b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	330c      	adds	r3, #12
 80027c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80027c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80027ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80027d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80027d6:	e841 2300 	strex	r3, r2, [r1]
 80027da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80027de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1d9      	bne.n	800279a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	3314      	adds	r3, #20
 80027ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027f0:	e853 3f00 	ldrex	r3, [r3]
 80027f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80027f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	3314      	adds	r3, #20
 8002806:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800280a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800280e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002810:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002812:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002816:	e841 2300 	strex	r3, r2, [r1]
 800281a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800281c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1e1      	bne.n	80027e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	3314      	adds	r3, #20
 8002828:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800282a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800282c:	e853 3f00 	ldrex	r3, [r3]
 8002830:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002832:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002834:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002838:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	3314      	adds	r3, #20
 8002842:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002846:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002848:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800284a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800284c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800284e:	e841 2300 	strex	r3, r2, [r1]
 8002852:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002854:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1e3      	bne.n	8002822 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2220      	movs	r2, #32
 800285e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	330c      	adds	r3, #12
 800286e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002872:	e853 3f00 	ldrex	r3, [r3]
 8002876:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800287a:	f023 0310 	bic.w	r3, r3, #16
 800287e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	330c      	adds	r3, #12
 8002888:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800288c:	65ba      	str	r2, [r7, #88]	; 0x58
 800288e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002890:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002892:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002894:	e841 2300 	strex	r3, r2, [r1]
 8002898:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800289a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1e3      	bne.n	8002868 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fe fbbf 	bl	8001028 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	4619      	mov	r1, r3
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f8c0 	bl	8002a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028c0:	e099      	b.n	80029f6 <HAL_UART_IRQHandler+0x50e>
 80028c2:	bf00      	nop
 80028c4:	08002bfb 	.word	0x08002bfb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 808b 	beq.w	80029fa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80028e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 8086 	beq.w	80029fa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	330c      	adds	r3, #12
 80028f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f8:	e853 3f00 	ldrex	r3, [r3]
 80028fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80028fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002900:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002904:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	330c      	adds	r3, #12
 800290e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002912:	647a      	str	r2, [r7, #68]	; 0x44
 8002914:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002916:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002918:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800291a:	e841 2300 	strex	r3, r2, [r1]
 800291e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1e3      	bne.n	80028ee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3314      	adds	r3, #20
 800292c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	e853 3f00 	ldrex	r3, [r3]
 8002934:	623b      	str	r3, [r7, #32]
   return(result);
 8002936:	6a3b      	ldr	r3, [r7, #32]
 8002938:	f023 0301 	bic.w	r3, r3, #1
 800293c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	3314      	adds	r3, #20
 8002946:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800294a:	633a      	str	r2, [r7, #48]	; 0x30
 800294c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800294e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002952:	e841 2300 	strex	r3, r2, [r1]
 8002956:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1e3      	bne.n	8002926 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	330c      	adds	r3, #12
 8002972:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	e853 3f00 	ldrex	r3, [r3]
 800297a:	60fb      	str	r3, [r7, #12]
   return(result);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f023 0310 	bic.w	r3, r3, #16
 8002982:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	330c      	adds	r3, #12
 800298c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002990:	61fa      	str	r2, [r7, #28]
 8002992:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002994:	69b9      	ldr	r1, [r7, #24]
 8002996:	69fa      	ldr	r2, [r7, #28]
 8002998:	e841 2300 	strex	r3, r2, [r1]
 800299c:	617b      	str	r3, [r7, #20]
   return(result);
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1e3      	bne.n	800296c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80029a8:	4619      	mov	r1, r3
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f848 	bl	8002a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029b0:	e023      	b.n	80029fa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d009      	beq.n	80029d2 <HAL_UART_IRQHandler+0x4ea>
 80029be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f929 	bl	8002c22 <UART_Transmit_IT>
    return;
 80029d0:	e014      	b.n	80029fc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00e      	beq.n	80029fc <HAL_UART_IRQHandler+0x514>
 80029de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d008      	beq.n	80029fc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f969 	bl	8002cc2 <UART_EndTransmit_IT>
    return;
 80029f0:	e004      	b.n	80029fc <HAL_UART_IRQHandler+0x514>
    return;
 80029f2:	bf00      	nop
 80029f4:	e002      	b.n	80029fc <HAL_UART_IRQHandler+0x514>
      return;
 80029f6:	bf00      	nop
 80029f8:	e000      	b.n	80029fc <HAL_UART_IRQHandler+0x514>
      return;
 80029fa:	bf00      	nop
  }
}
 80029fc:	37e8      	adds	r7, #232	; 0xe8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop

08002a04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b090      	sub	sp, #64	; 0x40
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	4613      	mov	r3, r2
 8002a66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a68:	e050      	b.n	8002b0c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d04c      	beq.n	8002b0c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a78:	f7fe f9e8 	bl	8000e4c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d241      	bcs.n	8002b0c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	330c      	adds	r3, #12
 8002a8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a92:	e853 3f00 	ldrex	r3, [r3]
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	330c      	adds	r3, #12
 8002aa6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002aa8:	637a      	str	r2, [r7, #52]	; 0x34
 8002aaa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002aae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ab0:	e841 2300 	strex	r3, r2, [r1]
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1e5      	bne.n	8002a88 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	3314      	adds	r3, #20
 8002ac2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	e853 3f00 	ldrex	r3, [r3]
 8002aca:	613b      	str	r3, [r7, #16]
   return(result);
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	f023 0301 	bic.w	r3, r3, #1
 8002ad2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	3314      	adds	r3, #20
 8002ada:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002adc:	623a      	str	r2, [r7, #32]
 8002ade:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae0:	69f9      	ldr	r1, [r7, #28]
 8002ae2:	6a3a      	ldr	r2, [r7, #32]
 8002ae4:	e841 2300 	strex	r3, r2, [r1]
 8002ae8:	61bb      	str	r3, [r7, #24]
   return(result);
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1e5      	bne.n	8002abc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2220      	movs	r2, #32
 8002afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e00f      	b.n	8002b2c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	4013      	ands	r3, r2
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	bf0c      	ite	eq
 8002b1c:	2301      	moveq	r3, #1
 8002b1e:	2300      	movne	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	461a      	mov	r2, r3
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d09f      	beq.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3740      	adds	r7, #64	; 0x40
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b095      	sub	sp, #84	; 0x54
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	330c      	adds	r3, #12
 8002b42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b46:	e853 3f00 	ldrex	r3, [r3]
 8002b4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	330c      	adds	r3, #12
 8002b5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b5c:	643a      	str	r2, [r7, #64]	; 0x40
 8002b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002b62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b64:	e841 2300 	strex	r3, r2, [r1]
 8002b68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1e5      	bne.n	8002b3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	3314      	adds	r3, #20
 8002b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	e853 3f00 	ldrex	r3, [r3]
 8002b7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	f023 0301 	bic.w	r3, r3, #1
 8002b86:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b98:	e841 2300 	strex	r3, r2, [r1]
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1e5      	bne.n	8002b70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d119      	bne.n	8002be0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	330c      	adds	r3, #12
 8002bb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	e853 3f00 	ldrex	r3, [r3]
 8002bba:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	f023 0310 	bic.w	r3, r3, #16
 8002bc2:	647b      	str	r3, [r7, #68]	; 0x44
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	330c      	adds	r3, #12
 8002bca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bcc:	61ba      	str	r2, [r7, #24]
 8002bce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd0:	6979      	ldr	r1, [r7, #20]
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	e841 2300 	strex	r3, r2, [r1]
 8002bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e5      	bne.n	8002bac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2220      	movs	r2, #32
 8002be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002bee:	bf00      	nop
 8002bf0:	3754      	adds	r7, #84	; 0x54
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b084      	sub	sp, #16
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f7ff ff09 	bl	8002a2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c1a:	bf00      	nop
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b085      	sub	sp, #20
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b21      	cmp	r3, #33	; 0x21
 8002c34:	d13e      	bne.n	8002cb4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c3e:	d114      	bne.n	8002c6a <UART_Transmit_IT+0x48>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d110      	bne.n	8002c6a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	881b      	ldrh	r3, [r3, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c5c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	1c9a      	adds	r2, r3, #2
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	621a      	str	r2, [r3, #32]
 8002c68:	e008      	b.n	8002c7c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	1c59      	adds	r1, r3, #1
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6211      	str	r1, [r2, #32]
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	4619      	mov	r1, r3
 8002c8a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10f      	bne.n	8002cb0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68da      	ldr	r2, [r3, #12]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c9e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e000      	b.n	8002cb6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002cb4:	2302      	movs	r3, #2
  }
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b082      	sub	sp, #8
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68da      	ldr	r2, [r3, #12]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff fe8e 	bl	8002a04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b08c      	sub	sp, #48	; 0x30
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b22      	cmp	r3, #34	; 0x22
 8002d04:	f040 80ab 	bne.w	8002e5e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d10:	d117      	bne.n	8002d42 <UART_Receive_IT+0x50>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d113      	bne.n	8002d42 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d22:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3a:	1c9a      	adds	r2, r3, #2
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	; 0x28
 8002d40:	e026      	b.n	8002d90 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d46:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d54:	d007      	beq.n	8002d66 <UART_Receive_IT+0x74>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10a      	bne.n	8002d74 <UART_Receive_IT+0x82>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d106      	bne.n	8002d74 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	e008      	b.n	8002d86 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d84:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	3b01      	subs	r3, #1
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d15a      	bne.n	8002e5a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68da      	ldr	r2, [r3, #12]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0220 	bic.w	r2, r2, #32
 8002db2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dc2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695a      	ldr	r2, [r3, #20]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0201 	bic.w	r2, r2, #1
 8002dd2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d135      	bne.n	8002e50 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	330c      	adds	r3, #12
 8002df0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	e853 3f00 	ldrex	r3, [r3]
 8002df8:	613b      	str	r3, [r7, #16]
   return(result);
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	f023 0310 	bic.w	r3, r3, #16
 8002e00:	627b      	str	r3, [r7, #36]	; 0x24
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	330c      	adds	r3, #12
 8002e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e0a:	623a      	str	r2, [r7, #32]
 8002e0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e0e:	69f9      	ldr	r1, [r7, #28]
 8002e10:	6a3a      	ldr	r2, [r7, #32]
 8002e12:	e841 2300 	strex	r3, r2, [r1]
 8002e16:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1e5      	bne.n	8002dea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0310 	and.w	r3, r3, #16
 8002e28:	2b10      	cmp	r3, #16
 8002e2a:	d10a      	bne.n	8002e42 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	60fb      	str	r3, [r7, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e46:	4619      	mov	r1, r3
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7ff fdf9 	bl	8002a40 <HAL_UARTEx_RxEventCallback>
 8002e4e:	e002      	b.n	8002e56 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff fde1 	bl	8002a18 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	e002      	b.n	8002e60 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e000      	b.n	8002e60 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002e5e:	2302      	movs	r3, #2
  }
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3730      	adds	r7, #48	; 0x30
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e6c:	b0c0      	sub	sp, #256	; 0x100
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e84:	68d9      	ldr	r1, [r3, #12]
 8002e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	ea40 0301 	orr.w	r3, r0, r1
 8002e90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002ec0:	f021 010c 	bic.w	r1, r1, #12
 8002ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002ece:	430b      	orrs	r3, r1
 8002ed0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ee2:	6999      	ldr	r1, [r3, #24]
 8002ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	ea40 0301 	orr.w	r3, r0, r1
 8002eee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4b8f      	ldr	r3, [pc, #572]	; (8003134 <UART_SetConfig+0x2cc>)
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d005      	beq.n	8002f08 <UART_SetConfig+0xa0>
 8002efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	4b8d      	ldr	r3, [pc, #564]	; (8003138 <UART_SetConfig+0x2d0>)
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d104      	bne.n	8002f12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f08:	f7fe ff1a 	bl	8001d40 <HAL_RCC_GetPCLK2Freq>
 8002f0c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002f10:	e003      	b.n	8002f1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f12:	f7fe ff01 	bl	8001d18 <HAL_RCC_GetPCLK1Freq>
 8002f16:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f1e:	69db      	ldr	r3, [r3, #28]
 8002f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f24:	f040 810c 	bne.w	8003140 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f32:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002f36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002f3a:	4622      	mov	r2, r4
 8002f3c:	462b      	mov	r3, r5
 8002f3e:	1891      	adds	r1, r2, r2
 8002f40:	65b9      	str	r1, [r7, #88]	; 0x58
 8002f42:	415b      	adcs	r3, r3
 8002f44:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	eb12 0801 	adds.w	r8, r2, r1
 8002f50:	4629      	mov	r1, r5
 8002f52:	eb43 0901 	adc.w	r9, r3, r1
 8002f56:	f04f 0200 	mov.w	r2, #0
 8002f5a:	f04f 0300 	mov.w	r3, #0
 8002f5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f6a:	4690      	mov	r8, r2
 8002f6c:	4699      	mov	r9, r3
 8002f6e:	4623      	mov	r3, r4
 8002f70:	eb18 0303 	adds.w	r3, r8, r3
 8002f74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002f78:	462b      	mov	r3, r5
 8002f7a:	eb49 0303 	adc.w	r3, r9, r3
 8002f7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002f8e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002f92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002f96:	460b      	mov	r3, r1
 8002f98:	18db      	adds	r3, r3, r3
 8002f9a:	653b      	str	r3, [r7, #80]	; 0x50
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	eb42 0303 	adc.w	r3, r2, r3
 8002fa2:	657b      	str	r3, [r7, #84]	; 0x54
 8002fa4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002fa8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002fac:	f7fd f960 	bl	8000270 <__aeabi_uldivmod>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4b61      	ldr	r3, [pc, #388]	; (800313c <UART_SetConfig+0x2d4>)
 8002fb6:	fba3 2302 	umull	r2, r3, r3, r2
 8002fba:	095b      	lsrs	r3, r3, #5
 8002fbc:	011c      	lsls	r4, r3, #4
 8002fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002fc8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002fcc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002fd0:	4642      	mov	r2, r8
 8002fd2:	464b      	mov	r3, r9
 8002fd4:	1891      	adds	r1, r2, r2
 8002fd6:	64b9      	str	r1, [r7, #72]	; 0x48
 8002fd8:	415b      	adcs	r3, r3
 8002fda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002fe0:	4641      	mov	r1, r8
 8002fe2:	eb12 0a01 	adds.w	sl, r2, r1
 8002fe6:	4649      	mov	r1, r9
 8002fe8:	eb43 0b01 	adc.w	fp, r3, r1
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ff8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ffc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003000:	4692      	mov	sl, r2
 8003002:	469b      	mov	fp, r3
 8003004:	4643      	mov	r3, r8
 8003006:	eb1a 0303 	adds.w	r3, sl, r3
 800300a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800300e:	464b      	mov	r3, r9
 8003010:	eb4b 0303 	adc.w	r3, fp, r3
 8003014:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003024:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003028:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800302c:	460b      	mov	r3, r1
 800302e:	18db      	adds	r3, r3, r3
 8003030:	643b      	str	r3, [r7, #64]	; 0x40
 8003032:	4613      	mov	r3, r2
 8003034:	eb42 0303 	adc.w	r3, r2, r3
 8003038:	647b      	str	r3, [r7, #68]	; 0x44
 800303a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800303e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003042:	f7fd f915 	bl	8000270 <__aeabi_uldivmod>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4611      	mov	r1, r2
 800304c:	4b3b      	ldr	r3, [pc, #236]	; (800313c <UART_SetConfig+0x2d4>)
 800304e:	fba3 2301 	umull	r2, r3, r3, r1
 8003052:	095b      	lsrs	r3, r3, #5
 8003054:	2264      	movs	r2, #100	; 0x64
 8003056:	fb02 f303 	mul.w	r3, r2, r3
 800305a:	1acb      	subs	r3, r1, r3
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003062:	4b36      	ldr	r3, [pc, #216]	; (800313c <UART_SetConfig+0x2d4>)
 8003064:	fba3 2302 	umull	r2, r3, r3, r2
 8003068:	095b      	lsrs	r3, r3, #5
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003070:	441c      	add	r4, r3
 8003072:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003076:	2200      	movs	r2, #0
 8003078:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800307c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003080:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003084:	4642      	mov	r2, r8
 8003086:	464b      	mov	r3, r9
 8003088:	1891      	adds	r1, r2, r2
 800308a:	63b9      	str	r1, [r7, #56]	; 0x38
 800308c:	415b      	adcs	r3, r3
 800308e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003090:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003094:	4641      	mov	r1, r8
 8003096:	1851      	adds	r1, r2, r1
 8003098:	6339      	str	r1, [r7, #48]	; 0x30
 800309a:	4649      	mov	r1, r9
 800309c:	414b      	adcs	r3, r1
 800309e:	637b      	str	r3, [r7, #52]	; 0x34
 80030a0:	f04f 0200 	mov.w	r2, #0
 80030a4:	f04f 0300 	mov.w	r3, #0
 80030a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80030ac:	4659      	mov	r1, fp
 80030ae:	00cb      	lsls	r3, r1, #3
 80030b0:	4651      	mov	r1, sl
 80030b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030b6:	4651      	mov	r1, sl
 80030b8:	00ca      	lsls	r2, r1, #3
 80030ba:	4610      	mov	r0, r2
 80030bc:	4619      	mov	r1, r3
 80030be:	4603      	mov	r3, r0
 80030c0:	4642      	mov	r2, r8
 80030c2:	189b      	adds	r3, r3, r2
 80030c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80030c8:	464b      	mov	r3, r9
 80030ca:	460a      	mov	r2, r1
 80030cc:	eb42 0303 	adc.w	r3, r2, r3
 80030d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80030d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80030e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80030e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80030e8:	460b      	mov	r3, r1
 80030ea:	18db      	adds	r3, r3, r3
 80030ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80030ee:	4613      	mov	r3, r2
 80030f0:	eb42 0303 	adc.w	r3, r2, r3
 80030f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80030fe:	f7fd f8b7 	bl	8000270 <__aeabi_uldivmod>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4b0d      	ldr	r3, [pc, #52]	; (800313c <UART_SetConfig+0x2d4>)
 8003108:	fba3 1302 	umull	r1, r3, r3, r2
 800310c:	095b      	lsrs	r3, r3, #5
 800310e:	2164      	movs	r1, #100	; 0x64
 8003110:	fb01 f303 	mul.w	r3, r1, r3
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	3332      	adds	r3, #50	; 0x32
 800311a:	4a08      	ldr	r2, [pc, #32]	; (800313c <UART_SetConfig+0x2d4>)
 800311c:	fba2 2303 	umull	r2, r3, r2, r3
 8003120:	095b      	lsrs	r3, r3, #5
 8003122:	f003 0207 	and.w	r2, r3, #7
 8003126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4422      	add	r2, r4
 800312e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003130:	e105      	b.n	800333e <UART_SetConfig+0x4d6>
 8003132:	bf00      	nop
 8003134:	40011000 	.word	0x40011000
 8003138:	40011400 	.word	0x40011400
 800313c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003144:	2200      	movs	r2, #0
 8003146:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800314a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800314e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003152:	4642      	mov	r2, r8
 8003154:	464b      	mov	r3, r9
 8003156:	1891      	adds	r1, r2, r2
 8003158:	6239      	str	r1, [r7, #32]
 800315a:	415b      	adcs	r3, r3
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
 800315e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003162:	4641      	mov	r1, r8
 8003164:	1854      	adds	r4, r2, r1
 8003166:	4649      	mov	r1, r9
 8003168:	eb43 0501 	adc.w	r5, r3, r1
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	f04f 0300 	mov.w	r3, #0
 8003174:	00eb      	lsls	r3, r5, #3
 8003176:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800317a:	00e2      	lsls	r2, r4, #3
 800317c:	4614      	mov	r4, r2
 800317e:	461d      	mov	r5, r3
 8003180:	4643      	mov	r3, r8
 8003182:	18e3      	adds	r3, r4, r3
 8003184:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003188:	464b      	mov	r3, r9
 800318a:	eb45 0303 	adc.w	r3, r5, r3
 800318e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800319e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80031ae:	4629      	mov	r1, r5
 80031b0:	008b      	lsls	r3, r1, #2
 80031b2:	4621      	mov	r1, r4
 80031b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031b8:	4621      	mov	r1, r4
 80031ba:	008a      	lsls	r2, r1, #2
 80031bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80031c0:	f7fd f856 	bl	8000270 <__aeabi_uldivmod>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4b60      	ldr	r3, [pc, #384]	; (800334c <UART_SetConfig+0x4e4>)
 80031ca:	fba3 2302 	umull	r2, r3, r3, r2
 80031ce:	095b      	lsrs	r3, r3, #5
 80031d0:	011c      	lsls	r4, r3, #4
 80031d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031d6:	2200      	movs	r2, #0
 80031d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80031dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80031e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80031e4:	4642      	mov	r2, r8
 80031e6:	464b      	mov	r3, r9
 80031e8:	1891      	adds	r1, r2, r2
 80031ea:	61b9      	str	r1, [r7, #24]
 80031ec:	415b      	adcs	r3, r3
 80031ee:	61fb      	str	r3, [r7, #28]
 80031f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031f4:	4641      	mov	r1, r8
 80031f6:	1851      	adds	r1, r2, r1
 80031f8:	6139      	str	r1, [r7, #16]
 80031fa:	4649      	mov	r1, r9
 80031fc:	414b      	adcs	r3, r1
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	f04f 0200 	mov.w	r2, #0
 8003204:	f04f 0300 	mov.w	r3, #0
 8003208:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800320c:	4659      	mov	r1, fp
 800320e:	00cb      	lsls	r3, r1, #3
 8003210:	4651      	mov	r1, sl
 8003212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003216:	4651      	mov	r1, sl
 8003218:	00ca      	lsls	r2, r1, #3
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	4603      	mov	r3, r0
 8003220:	4642      	mov	r2, r8
 8003222:	189b      	adds	r3, r3, r2
 8003224:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003228:	464b      	mov	r3, r9
 800322a:	460a      	mov	r2, r1
 800322c:	eb42 0303 	adc.w	r3, r2, r3
 8003230:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	67bb      	str	r3, [r7, #120]	; 0x78
 800323e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800324c:	4649      	mov	r1, r9
 800324e:	008b      	lsls	r3, r1, #2
 8003250:	4641      	mov	r1, r8
 8003252:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003256:	4641      	mov	r1, r8
 8003258:	008a      	lsls	r2, r1, #2
 800325a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800325e:	f7fd f807 	bl	8000270 <__aeabi_uldivmod>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4b39      	ldr	r3, [pc, #228]	; (800334c <UART_SetConfig+0x4e4>)
 8003268:	fba3 1302 	umull	r1, r3, r3, r2
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	2164      	movs	r1, #100	; 0x64
 8003270:	fb01 f303 	mul.w	r3, r1, r3
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	3332      	adds	r3, #50	; 0x32
 800327a:	4a34      	ldr	r2, [pc, #208]	; (800334c <UART_SetConfig+0x4e4>)
 800327c:	fba2 2303 	umull	r2, r3, r2, r3
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003286:	441c      	add	r4, r3
 8003288:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800328c:	2200      	movs	r2, #0
 800328e:	673b      	str	r3, [r7, #112]	; 0x70
 8003290:	677a      	str	r2, [r7, #116]	; 0x74
 8003292:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003296:	4642      	mov	r2, r8
 8003298:	464b      	mov	r3, r9
 800329a:	1891      	adds	r1, r2, r2
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	415b      	adcs	r3, r3
 80032a0:	60fb      	str	r3, [r7, #12]
 80032a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032a6:	4641      	mov	r1, r8
 80032a8:	1851      	adds	r1, r2, r1
 80032aa:	6039      	str	r1, [r7, #0]
 80032ac:	4649      	mov	r1, r9
 80032ae:	414b      	adcs	r3, r1
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	f04f 0200 	mov.w	r2, #0
 80032b6:	f04f 0300 	mov.w	r3, #0
 80032ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032be:	4659      	mov	r1, fp
 80032c0:	00cb      	lsls	r3, r1, #3
 80032c2:	4651      	mov	r1, sl
 80032c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032c8:	4651      	mov	r1, sl
 80032ca:	00ca      	lsls	r2, r1, #3
 80032cc:	4610      	mov	r0, r2
 80032ce:	4619      	mov	r1, r3
 80032d0:	4603      	mov	r3, r0
 80032d2:	4642      	mov	r2, r8
 80032d4:	189b      	adds	r3, r3, r2
 80032d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80032d8:	464b      	mov	r3, r9
 80032da:	460a      	mov	r2, r1
 80032dc:	eb42 0303 	adc.w	r3, r2, r3
 80032e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	663b      	str	r3, [r7, #96]	; 0x60
 80032ec:	667a      	str	r2, [r7, #100]	; 0x64
 80032ee:	f04f 0200 	mov.w	r2, #0
 80032f2:	f04f 0300 	mov.w	r3, #0
 80032f6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80032fa:	4649      	mov	r1, r9
 80032fc:	008b      	lsls	r3, r1, #2
 80032fe:	4641      	mov	r1, r8
 8003300:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003304:	4641      	mov	r1, r8
 8003306:	008a      	lsls	r2, r1, #2
 8003308:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800330c:	f7fc ffb0 	bl	8000270 <__aeabi_uldivmod>
 8003310:	4602      	mov	r2, r0
 8003312:	460b      	mov	r3, r1
 8003314:	4b0d      	ldr	r3, [pc, #52]	; (800334c <UART_SetConfig+0x4e4>)
 8003316:	fba3 1302 	umull	r1, r3, r3, r2
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	2164      	movs	r1, #100	; 0x64
 800331e:	fb01 f303 	mul.w	r3, r1, r3
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	3332      	adds	r3, #50	; 0x32
 8003328:	4a08      	ldr	r2, [pc, #32]	; (800334c <UART_SetConfig+0x4e4>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	f003 020f 	and.w	r2, r3, #15
 8003334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4422      	add	r2, r4
 800333c:	609a      	str	r2, [r3, #8]
}
 800333e:	bf00      	nop
 8003340:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003344:	46bd      	mov	sp, r7
 8003346:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800334a:	bf00      	nop
 800334c:	51eb851f 	.word	0x51eb851f

08003350 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800335e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003362:	2b84      	cmp	r3, #132	; 0x84
 8003364:	d005      	beq.n	8003372 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003366:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	4413      	add	r3, r2
 800336e:	3303      	adds	r3, #3
 8003370:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003372:	68fb      	ldr	r3, [r7, #12]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003386:	f3ef 8305 	mrs	r3, IPSR
 800338a:	607b      	str	r3, [r7, #4]
  return(result);
 800338c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800338e:	2b00      	cmp	r3, #0
 8003390:	bf14      	ite	ne
 8003392:	2301      	movne	r3, #1
 8003394:	2300      	moveq	r3, #0
 8003396:	b2db      	uxtb	r3, r3
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80033a8:	f001 f8f6 	bl	8004598 <vTaskStartScheduler>
  
  return osOK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80033b6:	f7ff ffe3 	bl	8003380 <inHandlerMode>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80033c0:	f001 fa14 	bl	80047ec <xTaskGetTickCountFromISR>
 80033c4:	4603      	mov	r3, r0
 80033c6:	e002      	b.n	80033ce <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80033c8:	f001 fa00 	bl	80047cc <xTaskGetTickCount>
 80033cc:	4603      	mov	r3, r0
  }
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80033d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033d4:	b089      	sub	sp, #36	; 0x24
 80033d6:	af04      	add	r7, sp, #16
 80033d8:	6078      	str	r0, [r7, #4]
 80033da:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d020      	beq.n	8003426 <osThreadCreate+0x54>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d01c      	beq.n	8003426 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685c      	ldr	r4, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681d      	ldr	r5, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691e      	ldr	r6, [r3, #16]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff ffa6 	bl	8003350 <makeFreeRtosPriority>
 8003404:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800340e:	9202      	str	r2, [sp, #8]
 8003410:	9301      	str	r3, [sp, #4]
 8003412:	9100      	str	r1, [sp, #0]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	4632      	mov	r2, r6
 8003418:	4629      	mov	r1, r5
 800341a:	4620      	mov	r0, r4
 800341c:	f000 fe4e 	bl	80040bc <xTaskCreateStatic>
 8003420:	4603      	mov	r3, r0
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	e01c      	b.n	8003460 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685c      	ldr	r4, [r3, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003432:	b29e      	uxth	r6, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800343a:	4618      	mov	r0, r3
 800343c:	f7ff ff88 	bl	8003350 <makeFreeRtosPriority>
 8003440:	4602      	mov	r2, r0
 8003442:	f107 030c 	add.w	r3, r7, #12
 8003446:	9301      	str	r3, [sp, #4]
 8003448:	9200      	str	r2, [sp, #0]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	4632      	mov	r2, r6
 800344e:	4629      	mov	r1, r5
 8003450:	4620      	mov	r0, r4
 8003452:	f000 fe90 	bl	8004176 <xTaskCreate>
 8003456:	4603      	mov	r3, r0
 8003458:	2b01      	cmp	r3, #1
 800345a:	d001      	beq.n	8003460 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800345c:	2300      	movs	r3, #0
 800345e:	e000      	b.n	8003462 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003460:	68fb      	ldr	r3, [r7, #12]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800346a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b084      	sub	sp, #16
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <osDelay+0x16>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	e000      	b.n	8003482 <osDelay+0x18>
 8003480:	2301      	movs	r3, #1
 8003482:	4618      	mov	r0, r3
 8003484:	f001 f854 	bl	8004530 <vTaskDelay>
  
  return osOK;
 8003488:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
	...

08003494 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af02      	add	r7, sp, #8
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	460b      	mov	r3, r1
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d013      	beq.n	80034d2 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 80034aa:	7afb      	ldrb	r3, [r7, #11]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d101      	bne.n	80034b4 <osTimerCreate+0x20>
 80034b0:	2101      	movs	r1, #1
 80034b2:	e000      	b.n	80034b6 <osTimerCreate+0x22>
 80034b4:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 80034be:	9201      	str	r2, [sp, #4]
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	460a      	mov	r2, r1
 80034c6:	2101      	movs	r1, #1
 80034c8:	480b      	ldr	r0, [pc, #44]	; (80034f8 <osTimerCreate+0x64>)
 80034ca:	f001 fe3e 	bl	800514a <xTimerCreateStatic>
 80034ce:	4603      	mov	r3, r0
 80034d0:	e00e      	b.n	80034f0 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 80034d2:	7afb      	ldrb	r3, [r7, #11]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d101      	bne.n	80034dc <osTimerCreate+0x48>
 80034d8:	2201      	movs	r2, #1
 80034da:	e000      	b.n	80034de <osTimerCreate+0x4a>
 80034dc:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 80034e2:	9300      	str	r3, [sp, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2101      	movs	r1, #1
 80034e8:	4803      	ldr	r0, [pc, #12]	; (80034f8 <osTimerCreate+0x64>)
 80034ea:	f001 fe0d 	bl	8005108 <xTimerCreate>
 80034ee:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	0800719c 	.word	0x0800719c

080034fc <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af02      	add	r7, sp, #8
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8003506:	2300      	movs	r3, #0
 8003508:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <osTimerStart+0x20>
    ticks = 1;
 8003518:	2301      	movs	r3, #1
 800351a:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 800351c:	f7ff ff30 	bl	8003380 <inHandlerMode>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d01a      	beq.n	800355c <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8003526:	f107 030c 	add.w	r3, r7, #12
 800352a:	2200      	movs	r2, #0
 800352c:	9200      	str	r2, [sp, #0]
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	2109      	movs	r1, #9
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f001 fe82 	bl	800523c <xTimerGenericCommand>
 8003538:	4603      	mov	r3, r0
 800353a:	2b01      	cmp	r3, #1
 800353c:	d002      	beq.n	8003544 <osTimerStart+0x48>
    {
      result = osErrorOS;
 800353e:	23ff      	movs	r3, #255	; 0xff
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	e018      	b.n	8003576 <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d015      	beq.n	8003576 <osTimerStart+0x7a>
 800354a:	4b0d      	ldr	r3, [pc, #52]	; (8003580 <osTimerStart+0x84>)
 800354c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	f3bf 8f4f 	dsb	sy
 8003556:	f3bf 8f6f 	isb	sy
 800355a:	e00c      	b.n	8003576 <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800355c:	2300      	movs	r3, #0
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	2300      	movs	r3, #0
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	2104      	movs	r1, #4
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f001 fe68 	bl	800523c <xTimerGenericCommand>
 800356c:	4603      	mov	r3, r0
 800356e:	2b01      	cmp	r3, #1
 8003570:	d001      	beq.n	8003576 <osTimerStart+0x7a>
      result = osErrorOS;
 8003572:	23ff      	movs	r3, #255	; 0xff
 8003574:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8003576:	697b      	ldr	r3, [r7, #20]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	e000ed04 	.word	0xe000ed04

08003584 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f103 0208 	add.w	r2, r3, #8
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f04f 32ff 	mov.w	r2, #4294967295
 800359c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f103 0208 	add.w	r2, r3, #8
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f103 0208 	add.w	r2, r3, #8
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035de:	b480      	push	{r7}
 80035e0:	b085      	sub	sp, #20
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
 80035e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	1c5a      	adds	r2, r3, #1
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	601a      	str	r2, [r3, #0]
}
 800361a:	bf00      	nop
 800361c:	3714      	adds	r7, #20
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003626:	b480      	push	{r7}
 8003628:	b085      	sub	sp, #20
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363c:	d103      	bne.n	8003646 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	60fb      	str	r3, [r7, #12]
 8003644:	e00c      	b.n	8003660 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	3308      	adds	r3, #8
 800364a:	60fb      	str	r3, [r7, #12]
 800364c:	e002      	b.n	8003654 <vListInsert+0x2e>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	429a      	cmp	r2, r3
 800365e:	d2f6      	bcs.n	800364e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	601a      	str	r2, [r3, #0]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6892      	ldr	r2, [r2, #8]
 80036ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6852      	ldr	r2, [r2, #4]
 80036b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d103      	bne.n	80036cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	1e5a      	subs	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10a      	bne.n	8003716 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003704:	f383 8811 	msr	BASEPRI, r3
 8003708:	f3bf 8f6f 	isb	sy
 800370c:	f3bf 8f4f 	dsb	sy
 8003710:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003712:	bf00      	nop
 8003714:	e7fe      	b.n	8003714 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003716:	f002 f9a5 	bl	8005a64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003722:	68f9      	ldr	r1, [r7, #12]
 8003724:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003726:	fb01 f303 	mul.w	r3, r1, r3
 800372a:	441a      	add	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003746:	3b01      	subs	r3, #1
 8003748:	68f9      	ldr	r1, [r7, #12]
 800374a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800374c:	fb01 f303 	mul.w	r3, r1, r3
 8003750:	441a      	add	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	22ff      	movs	r2, #255	; 0xff
 800375a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	22ff      	movs	r2, #255	; 0xff
 8003762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d114      	bne.n	8003796 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d01a      	beq.n	80037aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	3310      	adds	r3, #16
 8003778:	4618      	mov	r0, r3
 800377a:	f001 f9b3 	bl	8004ae4 <xTaskRemoveFromEventList>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d012      	beq.n	80037aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003784:	4b0c      	ldr	r3, [pc, #48]	; (80037b8 <xQueueGenericReset+0xcc>)
 8003786:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	f3bf 8f4f 	dsb	sy
 8003790:	f3bf 8f6f 	isb	sy
 8003794:	e009      	b.n	80037aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3310      	adds	r3, #16
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff fef2 	bl	8003584 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	3324      	adds	r3, #36	; 0x24
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff feed 	bl	8003584 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80037aa:	f002 f98b 	bl	8005ac4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80037ae:	2301      	movs	r3, #1
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	e000ed04 	.word	0xe000ed04

080037bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08e      	sub	sp, #56	; 0x38
 80037c0:	af02      	add	r7, sp, #8
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10a      	bne.n	80037e6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80037d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80037e2:	bf00      	nop
 80037e4:	e7fe      	b.n	80037e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10a      	bne.n	8003802 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80037ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f0:	f383 8811 	msr	BASEPRI, r3
 80037f4:	f3bf 8f6f 	isb	sy
 80037f8:	f3bf 8f4f 	dsb	sy
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80037fe:	bf00      	nop
 8003800:	e7fe      	b.n	8003800 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <xQueueGenericCreateStatic+0x52>
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <xQueueGenericCreateStatic+0x56>
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <xQueueGenericCreateStatic+0x58>
 8003812:	2300      	movs	r3, #0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d10a      	bne.n	800382e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381c:	f383 8811 	msr	BASEPRI, r3
 8003820:	f3bf 8f6f 	isb	sy
 8003824:	f3bf 8f4f 	dsb	sy
 8003828:	623b      	str	r3, [r7, #32]
}
 800382a:	bf00      	nop
 800382c:	e7fe      	b.n	800382c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <xQueueGenericCreateStatic+0x7e>
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <xQueueGenericCreateStatic+0x82>
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <xQueueGenericCreateStatic+0x84>
 800383e:	2300      	movs	r3, #0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10a      	bne.n	800385a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003848:	f383 8811 	msr	BASEPRI, r3
 800384c:	f3bf 8f6f 	isb	sy
 8003850:	f3bf 8f4f 	dsb	sy
 8003854:	61fb      	str	r3, [r7, #28]
}
 8003856:	bf00      	nop
 8003858:	e7fe      	b.n	8003858 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800385a:	2348      	movs	r3, #72	; 0x48
 800385c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2b48      	cmp	r3, #72	; 0x48
 8003862:	d00a      	beq.n	800387a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003868:	f383 8811 	msr	BASEPRI, r3
 800386c:	f3bf 8f6f 	isb	sy
 8003870:	f3bf 8f4f 	dsb	sy
 8003874:	61bb      	str	r3, [r7, #24]
}
 8003876:	bf00      	nop
 8003878:	e7fe      	b.n	8003878 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800387a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00d      	beq.n	80038a2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800388e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	4613      	mov	r3, r2
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	68b9      	ldr	r1, [r7, #8]
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f805 	bl	80038ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80038a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3730      	adds	r7, #48	; 0x30
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
 80038b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d103      	bne.n	80038c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	e002      	b.n	80038ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038da:	2101      	movs	r1, #1
 80038dc:	69b8      	ldr	r0, [r7, #24]
 80038de:	f7ff ff05 	bl	80036ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80038e2:	bf00      	nop
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
	...

080038ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b08e      	sub	sp, #56	; 0x38
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
 80038f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80038fa:	2300      	movs	r3, #0
 80038fc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10a      	bne.n	800391e <xQueueGenericSend+0x32>
	__asm volatile
 8003908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390c:	f383 8811 	msr	BASEPRI, r3
 8003910:	f3bf 8f6f 	isb	sy
 8003914:	f3bf 8f4f 	dsb	sy
 8003918:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800391a:	bf00      	nop
 800391c:	e7fe      	b.n	800391c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d103      	bne.n	800392c <xQueueGenericSend+0x40>
 8003924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <xQueueGenericSend+0x44>
 800392c:	2301      	movs	r3, #1
 800392e:	e000      	b.n	8003932 <xQueueGenericSend+0x46>
 8003930:	2300      	movs	r3, #0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d10a      	bne.n	800394c <xQueueGenericSend+0x60>
	__asm volatile
 8003936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800393a:	f383 8811 	msr	BASEPRI, r3
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f3bf 8f4f 	dsb	sy
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003948:	bf00      	nop
 800394a:	e7fe      	b.n	800394a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2b02      	cmp	r3, #2
 8003950:	d103      	bne.n	800395a <xQueueGenericSend+0x6e>
 8003952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <xQueueGenericSend+0x72>
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <xQueueGenericSend+0x74>
 800395e:	2300      	movs	r3, #0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10a      	bne.n	800397a <xQueueGenericSend+0x8e>
	__asm volatile
 8003964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003968:	f383 8811 	msr	BASEPRI, r3
 800396c:	f3bf 8f6f 	isb	sy
 8003970:	f3bf 8f4f 	dsb	sy
 8003974:	623b      	str	r3, [r7, #32]
}
 8003976:	bf00      	nop
 8003978:	e7fe      	b.n	8003978 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800397a:	f001 fa73 	bl	8004e64 <xTaskGetSchedulerState>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d102      	bne.n	800398a <xQueueGenericSend+0x9e>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <xQueueGenericSend+0xa2>
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <xQueueGenericSend+0xa4>
 800398e:	2300      	movs	r3, #0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d10a      	bne.n	80039aa <xQueueGenericSend+0xbe>
	__asm volatile
 8003994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003998:	f383 8811 	msr	BASEPRI, r3
 800399c:	f3bf 8f6f 	isb	sy
 80039a0:	f3bf 8f4f 	dsb	sy
 80039a4:	61fb      	str	r3, [r7, #28]
}
 80039a6:	bf00      	nop
 80039a8:	e7fe      	b.n	80039a8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039aa:	f002 f85b 	bl	8005a64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d302      	bcc.n	80039c0 <xQueueGenericSend+0xd4>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d129      	bne.n	8003a14 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039c6:	f000 fa0b 	bl	8003de0 <prvCopyDataToQueue>
 80039ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d010      	beq.n	80039f6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d6:	3324      	adds	r3, #36	; 0x24
 80039d8:	4618      	mov	r0, r3
 80039da:	f001 f883 	bl	8004ae4 <xTaskRemoveFromEventList>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d013      	beq.n	8003a0c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80039e4:	4b3f      	ldr	r3, [pc, #252]	; (8003ae4 <xQueueGenericSend+0x1f8>)
 80039e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	f3bf 8f4f 	dsb	sy
 80039f0:	f3bf 8f6f 	isb	sy
 80039f4:	e00a      	b.n	8003a0c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80039f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d007      	beq.n	8003a0c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80039fc:	4b39      	ldr	r3, [pc, #228]	; (8003ae4 <xQueueGenericSend+0x1f8>)
 80039fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	f3bf 8f4f 	dsb	sy
 8003a08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003a0c:	f002 f85a 	bl	8005ac4 <vPortExitCritical>
				return pdPASS;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e063      	b.n	8003adc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d103      	bne.n	8003a22 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a1a:	f002 f853 	bl	8005ac4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e05c      	b.n	8003adc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d106      	bne.n	8003a36 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a28:	f107 0314 	add.w	r3, r7, #20
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f001 f8bb 	bl	8004ba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a32:	2301      	movs	r3, #1
 8003a34:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a36:	f002 f845 	bl	8005ac4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a3a:	f000 fe1d 	bl	8004678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a3e:	f002 f811 	bl	8005a64 <vPortEnterCritical>
 8003a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a48:	b25b      	sxtb	r3, r3
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d103      	bne.n	8003a58 <xQueueGenericSend+0x16c>
 8003a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a5e:	b25b      	sxtb	r3, r3
 8003a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a64:	d103      	bne.n	8003a6e <xQueueGenericSend+0x182>
 8003a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a6e:	f002 f829 	bl	8005ac4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a72:	1d3a      	adds	r2, r7, #4
 8003a74:	f107 0314 	add.w	r3, r7, #20
 8003a78:	4611      	mov	r1, r2
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f001 f8aa 	bl	8004bd4 <xTaskCheckForTimeOut>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d124      	bne.n	8003ad0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a88:	f000 faa2 	bl	8003fd0 <prvIsQueueFull>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d018      	beq.n	8003ac4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a94:	3310      	adds	r3, #16
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	4611      	mov	r1, r2
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 ffd2 	bl	8004a44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003aa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003aa2:	f000 fa2d 	bl	8003f00 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003aa6:	f000 fdf5 	bl	8004694 <xTaskResumeAll>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f47f af7c 	bne.w	80039aa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003ab2:	4b0c      	ldr	r3, [pc, #48]	; (8003ae4 <xQueueGenericSend+0x1f8>)
 8003ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	f3bf 8f6f 	isb	sy
 8003ac2:	e772      	b.n	80039aa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ac4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ac6:	f000 fa1b 	bl	8003f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003aca:	f000 fde3 	bl	8004694 <xTaskResumeAll>
 8003ace:	e76c      	b.n	80039aa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003ad0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ad2:	f000 fa15 	bl	8003f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ad6:	f000 fddd 	bl	8004694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003ada:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3738      	adds	r7, #56	; 0x38
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	e000ed04 	.word	0xe000ed04

08003ae8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b090      	sub	sp, #64	; 0x40
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10a      	bne.n	8003b16 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b04:	f383 8811 	msr	BASEPRI, r3
 8003b08:	f3bf 8f6f 	isb	sy
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003b12:	bf00      	nop
 8003b14:	e7fe      	b.n	8003b14 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d103      	bne.n	8003b24 <xQueueGenericSendFromISR+0x3c>
 8003b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <xQueueGenericSendFromISR+0x40>
 8003b24:	2301      	movs	r3, #1
 8003b26:	e000      	b.n	8003b2a <xQueueGenericSendFromISR+0x42>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10a      	bne.n	8003b44 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003b40:	bf00      	nop
 8003b42:	e7fe      	b.n	8003b42 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d103      	bne.n	8003b52 <xQueueGenericSendFromISR+0x6a>
 8003b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <xQueueGenericSendFromISR+0x6e>
 8003b52:	2301      	movs	r3, #1
 8003b54:	e000      	b.n	8003b58 <xQueueGenericSendFromISR+0x70>
 8003b56:	2300      	movs	r3, #0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10a      	bne.n	8003b72 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b60:	f383 8811 	msr	BASEPRI, r3
 8003b64:	f3bf 8f6f 	isb	sy
 8003b68:	f3bf 8f4f 	dsb	sy
 8003b6c:	623b      	str	r3, [r7, #32]
}
 8003b6e:	bf00      	nop
 8003b70:	e7fe      	b.n	8003b70 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b72:	f002 f859 	bl	8005c28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003b76:	f3ef 8211 	mrs	r2, BASEPRI
 8003b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7e:	f383 8811 	msr	BASEPRI, r3
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	61fa      	str	r2, [r7, #28]
 8003b8c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003b8e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b90:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d302      	bcc.n	8003ba4 <xQueueGenericSendFromISR+0xbc>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d12f      	bne.n	8003c04 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ba6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003bba:	f000 f911 	bl	8003de0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003bbe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc6:	d112      	bne.n	8003bee <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d016      	beq.n	8003bfe <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bd2:	3324      	adds	r3, #36	; 0x24
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 ff85 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00e      	beq.n	8003bfe <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00b      	beq.n	8003bfe <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	e007      	b.n	8003bfe <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003bee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	b25a      	sxtb	r2, r3
 8003bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003c02:	e001      	b.n	8003c08 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c0a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003c12:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3740      	adds	r7, #64	; 0x40
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b08c      	sub	sp, #48	; 0x30
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <xQueueReceive+0x30>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	623b      	str	r3, [r7, #32]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d103      	bne.n	8003c5e <xQueueReceive+0x3e>
 8003c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <xQueueReceive+0x42>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <xQueueReceive+0x44>
 8003c62:	2300      	movs	r3, #0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10a      	bne.n	8003c7e <xQueueReceive+0x5e>
	__asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	61fb      	str	r3, [r7, #28]
}
 8003c7a:	bf00      	nop
 8003c7c:	e7fe      	b.n	8003c7c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c7e:	f001 f8f1 	bl	8004e64 <xTaskGetSchedulerState>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d102      	bne.n	8003c8e <xQueueReceive+0x6e>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <xQueueReceive+0x72>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <xQueueReceive+0x74>
 8003c92:	2300      	movs	r3, #0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10a      	bne.n	8003cae <xQueueReceive+0x8e>
	__asm volatile
 8003c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	61bb      	str	r3, [r7, #24]
}
 8003caa:	bf00      	nop
 8003cac:	e7fe      	b.n	8003cac <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003cae:	f001 fed9 	bl	8005a64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d01f      	beq.n	8003cfe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003cbe:	68b9      	ldr	r1, [r7, #8]
 8003cc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cc2:	f000 f8f7 	bl	8003eb4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc8:	1e5a      	subs	r2, r3, #1
 8003cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ccc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00f      	beq.n	8003cf6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd8:	3310      	adds	r3, #16
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 ff02 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d007      	beq.n	8003cf6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003ce6:	4b3d      	ldr	r3, [pc, #244]	; (8003ddc <xQueueReceive+0x1bc>)
 8003ce8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003cf6:	f001 fee5 	bl	8005ac4 <vPortExitCritical>
				return pdPASS;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e069      	b.n	8003dd2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d103      	bne.n	8003d0c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d04:	f001 fede 	bl	8005ac4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e062      	b.n	8003dd2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d106      	bne.n	8003d20 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d12:	f107 0310 	add.w	r3, r7, #16
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 ff46 	bl	8004ba8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d20:	f001 fed0 	bl	8005ac4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d24:	f000 fca8 	bl	8004678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d28:	f001 fe9c 	bl	8005a64 <vPortEnterCritical>
 8003d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d32:	b25b      	sxtb	r3, r3
 8003d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d38:	d103      	bne.n	8003d42 <xQueueReceive+0x122>
 8003d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d48:	b25b      	sxtb	r3, r3
 8003d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4e:	d103      	bne.n	8003d58 <xQueueReceive+0x138>
 8003d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d58:	f001 feb4 	bl	8005ac4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d5c:	1d3a      	adds	r2, r7, #4
 8003d5e:	f107 0310 	add.w	r3, r7, #16
 8003d62:	4611      	mov	r1, r2
 8003d64:	4618      	mov	r0, r3
 8003d66:	f000 ff35 	bl	8004bd4 <xTaskCheckForTimeOut>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d123      	bne.n	8003db8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d72:	f000 f917 	bl	8003fa4 <prvIsQueueEmpty>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d017      	beq.n	8003dac <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7e:	3324      	adds	r3, #36	; 0x24
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	4611      	mov	r1, r2
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fe5d 	bl	8004a44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d8c:	f000 f8b8 	bl	8003f00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d90:	f000 fc80 	bl	8004694 <xTaskResumeAll>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d189      	bne.n	8003cae <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003d9a:	4b10      	ldr	r3, [pc, #64]	; (8003ddc <xQueueReceive+0x1bc>)
 8003d9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	f3bf 8f4f 	dsb	sy
 8003da6:	f3bf 8f6f 	isb	sy
 8003daa:	e780      	b.n	8003cae <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dae:	f000 f8a7 	bl	8003f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003db2:	f000 fc6f 	bl	8004694 <xTaskResumeAll>
 8003db6:	e77a      	b.n	8003cae <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003db8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dba:	f000 f8a1 	bl	8003f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003dbe:	f000 fc69 	bl	8004694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003dc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dc4:	f000 f8ee 	bl	8003fa4 <prvIsQueueEmpty>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f43f af6f 	beq.w	8003cae <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003dd0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3730      	adds	r7, #48	; 0x30
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	e000ed04 	.word	0xe000ed04

08003de0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003dec:	2300      	movs	r3, #0
 8003dee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10d      	bne.n	8003e1a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d14d      	bne.n	8003ea2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f001 f848 	bl	8004ea0 <xTaskPriorityDisinherit>
 8003e10:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	609a      	str	r2, [r3, #8]
 8003e18:	e043      	b.n	8003ea2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d119      	bne.n	8003e54 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6858      	ldr	r0, [r3, #4]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	461a      	mov	r2, r3
 8003e2a:	68b9      	ldr	r1, [r7, #8]
 8003e2c:	f002 fa49 	bl	80062c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e38:	441a      	add	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d32b      	bcc.n	8003ea2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	605a      	str	r2, [r3, #4]
 8003e52:	e026      	b.n	8003ea2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	68d8      	ldr	r0, [r3, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	68b9      	ldr	r1, [r7, #8]
 8003e60:	f002 fa2f 	bl	80062c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	68da      	ldr	r2, [r3, #12]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6c:	425b      	negs	r3, r3
 8003e6e:	441a      	add	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d207      	bcs.n	8003e90 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	425b      	negs	r3, r3
 8003e8a:	441a      	add	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d105      	bne.n	8003ea2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003eaa:	697b      	ldr	r3, [r7, #20]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d018      	beq.n	8003ef8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68da      	ldr	r2, [r3, #12]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	441a      	add	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d303      	bcc.n	8003ee8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68d9      	ldr	r1, [r3, #12]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	6838      	ldr	r0, [r7, #0]
 8003ef4:	f002 f9e5 	bl	80062c2 <memcpy>
	}
}
 8003ef8:	bf00      	nop
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003f08:	f001 fdac 	bl	8005a64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f12:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f14:	e011      	b.n	8003f3a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d012      	beq.n	8003f44 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	3324      	adds	r3, #36	; 0x24
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fdde 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003f2e:	f000 feb3 	bl	8004c98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003f32:	7bfb      	ldrb	r3, [r7, #15]
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	dce9      	bgt.n	8003f16 <prvUnlockQueue+0x16>
 8003f42:	e000      	b.n	8003f46 <prvUnlockQueue+0x46>
					break;
 8003f44:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	22ff      	movs	r2, #255	; 0xff
 8003f4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003f4e:	f001 fdb9 	bl	8005ac4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003f52:	f001 fd87 	bl	8005a64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f5c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f5e:	e011      	b.n	8003f84 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d012      	beq.n	8003f8e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3310      	adds	r3, #16
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f000 fdb9 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003f78:	f000 fe8e 	bl	8004c98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003f7c:	7bbb      	ldrb	r3, [r7, #14]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	dce9      	bgt.n	8003f60 <prvUnlockQueue+0x60>
 8003f8c:	e000      	b.n	8003f90 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003f8e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	22ff      	movs	r2, #255	; 0xff
 8003f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003f98:	f001 fd94 	bl	8005ac4 <vPortExitCritical>
}
 8003f9c:	bf00      	nop
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003fac:	f001 fd5a 	bl	8005a64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d102      	bne.n	8003fbe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	e001      	b.n	8003fc2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003fc2:	f001 fd7f 	bl	8005ac4 <vPortExitCritical>

	return xReturn;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003fd8:	f001 fd44 	bl	8005a64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d102      	bne.n	8003fee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e001      	b.n	8003ff2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ff2:	f001 fd67 	bl	8005ac4 <vPortExitCritical>

	return xReturn;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800400a:	2300      	movs	r3, #0
 800400c:	60fb      	str	r3, [r7, #12]
 800400e:	e014      	b.n	800403a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004010:	4a0f      	ldr	r2, [pc, #60]	; (8004050 <vQueueAddToRegistry+0x50>)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10b      	bne.n	8004034 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800401c:	490c      	ldr	r1, [pc, #48]	; (8004050 <vQueueAddToRegistry+0x50>)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004026:	4a0a      	ldr	r2, [pc, #40]	; (8004050 <vQueueAddToRegistry+0x50>)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4413      	add	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004032:	e006      	b.n	8004042 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	3301      	adds	r3, #1
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2b07      	cmp	r3, #7
 800403e:	d9e7      	bls.n	8004010 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004040:	bf00      	nop
 8004042:	bf00      	nop
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	200008a4 	.word	0x200008a4

08004054 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004064:	f001 fcfe 	bl	8005a64 <vPortEnterCritical>
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800406e:	b25b      	sxtb	r3, r3
 8004070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004074:	d103      	bne.n	800407e <vQueueWaitForMessageRestricted+0x2a>
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004084:	b25b      	sxtb	r3, r3
 8004086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408a:	d103      	bne.n	8004094 <vQueueWaitForMessageRestricted+0x40>
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004094:	f001 fd16 	bl	8005ac4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409c:	2b00      	cmp	r3, #0
 800409e:	d106      	bne.n	80040ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	3324      	adds	r3, #36	; 0x24
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	68b9      	ldr	r1, [r7, #8]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f000 fcef 	bl	8004a8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80040ae:	6978      	ldr	r0, [r7, #20]
 80040b0:	f7ff ff26 	bl	8003f00 <prvUnlockQueue>
	}
 80040b4:	bf00      	nop
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08e      	sub	sp, #56	; 0x38
 80040c0:	af04      	add	r7, sp, #16
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
 80040c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80040ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10a      	bne.n	80040e6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80040d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d4:	f383 8811 	msr	BASEPRI, r3
 80040d8:	f3bf 8f6f 	isb	sy
 80040dc:	f3bf 8f4f 	dsb	sy
 80040e0:	623b      	str	r3, [r7, #32]
}
 80040e2:	bf00      	nop
 80040e4:	e7fe      	b.n	80040e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80040e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10a      	bne.n	8004102 <xTaskCreateStatic+0x46>
	__asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	61fb      	str	r3, [r7, #28]
}
 80040fe:	bf00      	nop
 8004100:	e7fe      	b.n	8004100 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004102:	23b4      	movs	r3, #180	; 0xb4
 8004104:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	2bb4      	cmp	r3, #180	; 0xb4
 800410a:	d00a      	beq.n	8004122 <xTaskCreateStatic+0x66>
	__asm volatile
 800410c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004110:	f383 8811 	msr	BASEPRI, r3
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	61bb      	str	r3, [r7, #24]
}
 800411e:	bf00      	nop
 8004120:	e7fe      	b.n	8004120 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004122:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01e      	beq.n	8004168 <xTaskCreateStatic+0xac>
 800412a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412c:	2b00      	cmp	r3, #0
 800412e:	d01b      	beq.n	8004168 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004132:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004138:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	2202      	movs	r2, #2
 800413e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004142:	2300      	movs	r3, #0
 8004144:	9303      	str	r3, [sp, #12]
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	9302      	str	r3, [sp, #8]
 800414a:	f107 0314 	add.w	r3, r7, #20
 800414e:	9301      	str	r3, [sp, #4]
 8004150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68b9      	ldr	r1, [r7, #8]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f850 	bl	8004200 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004160:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004162:	f000 f8eb 	bl	800433c <prvAddNewTaskToReadyList>
 8004166:	e001      	b.n	800416c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800416c:	697b      	ldr	r3, [r7, #20]
	}
 800416e:	4618      	mov	r0, r3
 8004170:	3728      	adds	r7, #40	; 0x28
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004176:	b580      	push	{r7, lr}
 8004178:	b08c      	sub	sp, #48	; 0x30
 800417a:	af04      	add	r7, sp, #16
 800417c:	60f8      	str	r0, [r7, #12]
 800417e:	60b9      	str	r1, [r7, #8]
 8004180:	603b      	str	r3, [r7, #0]
 8004182:	4613      	mov	r3, r2
 8004184:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4618      	mov	r0, r3
 800418c:	f001 fd8c 	bl	8005ca8 <pvPortMalloc>
 8004190:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00e      	beq.n	80041b6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004198:	20b4      	movs	r0, #180	; 0xb4
 800419a:	f001 fd85 	bl	8005ca8 <pvPortMalloc>
 800419e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	631a      	str	r2, [r3, #48]	; 0x30
 80041ac:	e005      	b.n	80041ba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80041ae:	6978      	ldr	r0, [r7, #20]
 80041b0:	f001 fe46 	bl	8005e40 <vPortFree>
 80041b4:	e001      	b.n	80041ba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d017      	beq.n	80041f0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80041c8:	88fa      	ldrh	r2, [r7, #6]
 80041ca:	2300      	movs	r3, #0
 80041cc:	9303      	str	r3, [sp, #12]
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	9302      	str	r3, [sp, #8]
 80041d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d4:	9301      	str	r3, [sp, #4]
 80041d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	68b9      	ldr	r1, [r7, #8]
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f80e 	bl	8004200 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80041e4:	69f8      	ldr	r0, [r7, #28]
 80041e6:	f000 f8a9 	bl	800433c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80041ea:	2301      	movs	r3, #1
 80041ec:	61bb      	str	r3, [r7, #24]
 80041ee:	e002      	b.n	80041f6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80041f0:	f04f 33ff 	mov.w	r3, #4294967295
 80041f4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80041f6:	69bb      	ldr	r3, [r7, #24]
	}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3720      	adds	r7, #32
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
 800420c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800420e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004210:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004218:	3b01      	subs	r3, #1
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	f023 0307 	bic.w	r3, r3, #7
 8004226:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00a      	beq.n	8004248 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004236:	f383 8811 	msr	BASEPRI, r3
 800423a:	f3bf 8f6f 	isb	sy
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	617b      	str	r3, [r7, #20]
}
 8004244:	bf00      	nop
 8004246:	e7fe      	b.n	8004246 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d01f      	beq.n	800428e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800424e:	2300      	movs	r3, #0
 8004250:	61fb      	str	r3, [r7, #28]
 8004252:	e012      	b.n	800427a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	4413      	add	r3, r2
 800425a:	7819      	ldrb	r1, [r3, #0]
 800425c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	4413      	add	r3, r2
 8004262:	3334      	adds	r3, #52	; 0x34
 8004264:	460a      	mov	r2, r1
 8004266:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	4413      	add	r3, r2
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d006      	beq.n	8004282 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	3301      	adds	r3, #1
 8004278:	61fb      	str	r3, [r7, #28]
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	2b0f      	cmp	r3, #15
 800427e:	d9e9      	bls.n	8004254 <prvInitialiseNewTask+0x54>
 8004280:	e000      	b.n	8004284 <prvInitialiseNewTask+0x84>
			{
				break;
 8004282:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004286:	2200      	movs	r2, #0
 8004288:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800428c:	e003      	b.n	8004296 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800428e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004298:	2b06      	cmp	r3, #6
 800429a:	d901      	bls.n	80042a0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800429c:	2306      	movs	r3, #6
 800429e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80042a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80042a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042aa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80042ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ae:	2200      	movs	r2, #0
 80042b0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80042b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b4:	3304      	adds	r3, #4
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff f984 	bl	80035c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80042bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042be:	3318      	adds	r3, #24
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff f97f 	bl	80035c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80042c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ce:	f1c3 0207 	rsb	r2, r3, #7
 80042d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80042d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80042dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042de:	2200      	movs	r2, #0
 80042e0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80042e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80042ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ee:	334c      	adds	r3, #76	; 0x4c
 80042f0:	2260      	movs	r2, #96	; 0x60
 80042f2:	2100      	movs	r1, #0
 80042f4:	4618      	mov	r0, r3
 80042f6:	f001 fff2 	bl	80062de <memset>
 80042fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fc:	4a0c      	ldr	r2, [pc, #48]	; (8004330 <prvInitialiseNewTask+0x130>)
 80042fe:	651a      	str	r2, [r3, #80]	; 0x50
 8004300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004302:	4a0c      	ldr	r2, [pc, #48]	; (8004334 <prvInitialiseNewTask+0x134>)
 8004304:	655a      	str	r2, [r3, #84]	; 0x54
 8004306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004308:	4a0b      	ldr	r2, [pc, #44]	; (8004338 <prvInitialiseNewTask+0x138>)
 800430a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	68f9      	ldr	r1, [r7, #12]
 8004310:	69b8      	ldr	r0, [r7, #24]
 8004312:	f001 fa7d 	bl	8005810 <pxPortInitialiseStack>
 8004316:	4602      	mov	r2, r0
 8004318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800431a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800431c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004326:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004328:	bf00      	nop
 800432a:	3720      	adds	r7, #32
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	080071f0 	.word	0x080071f0
 8004334:	08007210 	.word	0x08007210
 8004338:	080071d0 	.word	0x080071d0

0800433c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004344:	f001 fb8e 	bl	8005a64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004348:	4b2a      	ldr	r3, [pc, #168]	; (80043f4 <prvAddNewTaskToReadyList+0xb8>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	3301      	adds	r3, #1
 800434e:	4a29      	ldr	r2, [pc, #164]	; (80043f4 <prvAddNewTaskToReadyList+0xb8>)
 8004350:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004352:	4b29      	ldr	r3, [pc, #164]	; (80043f8 <prvAddNewTaskToReadyList+0xbc>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d109      	bne.n	800436e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800435a:	4a27      	ldr	r2, [pc, #156]	; (80043f8 <prvAddNewTaskToReadyList+0xbc>)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004360:	4b24      	ldr	r3, [pc, #144]	; (80043f4 <prvAddNewTaskToReadyList+0xb8>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d110      	bne.n	800438a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004368:	f000 fcba 	bl	8004ce0 <prvInitialiseTaskLists>
 800436c:	e00d      	b.n	800438a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800436e:	4b23      	ldr	r3, [pc, #140]	; (80043fc <prvAddNewTaskToReadyList+0xc0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004376:	4b20      	ldr	r3, [pc, #128]	; (80043f8 <prvAddNewTaskToReadyList+0xbc>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004380:	429a      	cmp	r2, r3
 8004382:	d802      	bhi.n	800438a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004384:	4a1c      	ldr	r2, [pc, #112]	; (80043f8 <prvAddNewTaskToReadyList+0xbc>)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800438a:	4b1d      	ldr	r3, [pc, #116]	; (8004400 <prvAddNewTaskToReadyList+0xc4>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	3301      	adds	r3, #1
 8004390:	4a1b      	ldr	r2, [pc, #108]	; (8004400 <prvAddNewTaskToReadyList+0xc4>)
 8004392:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	2201      	movs	r2, #1
 800439a:	409a      	lsls	r2, r3
 800439c:	4b19      	ldr	r3, [pc, #100]	; (8004404 <prvAddNewTaskToReadyList+0xc8>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	4a18      	ldr	r2, [pc, #96]	; (8004404 <prvAddNewTaskToReadyList+0xc8>)
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043aa:	4613      	mov	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4a15      	ldr	r2, [pc, #84]	; (8004408 <prvAddNewTaskToReadyList+0xcc>)
 80043b4:	441a      	add	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	3304      	adds	r3, #4
 80043ba:	4619      	mov	r1, r3
 80043bc:	4610      	mov	r0, r2
 80043be:	f7ff f90e 	bl	80035de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80043c2:	f001 fb7f 	bl	8005ac4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80043c6:	4b0d      	ldr	r3, [pc, #52]	; (80043fc <prvAddNewTaskToReadyList+0xc0>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00e      	beq.n	80043ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80043ce:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <prvAddNewTaskToReadyList+0xbc>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	429a      	cmp	r2, r3
 80043da:	d207      	bcs.n	80043ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <prvAddNewTaskToReadyList+0xd0>)
 80043de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	200009e4 	.word	0x200009e4
 80043f8:	200008e4 	.word	0x200008e4
 80043fc:	200009f0 	.word	0x200009f0
 8004400:	20000a00 	.word	0x20000a00
 8004404:	200009ec 	.word	0x200009ec
 8004408:	200008e8 	.word	0x200008e8
 800440c:	e000ed04 	.word	0xe000ed04

08004410 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8004418:	f001 fb24 	bl	8005a64 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d102      	bne.n	8004428 <vTaskDelete+0x18>
 8004422:	4b39      	ldr	r3, [pc, #228]	; (8004508 <vTaskDelete+0xf8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	e000      	b.n	800442a <vTaskDelete+0x1a>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	3304      	adds	r3, #4
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff f931 	bl	8003698 <uxListRemove>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d115      	bne.n	8004468 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004440:	4932      	ldr	r1, [pc, #200]	; (800450c <vTaskDelete+0xfc>)
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10a      	bne.n	8004468 <vTaskDelete+0x58>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004456:	2201      	movs	r2, #1
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	43da      	mvns	r2, r3
 800445e:	4b2c      	ldr	r3, [pc, #176]	; (8004510 <vTaskDelete+0x100>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4013      	ands	r3, r2
 8004464:	4a2a      	ldr	r2, [pc, #168]	; (8004510 <vTaskDelete+0x100>)
 8004466:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800446c:	2b00      	cmp	r3, #0
 800446e:	d004      	beq.n	800447a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	3318      	adds	r3, #24
 8004474:	4618      	mov	r0, r3
 8004476:	f7ff f90f 	bl	8003698 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800447a:	4b26      	ldr	r3, [pc, #152]	; (8004514 <vTaskDelete+0x104>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	3301      	adds	r3, #1
 8004480:	4a24      	ldr	r2, [pc, #144]	; (8004514 <vTaskDelete+0x104>)
 8004482:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8004484:	4b20      	ldr	r3, [pc, #128]	; (8004508 <vTaskDelete+0xf8>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	429a      	cmp	r2, r3
 800448c:	d10b      	bne.n	80044a6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3304      	adds	r3, #4
 8004492:	4619      	mov	r1, r3
 8004494:	4820      	ldr	r0, [pc, #128]	; (8004518 <vTaskDelete+0x108>)
 8004496:	f7ff f8a2 	bl	80035de <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800449a:	4b20      	ldr	r3, [pc, #128]	; (800451c <vTaskDelete+0x10c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	3301      	adds	r3, #1
 80044a0:	4a1e      	ldr	r2, [pc, #120]	; (800451c <vTaskDelete+0x10c>)
 80044a2:	6013      	str	r3, [r2, #0]
 80044a4:	e009      	b.n	80044ba <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80044a6:	4b1e      	ldr	r3, [pc, #120]	; (8004520 <vTaskDelete+0x110>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3b01      	subs	r3, #1
 80044ac:	4a1c      	ldr	r2, [pc, #112]	; (8004520 <vTaskDelete+0x110>)
 80044ae:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 fc83 	bl	8004dbc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80044b6:	f000 fcb5 	bl	8004e24 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80044ba:	f001 fb03 	bl	8005ac4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80044be:	4b19      	ldr	r3, [pc, #100]	; (8004524 <vTaskDelete+0x114>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d01b      	beq.n	80044fe <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 80044c6:	4b10      	ldr	r3, [pc, #64]	; (8004508 <vTaskDelete+0xf8>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d116      	bne.n	80044fe <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80044d0:	4b15      	ldr	r3, [pc, #84]	; (8004528 <vTaskDelete+0x118>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00a      	beq.n	80044ee <vTaskDelete+0xde>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	60bb      	str	r3, [r7, #8]
}
 80044ea:	bf00      	nop
 80044ec:	e7fe      	b.n	80044ec <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 80044ee:	4b0f      	ldr	r3, [pc, #60]	; (800452c <vTaskDelete+0x11c>)
 80044f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80044fe:	bf00      	nop
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	200008e4 	.word	0x200008e4
 800450c:	200008e8 	.word	0x200008e8
 8004510:	200009ec 	.word	0x200009ec
 8004514:	20000a00 	.word	0x20000a00
 8004518:	200009b8 	.word	0x200009b8
 800451c:	200009cc 	.word	0x200009cc
 8004520:	200009e4 	.word	0x200009e4
 8004524:	200009f0 	.word	0x200009f0
 8004528:	20000a0c 	.word	0x20000a0c
 800452c:	e000ed04 	.word	0xe000ed04

08004530 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004538:	2300      	movs	r3, #0
 800453a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d017      	beq.n	8004572 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004542:	4b13      	ldr	r3, [pc, #76]	; (8004590 <vTaskDelay+0x60>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00a      	beq.n	8004560 <vTaskDelay+0x30>
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	60bb      	str	r3, [r7, #8]
}
 800455c:	bf00      	nop
 800455e:	e7fe      	b.n	800455e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004560:	f000 f88a 	bl	8004678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004564:	2100      	movs	r1, #0
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fd20 	bl	8004fac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800456c:	f000 f892 	bl	8004694 <xTaskResumeAll>
 8004570:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d107      	bne.n	8004588 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004578:	4b06      	ldr	r3, [pc, #24]	; (8004594 <vTaskDelay+0x64>)
 800457a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	f3bf 8f4f 	dsb	sy
 8004584:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004588:	bf00      	nop
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	20000a0c 	.word	0x20000a0c
 8004594:	e000ed04 	.word	0xe000ed04

08004598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b08a      	sub	sp, #40	; 0x28
 800459c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800459e:	2300      	movs	r3, #0
 80045a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045a6:	463a      	mov	r2, r7
 80045a8:	1d39      	adds	r1, r7, #4
 80045aa:	f107 0308 	add.w	r3, r7, #8
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fb ffe0 	bl	8000574 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80045b4:	6839      	ldr	r1, [r7, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	9202      	str	r2, [sp, #8]
 80045bc:	9301      	str	r3, [sp, #4]
 80045be:	2300      	movs	r3, #0
 80045c0:	9300      	str	r3, [sp, #0]
 80045c2:	2300      	movs	r3, #0
 80045c4:	460a      	mov	r2, r1
 80045c6:	4924      	ldr	r1, [pc, #144]	; (8004658 <vTaskStartScheduler+0xc0>)
 80045c8:	4824      	ldr	r0, [pc, #144]	; (800465c <vTaskStartScheduler+0xc4>)
 80045ca:	f7ff fd77 	bl	80040bc <xTaskCreateStatic>
 80045ce:	4603      	mov	r3, r0
 80045d0:	4a23      	ldr	r2, [pc, #140]	; (8004660 <vTaskStartScheduler+0xc8>)
 80045d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80045d4:	4b22      	ldr	r3, [pc, #136]	; (8004660 <vTaskStartScheduler+0xc8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80045dc:	2301      	movs	r3, #1
 80045de:	617b      	str	r3, [r7, #20]
 80045e0:	e001      	b.n	80045e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d102      	bne.n	80045f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80045ec:	f000 fd44 	bl	8005078 <xTimerCreateTimerTask>
 80045f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d11b      	bne.n	8004630 <vTaskStartScheduler+0x98>
	__asm volatile
 80045f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fc:	f383 8811 	msr	BASEPRI, r3
 8004600:	f3bf 8f6f 	isb	sy
 8004604:	f3bf 8f4f 	dsb	sy
 8004608:	613b      	str	r3, [r7, #16]
}
 800460a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800460c:	4b15      	ldr	r3, [pc, #84]	; (8004664 <vTaskStartScheduler+0xcc>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	334c      	adds	r3, #76	; 0x4c
 8004612:	4a15      	ldr	r2, [pc, #84]	; (8004668 <vTaskStartScheduler+0xd0>)
 8004614:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004616:	4b15      	ldr	r3, [pc, #84]	; (800466c <vTaskStartScheduler+0xd4>)
 8004618:	f04f 32ff 	mov.w	r2, #4294967295
 800461c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800461e:	4b14      	ldr	r3, [pc, #80]	; (8004670 <vTaskStartScheduler+0xd8>)
 8004620:	2201      	movs	r2, #1
 8004622:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004624:	4b13      	ldr	r3, [pc, #76]	; (8004674 <vTaskStartScheduler+0xdc>)
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800462a:	f001 f979 	bl	8005920 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800462e:	e00e      	b.n	800464e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004636:	d10a      	bne.n	800464e <vTaskStartScheduler+0xb6>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	60fb      	str	r3, [r7, #12]
}
 800464a:	bf00      	nop
 800464c:	e7fe      	b.n	800464c <vTaskStartScheduler+0xb4>
}
 800464e:	bf00      	nop
 8004650:	3718      	adds	r7, #24
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	080071a0 	.word	0x080071a0
 800465c:	08004cb1 	.word	0x08004cb1
 8004660:	20000a08 	.word	0x20000a08
 8004664:	200008e4 	.word	0x200008e4
 8004668:	20000010 	.word	0x20000010
 800466c:	20000a04 	.word	0x20000a04
 8004670:	200009f0 	.word	0x200009f0
 8004674:	200009e8 	.word	0x200009e8

08004678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800467c:	4b04      	ldr	r3, [pc, #16]	; (8004690 <vTaskSuspendAll+0x18>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	3301      	adds	r3, #1
 8004682:	4a03      	ldr	r2, [pc, #12]	; (8004690 <vTaskSuspendAll+0x18>)
 8004684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004686:	bf00      	nop
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	20000a0c 	.word	0x20000a0c

08004694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800469e:	2300      	movs	r3, #0
 80046a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80046a2:	4b41      	ldr	r3, [pc, #260]	; (80047a8 <xTaskResumeAll+0x114>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10a      	bne.n	80046c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80046aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ae:	f383 8811 	msr	BASEPRI, r3
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	603b      	str	r3, [r7, #0]
}
 80046bc:	bf00      	nop
 80046be:	e7fe      	b.n	80046be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80046c0:	f001 f9d0 	bl	8005a64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80046c4:	4b38      	ldr	r3, [pc, #224]	; (80047a8 <xTaskResumeAll+0x114>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	3b01      	subs	r3, #1
 80046ca:	4a37      	ldr	r2, [pc, #220]	; (80047a8 <xTaskResumeAll+0x114>)
 80046cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046ce:	4b36      	ldr	r3, [pc, #216]	; (80047a8 <xTaskResumeAll+0x114>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d161      	bne.n	800479a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80046d6:	4b35      	ldr	r3, [pc, #212]	; (80047ac <xTaskResumeAll+0x118>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d05d      	beq.n	800479a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046de:	e02e      	b.n	800473e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046e0:	4b33      	ldr	r3, [pc, #204]	; (80047b0 <xTaskResumeAll+0x11c>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	3318      	adds	r3, #24
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7fe ffd3 	bl	8003698 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	3304      	adds	r3, #4
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe ffce 	bl	8003698 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004700:	2201      	movs	r2, #1
 8004702:	409a      	lsls	r2, r3
 8004704:	4b2b      	ldr	r3, [pc, #172]	; (80047b4 <xTaskResumeAll+0x120>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4313      	orrs	r3, r2
 800470a:	4a2a      	ldr	r2, [pc, #168]	; (80047b4 <xTaskResumeAll+0x120>)
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004712:	4613      	mov	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4a27      	ldr	r2, [pc, #156]	; (80047b8 <xTaskResumeAll+0x124>)
 800471c:	441a      	add	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	3304      	adds	r3, #4
 8004722:	4619      	mov	r1, r3
 8004724:	4610      	mov	r0, r2
 8004726:	f7fe ff5a 	bl	80035de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472e:	4b23      	ldr	r3, [pc, #140]	; (80047bc <xTaskResumeAll+0x128>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	429a      	cmp	r2, r3
 8004736:	d302      	bcc.n	800473e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004738:	4b21      	ldr	r3, [pc, #132]	; (80047c0 <xTaskResumeAll+0x12c>)
 800473a:	2201      	movs	r2, #1
 800473c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800473e:	4b1c      	ldr	r3, [pc, #112]	; (80047b0 <xTaskResumeAll+0x11c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1cc      	bne.n	80046e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d001      	beq.n	8004750 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800474c:	f000 fb6a 	bl	8004e24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004750:	4b1c      	ldr	r3, [pc, #112]	; (80047c4 <xTaskResumeAll+0x130>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d010      	beq.n	800477e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800475c:	f000 f858 	bl	8004810 <xTaskIncrementTick>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004766:	4b16      	ldr	r3, [pc, #88]	; (80047c0 <xTaskResumeAll+0x12c>)
 8004768:	2201      	movs	r2, #1
 800476a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	3b01      	subs	r3, #1
 8004770:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1f1      	bne.n	800475c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004778:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <xTaskResumeAll+0x130>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800477e:	4b10      	ldr	r3, [pc, #64]	; (80047c0 <xTaskResumeAll+0x12c>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d009      	beq.n	800479a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004786:	2301      	movs	r3, #1
 8004788:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800478a:	4b0f      	ldr	r3, [pc, #60]	; (80047c8 <xTaskResumeAll+0x134>)
 800478c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004790:	601a      	str	r2, [r3, #0]
 8004792:	f3bf 8f4f 	dsb	sy
 8004796:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800479a:	f001 f993 	bl	8005ac4 <vPortExitCritical>

	return xAlreadyYielded;
 800479e:	68bb      	ldr	r3, [r7, #8]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	20000a0c 	.word	0x20000a0c
 80047ac:	200009e4 	.word	0x200009e4
 80047b0:	200009a4 	.word	0x200009a4
 80047b4:	200009ec 	.word	0x200009ec
 80047b8:	200008e8 	.word	0x200008e8
 80047bc:	200008e4 	.word	0x200008e4
 80047c0:	200009f8 	.word	0x200009f8
 80047c4:	200009f4 	.word	0x200009f4
 80047c8:	e000ed04 	.word	0xe000ed04

080047cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80047d2:	4b05      	ldr	r3, [pc, #20]	; (80047e8 <xTaskGetTickCount+0x1c>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80047d8:	687b      	ldr	r3, [r7, #4]
}
 80047da:	4618      	mov	r0, r3
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	200009e8 	.word	0x200009e8

080047ec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047f2:	f001 fa19 	bl	8005c28 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80047f6:	2300      	movs	r3, #0
 80047f8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80047fa:	4b04      	ldr	r3, [pc, #16]	; (800480c <xTaskGetTickCountFromISR+0x20>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004800:	683b      	ldr	r3, [r7, #0]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3708      	adds	r7, #8
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	200009e8 	.word	0x200009e8

08004810 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800481a:	4b4e      	ldr	r3, [pc, #312]	; (8004954 <xTaskIncrementTick+0x144>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2b00      	cmp	r3, #0
 8004820:	f040 808e 	bne.w	8004940 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004824:	4b4c      	ldr	r3, [pc, #304]	; (8004958 <xTaskIncrementTick+0x148>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	3301      	adds	r3, #1
 800482a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800482c:	4a4a      	ldr	r2, [pc, #296]	; (8004958 <xTaskIncrementTick+0x148>)
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d120      	bne.n	800487a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004838:	4b48      	ldr	r3, [pc, #288]	; (800495c <xTaskIncrementTick+0x14c>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <xTaskIncrementTick+0x48>
	__asm volatile
 8004842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004846:	f383 8811 	msr	BASEPRI, r3
 800484a:	f3bf 8f6f 	isb	sy
 800484e:	f3bf 8f4f 	dsb	sy
 8004852:	603b      	str	r3, [r7, #0]
}
 8004854:	bf00      	nop
 8004856:	e7fe      	b.n	8004856 <xTaskIncrementTick+0x46>
 8004858:	4b40      	ldr	r3, [pc, #256]	; (800495c <xTaskIncrementTick+0x14c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	4b40      	ldr	r3, [pc, #256]	; (8004960 <xTaskIncrementTick+0x150>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a3e      	ldr	r2, [pc, #248]	; (800495c <xTaskIncrementTick+0x14c>)
 8004864:	6013      	str	r3, [r2, #0]
 8004866:	4a3e      	ldr	r2, [pc, #248]	; (8004960 <xTaskIncrementTick+0x150>)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6013      	str	r3, [r2, #0]
 800486c:	4b3d      	ldr	r3, [pc, #244]	; (8004964 <xTaskIncrementTick+0x154>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3301      	adds	r3, #1
 8004872:	4a3c      	ldr	r2, [pc, #240]	; (8004964 <xTaskIncrementTick+0x154>)
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	f000 fad5 	bl	8004e24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800487a:	4b3b      	ldr	r3, [pc, #236]	; (8004968 <xTaskIncrementTick+0x158>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	429a      	cmp	r2, r3
 8004882:	d348      	bcc.n	8004916 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004884:	4b35      	ldr	r3, [pc, #212]	; (800495c <xTaskIncrementTick+0x14c>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d104      	bne.n	8004898 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800488e:	4b36      	ldr	r3, [pc, #216]	; (8004968 <xTaskIncrementTick+0x158>)
 8004890:	f04f 32ff 	mov.w	r2, #4294967295
 8004894:	601a      	str	r2, [r3, #0]
					break;
 8004896:	e03e      	b.n	8004916 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004898:	4b30      	ldr	r3, [pc, #192]	; (800495c <xTaskIncrementTick+0x14c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d203      	bcs.n	80048b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80048b0:	4a2d      	ldr	r2, [pc, #180]	; (8004968 <xTaskIncrementTick+0x158>)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80048b6:	e02e      	b.n	8004916 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	3304      	adds	r3, #4
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fe feeb 	bl	8003698 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d004      	beq.n	80048d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	3318      	adds	r3, #24
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fe fee2 	bl	8003698 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d8:	2201      	movs	r2, #1
 80048da:	409a      	lsls	r2, r3
 80048dc:	4b23      	ldr	r3, [pc, #140]	; (800496c <xTaskIncrementTick+0x15c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	4a22      	ldr	r2, [pc, #136]	; (800496c <xTaskIncrementTick+0x15c>)
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ea:	4613      	mov	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	4a1f      	ldr	r2, [pc, #124]	; (8004970 <xTaskIncrementTick+0x160>)
 80048f4:	441a      	add	r2, r3
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	3304      	adds	r3, #4
 80048fa:	4619      	mov	r1, r3
 80048fc:	4610      	mov	r0, r2
 80048fe:	f7fe fe6e 	bl	80035de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004906:	4b1b      	ldr	r3, [pc, #108]	; (8004974 <xTaskIncrementTick+0x164>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	429a      	cmp	r2, r3
 800490e:	d3b9      	bcc.n	8004884 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004910:	2301      	movs	r3, #1
 8004912:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004914:	e7b6      	b.n	8004884 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004916:	4b17      	ldr	r3, [pc, #92]	; (8004974 <xTaskIncrementTick+0x164>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800491c:	4914      	ldr	r1, [pc, #80]	; (8004970 <xTaskIncrementTick+0x160>)
 800491e:	4613      	mov	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4413      	add	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	440b      	add	r3, r1
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d901      	bls.n	8004932 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800492e:	2301      	movs	r3, #1
 8004930:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004932:	4b11      	ldr	r3, [pc, #68]	; (8004978 <xTaskIncrementTick+0x168>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d007      	beq.n	800494a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800493a:	2301      	movs	r3, #1
 800493c:	617b      	str	r3, [r7, #20]
 800493e:	e004      	b.n	800494a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004940:	4b0e      	ldr	r3, [pc, #56]	; (800497c <xTaskIncrementTick+0x16c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3301      	adds	r3, #1
 8004946:	4a0d      	ldr	r2, [pc, #52]	; (800497c <xTaskIncrementTick+0x16c>)
 8004948:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800494a:	697b      	ldr	r3, [r7, #20]
}
 800494c:	4618      	mov	r0, r3
 800494e:	3718      	adds	r7, #24
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	20000a0c 	.word	0x20000a0c
 8004958:	200009e8 	.word	0x200009e8
 800495c:	2000099c 	.word	0x2000099c
 8004960:	200009a0 	.word	0x200009a0
 8004964:	200009fc 	.word	0x200009fc
 8004968:	20000a04 	.word	0x20000a04
 800496c:	200009ec 	.word	0x200009ec
 8004970:	200008e8 	.word	0x200008e8
 8004974:	200008e4 	.word	0x200008e4
 8004978:	200009f8 	.word	0x200009f8
 800497c:	200009f4 	.word	0x200009f4

08004980 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004986:	4b29      	ldr	r3, [pc, #164]	; (8004a2c <vTaskSwitchContext+0xac>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800498e:	4b28      	ldr	r3, [pc, #160]	; (8004a30 <vTaskSwitchContext+0xb0>)
 8004990:	2201      	movs	r2, #1
 8004992:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004994:	e044      	b.n	8004a20 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004996:	4b26      	ldr	r3, [pc, #152]	; (8004a30 <vTaskSwitchContext+0xb0>)
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800499c:	4b25      	ldr	r3, [pc, #148]	; (8004a34 <vTaskSwitchContext+0xb4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	fab3 f383 	clz	r3, r3
 80049a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80049aa:	7afb      	ldrb	r3, [r7, #11]
 80049ac:	f1c3 031f 	rsb	r3, r3, #31
 80049b0:	617b      	str	r3, [r7, #20]
 80049b2:	4921      	ldr	r1, [pc, #132]	; (8004a38 <vTaskSwitchContext+0xb8>)
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4613      	mov	r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	4413      	add	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10a      	bne.n	80049dc <vTaskSwitchContext+0x5c>
	__asm volatile
 80049c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	607b      	str	r3, [r7, #4]
}
 80049d8:	bf00      	nop
 80049da:	e7fe      	b.n	80049da <vTaskSwitchContext+0x5a>
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4a14      	ldr	r2, [pc, #80]	; (8004a38 <vTaskSwitchContext+0xb8>)
 80049e8:	4413      	add	r3, r2
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	605a      	str	r2, [r3, #4]
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	3308      	adds	r3, #8
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d104      	bne.n	8004a0c <vTaskSwitchContext+0x8c>
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	605a      	str	r2, [r3, #4]
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	4a0a      	ldr	r2, [pc, #40]	; (8004a3c <vTaskSwitchContext+0xbc>)
 8004a14:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a16:	4b09      	ldr	r3, [pc, #36]	; (8004a3c <vTaskSwitchContext+0xbc>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	334c      	adds	r3, #76	; 0x4c
 8004a1c:	4a08      	ldr	r2, [pc, #32]	; (8004a40 <vTaskSwitchContext+0xc0>)
 8004a1e:	6013      	str	r3, [r2, #0]
}
 8004a20:	bf00      	nop
 8004a22:	371c      	adds	r7, #28
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	20000a0c 	.word	0x20000a0c
 8004a30:	200009f8 	.word	0x200009f8
 8004a34:	200009ec 	.word	0x200009ec
 8004a38:	200008e8 	.word	0x200008e8
 8004a3c:	200008e4 	.word	0x200008e4
 8004a40:	20000010 	.word	0x20000010

08004a44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10a      	bne.n	8004a6a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a58:	f383 8811 	msr	BASEPRI, r3
 8004a5c:	f3bf 8f6f 	isb	sy
 8004a60:	f3bf 8f4f 	dsb	sy
 8004a64:	60fb      	str	r3, [r7, #12]
}
 8004a66:	bf00      	nop
 8004a68:	e7fe      	b.n	8004a68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a6a:	4b07      	ldr	r3, [pc, #28]	; (8004a88 <vTaskPlaceOnEventList+0x44>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	3318      	adds	r3, #24
 8004a70:	4619      	mov	r1, r3
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fe fdd7 	bl	8003626 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a78:	2101      	movs	r1, #1
 8004a7a:	6838      	ldr	r0, [r7, #0]
 8004a7c:	f000 fa96 	bl	8004fac <prvAddCurrentTaskToDelayedList>
}
 8004a80:	bf00      	nop
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	200008e4 	.word	0x200008e4

08004a8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10a      	bne.n	8004ab4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	617b      	str	r3, [r7, #20]
}
 8004ab0:	bf00      	nop
 8004ab2:	e7fe      	b.n	8004ab2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ab4:	4b0a      	ldr	r3, [pc, #40]	; (8004ae0 <vTaskPlaceOnEventListRestricted+0x54>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	3318      	adds	r3, #24
 8004aba:	4619      	mov	r1, r3
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f7fe fd8e 	bl	80035de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d002      	beq.n	8004ace <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8004acc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	68b8      	ldr	r0, [r7, #8]
 8004ad2:	f000 fa6b 	bl	8004fac <prvAddCurrentTaskToDelayedList>
	}
 8004ad6:	bf00      	nop
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	200008e4 	.word	0x200008e4

08004ae4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10a      	bne.n	8004b10 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	60fb      	str	r3, [r7, #12]
}
 8004b0c:	bf00      	nop
 8004b0e:	e7fe      	b.n	8004b0e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	3318      	adds	r3, #24
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fe fdbf 	bl	8003698 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b1a:	4b1d      	ldr	r3, [pc, #116]	; (8004b90 <xTaskRemoveFromEventList+0xac>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d11c      	bne.n	8004b5c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	3304      	adds	r3, #4
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fe fdb6 	bl	8003698 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	2201      	movs	r2, #1
 8004b32:	409a      	lsls	r2, r3
 8004b34:	4b17      	ldr	r3, [pc, #92]	; (8004b94 <xTaskRemoveFromEventList+0xb0>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	4a16      	ldr	r2, [pc, #88]	; (8004b94 <xTaskRemoveFromEventList+0xb0>)
 8004b3c:	6013      	str	r3, [r2, #0]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b42:	4613      	mov	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	4413      	add	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	4a13      	ldr	r2, [pc, #76]	; (8004b98 <xTaskRemoveFromEventList+0xb4>)
 8004b4c:	441a      	add	r2, r3
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	3304      	adds	r3, #4
 8004b52:	4619      	mov	r1, r3
 8004b54:	4610      	mov	r0, r2
 8004b56:	f7fe fd42 	bl	80035de <vListInsertEnd>
 8004b5a:	e005      	b.n	8004b68 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	3318      	adds	r3, #24
 8004b60:	4619      	mov	r1, r3
 8004b62:	480e      	ldr	r0, [pc, #56]	; (8004b9c <xTaskRemoveFromEventList+0xb8>)
 8004b64:	f7fe fd3b 	bl	80035de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b6c:	4b0c      	ldr	r3, [pc, #48]	; (8004ba0 <xTaskRemoveFromEventList+0xbc>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d905      	bls.n	8004b82 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004b76:	2301      	movs	r3, #1
 8004b78:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004b7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <xTaskRemoveFromEventList+0xc0>)
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]
 8004b80:	e001      	b.n	8004b86 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004b82:	2300      	movs	r3, #0
 8004b84:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004b86:	697b      	ldr	r3, [r7, #20]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	20000a0c 	.word	0x20000a0c
 8004b94:	200009ec 	.word	0x200009ec
 8004b98:	200008e8 	.word	0x200008e8
 8004b9c:	200009a4 	.word	0x200009a4
 8004ba0:	200008e4 	.word	0x200008e4
 8004ba4:	200009f8 	.word	0x200009f8

08004ba8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004bb0:	4b06      	ldr	r3, [pc, #24]	; (8004bcc <vTaskInternalSetTimeOutState+0x24>)
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004bb8:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <vTaskInternalSetTimeOutState+0x28>)
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	605a      	str	r2, [r3, #4]
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	200009fc 	.word	0x200009fc
 8004bd0:	200009e8 	.word	0x200009e8

08004bd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10a      	bne.n	8004bfa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be8:	f383 8811 	msr	BASEPRI, r3
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f3bf 8f4f 	dsb	sy
 8004bf4:	613b      	str	r3, [r7, #16]
}
 8004bf6:	bf00      	nop
 8004bf8:	e7fe      	b.n	8004bf8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10a      	bne.n	8004c16 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	60fb      	str	r3, [r7, #12]
}
 8004c12:	bf00      	nop
 8004c14:	e7fe      	b.n	8004c14 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004c16:	f000 ff25 	bl	8005a64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004c1a:	4b1d      	ldr	r3, [pc, #116]	; (8004c90 <xTaskCheckForTimeOut+0xbc>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c32:	d102      	bne.n	8004c3a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004c34:	2300      	movs	r3, #0
 8004c36:	61fb      	str	r3, [r7, #28]
 8004c38:	e023      	b.n	8004c82 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	4b15      	ldr	r3, [pc, #84]	; (8004c94 <xTaskCheckForTimeOut+0xc0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d007      	beq.n	8004c56 <xTaskCheckForTimeOut+0x82>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d302      	bcc.n	8004c56 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004c50:	2301      	movs	r3, #1
 8004c52:	61fb      	str	r3, [r7, #28]
 8004c54:	e015      	b.n	8004c82 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d20b      	bcs.n	8004c78 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	1ad2      	subs	r2, r2, r3
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff ff9b 	bl	8004ba8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004c72:	2300      	movs	r3, #0
 8004c74:	61fb      	str	r3, [r7, #28]
 8004c76:	e004      	b.n	8004c82 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004c82:	f000 ff1f 	bl	8005ac4 <vPortExitCritical>

	return xReturn;
 8004c86:	69fb      	ldr	r3, [r7, #28]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3720      	adds	r7, #32
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	200009e8 	.word	0x200009e8
 8004c94:	200009fc 	.word	0x200009fc

08004c98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004c9c:	4b03      	ldr	r3, [pc, #12]	; (8004cac <vTaskMissedYield+0x14>)
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]
}
 8004ca2:	bf00      	nop
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	200009f8 	.word	0x200009f8

08004cb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004cb8:	f000 f852 	bl	8004d60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004cbc:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <prvIdleTask+0x28>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d9f9      	bls.n	8004cb8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004cc4:	4b05      	ldr	r3, [pc, #20]	; (8004cdc <prvIdleTask+0x2c>)
 8004cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004cd4:	e7f0      	b.n	8004cb8 <prvIdleTask+0x8>
 8004cd6:	bf00      	nop
 8004cd8:	200008e8 	.word	0x200008e8
 8004cdc:	e000ed04 	.word	0xe000ed04

08004ce0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	607b      	str	r3, [r7, #4]
 8004cea:	e00c      	b.n	8004d06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4a12      	ldr	r2, [pc, #72]	; (8004d40 <prvInitialiseTaskLists+0x60>)
 8004cf8:	4413      	add	r3, r2
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7fe fc42 	bl	8003584 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	3301      	adds	r3, #1
 8004d04:	607b      	str	r3, [r7, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b06      	cmp	r3, #6
 8004d0a:	d9ef      	bls.n	8004cec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d0c:	480d      	ldr	r0, [pc, #52]	; (8004d44 <prvInitialiseTaskLists+0x64>)
 8004d0e:	f7fe fc39 	bl	8003584 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d12:	480d      	ldr	r0, [pc, #52]	; (8004d48 <prvInitialiseTaskLists+0x68>)
 8004d14:	f7fe fc36 	bl	8003584 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d18:	480c      	ldr	r0, [pc, #48]	; (8004d4c <prvInitialiseTaskLists+0x6c>)
 8004d1a:	f7fe fc33 	bl	8003584 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004d1e:	480c      	ldr	r0, [pc, #48]	; (8004d50 <prvInitialiseTaskLists+0x70>)
 8004d20:	f7fe fc30 	bl	8003584 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d24:	480b      	ldr	r0, [pc, #44]	; (8004d54 <prvInitialiseTaskLists+0x74>)
 8004d26:	f7fe fc2d 	bl	8003584 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d2a:	4b0b      	ldr	r3, [pc, #44]	; (8004d58 <prvInitialiseTaskLists+0x78>)
 8004d2c:	4a05      	ldr	r2, [pc, #20]	; (8004d44 <prvInitialiseTaskLists+0x64>)
 8004d2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d30:	4b0a      	ldr	r3, [pc, #40]	; (8004d5c <prvInitialiseTaskLists+0x7c>)
 8004d32:	4a05      	ldr	r2, [pc, #20]	; (8004d48 <prvInitialiseTaskLists+0x68>)
 8004d34:	601a      	str	r2, [r3, #0]
}
 8004d36:	bf00      	nop
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	200008e8 	.word	0x200008e8
 8004d44:	20000974 	.word	0x20000974
 8004d48:	20000988 	.word	0x20000988
 8004d4c:	200009a4 	.word	0x200009a4
 8004d50:	200009b8 	.word	0x200009b8
 8004d54:	200009d0 	.word	0x200009d0
 8004d58:	2000099c 	.word	0x2000099c
 8004d5c:	200009a0 	.word	0x200009a0

08004d60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d66:	e019      	b.n	8004d9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004d68:	f000 fe7c 	bl	8005a64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d6c:	4b10      	ldr	r3, [pc, #64]	; (8004db0 <prvCheckTasksWaitingTermination+0x50>)
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3304      	adds	r3, #4
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fe fc8d 	bl	8003698 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004d7e:	4b0d      	ldr	r3, [pc, #52]	; (8004db4 <prvCheckTasksWaitingTermination+0x54>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	4a0b      	ldr	r2, [pc, #44]	; (8004db4 <prvCheckTasksWaitingTermination+0x54>)
 8004d86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004d88:	4b0b      	ldr	r3, [pc, #44]	; (8004db8 <prvCheckTasksWaitingTermination+0x58>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	4a0a      	ldr	r2, [pc, #40]	; (8004db8 <prvCheckTasksWaitingTermination+0x58>)
 8004d90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004d92:	f000 fe97 	bl	8005ac4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f810 	bl	8004dbc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d9c:	4b06      	ldr	r3, [pc, #24]	; (8004db8 <prvCheckTasksWaitingTermination+0x58>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1e1      	bne.n	8004d68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop
 8004da8:	3708      	adds	r7, #8
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	200009b8 	.word	0x200009b8
 8004db4:	200009e4 	.word	0x200009e4
 8004db8:	200009cc 	.word	0x200009cc

08004dbc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	334c      	adds	r3, #76	; 0x4c
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f001 fb4b 	bl	8006464 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d108      	bne.n	8004dea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f001 f82f 	bl	8005e40 <vPortFree>
				vPortFree( pxTCB );
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f001 f82c 	bl	8005e40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004de8:	e018      	b.n	8004e1c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d103      	bne.n	8004dfc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f001 f823 	bl	8005e40 <vPortFree>
	}
 8004dfa:	e00f      	b.n	8004e1c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d00a      	beq.n	8004e1c <prvDeleteTCB+0x60>
	__asm volatile
 8004e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e0a:	f383 8811 	msr	BASEPRI, r3
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	60fb      	str	r3, [r7, #12]
}
 8004e18:	bf00      	nop
 8004e1a:	e7fe      	b.n	8004e1a <prvDeleteTCB+0x5e>
	}
 8004e1c:	bf00      	nop
 8004e1e:	3710      	adds	r7, #16
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e2a:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <prvResetNextTaskUnblockTime+0x38>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d104      	bne.n	8004e3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e34:	4b0a      	ldr	r3, [pc, #40]	; (8004e60 <prvResetNextTaskUnblockTime+0x3c>)
 8004e36:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e3c:	e008      	b.n	8004e50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e3e:	4b07      	ldr	r3, [pc, #28]	; (8004e5c <prvResetNextTaskUnblockTime+0x38>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	4a04      	ldr	r2, [pc, #16]	; (8004e60 <prvResetNextTaskUnblockTime+0x3c>)
 8004e4e:	6013      	str	r3, [r2, #0]
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	2000099c 	.word	0x2000099c
 8004e60:	20000a04 	.word	0x20000a04

08004e64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004e6a:	4b0b      	ldr	r3, [pc, #44]	; (8004e98 <xTaskGetSchedulerState+0x34>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d102      	bne.n	8004e78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004e72:	2301      	movs	r3, #1
 8004e74:	607b      	str	r3, [r7, #4]
 8004e76:	e008      	b.n	8004e8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e78:	4b08      	ldr	r3, [pc, #32]	; (8004e9c <xTaskGetSchedulerState+0x38>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d102      	bne.n	8004e86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004e80:	2302      	movs	r3, #2
 8004e82:	607b      	str	r3, [r7, #4]
 8004e84:	e001      	b.n	8004e8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004e86:	2300      	movs	r3, #0
 8004e88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004e8a:	687b      	ldr	r3, [r7, #4]
	}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	200009f0 	.word	0x200009f0
 8004e9c:	20000a0c 	.word	0x20000a0c

08004ea0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d06e      	beq.n	8004f94 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004eb6:	4b3a      	ldr	r3, [pc, #232]	; (8004fa0 <xTaskPriorityDisinherit+0x100>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d00a      	beq.n	8004ed6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec4:	f383 8811 	msr	BASEPRI, r3
 8004ec8:	f3bf 8f6f 	isb	sy
 8004ecc:	f3bf 8f4f 	dsb	sy
 8004ed0:	60fb      	str	r3, [r7, #12]
}
 8004ed2:	bf00      	nop
 8004ed4:	e7fe      	b.n	8004ed4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10a      	bne.n	8004ef4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	60bb      	str	r3, [r7, #8]
}
 8004ef0:	bf00      	nop
 8004ef2:	e7fe      	b.n	8004ef2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef8:	1e5a      	subs	r2, r3, #1
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d044      	beq.n	8004f94 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d140      	bne.n	8004f94 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	3304      	adds	r3, #4
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7fe fbbe 	bl	8003698 <uxListRemove>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d115      	bne.n	8004f4e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f26:	491f      	ldr	r1, [pc, #124]	; (8004fa4 <xTaskPriorityDisinherit+0x104>)
 8004f28:	4613      	mov	r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4413      	add	r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	440b      	add	r3, r1
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10a      	bne.n	8004f4e <xTaskPriorityDisinherit+0xae>
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	43da      	mvns	r2, r3
 8004f44:	4b18      	ldr	r3, [pc, #96]	; (8004fa8 <xTaskPriorityDisinherit+0x108>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	4a17      	ldr	r2, [pc, #92]	; (8004fa8 <xTaskPriorityDisinherit+0x108>)
 8004f4c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5a:	f1c3 0207 	rsb	r2, r3, #7
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f66:	2201      	movs	r2, #1
 8004f68:	409a      	lsls	r2, r3
 8004f6a:	4b0f      	ldr	r3, [pc, #60]	; (8004fa8 <xTaskPriorityDisinherit+0x108>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	4a0d      	ldr	r2, [pc, #52]	; (8004fa8 <xTaskPriorityDisinherit+0x108>)
 8004f72:	6013      	str	r3, [r2, #0]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f78:	4613      	mov	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4a08      	ldr	r2, [pc, #32]	; (8004fa4 <xTaskPriorityDisinherit+0x104>)
 8004f82:	441a      	add	r2, r3
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	3304      	adds	r3, #4
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4610      	mov	r0, r2
 8004f8c:	f7fe fb27 	bl	80035de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004f90:	2301      	movs	r3, #1
 8004f92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004f94:	697b      	ldr	r3, [r7, #20]
	}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	200008e4 	.word	0x200008e4
 8004fa4:	200008e8 	.word	0x200008e8
 8004fa8:	200009ec 	.word	0x200009ec

08004fac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004fb6:	4b29      	ldr	r3, [pc, #164]	; (800505c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fbc:	4b28      	ldr	r3, [pc, #160]	; (8005060 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fe fb68 	bl	8003698 <uxListRemove>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10b      	bne.n	8004fe6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004fce:	4b24      	ldr	r3, [pc, #144]	; (8005060 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fda:	43da      	mvns	r2, r3
 8004fdc:	4b21      	ldr	r3, [pc, #132]	; (8005064 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	4a20      	ldr	r2, [pc, #128]	; (8005064 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fe4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fec:	d10a      	bne.n	8005004 <prvAddCurrentTaskToDelayedList+0x58>
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d007      	beq.n	8005004 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ff4:	4b1a      	ldr	r3, [pc, #104]	; (8005060 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	481a      	ldr	r0, [pc, #104]	; (8005068 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004ffe:	f7fe faee 	bl	80035de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005002:	e026      	b.n	8005052 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4413      	add	r3, r2
 800500a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800500c:	4b14      	ldr	r3, [pc, #80]	; (8005060 <prvAddCurrentTaskToDelayedList+0xb4>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	429a      	cmp	r2, r3
 800501a:	d209      	bcs.n	8005030 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800501c:	4b13      	ldr	r3, [pc, #76]	; (800506c <prvAddCurrentTaskToDelayedList+0xc0>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	4b0f      	ldr	r3, [pc, #60]	; (8005060 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3304      	adds	r3, #4
 8005026:	4619      	mov	r1, r3
 8005028:	4610      	mov	r0, r2
 800502a:	f7fe fafc 	bl	8003626 <vListInsert>
}
 800502e:	e010      	b.n	8005052 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005030:	4b0f      	ldr	r3, [pc, #60]	; (8005070 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	4b0a      	ldr	r3, [pc, #40]	; (8005060 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	3304      	adds	r3, #4
 800503a:	4619      	mov	r1, r3
 800503c:	4610      	mov	r0, r2
 800503e:	f7fe faf2 	bl	8003626 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005042:	4b0c      	ldr	r3, [pc, #48]	; (8005074 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	429a      	cmp	r2, r3
 800504a:	d202      	bcs.n	8005052 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800504c:	4a09      	ldr	r2, [pc, #36]	; (8005074 <prvAddCurrentTaskToDelayedList+0xc8>)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	6013      	str	r3, [r2, #0]
}
 8005052:	bf00      	nop
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	200009e8 	.word	0x200009e8
 8005060:	200008e4 	.word	0x200008e4
 8005064:	200009ec 	.word	0x200009ec
 8005068:	200009d0 	.word	0x200009d0
 800506c:	200009a0 	.word	0x200009a0
 8005070:	2000099c 	.word	0x2000099c
 8005074:	20000a04 	.word	0x20000a04

08005078 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b08a      	sub	sp, #40	; 0x28
 800507c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800507e:	2300      	movs	r3, #0
 8005080:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005082:	f000 fb85 	bl	8005790 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005086:	4b1c      	ldr	r3, [pc, #112]	; (80050f8 <xTimerCreateTimerTask+0x80>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d021      	beq.n	80050d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800508e:	2300      	movs	r3, #0
 8005090:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005092:	2300      	movs	r3, #0
 8005094:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005096:	1d3a      	adds	r2, r7, #4
 8005098:	f107 0108 	add.w	r1, r7, #8
 800509c:	f107 030c 	add.w	r3, r7, #12
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7fb fa81 	bl	80005a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	9202      	str	r2, [sp, #8]
 80050ae:	9301      	str	r3, [sp, #4]
 80050b0:	2302      	movs	r3, #2
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	2300      	movs	r3, #0
 80050b6:	460a      	mov	r2, r1
 80050b8:	4910      	ldr	r1, [pc, #64]	; (80050fc <xTimerCreateTimerTask+0x84>)
 80050ba:	4811      	ldr	r0, [pc, #68]	; (8005100 <xTimerCreateTimerTask+0x88>)
 80050bc:	f7fe fffe 	bl	80040bc <xTaskCreateStatic>
 80050c0:	4603      	mov	r3, r0
 80050c2:	4a10      	ldr	r2, [pc, #64]	; (8005104 <xTimerCreateTimerTask+0x8c>)
 80050c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80050c6:	4b0f      	ldr	r3, [pc, #60]	; (8005104 <xTimerCreateTimerTask+0x8c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80050ce:	2301      	movs	r3, #1
 80050d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10a      	bne.n	80050ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	613b      	str	r3, [r7, #16]
}
 80050ea:	bf00      	nop
 80050ec:	e7fe      	b.n	80050ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80050ee:	697b      	ldr	r3, [r7, #20]
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	20000a40 	.word	0x20000a40
 80050fc:	080071a8 	.word	0x080071a8
 8005100:	08005371 	.word	0x08005371
 8005104:	20000a44 	.word	0x20000a44

08005108 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af02      	add	r7, sp, #8
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005116:	2028      	movs	r0, #40	; 0x28
 8005118:	f000 fdc6 	bl	8005ca8 <pvPortMalloc>
 800511c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00d      	beq.n	8005140 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	9301      	str	r3, [sp, #4]
 8005130:	6a3b      	ldr	r3, [r7, #32]
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 f843 	bl	80051c6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8005140:	697b      	ldr	r3, [r7, #20]
	}
 8005142:	4618      	mov	r0, r3
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800514a:	b580      	push	{r7, lr}
 800514c:	b08a      	sub	sp, #40	; 0x28
 800514e:	af02      	add	r7, sp, #8
 8005150:	60f8      	str	r0, [r7, #12]
 8005152:	60b9      	str	r1, [r7, #8]
 8005154:	607a      	str	r2, [r7, #4]
 8005156:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8005158:	2328      	movs	r3, #40	; 0x28
 800515a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	2b28      	cmp	r3, #40	; 0x28
 8005160:	d00a      	beq.n	8005178 <xTimerCreateStatic+0x2e>
	__asm volatile
 8005162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005166:	f383 8811 	msr	BASEPRI, r3
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	61bb      	str	r3, [r7, #24]
}
 8005174:	bf00      	nop
 8005176:	e7fe      	b.n	8005176 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005178:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800517a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10a      	bne.n	8005196 <xTimerCreateStatic+0x4c>
	__asm volatile
 8005180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005184:	f383 8811 	msr	BASEPRI, r3
 8005188:	f3bf 8f6f 	isb	sy
 800518c:	f3bf 8f4f 	dsb	sy
 8005190:	617b      	str	r3, [r7, #20]
}
 8005192:	bf00      	nop
 8005194:	e7fe      	b.n	8005194 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8005196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005198:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00d      	beq.n	80051bc <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	9301      	str	r3, [sp, #4]
 80051ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	68b9      	ldr	r1, [r7, #8]
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f000 f805 	bl	80051c6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80051bc:	69fb      	ldr	r3, [r7, #28]
	}
 80051be:	4618      	mov	r0, r3
 80051c0:	3720      	adds	r7, #32
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b086      	sub	sp, #24
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	60f8      	str	r0, [r7, #12]
 80051ce:	60b9      	str	r1, [r7, #8]
 80051d0:	607a      	str	r2, [r7, #4]
 80051d2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10a      	bne.n	80051f0 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 80051da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051de:	f383 8811 	msr	BASEPRI, r3
 80051e2:	f3bf 8f6f 	isb	sy
 80051e6:	f3bf 8f4f 	dsb	sy
 80051ea:	617b      	str	r3, [r7, #20]
}
 80051ec:	bf00      	nop
 80051ee:	e7fe      	b.n	80051ee <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80051f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d01e      	beq.n	8005234 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80051f6:	f000 facb 	bl	8005790 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80051fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8005200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8005206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520e:	6a3a      	ldr	r2, [r7, #32]
 8005210:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	3304      	adds	r3, #4
 8005216:	4618      	mov	r0, r3
 8005218:	f7fe f9d4 	bl	80035c4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d008      	beq.n	8005234 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8005222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005224:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005228:	f043 0304 	orr.w	r3, r3, #4
 800522c:	b2da      	uxtb	r2, r3
 800522e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005230:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8005234:	bf00      	nop
 8005236:	3718      	adds	r7, #24
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08a      	sub	sp, #40	; 0x28
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800524a:	2300      	movs	r3, #0
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10a      	bne.n	800526a <xTimerGenericCommand+0x2e>
	__asm volatile
 8005254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005258:	f383 8811 	msr	BASEPRI, r3
 800525c:	f3bf 8f6f 	isb	sy
 8005260:	f3bf 8f4f 	dsb	sy
 8005264:	623b      	str	r3, [r7, #32]
}
 8005266:	bf00      	nop
 8005268:	e7fe      	b.n	8005268 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800526a:	4b1a      	ldr	r3, [pc, #104]	; (80052d4 <xTimerGenericCommand+0x98>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d02a      	beq.n	80052c8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2b05      	cmp	r3, #5
 8005282:	dc18      	bgt.n	80052b6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005284:	f7ff fdee 	bl	8004e64 <xTaskGetSchedulerState>
 8005288:	4603      	mov	r3, r0
 800528a:	2b02      	cmp	r3, #2
 800528c:	d109      	bne.n	80052a2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800528e:	4b11      	ldr	r3, [pc, #68]	; (80052d4 <xTimerGenericCommand+0x98>)
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	f107 0114 	add.w	r1, r7, #20
 8005296:	2300      	movs	r3, #0
 8005298:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800529a:	f7fe fb27 	bl	80038ec <xQueueGenericSend>
 800529e:	6278      	str	r0, [r7, #36]	; 0x24
 80052a0:	e012      	b.n	80052c8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80052a2:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <xTimerGenericCommand+0x98>)
 80052a4:	6818      	ldr	r0, [r3, #0]
 80052a6:	f107 0114 	add.w	r1, r7, #20
 80052aa:	2300      	movs	r3, #0
 80052ac:	2200      	movs	r2, #0
 80052ae:	f7fe fb1d 	bl	80038ec <xQueueGenericSend>
 80052b2:	6278      	str	r0, [r7, #36]	; 0x24
 80052b4:	e008      	b.n	80052c8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80052b6:	4b07      	ldr	r3, [pc, #28]	; (80052d4 <xTimerGenericCommand+0x98>)
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	f107 0114 	add.w	r1, r7, #20
 80052be:	2300      	movs	r3, #0
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	f7fe fc11 	bl	8003ae8 <xQueueGenericSendFromISR>
 80052c6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80052c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3728      	adds	r7, #40	; 0x28
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20000a40 	.word	0x20000a40

080052d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b088      	sub	sp, #32
 80052dc:	af02      	add	r7, sp, #8
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052e2:	4b22      	ldr	r3, [pc, #136]	; (800536c <prvProcessExpiredTimer+0x94>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	3304      	adds	r3, #4
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7fe f9d1 	bl	8003698 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b00      	cmp	r3, #0
 8005302:	d022      	beq.n	800534a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	699a      	ldr	r2, [r3, #24]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	18d1      	adds	r1, r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	6978      	ldr	r0, [r7, #20]
 8005312:	f000 f8d1 	bl	80054b8 <prvInsertTimerInActiveList>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01f      	beq.n	800535c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800531c:	2300      	movs	r3, #0
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	2300      	movs	r3, #0
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	2100      	movs	r1, #0
 8005326:	6978      	ldr	r0, [r7, #20]
 8005328:	f7ff ff88 	bl	800523c <xTimerGenericCommand>
 800532c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d113      	bne.n	800535c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	60fb      	str	r3, [r7, #12]
}
 8005346:	bf00      	nop
 8005348:	e7fe      	b.n	8005348 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005350:	f023 0301 	bic.w	r3, r3, #1
 8005354:	b2da      	uxtb	r2, r3
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	6978      	ldr	r0, [r7, #20]
 8005362:	4798      	blx	r3
}
 8005364:	bf00      	nop
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	20000a38 	.word	0x20000a38

08005370 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005378:	f107 0308 	add.w	r3, r7, #8
 800537c:	4618      	mov	r0, r3
 800537e:	f000 f857 	bl	8005430 <prvGetNextExpireTime>
 8005382:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	4619      	mov	r1, r3
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f000 f803 	bl	8005394 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800538e:	f000 f8d5 	bl	800553c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005392:	e7f1      	b.n	8005378 <prvTimerTask+0x8>

08005394 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800539e:	f7ff f96b 	bl	8004678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053a2:	f107 0308 	add.w	r3, r7, #8
 80053a6:	4618      	mov	r0, r3
 80053a8:	f000 f866 	bl	8005478 <prvSampleTimeNow>
 80053ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d130      	bne.n	8005416 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10a      	bne.n	80053d0 <prvProcessTimerOrBlockTask+0x3c>
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d806      	bhi.n	80053d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80053c2:	f7ff f967 	bl	8004694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80053c6:	68f9      	ldr	r1, [r7, #12]
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f7ff ff85 	bl	80052d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80053ce:	e024      	b.n	800541a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d008      	beq.n	80053e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80053d6:	4b13      	ldr	r3, [pc, #76]	; (8005424 <prvProcessTimerOrBlockTask+0x90>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <prvProcessTimerOrBlockTask+0x50>
 80053e0:	2301      	movs	r3, #1
 80053e2:	e000      	b.n	80053e6 <prvProcessTimerOrBlockTask+0x52>
 80053e4:	2300      	movs	r3, #0
 80053e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80053e8:	4b0f      	ldr	r3, [pc, #60]	; (8005428 <prvProcessTimerOrBlockTask+0x94>)
 80053ea:	6818      	ldr	r0, [r3, #0]
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	683a      	ldr	r2, [r7, #0]
 80053f4:	4619      	mov	r1, r3
 80053f6:	f7fe fe2d 	bl	8004054 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80053fa:	f7ff f94b 	bl	8004694 <xTaskResumeAll>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d10a      	bne.n	800541a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005404:	4b09      	ldr	r3, [pc, #36]	; (800542c <prvProcessTimerOrBlockTask+0x98>)
 8005406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	f3bf 8f6f 	isb	sy
}
 8005414:	e001      	b.n	800541a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005416:	f7ff f93d 	bl	8004694 <xTaskResumeAll>
}
 800541a:	bf00      	nop
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20000a3c 	.word	0x20000a3c
 8005428:	20000a40 	.word	0x20000a40
 800542c:	e000ed04 	.word	0xe000ed04

08005430 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005438:	4b0e      	ldr	r3, [pc, #56]	; (8005474 <prvGetNextExpireTime+0x44>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <prvGetNextExpireTime+0x16>
 8005442:	2201      	movs	r2, #1
 8005444:	e000      	b.n	8005448 <prvGetNextExpireTime+0x18>
 8005446:	2200      	movs	r2, #0
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d105      	bne.n	8005460 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005454:	4b07      	ldr	r3, [pc, #28]	; (8005474 <prvGetNextExpireTime+0x44>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	60fb      	str	r3, [r7, #12]
 800545e:	e001      	b.n	8005464 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005460:	2300      	movs	r3, #0
 8005462:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005464:	68fb      	ldr	r3, [r7, #12]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	20000a38 	.word	0x20000a38

08005478 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005480:	f7ff f9a4 	bl	80047cc <xTaskGetTickCount>
 8005484:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005486:	4b0b      	ldr	r3, [pc, #44]	; (80054b4 <prvSampleTimeNow+0x3c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	429a      	cmp	r2, r3
 800548e:	d205      	bcs.n	800549c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005490:	f000 f91a 	bl	80056c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	e002      	b.n	80054a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80054a2:	4a04      	ldr	r2, [pc, #16]	; (80054b4 <prvSampleTimeNow+0x3c>)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80054a8:	68fb      	ldr	r3, [r7, #12]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	20000a48 	.word	0x20000a48

080054b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
 80054c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80054c6:	2300      	movs	r3, #0
 80054c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d812      	bhi.n	8005504 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	1ad2      	subs	r2, r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d302      	bcc.n	80054f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80054ec:	2301      	movs	r3, #1
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	e01b      	b.n	800552a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80054f2:	4b10      	ldr	r3, [pc, #64]	; (8005534 <prvInsertTimerInActiveList+0x7c>)
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	3304      	adds	r3, #4
 80054fa:	4619      	mov	r1, r3
 80054fc:	4610      	mov	r0, r2
 80054fe:	f7fe f892 	bl	8003626 <vListInsert>
 8005502:	e012      	b.n	800552a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	429a      	cmp	r2, r3
 800550a:	d206      	bcs.n	800551a <prvInsertTimerInActiveList+0x62>
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d302      	bcc.n	800551a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005514:	2301      	movs	r3, #1
 8005516:	617b      	str	r3, [r7, #20]
 8005518:	e007      	b.n	800552a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800551a:	4b07      	ldr	r3, [pc, #28]	; (8005538 <prvInsertTimerInActiveList+0x80>)
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	3304      	adds	r3, #4
 8005522:	4619      	mov	r1, r3
 8005524:	4610      	mov	r0, r2
 8005526:	f7fe f87e 	bl	8003626 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800552a:	697b      	ldr	r3, [r7, #20]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3718      	adds	r7, #24
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	20000a3c 	.word	0x20000a3c
 8005538:	20000a38 	.word	0x20000a38

0800553c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08c      	sub	sp, #48	; 0x30
 8005540:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005542:	e0ae      	b.n	80056a2 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	2b00      	cmp	r3, #0
 8005548:	f2c0 80aa 	blt.w	80056a0 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005552:	695b      	ldr	r3, [r3, #20]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d004      	beq.n	8005562 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555a:	3304      	adds	r3, #4
 800555c:	4618      	mov	r0, r3
 800555e:	f7fe f89b 	bl	8003698 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005562:	1d3b      	adds	r3, r7, #4
 8005564:	4618      	mov	r0, r3
 8005566:	f7ff ff87 	bl	8005478 <prvSampleTimeNow>
 800556a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b09      	cmp	r3, #9
 8005570:	f200 8097 	bhi.w	80056a2 <prvProcessReceivedCommands+0x166>
 8005574:	a201      	add	r2, pc, #4	; (adr r2, 800557c <prvProcessReceivedCommands+0x40>)
 8005576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557a:	bf00      	nop
 800557c:	080055a5 	.word	0x080055a5
 8005580:	080055a5 	.word	0x080055a5
 8005584:	080055a5 	.word	0x080055a5
 8005588:	08005619 	.word	0x08005619
 800558c:	0800562d 	.word	0x0800562d
 8005590:	08005677 	.word	0x08005677
 8005594:	080055a5 	.word	0x080055a5
 8005598:	080055a5 	.word	0x080055a5
 800559c:	08005619 	.word	0x08005619
 80055a0:	0800562d 	.word	0x0800562d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80055aa:	f043 0301 	orr.w	r3, r3, #1
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	18d1      	adds	r1, r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a3a      	ldr	r2, [r7, #32]
 80055c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055c4:	f7ff ff78 	bl	80054b8 <prvInsertTimerInActiveList>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d069      	beq.n	80056a2 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d05e      	beq.n	80056a2 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	441a      	add	r2, r3
 80055ec:	2300      	movs	r3, #0
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	2300      	movs	r3, #0
 80055f2:	2100      	movs	r1, #0
 80055f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055f6:	f7ff fe21 	bl	800523c <xTimerGenericCommand>
 80055fa:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d14f      	bne.n	80056a2 <prvProcessReceivedCommands+0x166>
	__asm volatile
 8005602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005606:	f383 8811 	msr	BASEPRI, r3
 800560a:	f3bf 8f6f 	isb	sy
 800560e:	f3bf 8f4f 	dsb	sy
 8005612:	61bb      	str	r3, [r7, #24]
}
 8005614:	bf00      	nop
 8005616:	e7fe      	b.n	8005616 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	b2da      	uxtb	r2, r3
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800562a:	e03a      	b.n	80056a2 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005632:	f043 0301 	orr.w	r3, r3, #1
 8005636:	b2da      	uxtb	r2, r3
 8005638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005642:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10a      	bne.n	8005662 <prvProcessReceivedCommands+0x126>
	__asm volatile
 800564c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005650:	f383 8811 	msr	BASEPRI, r3
 8005654:	f3bf 8f6f 	isb	sy
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	617b      	str	r3, [r7, #20]
}
 800565e:	bf00      	nop
 8005660:	e7fe      	b.n	8005660 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	699a      	ldr	r2, [r3, #24]
 8005666:	6a3b      	ldr	r3, [r7, #32]
 8005668:	18d1      	adds	r1, r2, r3
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	6a3a      	ldr	r2, [r7, #32]
 800566e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005670:	f7ff ff22 	bl	80054b8 <prvInsertTimerInActiveList>
					break;
 8005674:	e015      	b.n	80056a2 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005678:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d103      	bne.n	800568c <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8005684:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005686:	f000 fbdb 	bl	8005e40 <vPortFree>
 800568a:	e00a      	b.n	80056a2 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800568c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005692:	f023 0301 	bic.w	r3, r3, #1
 8005696:	b2da      	uxtb	r2, r3
 8005698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800569e:	e000      	b.n	80056a2 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80056a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056a2:	4b08      	ldr	r3, [pc, #32]	; (80056c4 <prvProcessReceivedCommands+0x188>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f107 0108 	add.w	r1, r7, #8
 80056aa:	2200      	movs	r2, #0
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7fe fab7 	bl	8003c20 <xQueueReceive>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f47f af45 	bne.w	8005544 <prvProcessReceivedCommands+0x8>
	}
}
 80056ba:	bf00      	nop
 80056bc:	bf00      	nop
 80056be:	3728      	adds	r7, #40	; 0x28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	20000a40 	.word	0x20000a40

080056c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b088      	sub	sp, #32
 80056cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80056ce:	e048      	b.n	8005762 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80056d0:	4b2d      	ldr	r3, [pc, #180]	; (8005788 <prvSwitchTimerLists+0xc0>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056da:	4b2b      	ldr	r3, [pc, #172]	; (8005788 <prvSwitchTimerLists+0xc0>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	3304      	adds	r3, #4
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7fd ffd5 	bl	8003698 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b00      	cmp	r3, #0
 8005702:	d02e      	beq.n	8005762 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4413      	add	r3, r2
 800570c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	429a      	cmp	r2, r3
 8005714:	d90e      	bls.n	8005734 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005722:	4b19      	ldr	r3, [pc, #100]	; (8005788 <prvSwitchTimerLists+0xc0>)
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	3304      	adds	r3, #4
 800572a:	4619      	mov	r1, r3
 800572c:	4610      	mov	r0, r2
 800572e:	f7fd ff7a 	bl	8003626 <vListInsert>
 8005732:	e016      	b.n	8005762 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005734:	2300      	movs	r3, #0
 8005736:	9300      	str	r3, [sp, #0]
 8005738:	2300      	movs	r3, #0
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	2100      	movs	r1, #0
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f7ff fd7c 	bl	800523c <xTimerGenericCommand>
 8005744:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10a      	bne.n	8005762 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800574c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	603b      	str	r3, [r7, #0]
}
 800575e:	bf00      	nop
 8005760:	e7fe      	b.n	8005760 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005762:	4b09      	ldr	r3, [pc, #36]	; (8005788 <prvSwitchTimerLists+0xc0>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1b1      	bne.n	80056d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800576c:	4b06      	ldr	r3, [pc, #24]	; (8005788 <prvSwitchTimerLists+0xc0>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005772:	4b06      	ldr	r3, [pc, #24]	; (800578c <prvSwitchTimerLists+0xc4>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a04      	ldr	r2, [pc, #16]	; (8005788 <prvSwitchTimerLists+0xc0>)
 8005778:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800577a:	4a04      	ldr	r2, [pc, #16]	; (800578c <prvSwitchTimerLists+0xc4>)
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	6013      	str	r3, [r2, #0]
}
 8005780:	bf00      	nop
 8005782:	3718      	adds	r7, #24
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	20000a38 	.word	0x20000a38
 800578c:	20000a3c 	.word	0x20000a3c

08005790 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005796:	f000 f965 	bl	8005a64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800579a:	4b15      	ldr	r3, [pc, #84]	; (80057f0 <prvCheckForValidListAndQueue+0x60>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d120      	bne.n	80057e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80057a2:	4814      	ldr	r0, [pc, #80]	; (80057f4 <prvCheckForValidListAndQueue+0x64>)
 80057a4:	f7fd feee 	bl	8003584 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80057a8:	4813      	ldr	r0, [pc, #76]	; (80057f8 <prvCheckForValidListAndQueue+0x68>)
 80057aa:	f7fd feeb 	bl	8003584 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80057ae:	4b13      	ldr	r3, [pc, #76]	; (80057fc <prvCheckForValidListAndQueue+0x6c>)
 80057b0:	4a10      	ldr	r2, [pc, #64]	; (80057f4 <prvCheckForValidListAndQueue+0x64>)
 80057b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80057b4:	4b12      	ldr	r3, [pc, #72]	; (8005800 <prvCheckForValidListAndQueue+0x70>)
 80057b6:	4a10      	ldr	r2, [pc, #64]	; (80057f8 <prvCheckForValidListAndQueue+0x68>)
 80057b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80057ba:	2300      	movs	r3, #0
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	4b11      	ldr	r3, [pc, #68]	; (8005804 <prvCheckForValidListAndQueue+0x74>)
 80057c0:	4a11      	ldr	r2, [pc, #68]	; (8005808 <prvCheckForValidListAndQueue+0x78>)
 80057c2:	210c      	movs	r1, #12
 80057c4:	200a      	movs	r0, #10
 80057c6:	f7fd fff9 	bl	80037bc <xQueueGenericCreateStatic>
 80057ca:	4603      	mov	r3, r0
 80057cc:	4a08      	ldr	r2, [pc, #32]	; (80057f0 <prvCheckForValidListAndQueue+0x60>)
 80057ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80057d0:	4b07      	ldr	r3, [pc, #28]	; (80057f0 <prvCheckForValidListAndQueue+0x60>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d005      	beq.n	80057e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80057d8:	4b05      	ldr	r3, [pc, #20]	; (80057f0 <prvCheckForValidListAndQueue+0x60>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	490b      	ldr	r1, [pc, #44]	; (800580c <prvCheckForValidListAndQueue+0x7c>)
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fe fc0e 	bl	8004000 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80057e4:	f000 f96e 	bl	8005ac4 <vPortExitCritical>
}
 80057e8:	bf00      	nop
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20000a40 	.word	0x20000a40
 80057f4:	20000a10 	.word	0x20000a10
 80057f8:	20000a24 	.word	0x20000a24
 80057fc:	20000a38 	.word	0x20000a38
 8005800:	20000a3c 	.word	0x20000a3c
 8005804:	20000ac4 	.word	0x20000ac4
 8005808:	20000a4c 	.word	0x20000a4c
 800580c:	080071b0 	.word	0x080071b0

08005810 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	3b04      	subs	r3, #4
 8005820:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005828:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	3b04      	subs	r3, #4
 800582e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	f023 0201 	bic.w	r2, r3, #1
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	3b04      	subs	r3, #4
 800583e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005840:	4a0c      	ldr	r2, [pc, #48]	; (8005874 <pxPortInitialiseStack+0x64>)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	3b14      	subs	r3, #20
 800584a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	3b04      	subs	r3, #4
 8005856:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f06f 0202 	mvn.w	r2, #2
 800585e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	3b20      	subs	r3, #32
 8005864:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005866:	68fb      	ldr	r3, [r7, #12]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	08005879 	.word	0x08005879

08005878 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005882:	4b12      	ldr	r3, [pc, #72]	; (80058cc <prvTaskExitError+0x54>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588a:	d00a      	beq.n	80058a2 <prvTaskExitError+0x2a>
	__asm volatile
 800588c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005890:	f383 8811 	msr	BASEPRI, r3
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	f3bf 8f4f 	dsb	sy
 800589c:	60fb      	str	r3, [r7, #12]
}
 800589e:	bf00      	nop
 80058a0:	e7fe      	b.n	80058a0 <prvTaskExitError+0x28>
	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	60bb      	str	r3, [r7, #8]
}
 80058b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80058b6:	bf00      	nop
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d0fc      	beq.n	80058b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80058be:	bf00      	nop
 80058c0:	bf00      	nop
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	2000000c 	.word	0x2000000c

080058d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80058d0:	4b07      	ldr	r3, [pc, #28]	; (80058f0 <pxCurrentTCBConst2>)
 80058d2:	6819      	ldr	r1, [r3, #0]
 80058d4:	6808      	ldr	r0, [r1, #0]
 80058d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058da:	f380 8809 	msr	PSP, r0
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f04f 0000 	mov.w	r0, #0
 80058e6:	f380 8811 	msr	BASEPRI, r0
 80058ea:	4770      	bx	lr
 80058ec:	f3af 8000 	nop.w

080058f0 <pxCurrentTCBConst2>:
 80058f0:	200008e4 	.word	0x200008e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80058f4:	bf00      	nop
 80058f6:	bf00      	nop

080058f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80058f8:	4808      	ldr	r0, [pc, #32]	; (800591c <prvPortStartFirstTask+0x24>)
 80058fa:	6800      	ldr	r0, [r0, #0]
 80058fc:	6800      	ldr	r0, [r0, #0]
 80058fe:	f380 8808 	msr	MSP, r0
 8005902:	f04f 0000 	mov.w	r0, #0
 8005906:	f380 8814 	msr	CONTROL, r0
 800590a:	b662      	cpsie	i
 800590c:	b661      	cpsie	f
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	f3bf 8f6f 	isb	sy
 8005916:	df00      	svc	0
 8005918:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800591a:	bf00      	nop
 800591c:	e000ed08 	.word	0xe000ed08

08005920 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005926:	4b46      	ldr	r3, [pc, #280]	; (8005a40 <xPortStartScheduler+0x120>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a46      	ldr	r2, [pc, #280]	; (8005a44 <xPortStartScheduler+0x124>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10a      	bne.n	8005946 <xPortStartScheduler+0x26>
	__asm volatile
 8005930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005934:	f383 8811 	msr	BASEPRI, r3
 8005938:	f3bf 8f6f 	isb	sy
 800593c:	f3bf 8f4f 	dsb	sy
 8005940:	613b      	str	r3, [r7, #16]
}
 8005942:	bf00      	nop
 8005944:	e7fe      	b.n	8005944 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005946:	4b3e      	ldr	r3, [pc, #248]	; (8005a40 <xPortStartScheduler+0x120>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a3f      	ldr	r2, [pc, #252]	; (8005a48 <xPortStartScheduler+0x128>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d10a      	bne.n	8005966 <xPortStartScheduler+0x46>
	__asm volatile
 8005950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005954:	f383 8811 	msr	BASEPRI, r3
 8005958:	f3bf 8f6f 	isb	sy
 800595c:	f3bf 8f4f 	dsb	sy
 8005960:	60fb      	str	r3, [r7, #12]
}
 8005962:	bf00      	nop
 8005964:	e7fe      	b.n	8005964 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005966:	4b39      	ldr	r3, [pc, #228]	; (8005a4c <xPortStartScheduler+0x12c>)
 8005968:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	22ff      	movs	r2, #255	; 0xff
 8005976:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	b2db      	uxtb	r3, r3
 800597e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005980:	78fb      	ldrb	r3, [r7, #3]
 8005982:	b2db      	uxtb	r3, r3
 8005984:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005988:	b2da      	uxtb	r2, r3
 800598a:	4b31      	ldr	r3, [pc, #196]	; (8005a50 <xPortStartScheduler+0x130>)
 800598c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800598e:	4b31      	ldr	r3, [pc, #196]	; (8005a54 <xPortStartScheduler+0x134>)
 8005990:	2207      	movs	r2, #7
 8005992:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005994:	e009      	b.n	80059aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005996:	4b2f      	ldr	r3, [pc, #188]	; (8005a54 <xPortStartScheduler+0x134>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3b01      	subs	r3, #1
 800599c:	4a2d      	ldr	r2, [pc, #180]	; (8005a54 <xPortStartScheduler+0x134>)
 800599e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80059a0:	78fb      	ldrb	r3, [r7, #3]
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059aa:	78fb      	ldrb	r3, [r7, #3]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b2:	2b80      	cmp	r3, #128	; 0x80
 80059b4:	d0ef      	beq.n	8005996 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80059b6:	4b27      	ldr	r3, [pc, #156]	; (8005a54 <xPortStartScheduler+0x134>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f1c3 0307 	rsb	r3, r3, #7
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d00a      	beq.n	80059d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80059c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c6:	f383 8811 	msr	BASEPRI, r3
 80059ca:	f3bf 8f6f 	isb	sy
 80059ce:	f3bf 8f4f 	dsb	sy
 80059d2:	60bb      	str	r3, [r7, #8]
}
 80059d4:	bf00      	nop
 80059d6:	e7fe      	b.n	80059d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80059d8:	4b1e      	ldr	r3, [pc, #120]	; (8005a54 <xPortStartScheduler+0x134>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	021b      	lsls	r3, r3, #8
 80059de:	4a1d      	ldr	r2, [pc, #116]	; (8005a54 <xPortStartScheduler+0x134>)
 80059e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80059e2:	4b1c      	ldr	r3, [pc, #112]	; (8005a54 <xPortStartScheduler+0x134>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80059ea:	4a1a      	ldr	r2, [pc, #104]	; (8005a54 <xPortStartScheduler+0x134>)
 80059ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80059f6:	4b18      	ldr	r3, [pc, #96]	; (8005a58 <xPortStartScheduler+0x138>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a17      	ldr	r2, [pc, #92]	; (8005a58 <xPortStartScheduler+0x138>)
 80059fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a02:	4b15      	ldr	r3, [pc, #84]	; (8005a58 <xPortStartScheduler+0x138>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a14      	ldr	r2, [pc, #80]	; (8005a58 <xPortStartScheduler+0x138>)
 8005a08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005a0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a0e:	f000 f8dd 	bl	8005bcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a12:	4b12      	ldr	r3, [pc, #72]	; (8005a5c <xPortStartScheduler+0x13c>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005a18:	f000 f8fc 	bl	8005c14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005a1c:	4b10      	ldr	r3, [pc, #64]	; (8005a60 <xPortStartScheduler+0x140>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a0f      	ldr	r2, [pc, #60]	; (8005a60 <xPortStartScheduler+0x140>)
 8005a22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005a26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a28:	f7ff ff66 	bl	80058f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a2c:	f7fe ffa8 	bl	8004980 <vTaskSwitchContext>
	prvTaskExitError();
 8005a30:	f7ff ff22 	bl	8005878 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	e000ed00 	.word	0xe000ed00
 8005a44:	410fc271 	.word	0x410fc271
 8005a48:	410fc270 	.word	0x410fc270
 8005a4c:	e000e400 	.word	0xe000e400
 8005a50:	20000b0c 	.word	0x20000b0c
 8005a54:	20000b10 	.word	0x20000b10
 8005a58:	e000ed20 	.word	0xe000ed20
 8005a5c:	2000000c 	.word	0x2000000c
 8005a60:	e000ef34 	.word	0xe000ef34

08005a64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	607b      	str	r3, [r7, #4]
}
 8005a7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005a7e:	4b0f      	ldr	r3, [pc, #60]	; (8005abc <vPortEnterCritical+0x58>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	4a0d      	ldr	r2, [pc, #52]	; (8005abc <vPortEnterCritical+0x58>)
 8005a86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005a88:	4b0c      	ldr	r3, [pc, #48]	; (8005abc <vPortEnterCritical+0x58>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d10f      	bne.n	8005ab0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a90:	4b0b      	ldr	r3, [pc, #44]	; (8005ac0 <vPortEnterCritical+0x5c>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00a      	beq.n	8005ab0 <vPortEnterCritical+0x4c>
	__asm volatile
 8005a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a9e:	f383 8811 	msr	BASEPRI, r3
 8005aa2:	f3bf 8f6f 	isb	sy
 8005aa6:	f3bf 8f4f 	dsb	sy
 8005aaa:	603b      	str	r3, [r7, #0]
}
 8005aac:	bf00      	nop
 8005aae:	e7fe      	b.n	8005aae <vPortEnterCritical+0x4a>
	}
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	2000000c 	.word	0x2000000c
 8005ac0:	e000ed04 	.word	0xe000ed04

08005ac4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005aca:	4b12      	ldr	r3, [pc, #72]	; (8005b14 <vPortExitCritical+0x50>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10a      	bne.n	8005ae8 <vPortExitCritical+0x24>
	__asm volatile
 8005ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	607b      	str	r3, [r7, #4]
}
 8005ae4:	bf00      	nop
 8005ae6:	e7fe      	b.n	8005ae6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005ae8:	4b0a      	ldr	r3, [pc, #40]	; (8005b14 <vPortExitCritical+0x50>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	3b01      	subs	r3, #1
 8005aee:	4a09      	ldr	r2, [pc, #36]	; (8005b14 <vPortExitCritical+0x50>)
 8005af0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005af2:	4b08      	ldr	r3, [pc, #32]	; (8005b14 <vPortExitCritical+0x50>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d105      	bne.n	8005b06 <vPortExitCritical+0x42>
 8005afa:	2300      	movs	r3, #0
 8005afc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	f383 8811 	msr	BASEPRI, r3
}
 8005b04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	2000000c 	.word	0x2000000c
	...

08005b20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b20:	f3ef 8009 	mrs	r0, PSP
 8005b24:	f3bf 8f6f 	isb	sy
 8005b28:	4b15      	ldr	r3, [pc, #84]	; (8005b80 <pxCurrentTCBConst>)
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	f01e 0f10 	tst.w	lr, #16
 8005b30:	bf08      	it	eq
 8005b32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005b36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3a:	6010      	str	r0, [r2, #0]
 8005b3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005b40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005b44:	f380 8811 	msr	BASEPRI, r0
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	f3bf 8f6f 	isb	sy
 8005b50:	f7fe ff16 	bl	8004980 <vTaskSwitchContext>
 8005b54:	f04f 0000 	mov.w	r0, #0
 8005b58:	f380 8811 	msr	BASEPRI, r0
 8005b5c:	bc09      	pop	{r0, r3}
 8005b5e:	6819      	ldr	r1, [r3, #0]
 8005b60:	6808      	ldr	r0, [r1, #0]
 8005b62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b66:	f01e 0f10 	tst.w	lr, #16
 8005b6a:	bf08      	it	eq
 8005b6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005b70:	f380 8809 	msr	PSP, r0
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	f3af 8000 	nop.w

08005b80 <pxCurrentTCBConst>:
 8005b80:	200008e4 	.word	0x200008e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop

08005b88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	607b      	str	r3, [r7, #4]
}
 8005ba0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ba2:	f7fe fe35 	bl	8004810 <xTaskIncrementTick>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005bac:	4b06      	ldr	r3, [pc, #24]	; (8005bc8 <SysTick_Handler+0x40>)
 8005bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	f383 8811 	msr	BASEPRI, r3
}
 8005bbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	e000ed04 	.word	0xe000ed04

08005bcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005bcc:	b480      	push	{r7}
 8005bce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005bd0:	4b0b      	ldr	r3, [pc, #44]	; (8005c00 <vPortSetupTimerInterrupt+0x34>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005bd6:	4b0b      	ldr	r3, [pc, #44]	; (8005c04 <vPortSetupTimerInterrupt+0x38>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bdc:	4b0a      	ldr	r3, [pc, #40]	; (8005c08 <vPortSetupTimerInterrupt+0x3c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a0a      	ldr	r2, [pc, #40]	; (8005c0c <vPortSetupTimerInterrupt+0x40>)
 8005be2:	fba2 2303 	umull	r2, r3, r2, r3
 8005be6:	099b      	lsrs	r3, r3, #6
 8005be8:	4a09      	ldr	r2, [pc, #36]	; (8005c10 <vPortSetupTimerInterrupt+0x44>)
 8005bea:	3b01      	subs	r3, #1
 8005bec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bee:	4b04      	ldr	r3, [pc, #16]	; (8005c00 <vPortSetupTimerInterrupt+0x34>)
 8005bf0:	2207      	movs	r2, #7
 8005bf2:	601a      	str	r2, [r3, #0]
}
 8005bf4:	bf00      	nop
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	e000e010 	.word	0xe000e010
 8005c04:	e000e018 	.word	0xe000e018
 8005c08:	20000000 	.word	0x20000000
 8005c0c:	10624dd3 	.word	0x10624dd3
 8005c10:	e000e014 	.word	0xe000e014

08005c14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005c14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005c24 <vPortEnableVFP+0x10>
 8005c18:	6801      	ldr	r1, [r0, #0]
 8005c1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005c1e:	6001      	str	r1, [r0, #0]
 8005c20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005c22:	bf00      	nop
 8005c24:	e000ed88 	.word	0xe000ed88

08005c28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005c2e:	f3ef 8305 	mrs	r3, IPSR
 8005c32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2b0f      	cmp	r3, #15
 8005c38:	d914      	bls.n	8005c64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c3a:	4a17      	ldr	r2, [pc, #92]	; (8005c98 <vPortValidateInterruptPriority+0x70>)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	4413      	add	r3, r2
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005c44:	4b15      	ldr	r3, [pc, #84]	; (8005c9c <vPortValidateInterruptPriority+0x74>)
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	7afa      	ldrb	r2, [r7, #11]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d20a      	bcs.n	8005c64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c52:	f383 8811 	msr	BASEPRI, r3
 8005c56:	f3bf 8f6f 	isb	sy
 8005c5a:	f3bf 8f4f 	dsb	sy
 8005c5e:	607b      	str	r3, [r7, #4]
}
 8005c60:	bf00      	nop
 8005c62:	e7fe      	b.n	8005c62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005c64:	4b0e      	ldr	r3, [pc, #56]	; (8005ca0 <vPortValidateInterruptPriority+0x78>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005c6c:	4b0d      	ldr	r3, [pc, #52]	; (8005ca4 <vPortValidateInterruptPriority+0x7c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d90a      	bls.n	8005c8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	603b      	str	r3, [r7, #0]
}
 8005c86:	bf00      	nop
 8005c88:	e7fe      	b.n	8005c88 <vPortValidateInterruptPriority+0x60>
	}
 8005c8a:	bf00      	nop
 8005c8c:	3714      	adds	r7, #20
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	e000e3f0 	.word	0xe000e3f0
 8005c9c:	20000b0c 	.word	0x20000b0c
 8005ca0:	e000ed0c 	.word	0xe000ed0c
 8005ca4:	20000b10 	.word	0x20000b10

08005ca8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	; 0x28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005cb4:	f7fe fce0 	bl	8004678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005cb8:	4b5b      	ldr	r3, [pc, #364]	; (8005e28 <pvPortMalloc+0x180>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d101      	bne.n	8005cc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005cc0:	f000 f920 	bl	8005f04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005cc4:	4b59      	ldr	r3, [pc, #356]	; (8005e2c <pvPortMalloc+0x184>)
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4013      	ands	r3, r2
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f040 8093 	bne.w	8005df8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d01d      	beq.n	8005d14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005cd8:	2208      	movs	r2, #8
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4413      	add	r3, r2
 8005cde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f003 0307 	and.w	r3, r3, #7
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d014      	beq.n	8005d14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f023 0307 	bic.w	r3, r3, #7
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00a      	beq.n	8005d14 <pvPortMalloc+0x6c>
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	617b      	str	r3, [r7, #20]
}
 8005d10:	bf00      	nop
 8005d12:	e7fe      	b.n	8005d12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d06e      	beq.n	8005df8 <pvPortMalloc+0x150>
 8005d1a:	4b45      	ldr	r3, [pc, #276]	; (8005e30 <pvPortMalloc+0x188>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d869      	bhi.n	8005df8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005d24:	4b43      	ldr	r3, [pc, #268]	; (8005e34 <pvPortMalloc+0x18c>)
 8005d26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005d28:	4b42      	ldr	r3, [pc, #264]	; (8005e34 <pvPortMalloc+0x18c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d2e:	e004      	b.n	8005d3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d903      	bls.n	8005d4c <pvPortMalloc+0xa4>
 8005d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1f1      	bne.n	8005d30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005d4c:	4b36      	ldr	r3, [pc, #216]	; (8005e28 <pvPortMalloc+0x180>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d050      	beq.n	8005df8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2208      	movs	r2, #8
 8005d5c:	4413      	add	r3, r2
 8005d5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	6a3b      	ldr	r3, [r7, #32]
 8005d66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	685a      	ldr	r2, [r3, #4]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	1ad2      	subs	r2, r2, r3
 8005d70:	2308      	movs	r3, #8
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d91f      	bls.n	8005db8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	f003 0307 	and.w	r3, r3, #7
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <pvPortMalloc+0xf8>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	613b      	str	r3, [r7, #16]
}
 8005d9c:	bf00      	nop
 8005d9e:	e7fe      	b.n	8005d9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	1ad2      	subs	r2, r2, r3
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005db2:	69b8      	ldr	r0, [r7, #24]
 8005db4:	f000 f908 	bl	8005fc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005db8:	4b1d      	ldr	r3, [pc, #116]	; (8005e30 <pvPortMalloc+0x188>)
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	4a1b      	ldr	r2, [pc, #108]	; (8005e30 <pvPortMalloc+0x188>)
 8005dc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005dc6:	4b1a      	ldr	r3, [pc, #104]	; (8005e30 <pvPortMalloc+0x188>)
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	4b1b      	ldr	r3, [pc, #108]	; (8005e38 <pvPortMalloc+0x190>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d203      	bcs.n	8005dda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005dd2:	4b17      	ldr	r3, [pc, #92]	; (8005e30 <pvPortMalloc+0x188>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a18      	ldr	r2, [pc, #96]	; (8005e38 <pvPortMalloc+0x190>)
 8005dd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	4b13      	ldr	r3, [pc, #76]	; (8005e2c <pvPortMalloc+0x184>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dea:	2200      	movs	r2, #0
 8005dec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005dee:	4b13      	ldr	r3, [pc, #76]	; (8005e3c <pvPortMalloc+0x194>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3301      	adds	r3, #1
 8005df4:	4a11      	ldr	r2, [pc, #68]	; (8005e3c <pvPortMalloc+0x194>)
 8005df6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005df8:	f7fe fc4c 	bl	8004694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00a      	beq.n	8005e1c <pvPortMalloc+0x174>
	__asm volatile
 8005e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0a:	f383 8811 	msr	BASEPRI, r3
 8005e0e:	f3bf 8f6f 	isb	sy
 8005e12:	f3bf 8f4f 	dsb	sy
 8005e16:	60fb      	str	r3, [r7, #12]
}
 8005e18:	bf00      	nop
 8005e1a:	e7fe      	b.n	8005e1a <pvPortMalloc+0x172>
	return pvReturn;
 8005e1c:	69fb      	ldr	r3, [r7, #28]
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3728      	adds	r7, #40	; 0x28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	2000471c 	.word	0x2000471c
 8005e2c:	20004730 	.word	0x20004730
 8005e30:	20004720 	.word	0x20004720
 8005e34:	20004714 	.word	0x20004714
 8005e38:	20004724 	.word	0x20004724
 8005e3c:	20004728 	.word	0x20004728

08005e40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d04d      	beq.n	8005eee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005e52:	2308      	movs	r3, #8
 8005e54:	425b      	negs	r3, r3
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	4413      	add	r3, r2
 8005e5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	4b24      	ldr	r3, [pc, #144]	; (8005ef8 <vPortFree+0xb8>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10a      	bne.n	8005e84 <vPortFree+0x44>
	__asm volatile
 8005e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e72:	f383 8811 	msr	BASEPRI, r3
 8005e76:	f3bf 8f6f 	isb	sy
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	60fb      	str	r3, [r7, #12]
}
 8005e80:	bf00      	nop
 8005e82:	e7fe      	b.n	8005e82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00a      	beq.n	8005ea2 <vPortFree+0x62>
	__asm volatile
 8005e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e90:	f383 8811 	msr	BASEPRI, r3
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	f3bf 8f4f 	dsb	sy
 8005e9c:	60bb      	str	r3, [r7, #8]
}
 8005e9e:	bf00      	nop
 8005ea0:	e7fe      	b.n	8005ea0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	4b14      	ldr	r3, [pc, #80]	; (8005ef8 <vPortFree+0xb8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d01e      	beq.n	8005eee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d11a      	bne.n	8005eee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	4b0e      	ldr	r3, [pc, #56]	; (8005ef8 <vPortFree+0xb8>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	401a      	ands	r2, r3
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005ec8:	f7fe fbd6 	bl	8004678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	4b0a      	ldr	r3, [pc, #40]	; (8005efc <vPortFree+0xbc>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	4a09      	ldr	r2, [pc, #36]	; (8005efc <vPortFree+0xbc>)
 8005ed8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005eda:	6938      	ldr	r0, [r7, #16]
 8005edc:	f000 f874 	bl	8005fc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ee0:	4b07      	ldr	r3, [pc, #28]	; (8005f00 <vPortFree+0xc0>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	4a06      	ldr	r2, [pc, #24]	; (8005f00 <vPortFree+0xc0>)
 8005ee8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005eea:	f7fe fbd3 	bl	8004694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005eee:	bf00      	nop
 8005ef0:	3718      	adds	r7, #24
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20004730 	.word	0x20004730
 8005efc:	20004720 	.word	0x20004720
 8005f00:	2000472c 	.word	0x2000472c

08005f04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005f04:	b480      	push	{r7}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005f0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005f10:	4b27      	ldr	r3, [pc, #156]	; (8005fb0 <prvHeapInit+0xac>)
 8005f12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f003 0307 	and.w	r3, r3, #7
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00c      	beq.n	8005f38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	3307      	adds	r3, #7
 8005f22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 0307 	bic.w	r3, r3, #7
 8005f2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	4a1f      	ldr	r2, [pc, #124]	; (8005fb0 <prvHeapInit+0xac>)
 8005f34:	4413      	add	r3, r2
 8005f36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f3c:	4a1d      	ldr	r2, [pc, #116]	; (8005fb4 <prvHeapInit+0xb0>)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005f42:	4b1c      	ldr	r3, [pc, #112]	; (8005fb4 <prvHeapInit+0xb0>)
 8005f44:	2200      	movs	r2, #0
 8005f46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005f50:	2208      	movs	r2, #8
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	1a9b      	subs	r3, r3, r2
 8005f56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f023 0307 	bic.w	r3, r3, #7
 8005f5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	4a15      	ldr	r2, [pc, #84]	; (8005fb8 <prvHeapInit+0xb4>)
 8005f64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005f66:	4b14      	ldr	r3, [pc, #80]	; (8005fb8 <prvHeapInit+0xb4>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005f6e:	4b12      	ldr	r3, [pc, #72]	; (8005fb8 <prvHeapInit+0xb4>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2200      	movs	r2, #0
 8005f74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	1ad2      	subs	r2, r2, r3
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005f84:	4b0c      	ldr	r3, [pc, #48]	; (8005fb8 <prvHeapInit+0xb4>)
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	4a0a      	ldr	r2, [pc, #40]	; (8005fbc <prvHeapInit+0xb8>)
 8005f92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	4a09      	ldr	r2, [pc, #36]	; (8005fc0 <prvHeapInit+0xbc>)
 8005f9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f9c:	4b09      	ldr	r3, [pc, #36]	; (8005fc4 <prvHeapInit+0xc0>)
 8005f9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005fa2:	601a      	str	r2, [r3, #0]
}
 8005fa4:	bf00      	nop
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	20000b14 	.word	0x20000b14
 8005fb4:	20004714 	.word	0x20004714
 8005fb8:	2000471c 	.word	0x2000471c
 8005fbc:	20004724 	.word	0x20004724
 8005fc0:	20004720 	.word	0x20004720
 8005fc4:	20004730 	.word	0x20004730

08005fc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005fd0:	4b28      	ldr	r3, [pc, #160]	; (8006074 <prvInsertBlockIntoFreeList+0xac>)
 8005fd2:	60fb      	str	r3, [r7, #12]
 8005fd4:	e002      	b.n	8005fdc <prvInsertBlockIntoFreeList+0x14>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d8f7      	bhi.n	8005fd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d108      	bne.n	800600a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	441a      	add	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	441a      	add	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	429a      	cmp	r2, r3
 800601c:	d118      	bne.n	8006050 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	4b15      	ldr	r3, [pc, #84]	; (8006078 <prvInsertBlockIntoFreeList+0xb0>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d00d      	beq.n	8006046 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685a      	ldr	r2, [r3, #4]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	441a      	add	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	e008      	b.n	8006058 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006046:	4b0c      	ldr	r3, [pc, #48]	; (8006078 <prvInsertBlockIntoFreeList+0xb0>)
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	e003      	b.n	8006058 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	429a      	cmp	r2, r3
 800605e:	d002      	beq.n	8006066 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006066:	bf00      	nop
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	20004714 	.word	0x20004714
 8006078:	2000471c 	.word	0x2000471c

0800607c <__errno>:
 800607c:	4b01      	ldr	r3, [pc, #4]	; (8006084 <__errno+0x8>)
 800607e:	6818      	ldr	r0, [r3, #0]
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	20000010 	.word	0x20000010

08006088 <std>:
 8006088:	2300      	movs	r3, #0
 800608a:	b510      	push	{r4, lr}
 800608c:	4604      	mov	r4, r0
 800608e:	e9c0 3300 	strd	r3, r3, [r0]
 8006092:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006096:	6083      	str	r3, [r0, #8]
 8006098:	8181      	strh	r1, [r0, #12]
 800609a:	6643      	str	r3, [r0, #100]	; 0x64
 800609c:	81c2      	strh	r2, [r0, #14]
 800609e:	6183      	str	r3, [r0, #24]
 80060a0:	4619      	mov	r1, r3
 80060a2:	2208      	movs	r2, #8
 80060a4:	305c      	adds	r0, #92	; 0x5c
 80060a6:	f000 f91a 	bl	80062de <memset>
 80060aa:	4b05      	ldr	r3, [pc, #20]	; (80060c0 <std+0x38>)
 80060ac:	6263      	str	r3, [r4, #36]	; 0x24
 80060ae:	4b05      	ldr	r3, [pc, #20]	; (80060c4 <std+0x3c>)
 80060b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80060b2:	4b05      	ldr	r3, [pc, #20]	; (80060c8 <std+0x40>)
 80060b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80060b6:	4b05      	ldr	r3, [pc, #20]	; (80060cc <std+0x44>)
 80060b8:	6224      	str	r4, [r4, #32]
 80060ba:	6323      	str	r3, [r4, #48]	; 0x30
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	bf00      	nop
 80060c0:	0800653d 	.word	0x0800653d
 80060c4:	0800655f 	.word	0x0800655f
 80060c8:	08006597 	.word	0x08006597
 80060cc:	080065bb 	.word	0x080065bb

080060d0 <_cleanup_r>:
 80060d0:	4901      	ldr	r1, [pc, #4]	; (80060d8 <_cleanup_r+0x8>)
 80060d2:	f000 b8af 	b.w	8006234 <_fwalk_reent>
 80060d6:	bf00      	nop
 80060d8:	08006715 	.word	0x08006715

080060dc <__sfmoreglue>:
 80060dc:	b570      	push	{r4, r5, r6, lr}
 80060de:	2268      	movs	r2, #104	; 0x68
 80060e0:	1e4d      	subs	r5, r1, #1
 80060e2:	4355      	muls	r5, r2
 80060e4:	460e      	mov	r6, r1
 80060e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80060ea:	f000 f921 	bl	8006330 <_malloc_r>
 80060ee:	4604      	mov	r4, r0
 80060f0:	b140      	cbz	r0, 8006104 <__sfmoreglue+0x28>
 80060f2:	2100      	movs	r1, #0
 80060f4:	e9c0 1600 	strd	r1, r6, [r0]
 80060f8:	300c      	adds	r0, #12
 80060fa:	60a0      	str	r0, [r4, #8]
 80060fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006100:	f000 f8ed 	bl	80062de <memset>
 8006104:	4620      	mov	r0, r4
 8006106:	bd70      	pop	{r4, r5, r6, pc}

08006108 <__sfp_lock_acquire>:
 8006108:	4801      	ldr	r0, [pc, #4]	; (8006110 <__sfp_lock_acquire+0x8>)
 800610a:	f000 b8d8 	b.w	80062be <__retarget_lock_acquire_recursive>
 800610e:	bf00      	nop
 8006110:	20004735 	.word	0x20004735

08006114 <__sfp_lock_release>:
 8006114:	4801      	ldr	r0, [pc, #4]	; (800611c <__sfp_lock_release+0x8>)
 8006116:	f000 b8d3 	b.w	80062c0 <__retarget_lock_release_recursive>
 800611a:	bf00      	nop
 800611c:	20004735 	.word	0x20004735

08006120 <__sinit_lock_acquire>:
 8006120:	4801      	ldr	r0, [pc, #4]	; (8006128 <__sinit_lock_acquire+0x8>)
 8006122:	f000 b8cc 	b.w	80062be <__retarget_lock_acquire_recursive>
 8006126:	bf00      	nop
 8006128:	20004736 	.word	0x20004736

0800612c <__sinit_lock_release>:
 800612c:	4801      	ldr	r0, [pc, #4]	; (8006134 <__sinit_lock_release+0x8>)
 800612e:	f000 b8c7 	b.w	80062c0 <__retarget_lock_release_recursive>
 8006132:	bf00      	nop
 8006134:	20004736 	.word	0x20004736

08006138 <__sinit>:
 8006138:	b510      	push	{r4, lr}
 800613a:	4604      	mov	r4, r0
 800613c:	f7ff fff0 	bl	8006120 <__sinit_lock_acquire>
 8006140:	69a3      	ldr	r3, [r4, #24]
 8006142:	b11b      	cbz	r3, 800614c <__sinit+0x14>
 8006144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006148:	f7ff bff0 	b.w	800612c <__sinit_lock_release>
 800614c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006150:	6523      	str	r3, [r4, #80]	; 0x50
 8006152:	4b13      	ldr	r3, [pc, #76]	; (80061a0 <__sinit+0x68>)
 8006154:	4a13      	ldr	r2, [pc, #76]	; (80061a4 <__sinit+0x6c>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	62a2      	str	r2, [r4, #40]	; 0x28
 800615a:	42a3      	cmp	r3, r4
 800615c:	bf04      	itt	eq
 800615e:	2301      	moveq	r3, #1
 8006160:	61a3      	streq	r3, [r4, #24]
 8006162:	4620      	mov	r0, r4
 8006164:	f000 f820 	bl	80061a8 <__sfp>
 8006168:	6060      	str	r0, [r4, #4]
 800616a:	4620      	mov	r0, r4
 800616c:	f000 f81c 	bl	80061a8 <__sfp>
 8006170:	60a0      	str	r0, [r4, #8]
 8006172:	4620      	mov	r0, r4
 8006174:	f000 f818 	bl	80061a8 <__sfp>
 8006178:	2200      	movs	r2, #0
 800617a:	60e0      	str	r0, [r4, #12]
 800617c:	2104      	movs	r1, #4
 800617e:	6860      	ldr	r0, [r4, #4]
 8006180:	f7ff ff82 	bl	8006088 <std>
 8006184:	68a0      	ldr	r0, [r4, #8]
 8006186:	2201      	movs	r2, #1
 8006188:	2109      	movs	r1, #9
 800618a:	f7ff ff7d 	bl	8006088 <std>
 800618e:	68e0      	ldr	r0, [r4, #12]
 8006190:	2202      	movs	r2, #2
 8006192:	2112      	movs	r1, #18
 8006194:	f7ff ff78 	bl	8006088 <std>
 8006198:	2301      	movs	r3, #1
 800619a:	61a3      	str	r3, [r4, #24]
 800619c:	e7d2      	b.n	8006144 <__sinit+0xc>
 800619e:	bf00      	nop
 80061a0:	08007230 	.word	0x08007230
 80061a4:	080060d1 	.word	0x080060d1

080061a8 <__sfp>:
 80061a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061aa:	4607      	mov	r7, r0
 80061ac:	f7ff ffac 	bl	8006108 <__sfp_lock_acquire>
 80061b0:	4b1e      	ldr	r3, [pc, #120]	; (800622c <__sfp+0x84>)
 80061b2:	681e      	ldr	r6, [r3, #0]
 80061b4:	69b3      	ldr	r3, [r6, #24]
 80061b6:	b913      	cbnz	r3, 80061be <__sfp+0x16>
 80061b8:	4630      	mov	r0, r6
 80061ba:	f7ff ffbd 	bl	8006138 <__sinit>
 80061be:	3648      	adds	r6, #72	; 0x48
 80061c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80061c4:	3b01      	subs	r3, #1
 80061c6:	d503      	bpl.n	80061d0 <__sfp+0x28>
 80061c8:	6833      	ldr	r3, [r6, #0]
 80061ca:	b30b      	cbz	r3, 8006210 <__sfp+0x68>
 80061cc:	6836      	ldr	r6, [r6, #0]
 80061ce:	e7f7      	b.n	80061c0 <__sfp+0x18>
 80061d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80061d4:	b9d5      	cbnz	r5, 800620c <__sfp+0x64>
 80061d6:	4b16      	ldr	r3, [pc, #88]	; (8006230 <__sfp+0x88>)
 80061d8:	60e3      	str	r3, [r4, #12]
 80061da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80061de:	6665      	str	r5, [r4, #100]	; 0x64
 80061e0:	f000 f86c 	bl	80062bc <__retarget_lock_init_recursive>
 80061e4:	f7ff ff96 	bl	8006114 <__sfp_lock_release>
 80061e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80061ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80061f0:	6025      	str	r5, [r4, #0]
 80061f2:	61a5      	str	r5, [r4, #24]
 80061f4:	2208      	movs	r2, #8
 80061f6:	4629      	mov	r1, r5
 80061f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80061fc:	f000 f86f 	bl	80062de <memset>
 8006200:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006204:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006208:	4620      	mov	r0, r4
 800620a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800620c:	3468      	adds	r4, #104	; 0x68
 800620e:	e7d9      	b.n	80061c4 <__sfp+0x1c>
 8006210:	2104      	movs	r1, #4
 8006212:	4638      	mov	r0, r7
 8006214:	f7ff ff62 	bl	80060dc <__sfmoreglue>
 8006218:	4604      	mov	r4, r0
 800621a:	6030      	str	r0, [r6, #0]
 800621c:	2800      	cmp	r0, #0
 800621e:	d1d5      	bne.n	80061cc <__sfp+0x24>
 8006220:	f7ff ff78 	bl	8006114 <__sfp_lock_release>
 8006224:	230c      	movs	r3, #12
 8006226:	603b      	str	r3, [r7, #0]
 8006228:	e7ee      	b.n	8006208 <__sfp+0x60>
 800622a:	bf00      	nop
 800622c:	08007230 	.word	0x08007230
 8006230:	ffff0001 	.word	0xffff0001

08006234 <_fwalk_reent>:
 8006234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006238:	4606      	mov	r6, r0
 800623a:	4688      	mov	r8, r1
 800623c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006240:	2700      	movs	r7, #0
 8006242:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006246:	f1b9 0901 	subs.w	r9, r9, #1
 800624a:	d505      	bpl.n	8006258 <_fwalk_reent+0x24>
 800624c:	6824      	ldr	r4, [r4, #0]
 800624e:	2c00      	cmp	r4, #0
 8006250:	d1f7      	bne.n	8006242 <_fwalk_reent+0xe>
 8006252:	4638      	mov	r0, r7
 8006254:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006258:	89ab      	ldrh	r3, [r5, #12]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d907      	bls.n	800626e <_fwalk_reent+0x3a>
 800625e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006262:	3301      	adds	r3, #1
 8006264:	d003      	beq.n	800626e <_fwalk_reent+0x3a>
 8006266:	4629      	mov	r1, r5
 8006268:	4630      	mov	r0, r6
 800626a:	47c0      	blx	r8
 800626c:	4307      	orrs	r7, r0
 800626e:	3568      	adds	r5, #104	; 0x68
 8006270:	e7e9      	b.n	8006246 <_fwalk_reent+0x12>
	...

08006274 <__libc_init_array>:
 8006274:	b570      	push	{r4, r5, r6, lr}
 8006276:	4d0d      	ldr	r5, [pc, #52]	; (80062ac <__libc_init_array+0x38>)
 8006278:	4c0d      	ldr	r4, [pc, #52]	; (80062b0 <__libc_init_array+0x3c>)
 800627a:	1b64      	subs	r4, r4, r5
 800627c:	10a4      	asrs	r4, r4, #2
 800627e:	2600      	movs	r6, #0
 8006280:	42a6      	cmp	r6, r4
 8006282:	d109      	bne.n	8006298 <__libc_init_array+0x24>
 8006284:	4d0b      	ldr	r5, [pc, #44]	; (80062b4 <__libc_init_array+0x40>)
 8006286:	4c0c      	ldr	r4, [pc, #48]	; (80062b8 <__libc_init_array+0x44>)
 8006288:	f000 ff32 	bl	80070f0 <_init>
 800628c:	1b64      	subs	r4, r4, r5
 800628e:	10a4      	asrs	r4, r4, #2
 8006290:	2600      	movs	r6, #0
 8006292:	42a6      	cmp	r6, r4
 8006294:	d105      	bne.n	80062a2 <__libc_init_array+0x2e>
 8006296:	bd70      	pop	{r4, r5, r6, pc}
 8006298:	f855 3b04 	ldr.w	r3, [r5], #4
 800629c:	4798      	blx	r3
 800629e:	3601      	adds	r6, #1
 80062a0:	e7ee      	b.n	8006280 <__libc_init_array+0xc>
 80062a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80062a6:	4798      	blx	r3
 80062a8:	3601      	adds	r6, #1
 80062aa:	e7f2      	b.n	8006292 <__libc_init_array+0x1e>
 80062ac:	08007270 	.word	0x08007270
 80062b0:	08007270 	.word	0x08007270
 80062b4:	08007270 	.word	0x08007270
 80062b8:	08007274 	.word	0x08007274

080062bc <__retarget_lock_init_recursive>:
 80062bc:	4770      	bx	lr

080062be <__retarget_lock_acquire_recursive>:
 80062be:	4770      	bx	lr

080062c0 <__retarget_lock_release_recursive>:
 80062c0:	4770      	bx	lr

080062c2 <memcpy>:
 80062c2:	440a      	add	r2, r1
 80062c4:	4291      	cmp	r1, r2
 80062c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80062ca:	d100      	bne.n	80062ce <memcpy+0xc>
 80062cc:	4770      	bx	lr
 80062ce:	b510      	push	{r4, lr}
 80062d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062d8:	4291      	cmp	r1, r2
 80062da:	d1f9      	bne.n	80062d0 <memcpy+0xe>
 80062dc:	bd10      	pop	{r4, pc}

080062de <memset>:
 80062de:	4402      	add	r2, r0
 80062e0:	4603      	mov	r3, r0
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d100      	bne.n	80062e8 <memset+0xa>
 80062e6:	4770      	bx	lr
 80062e8:	f803 1b01 	strb.w	r1, [r3], #1
 80062ec:	e7f9      	b.n	80062e2 <memset+0x4>
	...

080062f0 <sbrk_aligned>:
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	4e0e      	ldr	r6, [pc, #56]	; (800632c <sbrk_aligned+0x3c>)
 80062f4:	460c      	mov	r4, r1
 80062f6:	6831      	ldr	r1, [r6, #0]
 80062f8:	4605      	mov	r5, r0
 80062fa:	b911      	cbnz	r1, 8006302 <sbrk_aligned+0x12>
 80062fc:	f000 f90e 	bl	800651c <_sbrk_r>
 8006300:	6030      	str	r0, [r6, #0]
 8006302:	4621      	mov	r1, r4
 8006304:	4628      	mov	r0, r5
 8006306:	f000 f909 	bl	800651c <_sbrk_r>
 800630a:	1c43      	adds	r3, r0, #1
 800630c:	d00a      	beq.n	8006324 <sbrk_aligned+0x34>
 800630e:	1cc4      	adds	r4, r0, #3
 8006310:	f024 0403 	bic.w	r4, r4, #3
 8006314:	42a0      	cmp	r0, r4
 8006316:	d007      	beq.n	8006328 <sbrk_aligned+0x38>
 8006318:	1a21      	subs	r1, r4, r0
 800631a:	4628      	mov	r0, r5
 800631c:	f000 f8fe 	bl	800651c <_sbrk_r>
 8006320:	3001      	adds	r0, #1
 8006322:	d101      	bne.n	8006328 <sbrk_aligned+0x38>
 8006324:	f04f 34ff 	mov.w	r4, #4294967295
 8006328:	4620      	mov	r0, r4
 800632a:	bd70      	pop	{r4, r5, r6, pc}
 800632c:	2000473c 	.word	0x2000473c

08006330 <_malloc_r>:
 8006330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006334:	1ccd      	adds	r5, r1, #3
 8006336:	f025 0503 	bic.w	r5, r5, #3
 800633a:	3508      	adds	r5, #8
 800633c:	2d0c      	cmp	r5, #12
 800633e:	bf38      	it	cc
 8006340:	250c      	movcc	r5, #12
 8006342:	2d00      	cmp	r5, #0
 8006344:	4607      	mov	r7, r0
 8006346:	db01      	blt.n	800634c <_malloc_r+0x1c>
 8006348:	42a9      	cmp	r1, r5
 800634a:	d905      	bls.n	8006358 <_malloc_r+0x28>
 800634c:	230c      	movs	r3, #12
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	2600      	movs	r6, #0
 8006352:	4630      	mov	r0, r6
 8006354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006358:	4e2e      	ldr	r6, [pc, #184]	; (8006414 <_malloc_r+0xe4>)
 800635a:	f000 fa29 	bl	80067b0 <__malloc_lock>
 800635e:	6833      	ldr	r3, [r6, #0]
 8006360:	461c      	mov	r4, r3
 8006362:	bb34      	cbnz	r4, 80063b2 <_malloc_r+0x82>
 8006364:	4629      	mov	r1, r5
 8006366:	4638      	mov	r0, r7
 8006368:	f7ff ffc2 	bl	80062f0 <sbrk_aligned>
 800636c:	1c43      	adds	r3, r0, #1
 800636e:	4604      	mov	r4, r0
 8006370:	d14d      	bne.n	800640e <_malloc_r+0xde>
 8006372:	6834      	ldr	r4, [r6, #0]
 8006374:	4626      	mov	r6, r4
 8006376:	2e00      	cmp	r6, #0
 8006378:	d140      	bne.n	80063fc <_malloc_r+0xcc>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	4631      	mov	r1, r6
 800637e:	4638      	mov	r0, r7
 8006380:	eb04 0803 	add.w	r8, r4, r3
 8006384:	f000 f8ca 	bl	800651c <_sbrk_r>
 8006388:	4580      	cmp	r8, r0
 800638a:	d13a      	bne.n	8006402 <_malloc_r+0xd2>
 800638c:	6821      	ldr	r1, [r4, #0]
 800638e:	3503      	adds	r5, #3
 8006390:	1a6d      	subs	r5, r5, r1
 8006392:	f025 0503 	bic.w	r5, r5, #3
 8006396:	3508      	adds	r5, #8
 8006398:	2d0c      	cmp	r5, #12
 800639a:	bf38      	it	cc
 800639c:	250c      	movcc	r5, #12
 800639e:	4629      	mov	r1, r5
 80063a0:	4638      	mov	r0, r7
 80063a2:	f7ff ffa5 	bl	80062f0 <sbrk_aligned>
 80063a6:	3001      	adds	r0, #1
 80063a8:	d02b      	beq.n	8006402 <_malloc_r+0xd2>
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	442b      	add	r3, r5
 80063ae:	6023      	str	r3, [r4, #0]
 80063b0:	e00e      	b.n	80063d0 <_malloc_r+0xa0>
 80063b2:	6822      	ldr	r2, [r4, #0]
 80063b4:	1b52      	subs	r2, r2, r5
 80063b6:	d41e      	bmi.n	80063f6 <_malloc_r+0xc6>
 80063b8:	2a0b      	cmp	r2, #11
 80063ba:	d916      	bls.n	80063ea <_malloc_r+0xba>
 80063bc:	1961      	adds	r1, r4, r5
 80063be:	42a3      	cmp	r3, r4
 80063c0:	6025      	str	r5, [r4, #0]
 80063c2:	bf18      	it	ne
 80063c4:	6059      	strne	r1, [r3, #4]
 80063c6:	6863      	ldr	r3, [r4, #4]
 80063c8:	bf08      	it	eq
 80063ca:	6031      	streq	r1, [r6, #0]
 80063cc:	5162      	str	r2, [r4, r5]
 80063ce:	604b      	str	r3, [r1, #4]
 80063d0:	4638      	mov	r0, r7
 80063d2:	f104 060b 	add.w	r6, r4, #11
 80063d6:	f000 f9f1 	bl	80067bc <__malloc_unlock>
 80063da:	f026 0607 	bic.w	r6, r6, #7
 80063de:	1d23      	adds	r3, r4, #4
 80063e0:	1af2      	subs	r2, r6, r3
 80063e2:	d0b6      	beq.n	8006352 <_malloc_r+0x22>
 80063e4:	1b9b      	subs	r3, r3, r6
 80063e6:	50a3      	str	r3, [r4, r2]
 80063e8:	e7b3      	b.n	8006352 <_malloc_r+0x22>
 80063ea:	6862      	ldr	r2, [r4, #4]
 80063ec:	42a3      	cmp	r3, r4
 80063ee:	bf0c      	ite	eq
 80063f0:	6032      	streq	r2, [r6, #0]
 80063f2:	605a      	strne	r2, [r3, #4]
 80063f4:	e7ec      	b.n	80063d0 <_malloc_r+0xa0>
 80063f6:	4623      	mov	r3, r4
 80063f8:	6864      	ldr	r4, [r4, #4]
 80063fa:	e7b2      	b.n	8006362 <_malloc_r+0x32>
 80063fc:	4634      	mov	r4, r6
 80063fe:	6876      	ldr	r6, [r6, #4]
 8006400:	e7b9      	b.n	8006376 <_malloc_r+0x46>
 8006402:	230c      	movs	r3, #12
 8006404:	603b      	str	r3, [r7, #0]
 8006406:	4638      	mov	r0, r7
 8006408:	f000 f9d8 	bl	80067bc <__malloc_unlock>
 800640c:	e7a1      	b.n	8006352 <_malloc_r+0x22>
 800640e:	6025      	str	r5, [r4, #0]
 8006410:	e7de      	b.n	80063d0 <_malloc_r+0xa0>
 8006412:	bf00      	nop
 8006414:	20004738 	.word	0x20004738

08006418 <iprintf>:
 8006418:	b40f      	push	{r0, r1, r2, r3}
 800641a:	4b0a      	ldr	r3, [pc, #40]	; (8006444 <iprintf+0x2c>)
 800641c:	b513      	push	{r0, r1, r4, lr}
 800641e:	681c      	ldr	r4, [r3, #0]
 8006420:	b124      	cbz	r4, 800642c <iprintf+0x14>
 8006422:	69a3      	ldr	r3, [r4, #24]
 8006424:	b913      	cbnz	r3, 800642c <iprintf+0x14>
 8006426:	4620      	mov	r0, r4
 8006428:	f7ff fe86 	bl	8006138 <__sinit>
 800642c:	ab05      	add	r3, sp, #20
 800642e:	9a04      	ldr	r2, [sp, #16]
 8006430:	68a1      	ldr	r1, [r4, #8]
 8006432:	9301      	str	r3, [sp, #4]
 8006434:	4620      	mov	r0, r4
 8006436:	f000 fa3d 	bl	80068b4 <_vfiprintf_r>
 800643a:	b002      	add	sp, #8
 800643c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006440:	b004      	add	sp, #16
 8006442:	4770      	bx	lr
 8006444:	20000010 	.word	0x20000010

08006448 <cleanup_glue>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	460c      	mov	r4, r1
 800644c:	6809      	ldr	r1, [r1, #0]
 800644e:	4605      	mov	r5, r0
 8006450:	b109      	cbz	r1, 8006456 <cleanup_glue+0xe>
 8006452:	f7ff fff9 	bl	8006448 <cleanup_glue>
 8006456:	4621      	mov	r1, r4
 8006458:	4628      	mov	r0, r5
 800645a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800645e:	f000 b9b3 	b.w	80067c8 <_free_r>
	...

08006464 <_reclaim_reent>:
 8006464:	4b2c      	ldr	r3, [pc, #176]	; (8006518 <_reclaim_reent+0xb4>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4283      	cmp	r3, r0
 800646a:	b570      	push	{r4, r5, r6, lr}
 800646c:	4604      	mov	r4, r0
 800646e:	d051      	beq.n	8006514 <_reclaim_reent+0xb0>
 8006470:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006472:	b143      	cbz	r3, 8006486 <_reclaim_reent+0x22>
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d14a      	bne.n	8006510 <_reclaim_reent+0xac>
 800647a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800647c:	6819      	ldr	r1, [r3, #0]
 800647e:	b111      	cbz	r1, 8006486 <_reclaim_reent+0x22>
 8006480:	4620      	mov	r0, r4
 8006482:	f000 f9a1 	bl	80067c8 <_free_r>
 8006486:	6961      	ldr	r1, [r4, #20]
 8006488:	b111      	cbz	r1, 8006490 <_reclaim_reent+0x2c>
 800648a:	4620      	mov	r0, r4
 800648c:	f000 f99c 	bl	80067c8 <_free_r>
 8006490:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006492:	b111      	cbz	r1, 800649a <_reclaim_reent+0x36>
 8006494:	4620      	mov	r0, r4
 8006496:	f000 f997 	bl	80067c8 <_free_r>
 800649a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800649c:	b111      	cbz	r1, 80064a4 <_reclaim_reent+0x40>
 800649e:	4620      	mov	r0, r4
 80064a0:	f000 f992 	bl	80067c8 <_free_r>
 80064a4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80064a6:	b111      	cbz	r1, 80064ae <_reclaim_reent+0x4a>
 80064a8:	4620      	mov	r0, r4
 80064aa:	f000 f98d 	bl	80067c8 <_free_r>
 80064ae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80064b0:	b111      	cbz	r1, 80064b8 <_reclaim_reent+0x54>
 80064b2:	4620      	mov	r0, r4
 80064b4:	f000 f988 	bl	80067c8 <_free_r>
 80064b8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80064ba:	b111      	cbz	r1, 80064c2 <_reclaim_reent+0x5e>
 80064bc:	4620      	mov	r0, r4
 80064be:	f000 f983 	bl	80067c8 <_free_r>
 80064c2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80064c4:	b111      	cbz	r1, 80064cc <_reclaim_reent+0x68>
 80064c6:	4620      	mov	r0, r4
 80064c8:	f000 f97e 	bl	80067c8 <_free_r>
 80064cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064ce:	b111      	cbz	r1, 80064d6 <_reclaim_reent+0x72>
 80064d0:	4620      	mov	r0, r4
 80064d2:	f000 f979 	bl	80067c8 <_free_r>
 80064d6:	69a3      	ldr	r3, [r4, #24]
 80064d8:	b1e3      	cbz	r3, 8006514 <_reclaim_reent+0xb0>
 80064da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80064dc:	4620      	mov	r0, r4
 80064de:	4798      	blx	r3
 80064e0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80064e2:	b1b9      	cbz	r1, 8006514 <_reclaim_reent+0xb0>
 80064e4:	4620      	mov	r0, r4
 80064e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80064ea:	f7ff bfad 	b.w	8006448 <cleanup_glue>
 80064ee:	5949      	ldr	r1, [r1, r5]
 80064f0:	b941      	cbnz	r1, 8006504 <_reclaim_reent+0xa0>
 80064f2:	3504      	adds	r5, #4
 80064f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064f6:	2d80      	cmp	r5, #128	; 0x80
 80064f8:	68d9      	ldr	r1, [r3, #12]
 80064fa:	d1f8      	bne.n	80064ee <_reclaim_reent+0x8a>
 80064fc:	4620      	mov	r0, r4
 80064fe:	f000 f963 	bl	80067c8 <_free_r>
 8006502:	e7ba      	b.n	800647a <_reclaim_reent+0x16>
 8006504:	680e      	ldr	r6, [r1, #0]
 8006506:	4620      	mov	r0, r4
 8006508:	f000 f95e 	bl	80067c8 <_free_r>
 800650c:	4631      	mov	r1, r6
 800650e:	e7ef      	b.n	80064f0 <_reclaim_reent+0x8c>
 8006510:	2500      	movs	r5, #0
 8006512:	e7ef      	b.n	80064f4 <_reclaim_reent+0x90>
 8006514:	bd70      	pop	{r4, r5, r6, pc}
 8006516:	bf00      	nop
 8006518:	20000010 	.word	0x20000010

0800651c <_sbrk_r>:
 800651c:	b538      	push	{r3, r4, r5, lr}
 800651e:	4d06      	ldr	r5, [pc, #24]	; (8006538 <_sbrk_r+0x1c>)
 8006520:	2300      	movs	r3, #0
 8006522:	4604      	mov	r4, r0
 8006524:	4608      	mov	r0, r1
 8006526:	602b      	str	r3, [r5, #0]
 8006528:	f7fa fb6e 	bl	8000c08 <_sbrk>
 800652c:	1c43      	adds	r3, r0, #1
 800652e:	d102      	bne.n	8006536 <_sbrk_r+0x1a>
 8006530:	682b      	ldr	r3, [r5, #0]
 8006532:	b103      	cbz	r3, 8006536 <_sbrk_r+0x1a>
 8006534:	6023      	str	r3, [r4, #0]
 8006536:	bd38      	pop	{r3, r4, r5, pc}
 8006538:	20004740 	.word	0x20004740

0800653c <__sread>:
 800653c:	b510      	push	{r4, lr}
 800653e:	460c      	mov	r4, r1
 8006540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006544:	f000 fc7a 	bl	8006e3c <_read_r>
 8006548:	2800      	cmp	r0, #0
 800654a:	bfab      	itete	ge
 800654c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800654e:	89a3      	ldrhlt	r3, [r4, #12]
 8006550:	181b      	addge	r3, r3, r0
 8006552:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006556:	bfac      	ite	ge
 8006558:	6563      	strge	r3, [r4, #84]	; 0x54
 800655a:	81a3      	strhlt	r3, [r4, #12]
 800655c:	bd10      	pop	{r4, pc}

0800655e <__swrite>:
 800655e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006562:	461f      	mov	r7, r3
 8006564:	898b      	ldrh	r3, [r1, #12]
 8006566:	05db      	lsls	r3, r3, #23
 8006568:	4605      	mov	r5, r0
 800656a:	460c      	mov	r4, r1
 800656c:	4616      	mov	r6, r2
 800656e:	d505      	bpl.n	800657c <__swrite+0x1e>
 8006570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006574:	2302      	movs	r3, #2
 8006576:	2200      	movs	r2, #0
 8006578:	f000 f908 	bl	800678c <_lseek_r>
 800657c:	89a3      	ldrh	r3, [r4, #12]
 800657e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006582:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006586:	81a3      	strh	r3, [r4, #12]
 8006588:	4632      	mov	r2, r6
 800658a:	463b      	mov	r3, r7
 800658c:	4628      	mov	r0, r5
 800658e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006592:	f000 b817 	b.w	80065c4 <_write_r>

08006596 <__sseek>:
 8006596:	b510      	push	{r4, lr}
 8006598:	460c      	mov	r4, r1
 800659a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800659e:	f000 f8f5 	bl	800678c <_lseek_r>
 80065a2:	1c43      	adds	r3, r0, #1
 80065a4:	89a3      	ldrh	r3, [r4, #12]
 80065a6:	bf15      	itete	ne
 80065a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80065aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065b2:	81a3      	strheq	r3, [r4, #12]
 80065b4:	bf18      	it	ne
 80065b6:	81a3      	strhne	r3, [r4, #12]
 80065b8:	bd10      	pop	{r4, pc}

080065ba <__sclose>:
 80065ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065be:	f000 b813 	b.w	80065e8 <_close_r>
	...

080065c4 <_write_r>:
 80065c4:	b538      	push	{r3, r4, r5, lr}
 80065c6:	4d07      	ldr	r5, [pc, #28]	; (80065e4 <_write_r+0x20>)
 80065c8:	4604      	mov	r4, r0
 80065ca:	4608      	mov	r0, r1
 80065cc:	4611      	mov	r1, r2
 80065ce:	2200      	movs	r2, #0
 80065d0:	602a      	str	r2, [r5, #0]
 80065d2:	461a      	mov	r2, r3
 80065d4:	f7fa f94e 	bl	8000874 <_write>
 80065d8:	1c43      	adds	r3, r0, #1
 80065da:	d102      	bne.n	80065e2 <_write_r+0x1e>
 80065dc:	682b      	ldr	r3, [r5, #0]
 80065de:	b103      	cbz	r3, 80065e2 <_write_r+0x1e>
 80065e0:	6023      	str	r3, [r4, #0]
 80065e2:	bd38      	pop	{r3, r4, r5, pc}
 80065e4:	20004740 	.word	0x20004740

080065e8 <_close_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4d06      	ldr	r5, [pc, #24]	; (8006604 <_close_r+0x1c>)
 80065ec:	2300      	movs	r3, #0
 80065ee:	4604      	mov	r4, r0
 80065f0:	4608      	mov	r0, r1
 80065f2:	602b      	str	r3, [r5, #0]
 80065f4:	f7fa fad3 	bl	8000b9e <_close>
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d102      	bne.n	8006602 <_close_r+0x1a>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	b103      	cbz	r3, 8006602 <_close_r+0x1a>
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	20004740 	.word	0x20004740

08006608 <__sflush_r>:
 8006608:	898a      	ldrh	r2, [r1, #12]
 800660a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800660e:	4605      	mov	r5, r0
 8006610:	0710      	lsls	r0, r2, #28
 8006612:	460c      	mov	r4, r1
 8006614:	d458      	bmi.n	80066c8 <__sflush_r+0xc0>
 8006616:	684b      	ldr	r3, [r1, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	dc05      	bgt.n	8006628 <__sflush_r+0x20>
 800661c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800661e:	2b00      	cmp	r3, #0
 8006620:	dc02      	bgt.n	8006628 <__sflush_r+0x20>
 8006622:	2000      	movs	r0, #0
 8006624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006628:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800662a:	2e00      	cmp	r6, #0
 800662c:	d0f9      	beq.n	8006622 <__sflush_r+0x1a>
 800662e:	2300      	movs	r3, #0
 8006630:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006634:	682f      	ldr	r7, [r5, #0]
 8006636:	602b      	str	r3, [r5, #0]
 8006638:	d032      	beq.n	80066a0 <__sflush_r+0x98>
 800663a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	075a      	lsls	r2, r3, #29
 8006640:	d505      	bpl.n	800664e <__sflush_r+0x46>
 8006642:	6863      	ldr	r3, [r4, #4]
 8006644:	1ac0      	subs	r0, r0, r3
 8006646:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006648:	b10b      	cbz	r3, 800664e <__sflush_r+0x46>
 800664a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800664c:	1ac0      	subs	r0, r0, r3
 800664e:	2300      	movs	r3, #0
 8006650:	4602      	mov	r2, r0
 8006652:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006654:	6a21      	ldr	r1, [r4, #32]
 8006656:	4628      	mov	r0, r5
 8006658:	47b0      	blx	r6
 800665a:	1c43      	adds	r3, r0, #1
 800665c:	89a3      	ldrh	r3, [r4, #12]
 800665e:	d106      	bne.n	800666e <__sflush_r+0x66>
 8006660:	6829      	ldr	r1, [r5, #0]
 8006662:	291d      	cmp	r1, #29
 8006664:	d82c      	bhi.n	80066c0 <__sflush_r+0xb8>
 8006666:	4a2a      	ldr	r2, [pc, #168]	; (8006710 <__sflush_r+0x108>)
 8006668:	40ca      	lsrs	r2, r1
 800666a:	07d6      	lsls	r6, r2, #31
 800666c:	d528      	bpl.n	80066c0 <__sflush_r+0xb8>
 800666e:	2200      	movs	r2, #0
 8006670:	6062      	str	r2, [r4, #4]
 8006672:	04d9      	lsls	r1, r3, #19
 8006674:	6922      	ldr	r2, [r4, #16]
 8006676:	6022      	str	r2, [r4, #0]
 8006678:	d504      	bpl.n	8006684 <__sflush_r+0x7c>
 800667a:	1c42      	adds	r2, r0, #1
 800667c:	d101      	bne.n	8006682 <__sflush_r+0x7a>
 800667e:	682b      	ldr	r3, [r5, #0]
 8006680:	b903      	cbnz	r3, 8006684 <__sflush_r+0x7c>
 8006682:	6560      	str	r0, [r4, #84]	; 0x54
 8006684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006686:	602f      	str	r7, [r5, #0]
 8006688:	2900      	cmp	r1, #0
 800668a:	d0ca      	beq.n	8006622 <__sflush_r+0x1a>
 800668c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006690:	4299      	cmp	r1, r3
 8006692:	d002      	beq.n	800669a <__sflush_r+0x92>
 8006694:	4628      	mov	r0, r5
 8006696:	f000 f897 	bl	80067c8 <_free_r>
 800669a:	2000      	movs	r0, #0
 800669c:	6360      	str	r0, [r4, #52]	; 0x34
 800669e:	e7c1      	b.n	8006624 <__sflush_r+0x1c>
 80066a0:	6a21      	ldr	r1, [r4, #32]
 80066a2:	2301      	movs	r3, #1
 80066a4:	4628      	mov	r0, r5
 80066a6:	47b0      	blx	r6
 80066a8:	1c41      	adds	r1, r0, #1
 80066aa:	d1c7      	bne.n	800663c <__sflush_r+0x34>
 80066ac:	682b      	ldr	r3, [r5, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0c4      	beq.n	800663c <__sflush_r+0x34>
 80066b2:	2b1d      	cmp	r3, #29
 80066b4:	d001      	beq.n	80066ba <__sflush_r+0xb2>
 80066b6:	2b16      	cmp	r3, #22
 80066b8:	d101      	bne.n	80066be <__sflush_r+0xb6>
 80066ba:	602f      	str	r7, [r5, #0]
 80066bc:	e7b1      	b.n	8006622 <__sflush_r+0x1a>
 80066be:	89a3      	ldrh	r3, [r4, #12]
 80066c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066c4:	81a3      	strh	r3, [r4, #12]
 80066c6:	e7ad      	b.n	8006624 <__sflush_r+0x1c>
 80066c8:	690f      	ldr	r7, [r1, #16]
 80066ca:	2f00      	cmp	r7, #0
 80066cc:	d0a9      	beq.n	8006622 <__sflush_r+0x1a>
 80066ce:	0793      	lsls	r3, r2, #30
 80066d0:	680e      	ldr	r6, [r1, #0]
 80066d2:	bf08      	it	eq
 80066d4:	694b      	ldreq	r3, [r1, #20]
 80066d6:	600f      	str	r7, [r1, #0]
 80066d8:	bf18      	it	ne
 80066da:	2300      	movne	r3, #0
 80066dc:	eba6 0807 	sub.w	r8, r6, r7
 80066e0:	608b      	str	r3, [r1, #8]
 80066e2:	f1b8 0f00 	cmp.w	r8, #0
 80066e6:	dd9c      	ble.n	8006622 <__sflush_r+0x1a>
 80066e8:	6a21      	ldr	r1, [r4, #32]
 80066ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80066ec:	4643      	mov	r3, r8
 80066ee:	463a      	mov	r2, r7
 80066f0:	4628      	mov	r0, r5
 80066f2:	47b0      	blx	r6
 80066f4:	2800      	cmp	r0, #0
 80066f6:	dc06      	bgt.n	8006706 <__sflush_r+0xfe>
 80066f8:	89a3      	ldrh	r3, [r4, #12]
 80066fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066fe:	81a3      	strh	r3, [r4, #12]
 8006700:	f04f 30ff 	mov.w	r0, #4294967295
 8006704:	e78e      	b.n	8006624 <__sflush_r+0x1c>
 8006706:	4407      	add	r7, r0
 8006708:	eba8 0800 	sub.w	r8, r8, r0
 800670c:	e7e9      	b.n	80066e2 <__sflush_r+0xda>
 800670e:	bf00      	nop
 8006710:	20400001 	.word	0x20400001

08006714 <_fflush_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	690b      	ldr	r3, [r1, #16]
 8006718:	4605      	mov	r5, r0
 800671a:	460c      	mov	r4, r1
 800671c:	b913      	cbnz	r3, 8006724 <_fflush_r+0x10>
 800671e:	2500      	movs	r5, #0
 8006720:	4628      	mov	r0, r5
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	b118      	cbz	r0, 800672e <_fflush_r+0x1a>
 8006726:	6983      	ldr	r3, [r0, #24]
 8006728:	b90b      	cbnz	r3, 800672e <_fflush_r+0x1a>
 800672a:	f7ff fd05 	bl	8006138 <__sinit>
 800672e:	4b14      	ldr	r3, [pc, #80]	; (8006780 <_fflush_r+0x6c>)
 8006730:	429c      	cmp	r4, r3
 8006732:	d11b      	bne.n	800676c <_fflush_r+0x58>
 8006734:	686c      	ldr	r4, [r5, #4]
 8006736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d0ef      	beq.n	800671e <_fflush_r+0xa>
 800673e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006740:	07d0      	lsls	r0, r2, #31
 8006742:	d404      	bmi.n	800674e <_fflush_r+0x3a>
 8006744:	0599      	lsls	r1, r3, #22
 8006746:	d402      	bmi.n	800674e <_fflush_r+0x3a>
 8006748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800674a:	f7ff fdb8 	bl	80062be <__retarget_lock_acquire_recursive>
 800674e:	4628      	mov	r0, r5
 8006750:	4621      	mov	r1, r4
 8006752:	f7ff ff59 	bl	8006608 <__sflush_r>
 8006756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006758:	07da      	lsls	r2, r3, #31
 800675a:	4605      	mov	r5, r0
 800675c:	d4e0      	bmi.n	8006720 <_fflush_r+0xc>
 800675e:	89a3      	ldrh	r3, [r4, #12]
 8006760:	059b      	lsls	r3, r3, #22
 8006762:	d4dd      	bmi.n	8006720 <_fflush_r+0xc>
 8006764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006766:	f7ff fdab 	bl	80062c0 <__retarget_lock_release_recursive>
 800676a:	e7d9      	b.n	8006720 <_fflush_r+0xc>
 800676c:	4b05      	ldr	r3, [pc, #20]	; (8006784 <_fflush_r+0x70>)
 800676e:	429c      	cmp	r4, r3
 8006770:	d101      	bne.n	8006776 <_fflush_r+0x62>
 8006772:	68ac      	ldr	r4, [r5, #8]
 8006774:	e7df      	b.n	8006736 <_fflush_r+0x22>
 8006776:	4b04      	ldr	r3, [pc, #16]	; (8006788 <_fflush_r+0x74>)
 8006778:	429c      	cmp	r4, r3
 800677a:	bf08      	it	eq
 800677c:	68ec      	ldreq	r4, [r5, #12]
 800677e:	e7da      	b.n	8006736 <_fflush_r+0x22>
 8006780:	080071f0 	.word	0x080071f0
 8006784:	08007210 	.word	0x08007210
 8006788:	080071d0 	.word	0x080071d0

0800678c <_lseek_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	4d07      	ldr	r5, [pc, #28]	; (80067ac <_lseek_r+0x20>)
 8006790:	4604      	mov	r4, r0
 8006792:	4608      	mov	r0, r1
 8006794:	4611      	mov	r1, r2
 8006796:	2200      	movs	r2, #0
 8006798:	602a      	str	r2, [r5, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	f7fa fa26 	bl	8000bec <_lseek>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	d102      	bne.n	80067aa <_lseek_r+0x1e>
 80067a4:	682b      	ldr	r3, [r5, #0]
 80067a6:	b103      	cbz	r3, 80067aa <_lseek_r+0x1e>
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	20004740 	.word	0x20004740

080067b0 <__malloc_lock>:
 80067b0:	4801      	ldr	r0, [pc, #4]	; (80067b8 <__malloc_lock+0x8>)
 80067b2:	f7ff bd84 	b.w	80062be <__retarget_lock_acquire_recursive>
 80067b6:	bf00      	nop
 80067b8:	20004734 	.word	0x20004734

080067bc <__malloc_unlock>:
 80067bc:	4801      	ldr	r0, [pc, #4]	; (80067c4 <__malloc_unlock+0x8>)
 80067be:	f7ff bd7f 	b.w	80062c0 <__retarget_lock_release_recursive>
 80067c2:	bf00      	nop
 80067c4:	20004734 	.word	0x20004734

080067c8 <_free_r>:
 80067c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067ca:	2900      	cmp	r1, #0
 80067cc:	d044      	beq.n	8006858 <_free_r+0x90>
 80067ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067d2:	9001      	str	r0, [sp, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f1a1 0404 	sub.w	r4, r1, #4
 80067da:	bfb8      	it	lt
 80067dc:	18e4      	addlt	r4, r4, r3
 80067de:	f7ff ffe7 	bl	80067b0 <__malloc_lock>
 80067e2:	4a1e      	ldr	r2, [pc, #120]	; (800685c <_free_r+0x94>)
 80067e4:	9801      	ldr	r0, [sp, #4]
 80067e6:	6813      	ldr	r3, [r2, #0]
 80067e8:	b933      	cbnz	r3, 80067f8 <_free_r+0x30>
 80067ea:	6063      	str	r3, [r4, #4]
 80067ec:	6014      	str	r4, [r2, #0]
 80067ee:	b003      	add	sp, #12
 80067f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067f4:	f7ff bfe2 	b.w	80067bc <__malloc_unlock>
 80067f8:	42a3      	cmp	r3, r4
 80067fa:	d908      	bls.n	800680e <_free_r+0x46>
 80067fc:	6825      	ldr	r5, [r4, #0]
 80067fe:	1961      	adds	r1, r4, r5
 8006800:	428b      	cmp	r3, r1
 8006802:	bf01      	itttt	eq
 8006804:	6819      	ldreq	r1, [r3, #0]
 8006806:	685b      	ldreq	r3, [r3, #4]
 8006808:	1949      	addeq	r1, r1, r5
 800680a:	6021      	streq	r1, [r4, #0]
 800680c:	e7ed      	b.n	80067ea <_free_r+0x22>
 800680e:	461a      	mov	r2, r3
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	b10b      	cbz	r3, 8006818 <_free_r+0x50>
 8006814:	42a3      	cmp	r3, r4
 8006816:	d9fa      	bls.n	800680e <_free_r+0x46>
 8006818:	6811      	ldr	r1, [r2, #0]
 800681a:	1855      	adds	r5, r2, r1
 800681c:	42a5      	cmp	r5, r4
 800681e:	d10b      	bne.n	8006838 <_free_r+0x70>
 8006820:	6824      	ldr	r4, [r4, #0]
 8006822:	4421      	add	r1, r4
 8006824:	1854      	adds	r4, r2, r1
 8006826:	42a3      	cmp	r3, r4
 8006828:	6011      	str	r1, [r2, #0]
 800682a:	d1e0      	bne.n	80067ee <_free_r+0x26>
 800682c:	681c      	ldr	r4, [r3, #0]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	6053      	str	r3, [r2, #4]
 8006832:	4421      	add	r1, r4
 8006834:	6011      	str	r1, [r2, #0]
 8006836:	e7da      	b.n	80067ee <_free_r+0x26>
 8006838:	d902      	bls.n	8006840 <_free_r+0x78>
 800683a:	230c      	movs	r3, #12
 800683c:	6003      	str	r3, [r0, #0]
 800683e:	e7d6      	b.n	80067ee <_free_r+0x26>
 8006840:	6825      	ldr	r5, [r4, #0]
 8006842:	1961      	adds	r1, r4, r5
 8006844:	428b      	cmp	r3, r1
 8006846:	bf04      	itt	eq
 8006848:	6819      	ldreq	r1, [r3, #0]
 800684a:	685b      	ldreq	r3, [r3, #4]
 800684c:	6063      	str	r3, [r4, #4]
 800684e:	bf04      	itt	eq
 8006850:	1949      	addeq	r1, r1, r5
 8006852:	6021      	streq	r1, [r4, #0]
 8006854:	6054      	str	r4, [r2, #4]
 8006856:	e7ca      	b.n	80067ee <_free_r+0x26>
 8006858:	b003      	add	sp, #12
 800685a:	bd30      	pop	{r4, r5, pc}
 800685c:	20004738 	.word	0x20004738

08006860 <__sfputc_r>:
 8006860:	6893      	ldr	r3, [r2, #8]
 8006862:	3b01      	subs	r3, #1
 8006864:	2b00      	cmp	r3, #0
 8006866:	b410      	push	{r4}
 8006868:	6093      	str	r3, [r2, #8]
 800686a:	da08      	bge.n	800687e <__sfputc_r+0x1e>
 800686c:	6994      	ldr	r4, [r2, #24]
 800686e:	42a3      	cmp	r3, r4
 8006870:	db01      	blt.n	8006876 <__sfputc_r+0x16>
 8006872:	290a      	cmp	r1, #10
 8006874:	d103      	bne.n	800687e <__sfputc_r+0x1e>
 8006876:	f85d 4b04 	ldr.w	r4, [sp], #4
 800687a:	f000 baf1 	b.w	8006e60 <__swbuf_r>
 800687e:	6813      	ldr	r3, [r2, #0]
 8006880:	1c58      	adds	r0, r3, #1
 8006882:	6010      	str	r0, [r2, #0]
 8006884:	7019      	strb	r1, [r3, #0]
 8006886:	4608      	mov	r0, r1
 8006888:	f85d 4b04 	ldr.w	r4, [sp], #4
 800688c:	4770      	bx	lr

0800688e <__sfputs_r>:
 800688e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006890:	4606      	mov	r6, r0
 8006892:	460f      	mov	r7, r1
 8006894:	4614      	mov	r4, r2
 8006896:	18d5      	adds	r5, r2, r3
 8006898:	42ac      	cmp	r4, r5
 800689a:	d101      	bne.n	80068a0 <__sfputs_r+0x12>
 800689c:	2000      	movs	r0, #0
 800689e:	e007      	b.n	80068b0 <__sfputs_r+0x22>
 80068a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068a4:	463a      	mov	r2, r7
 80068a6:	4630      	mov	r0, r6
 80068a8:	f7ff ffda 	bl	8006860 <__sfputc_r>
 80068ac:	1c43      	adds	r3, r0, #1
 80068ae:	d1f3      	bne.n	8006898 <__sfputs_r+0xa>
 80068b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080068b4 <_vfiprintf_r>:
 80068b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b8:	460d      	mov	r5, r1
 80068ba:	b09d      	sub	sp, #116	; 0x74
 80068bc:	4614      	mov	r4, r2
 80068be:	4698      	mov	r8, r3
 80068c0:	4606      	mov	r6, r0
 80068c2:	b118      	cbz	r0, 80068cc <_vfiprintf_r+0x18>
 80068c4:	6983      	ldr	r3, [r0, #24]
 80068c6:	b90b      	cbnz	r3, 80068cc <_vfiprintf_r+0x18>
 80068c8:	f7ff fc36 	bl	8006138 <__sinit>
 80068cc:	4b89      	ldr	r3, [pc, #548]	; (8006af4 <_vfiprintf_r+0x240>)
 80068ce:	429d      	cmp	r5, r3
 80068d0:	d11b      	bne.n	800690a <_vfiprintf_r+0x56>
 80068d2:	6875      	ldr	r5, [r6, #4]
 80068d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068d6:	07d9      	lsls	r1, r3, #31
 80068d8:	d405      	bmi.n	80068e6 <_vfiprintf_r+0x32>
 80068da:	89ab      	ldrh	r3, [r5, #12]
 80068dc:	059a      	lsls	r2, r3, #22
 80068de:	d402      	bmi.n	80068e6 <_vfiprintf_r+0x32>
 80068e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068e2:	f7ff fcec 	bl	80062be <__retarget_lock_acquire_recursive>
 80068e6:	89ab      	ldrh	r3, [r5, #12]
 80068e8:	071b      	lsls	r3, r3, #28
 80068ea:	d501      	bpl.n	80068f0 <_vfiprintf_r+0x3c>
 80068ec:	692b      	ldr	r3, [r5, #16]
 80068ee:	b9eb      	cbnz	r3, 800692c <_vfiprintf_r+0x78>
 80068f0:	4629      	mov	r1, r5
 80068f2:	4630      	mov	r0, r6
 80068f4:	f000 fb06 	bl	8006f04 <__swsetup_r>
 80068f8:	b1c0      	cbz	r0, 800692c <_vfiprintf_r+0x78>
 80068fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068fc:	07dc      	lsls	r4, r3, #31
 80068fe:	d50e      	bpl.n	800691e <_vfiprintf_r+0x6a>
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	b01d      	add	sp, #116	; 0x74
 8006906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800690a:	4b7b      	ldr	r3, [pc, #492]	; (8006af8 <_vfiprintf_r+0x244>)
 800690c:	429d      	cmp	r5, r3
 800690e:	d101      	bne.n	8006914 <_vfiprintf_r+0x60>
 8006910:	68b5      	ldr	r5, [r6, #8]
 8006912:	e7df      	b.n	80068d4 <_vfiprintf_r+0x20>
 8006914:	4b79      	ldr	r3, [pc, #484]	; (8006afc <_vfiprintf_r+0x248>)
 8006916:	429d      	cmp	r5, r3
 8006918:	bf08      	it	eq
 800691a:	68f5      	ldreq	r5, [r6, #12]
 800691c:	e7da      	b.n	80068d4 <_vfiprintf_r+0x20>
 800691e:	89ab      	ldrh	r3, [r5, #12]
 8006920:	0598      	lsls	r0, r3, #22
 8006922:	d4ed      	bmi.n	8006900 <_vfiprintf_r+0x4c>
 8006924:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006926:	f7ff fccb 	bl	80062c0 <__retarget_lock_release_recursive>
 800692a:	e7e9      	b.n	8006900 <_vfiprintf_r+0x4c>
 800692c:	2300      	movs	r3, #0
 800692e:	9309      	str	r3, [sp, #36]	; 0x24
 8006930:	2320      	movs	r3, #32
 8006932:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006936:	f8cd 800c 	str.w	r8, [sp, #12]
 800693a:	2330      	movs	r3, #48	; 0x30
 800693c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b00 <_vfiprintf_r+0x24c>
 8006940:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006944:	f04f 0901 	mov.w	r9, #1
 8006948:	4623      	mov	r3, r4
 800694a:	469a      	mov	sl, r3
 800694c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006950:	b10a      	cbz	r2, 8006956 <_vfiprintf_r+0xa2>
 8006952:	2a25      	cmp	r2, #37	; 0x25
 8006954:	d1f9      	bne.n	800694a <_vfiprintf_r+0x96>
 8006956:	ebba 0b04 	subs.w	fp, sl, r4
 800695a:	d00b      	beq.n	8006974 <_vfiprintf_r+0xc0>
 800695c:	465b      	mov	r3, fp
 800695e:	4622      	mov	r2, r4
 8006960:	4629      	mov	r1, r5
 8006962:	4630      	mov	r0, r6
 8006964:	f7ff ff93 	bl	800688e <__sfputs_r>
 8006968:	3001      	adds	r0, #1
 800696a:	f000 80aa 	beq.w	8006ac2 <_vfiprintf_r+0x20e>
 800696e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006970:	445a      	add	r2, fp
 8006972:	9209      	str	r2, [sp, #36]	; 0x24
 8006974:	f89a 3000 	ldrb.w	r3, [sl]
 8006978:	2b00      	cmp	r3, #0
 800697a:	f000 80a2 	beq.w	8006ac2 <_vfiprintf_r+0x20e>
 800697e:	2300      	movs	r3, #0
 8006980:	f04f 32ff 	mov.w	r2, #4294967295
 8006984:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006988:	f10a 0a01 	add.w	sl, sl, #1
 800698c:	9304      	str	r3, [sp, #16]
 800698e:	9307      	str	r3, [sp, #28]
 8006990:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006994:	931a      	str	r3, [sp, #104]	; 0x68
 8006996:	4654      	mov	r4, sl
 8006998:	2205      	movs	r2, #5
 800699a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800699e:	4858      	ldr	r0, [pc, #352]	; (8006b00 <_vfiprintf_r+0x24c>)
 80069a0:	f7f9 fc16 	bl	80001d0 <memchr>
 80069a4:	9a04      	ldr	r2, [sp, #16]
 80069a6:	b9d8      	cbnz	r0, 80069e0 <_vfiprintf_r+0x12c>
 80069a8:	06d1      	lsls	r1, r2, #27
 80069aa:	bf44      	itt	mi
 80069ac:	2320      	movmi	r3, #32
 80069ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069b2:	0713      	lsls	r3, r2, #28
 80069b4:	bf44      	itt	mi
 80069b6:	232b      	movmi	r3, #43	; 0x2b
 80069b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069bc:	f89a 3000 	ldrb.w	r3, [sl]
 80069c0:	2b2a      	cmp	r3, #42	; 0x2a
 80069c2:	d015      	beq.n	80069f0 <_vfiprintf_r+0x13c>
 80069c4:	9a07      	ldr	r2, [sp, #28]
 80069c6:	4654      	mov	r4, sl
 80069c8:	2000      	movs	r0, #0
 80069ca:	f04f 0c0a 	mov.w	ip, #10
 80069ce:	4621      	mov	r1, r4
 80069d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069d4:	3b30      	subs	r3, #48	; 0x30
 80069d6:	2b09      	cmp	r3, #9
 80069d8:	d94e      	bls.n	8006a78 <_vfiprintf_r+0x1c4>
 80069da:	b1b0      	cbz	r0, 8006a0a <_vfiprintf_r+0x156>
 80069dc:	9207      	str	r2, [sp, #28]
 80069de:	e014      	b.n	8006a0a <_vfiprintf_r+0x156>
 80069e0:	eba0 0308 	sub.w	r3, r0, r8
 80069e4:	fa09 f303 	lsl.w	r3, r9, r3
 80069e8:	4313      	orrs	r3, r2
 80069ea:	9304      	str	r3, [sp, #16]
 80069ec:	46a2      	mov	sl, r4
 80069ee:	e7d2      	b.n	8006996 <_vfiprintf_r+0xe2>
 80069f0:	9b03      	ldr	r3, [sp, #12]
 80069f2:	1d19      	adds	r1, r3, #4
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	9103      	str	r1, [sp, #12]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	bfbb      	ittet	lt
 80069fc:	425b      	neglt	r3, r3
 80069fe:	f042 0202 	orrlt.w	r2, r2, #2
 8006a02:	9307      	strge	r3, [sp, #28]
 8006a04:	9307      	strlt	r3, [sp, #28]
 8006a06:	bfb8      	it	lt
 8006a08:	9204      	strlt	r2, [sp, #16]
 8006a0a:	7823      	ldrb	r3, [r4, #0]
 8006a0c:	2b2e      	cmp	r3, #46	; 0x2e
 8006a0e:	d10c      	bne.n	8006a2a <_vfiprintf_r+0x176>
 8006a10:	7863      	ldrb	r3, [r4, #1]
 8006a12:	2b2a      	cmp	r3, #42	; 0x2a
 8006a14:	d135      	bne.n	8006a82 <_vfiprintf_r+0x1ce>
 8006a16:	9b03      	ldr	r3, [sp, #12]
 8006a18:	1d1a      	adds	r2, r3, #4
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	9203      	str	r2, [sp, #12]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	bfb8      	it	lt
 8006a22:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a26:	3402      	adds	r4, #2
 8006a28:	9305      	str	r3, [sp, #20]
 8006a2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b10 <_vfiprintf_r+0x25c>
 8006a2e:	7821      	ldrb	r1, [r4, #0]
 8006a30:	2203      	movs	r2, #3
 8006a32:	4650      	mov	r0, sl
 8006a34:	f7f9 fbcc 	bl	80001d0 <memchr>
 8006a38:	b140      	cbz	r0, 8006a4c <_vfiprintf_r+0x198>
 8006a3a:	2340      	movs	r3, #64	; 0x40
 8006a3c:	eba0 000a 	sub.w	r0, r0, sl
 8006a40:	fa03 f000 	lsl.w	r0, r3, r0
 8006a44:	9b04      	ldr	r3, [sp, #16]
 8006a46:	4303      	orrs	r3, r0
 8006a48:	3401      	adds	r4, #1
 8006a4a:	9304      	str	r3, [sp, #16]
 8006a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a50:	482c      	ldr	r0, [pc, #176]	; (8006b04 <_vfiprintf_r+0x250>)
 8006a52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a56:	2206      	movs	r2, #6
 8006a58:	f7f9 fbba 	bl	80001d0 <memchr>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	d03f      	beq.n	8006ae0 <_vfiprintf_r+0x22c>
 8006a60:	4b29      	ldr	r3, [pc, #164]	; (8006b08 <_vfiprintf_r+0x254>)
 8006a62:	bb1b      	cbnz	r3, 8006aac <_vfiprintf_r+0x1f8>
 8006a64:	9b03      	ldr	r3, [sp, #12]
 8006a66:	3307      	adds	r3, #7
 8006a68:	f023 0307 	bic.w	r3, r3, #7
 8006a6c:	3308      	adds	r3, #8
 8006a6e:	9303      	str	r3, [sp, #12]
 8006a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a72:	443b      	add	r3, r7
 8006a74:	9309      	str	r3, [sp, #36]	; 0x24
 8006a76:	e767      	b.n	8006948 <_vfiprintf_r+0x94>
 8006a78:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a7c:	460c      	mov	r4, r1
 8006a7e:	2001      	movs	r0, #1
 8006a80:	e7a5      	b.n	80069ce <_vfiprintf_r+0x11a>
 8006a82:	2300      	movs	r3, #0
 8006a84:	3401      	adds	r4, #1
 8006a86:	9305      	str	r3, [sp, #20]
 8006a88:	4619      	mov	r1, r3
 8006a8a:	f04f 0c0a 	mov.w	ip, #10
 8006a8e:	4620      	mov	r0, r4
 8006a90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a94:	3a30      	subs	r2, #48	; 0x30
 8006a96:	2a09      	cmp	r2, #9
 8006a98:	d903      	bls.n	8006aa2 <_vfiprintf_r+0x1ee>
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d0c5      	beq.n	8006a2a <_vfiprintf_r+0x176>
 8006a9e:	9105      	str	r1, [sp, #20]
 8006aa0:	e7c3      	b.n	8006a2a <_vfiprintf_r+0x176>
 8006aa2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e7f0      	b.n	8006a8e <_vfiprintf_r+0x1da>
 8006aac:	ab03      	add	r3, sp, #12
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	462a      	mov	r2, r5
 8006ab2:	4b16      	ldr	r3, [pc, #88]	; (8006b0c <_vfiprintf_r+0x258>)
 8006ab4:	a904      	add	r1, sp, #16
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	f3af 8000 	nop.w
 8006abc:	4607      	mov	r7, r0
 8006abe:	1c78      	adds	r0, r7, #1
 8006ac0:	d1d6      	bne.n	8006a70 <_vfiprintf_r+0x1bc>
 8006ac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ac4:	07d9      	lsls	r1, r3, #31
 8006ac6:	d405      	bmi.n	8006ad4 <_vfiprintf_r+0x220>
 8006ac8:	89ab      	ldrh	r3, [r5, #12]
 8006aca:	059a      	lsls	r2, r3, #22
 8006acc:	d402      	bmi.n	8006ad4 <_vfiprintf_r+0x220>
 8006ace:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ad0:	f7ff fbf6 	bl	80062c0 <__retarget_lock_release_recursive>
 8006ad4:	89ab      	ldrh	r3, [r5, #12]
 8006ad6:	065b      	lsls	r3, r3, #25
 8006ad8:	f53f af12 	bmi.w	8006900 <_vfiprintf_r+0x4c>
 8006adc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ade:	e711      	b.n	8006904 <_vfiprintf_r+0x50>
 8006ae0:	ab03      	add	r3, sp, #12
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	462a      	mov	r2, r5
 8006ae6:	4b09      	ldr	r3, [pc, #36]	; (8006b0c <_vfiprintf_r+0x258>)
 8006ae8:	a904      	add	r1, sp, #16
 8006aea:	4630      	mov	r0, r6
 8006aec:	f000 f880 	bl	8006bf0 <_printf_i>
 8006af0:	e7e4      	b.n	8006abc <_vfiprintf_r+0x208>
 8006af2:	bf00      	nop
 8006af4:	080071f0 	.word	0x080071f0
 8006af8:	08007210 	.word	0x08007210
 8006afc:	080071d0 	.word	0x080071d0
 8006b00:	08007234 	.word	0x08007234
 8006b04:	0800723e 	.word	0x0800723e
 8006b08:	00000000 	.word	0x00000000
 8006b0c:	0800688f 	.word	0x0800688f
 8006b10:	0800723a 	.word	0x0800723a

08006b14 <_printf_common>:
 8006b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b18:	4616      	mov	r6, r2
 8006b1a:	4699      	mov	r9, r3
 8006b1c:	688a      	ldr	r2, [r1, #8]
 8006b1e:	690b      	ldr	r3, [r1, #16]
 8006b20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b24:	4293      	cmp	r3, r2
 8006b26:	bfb8      	it	lt
 8006b28:	4613      	movlt	r3, r2
 8006b2a:	6033      	str	r3, [r6, #0]
 8006b2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b30:	4607      	mov	r7, r0
 8006b32:	460c      	mov	r4, r1
 8006b34:	b10a      	cbz	r2, 8006b3a <_printf_common+0x26>
 8006b36:	3301      	adds	r3, #1
 8006b38:	6033      	str	r3, [r6, #0]
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	0699      	lsls	r1, r3, #26
 8006b3e:	bf42      	ittt	mi
 8006b40:	6833      	ldrmi	r3, [r6, #0]
 8006b42:	3302      	addmi	r3, #2
 8006b44:	6033      	strmi	r3, [r6, #0]
 8006b46:	6825      	ldr	r5, [r4, #0]
 8006b48:	f015 0506 	ands.w	r5, r5, #6
 8006b4c:	d106      	bne.n	8006b5c <_printf_common+0x48>
 8006b4e:	f104 0a19 	add.w	sl, r4, #25
 8006b52:	68e3      	ldr	r3, [r4, #12]
 8006b54:	6832      	ldr	r2, [r6, #0]
 8006b56:	1a9b      	subs	r3, r3, r2
 8006b58:	42ab      	cmp	r3, r5
 8006b5a:	dc26      	bgt.n	8006baa <_printf_common+0x96>
 8006b5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b60:	1e13      	subs	r3, r2, #0
 8006b62:	6822      	ldr	r2, [r4, #0]
 8006b64:	bf18      	it	ne
 8006b66:	2301      	movne	r3, #1
 8006b68:	0692      	lsls	r2, r2, #26
 8006b6a:	d42b      	bmi.n	8006bc4 <_printf_common+0xb0>
 8006b6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b70:	4649      	mov	r1, r9
 8006b72:	4638      	mov	r0, r7
 8006b74:	47c0      	blx	r8
 8006b76:	3001      	adds	r0, #1
 8006b78:	d01e      	beq.n	8006bb8 <_printf_common+0xa4>
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	68e5      	ldr	r5, [r4, #12]
 8006b7e:	6832      	ldr	r2, [r6, #0]
 8006b80:	f003 0306 	and.w	r3, r3, #6
 8006b84:	2b04      	cmp	r3, #4
 8006b86:	bf08      	it	eq
 8006b88:	1aad      	subeq	r5, r5, r2
 8006b8a:	68a3      	ldr	r3, [r4, #8]
 8006b8c:	6922      	ldr	r2, [r4, #16]
 8006b8e:	bf0c      	ite	eq
 8006b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b94:	2500      	movne	r5, #0
 8006b96:	4293      	cmp	r3, r2
 8006b98:	bfc4      	itt	gt
 8006b9a:	1a9b      	subgt	r3, r3, r2
 8006b9c:	18ed      	addgt	r5, r5, r3
 8006b9e:	2600      	movs	r6, #0
 8006ba0:	341a      	adds	r4, #26
 8006ba2:	42b5      	cmp	r5, r6
 8006ba4:	d11a      	bne.n	8006bdc <_printf_common+0xc8>
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	e008      	b.n	8006bbc <_printf_common+0xa8>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4652      	mov	r2, sl
 8006bae:	4649      	mov	r1, r9
 8006bb0:	4638      	mov	r0, r7
 8006bb2:	47c0      	blx	r8
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d103      	bne.n	8006bc0 <_printf_common+0xac>
 8006bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc0:	3501      	adds	r5, #1
 8006bc2:	e7c6      	b.n	8006b52 <_printf_common+0x3e>
 8006bc4:	18e1      	adds	r1, r4, r3
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	2030      	movs	r0, #48	; 0x30
 8006bca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bce:	4422      	add	r2, r4
 8006bd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bd8:	3302      	adds	r3, #2
 8006bda:	e7c7      	b.n	8006b6c <_printf_common+0x58>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	4622      	mov	r2, r4
 8006be0:	4649      	mov	r1, r9
 8006be2:	4638      	mov	r0, r7
 8006be4:	47c0      	blx	r8
 8006be6:	3001      	adds	r0, #1
 8006be8:	d0e6      	beq.n	8006bb8 <_printf_common+0xa4>
 8006bea:	3601      	adds	r6, #1
 8006bec:	e7d9      	b.n	8006ba2 <_printf_common+0x8e>
	...

08006bf0 <_printf_i>:
 8006bf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf4:	7e0f      	ldrb	r7, [r1, #24]
 8006bf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006bf8:	2f78      	cmp	r7, #120	; 0x78
 8006bfa:	4691      	mov	r9, r2
 8006bfc:	4680      	mov	r8, r0
 8006bfe:	460c      	mov	r4, r1
 8006c00:	469a      	mov	sl, r3
 8006c02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c06:	d807      	bhi.n	8006c18 <_printf_i+0x28>
 8006c08:	2f62      	cmp	r7, #98	; 0x62
 8006c0a:	d80a      	bhi.n	8006c22 <_printf_i+0x32>
 8006c0c:	2f00      	cmp	r7, #0
 8006c0e:	f000 80d8 	beq.w	8006dc2 <_printf_i+0x1d2>
 8006c12:	2f58      	cmp	r7, #88	; 0x58
 8006c14:	f000 80a3 	beq.w	8006d5e <_printf_i+0x16e>
 8006c18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c20:	e03a      	b.n	8006c98 <_printf_i+0xa8>
 8006c22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c26:	2b15      	cmp	r3, #21
 8006c28:	d8f6      	bhi.n	8006c18 <_printf_i+0x28>
 8006c2a:	a101      	add	r1, pc, #4	; (adr r1, 8006c30 <_printf_i+0x40>)
 8006c2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c30:	08006c89 	.word	0x08006c89
 8006c34:	08006c9d 	.word	0x08006c9d
 8006c38:	08006c19 	.word	0x08006c19
 8006c3c:	08006c19 	.word	0x08006c19
 8006c40:	08006c19 	.word	0x08006c19
 8006c44:	08006c19 	.word	0x08006c19
 8006c48:	08006c9d 	.word	0x08006c9d
 8006c4c:	08006c19 	.word	0x08006c19
 8006c50:	08006c19 	.word	0x08006c19
 8006c54:	08006c19 	.word	0x08006c19
 8006c58:	08006c19 	.word	0x08006c19
 8006c5c:	08006da9 	.word	0x08006da9
 8006c60:	08006ccd 	.word	0x08006ccd
 8006c64:	08006d8b 	.word	0x08006d8b
 8006c68:	08006c19 	.word	0x08006c19
 8006c6c:	08006c19 	.word	0x08006c19
 8006c70:	08006dcb 	.word	0x08006dcb
 8006c74:	08006c19 	.word	0x08006c19
 8006c78:	08006ccd 	.word	0x08006ccd
 8006c7c:	08006c19 	.word	0x08006c19
 8006c80:	08006c19 	.word	0x08006c19
 8006c84:	08006d93 	.word	0x08006d93
 8006c88:	682b      	ldr	r3, [r5, #0]
 8006c8a:	1d1a      	adds	r2, r3, #4
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	602a      	str	r2, [r5, #0]
 8006c90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e0a3      	b.n	8006de4 <_printf_i+0x1f4>
 8006c9c:	6820      	ldr	r0, [r4, #0]
 8006c9e:	6829      	ldr	r1, [r5, #0]
 8006ca0:	0606      	lsls	r6, r0, #24
 8006ca2:	f101 0304 	add.w	r3, r1, #4
 8006ca6:	d50a      	bpl.n	8006cbe <_printf_i+0xce>
 8006ca8:	680e      	ldr	r6, [r1, #0]
 8006caa:	602b      	str	r3, [r5, #0]
 8006cac:	2e00      	cmp	r6, #0
 8006cae:	da03      	bge.n	8006cb8 <_printf_i+0xc8>
 8006cb0:	232d      	movs	r3, #45	; 0x2d
 8006cb2:	4276      	negs	r6, r6
 8006cb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cb8:	485e      	ldr	r0, [pc, #376]	; (8006e34 <_printf_i+0x244>)
 8006cba:	230a      	movs	r3, #10
 8006cbc:	e019      	b.n	8006cf2 <_printf_i+0x102>
 8006cbe:	680e      	ldr	r6, [r1, #0]
 8006cc0:	602b      	str	r3, [r5, #0]
 8006cc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006cc6:	bf18      	it	ne
 8006cc8:	b236      	sxthne	r6, r6
 8006cca:	e7ef      	b.n	8006cac <_printf_i+0xbc>
 8006ccc:	682b      	ldr	r3, [r5, #0]
 8006cce:	6820      	ldr	r0, [r4, #0]
 8006cd0:	1d19      	adds	r1, r3, #4
 8006cd2:	6029      	str	r1, [r5, #0]
 8006cd4:	0601      	lsls	r1, r0, #24
 8006cd6:	d501      	bpl.n	8006cdc <_printf_i+0xec>
 8006cd8:	681e      	ldr	r6, [r3, #0]
 8006cda:	e002      	b.n	8006ce2 <_printf_i+0xf2>
 8006cdc:	0646      	lsls	r6, r0, #25
 8006cde:	d5fb      	bpl.n	8006cd8 <_printf_i+0xe8>
 8006ce0:	881e      	ldrh	r6, [r3, #0]
 8006ce2:	4854      	ldr	r0, [pc, #336]	; (8006e34 <_printf_i+0x244>)
 8006ce4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ce6:	bf0c      	ite	eq
 8006ce8:	2308      	moveq	r3, #8
 8006cea:	230a      	movne	r3, #10
 8006cec:	2100      	movs	r1, #0
 8006cee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cf2:	6865      	ldr	r5, [r4, #4]
 8006cf4:	60a5      	str	r5, [r4, #8]
 8006cf6:	2d00      	cmp	r5, #0
 8006cf8:	bfa2      	ittt	ge
 8006cfa:	6821      	ldrge	r1, [r4, #0]
 8006cfc:	f021 0104 	bicge.w	r1, r1, #4
 8006d00:	6021      	strge	r1, [r4, #0]
 8006d02:	b90e      	cbnz	r6, 8006d08 <_printf_i+0x118>
 8006d04:	2d00      	cmp	r5, #0
 8006d06:	d04d      	beq.n	8006da4 <_printf_i+0x1b4>
 8006d08:	4615      	mov	r5, r2
 8006d0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d0e:	fb03 6711 	mls	r7, r3, r1, r6
 8006d12:	5dc7      	ldrb	r7, [r0, r7]
 8006d14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d18:	4637      	mov	r7, r6
 8006d1a:	42bb      	cmp	r3, r7
 8006d1c:	460e      	mov	r6, r1
 8006d1e:	d9f4      	bls.n	8006d0a <_printf_i+0x11a>
 8006d20:	2b08      	cmp	r3, #8
 8006d22:	d10b      	bne.n	8006d3c <_printf_i+0x14c>
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	07de      	lsls	r6, r3, #31
 8006d28:	d508      	bpl.n	8006d3c <_printf_i+0x14c>
 8006d2a:	6923      	ldr	r3, [r4, #16]
 8006d2c:	6861      	ldr	r1, [r4, #4]
 8006d2e:	4299      	cmp	r1, r3
 8006d30:	bfde      	ittt	le
 8006d32:	2330      	movle	r3, #48	; 0x30
 8006d34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d3c:	1b52      	subs	r2, r2, r5
 8006d3e:	6122      	str	r2, [r4, #16]
 8006d40:	f8cd a000 	str.w	sl, [sp]
 8006d44:	464b      	mov	r3, r9
 8006d46:	aa03      	add	r2, sp, #12
 8006d48:	4621      	mov	r1, r4
 8006d4a:	4640      	mov	r0, r8
 8006d4c:	f7ff fee2 	bl	8006b14 <_printf_common>
 8006d50:	3001      	adds	r0, #1
 8006d52:	d14c      	bne.n	8006dee <_printf_i+0x1fe>
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	b004      	add	sp, #16
 8006d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5e:	4835      	ldr	r0, [pc, #212]	; (8006e34 <_printf_i+0x244>)
 8006d60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d64:	6829      	ldr	r1, [r5, #0]
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d6c:	6029      	str	r1, [r5, #0]
 8006d6e:	061d      	lsls	r5, r3, #24
 8006d70:	d514      	bpl.n	8006d9c <_printf_i+0x1ac>
 8006d72:	07df      	lsls	r7, r3, #31
 8006d74:	bf44      	itt	mi
 8006d76:	f043 0320 	orrmi.w	r3, r3, #32
 8006d7a:	6023      	strmi	r3, [r4, #0]
 8006d7c:	b91e      	cbnz	r6, 8006d86 <_printf_i+0x196>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	f023 0320 	bic.w	r3, r3, #32
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	2310      	movs	r3, #16
 8006d88:	e7b0      	b.n	8006cec <_printf_i+0xfc>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	f043 0320 	orr.w	r3, r3, #32
 8006d90:	6023      	str	r3, [r4, #0]
 8006d92:	2378      	movs	r3, #120	; 0x78
 8006d94:	4828      	ldr	r0, [pc, #160]	; (8006e38 <_printf_i+0x248>)
 8006d96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d9a:	e7e3      	b.n	8006d64 <_printf_i+0x174>
 8006d9c:	0659      	lsls	r1, r3, #25
 8006d9e:	bf48      	it	mi
 8006da0:	b2b6      	uxthmi	r6, r6
 8006da2:	e7e6      	b.n	8006d72 <_printf_i+0x182>
 8006da4:	4615      	mov	r5, r2
 8006da6:	e7bb      	b.n	8006d20 <_printf_i+0x130>
 8006da8:	682b      	ldr	r3, [r5, #0]
 8006daa:	6826      	ldr	r6, [r4, #0]
 8006dac:	6961      	ldr	r1, [r4, #20]
 8006dae:	1d18      	adds	r0, r3, #4
 8006db0:	6028      	str	r0, [r5, #0]
 8006db2:	0635      	lsls	r5, r6, #24
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	d501      	bpl.n	8006dbc <_printf_i+0x1cc>
 8006db8:	6019      	str	r1, [r3, #0]
 8006dba:	e002      	b.n	8006dc2 <_printf_i+0x1d2>
 8006dbc:	0670      	lsls	r0, r6, #25
 8006dbe:	d5fb      	bpl.n	8006db8 <_printf_i+0x1c8>
 8006dc0:	8019      	strh	r1, [r3, #0]
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	6123      	str	r3, [r4, #16]
 8006dc6:	4615      	mov	r5, r2
 8006dc8:	e7ba      	b.n	8006d40 <_printf_i+0x150>
 8006dca:	682b      	ldr	r3, [r5, #0]
 8006dcc:	1d1a      	adds	r2, r3, #4
 8006dce:	602a      	str	r2, [r5, #0]
 8006dd0:	681d      	ldr	r5, [r3, #0]
 8006dd2:	6862      	ldr	r2, [r4, #4]
 8006dd4:	2100      	movs	r1, #0
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f7f9 f9fa 	bl	80001d0 <memchr>
 8006ddc:	b108      	cbz	r0, 8006de2 <_printf_i+0x1f2>
 8006dde:	1b40      	subs	r0, r0, r5
 8006de0:	6060      	str	r0, [r4, #4]
 8006de2:	6863      	ldr	r3, [r4, #4]
 8006de4:	6123      	str	r3, [r4, #16]
 8006de6:	2300      	movs	r3, #0
 8006de8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dec:	e7a8      	b.n	8006d40 <_printf_i+0x150>
 8006dee:	6923      	ldr	r3, [r4, #16]
 8006df0:	462a      	mov	r2, r5
 8006df2:	4649      	mov	r1, r9
 8006df4:	4640      	mov	r0, r8
 8006df6:	47d0      	blx	sl
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d0ab      	beq.n	8006d54 <_printf_i+0x164>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	079b      	lsls	r3, r3, #30
 8006e00:	d413      	bmi.n	8006e2a <_printf_i+0x23a>
 8006e02:	68e0      	ldr	r0, [r4, #12]
 8006e04:	9b03      	ldr	r3, [sp, #12]
 8006e06:	4298      	cmp	r0, r3
 8006e08:	bfb8      	it	lt
 8006e0a:	4618      	movlt	r0, r3
 8006e0c:	e7a4      	b.n	8006d58 <_printf_i+0x168>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4632      	mov	r2, r6
 8006e12:	4649      	mov	r1, r9
 8006e14:	4640      	mov	r0, r8
 8006e16:	47d0      	blx	sl
 8006e18:	3001      	adds	r0, #1
 8006e1a:	d09b      	beq.n	8006d54 <_printf_i+0x164>
 8006e1c:	3501      	adds	r5, #1
 8006e1e:	68e3      	ldr	r3, [r4, #12]
 8006e20:	9903      	ldr	r1, [sp, #12]
 8006e22:	1a5b      	subs	r3, r3, r1
 8006e24:	42ab      	cmp	r3, r5
 8006e26:	dcf2      	bgt.n	8006e0e <_printf_i+0x21e>
 8006e28:	e7eb      	b.n	8006e02 <_printf_i+0x212>
 8006e2a:	2500      	movs	r5, #0
 8006e2c:	f104 0619 	add.w	r6, r4, #25
 8006e30:	e7f5      	b.n	8006e1e <_printf_i+0x22e>
 8006e32:	bf00      	nop
 8006e34:	08007245 	.word	0x08007245
 8006e38:	08007256 	.word	0x08007256

08006e3c <_read_r>:
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	4d07      	ldr	r5, [pc, #28]	; (8006e5c <_read_r+0x20>)
 8006e40:	4604      	mov	r4, r0
 8006e42:	4608      	mov	r0, r1
 8006e44:	4611      	mov	r1, r2
 8006e46:	2200      	movs	r2, #0
 8006e48:	602a      	str	r2, [r5, #0]
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f7f9 fe8a 	bl	8000b64 <_read>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	d102      	bne.n	8006e5a <_read_r+0x1e>
 8006e54:	682b      	ldr	r3, [r5, #0]
 8006e56:	b103      	cbz	r3, 8006e5a <_read_r+0x1e>
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	bd38      	pop	{r3, r4, r5, pc}
 8006e5c:	20004740 	.word	0x20004740

08006e60 <__swbuf_r>:
 8006e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e62:	460e      	mov	r6, r1
 8006e64:	4614      	mov	r4, r2
 8006e66:	4605      	mov	r5, r0
 8006e68:	b118      	cbz	r0, 8006e72 <__swbuf_r+0x12>
 8006e6a:	6983      	ldr	r3, [r0, #24]
 8006e6c:	b90b      	cbnz	r3, 8006e72 <__swbuf_r+0x12>
 8006e6e:	f7ff f963 	bl	8006138 <__sinit>
 8006e72:	4b21      	ldr	r3, [pc, #132]	; (8006ef8 <__swbuf_r+0x98>)
 8006e74:	429c      	cmp	r4, r3
 8006e76:	d12b      	bne.n	8006ed0 <__swbuf_r+0x70>
 8006e78:	686c      	ldr	r4, [r5, #4]
 8006e7a:	69a3      	ldr	r3, [r4, #24]
 8006e7c:	60a3      	str	r3, [r4, #8]
 8006e7e:	89a3      	ldrh	r3, [r4, #12]
 8006e80:	071a      	lsls	r2, r3, #28
 8006e82:	d52f      	bpl.n	8006ee4 <__swbuf_r+0x84>
 8006e84:	6923      	ldr	r3, [r4, #16]
 8006e86:	b36b      	cbz	r3, 8006ee4 <__swbuf_r+0x84>
 8006e88:	6923      	ldr	r3, [r4, #16]
 8006e8a:	6820      	ldr	r0, [r4, #0]
 8006e8c:	1ac0      	subs	r0, r0, r3
 8006e8e:	6963      	ldr	r3, [r4, #20]
 8006e90:	b2f6      	uxtb	r6, r6
 8006e92:	4283      	cmp	r3, r0
 8006e94:	4637      	mov	r7, r6
 8006e96:	dc04      	bgt.n	8006ea2 <__swbuf_r+0x42>
 8006e98:	4621      	mov	r1, r4
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f7ff fc3a 	bl	8006714 <_fflush_r>
 8006ea0:	bb30      	cbnz	r0, 8006ef0 <__swbuf_r+0x90>
 8006ea2:	68a3      	ldr	r3, [r4, #8]
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	60a3      	str	r3, [r4, #8]
 8006ea8:	6823      	ldr	r3, [r4, #0]
 8006eaa:	1c5a      	adds	r2, r3, #1
 8006eac:	6022      	str	r2, [r4, #0]
 8006eae:	701e      	strb	r6, [r3, #0]
 8006eb0:	6963      	ldr	r3, [r4, #20]
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	4283      	cmp	r3, r0
 8006eb6:	d004      	beq.n	8006ec2 <__swbuf_r+0x62>
 8006eb8:	89a3      	ldrh	r3, [r4, #12]
 8006eba:	07db      	lsls	r3, r3, #31
 8006ebc:	d506      	bpl.n	8006ecc <__swbuf_r+0x6c>
 8006ebe:	2e0a      	cmp	r6, #10
 8006ec0:	d104      	bne.n	8006ecc <__swbuf_r+0x6c>
 8006ec2:	4621      	mov	r1, r4
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	f7ff fc25 	bl	8006714 <_fflush_r>
 8006eca:	b988      	cbnz	r0, 8006ef0 <__swbuf_r+0x90>
 8006ecc:	4638      	mov	r0, r7
 8006ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed0:	4b0a      	ldr	r3, [pc, #40]	; (8006efc <__swbuf_r+0x9c>)
 8006ed2:	429c      	cmp	r4, r3
 8006ed4:	d101      	bne.n	8006eda <__swbuf_r+0x7a>
 8006ed6:	68ac      	ldr	r4, [r5, #8]
 8006ed8:	e7cf      	b.n	8006e7a <__swbuf_r+0x1a>
 8006eda:	4b09      	ldr	r3, [pc, #36]	; (8006f00 <__swbuf_r+0xa0>)
 8006edc:	429c      	cmp	r4, r3
 8006ede:	bf08      	it	eq
 8006ee0:	68ec      	ldreq	r4, [r5, #12]
 8006ee2:	e7ca      	b.n	8006e7a <__swbuf_r+0x1a>
 8006ee4:	4621      	mov	r1, r4
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	f000 f80c 	bl	8006f04 <__swsetup_r>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	d0cb      	beq.n	8006e88 <__swbuf_r+0x28>
 8006ef0:	f04f 37ff 	mov.w	r7, #4294967295
 8006ef4:	e7ea      	b.n	8006ecc <__swbuf_r+0x6c>
 8006ef6:	bf00      	nop
 8006ef8:	080071f0 	.word	0x080071f0
 8006efc:	08007210 	.word	0x08007210
 8006f00:	080071d0 	.word	0x080071d0

08006f04 <__swsetup_r>:
 8006f04:	4b32      	ldr	r3, [pc, #200]	; (8006fd0 <__swsetup_r+0xcc>)
 8006f06:	b570      	push	{r4, r5, r6, lr}
 8006f08:	681d      	ldr	r5, [r3, #0]
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	b125      	cbz	r5, 8006f1a <__swsetup_r+0x16>
 8006f10:	69ab      	ldr	r3, [r5, #24]
 8006f12:	b913      	cbnz	r3, 8006f1a <__swsetup_r+0x16>
 8006f14:	4628      	mov	r0, r5
 8006f16:	f7ff f90f 	bl	8006138 <__sinit>
 8006f1a:	4b2e      	ldr	r3, [pc, #184]	; (8006fd4 <__swsetup_r+0xd0>)
 8006f1c:	429c      	cmp	r4, r3
 8006f1e:	d10f      	bne.n	8006f40 <__swsetup_r+0x3c>
 8006f20:	686c      	ldr	r4, [r5, #4]
 8006f22:	89a3      	ldrh	r3, [r4, #12]
 8006f24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f28:	0719      	lsls	r1, r3, #28
 8006f2a:	d42c      	bmi.n	8006f86 <__swsetup_r+0x82>
 8006f2c:	06dd      	lsls	r5, r3, #27
 8006f2e:	d411      	bmi.n	8006f54 <__swsetup_r+0x50>
 8006f30:	2309      	movs	r3, #9
 8006f32:	6033      	str	r3, [r6, #0]
 8006f34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f38:	81a3      	strh	r3, [r4, #12]
 8006f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3e:	e03e      	b.n	8006fbe <__swsetup_r+0xba>
 8006f40:	4b25      	ldr	r3, [pc, #148]	; (8006fd8 <__swsetup_r+0xd4>)
 8006f42:	429c      	cmp	r4, r3
 8006f44:	d101      	bne.n	8006f4a <__swsetup_r+0x46>
 8006f46:	68ac      	ldr	r4, [r5, #8]
 8006f48:	e7eb      	b.n	8006f22 <__swsetup_r+0x1e>
 8006f4a:	4b24      	ldr	r3, [pc, #144]	; (8006fdc <__swsetup_r+0xd8>)
 8006f4c:	429c      	cmp	r4, r3
 8006f4e:	bf08      	it	eq
 8006f50:	68ec      	ldreq	r4, [r5, #12]
 8006f52:	e7e6      	b.n	8006f22 <__swsetup_r+0x1e>
 8006f54:	0758      	lsls	r0, r3, #29
 8006f56:	d512      	bpl.n	8006f7e <__swsetup_r+0x7a>
 8006f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f5a:	b141      	cbz	r1, 8006f6e <__swsetup_r+0x6a>
 8006f5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f60:	4299      	cmp	r1, r3
 8006f62:	d002      	beq.n	8006f6a <__swsetup_r+0x66>
 8006f64:	4630      	mov	r0, r6
 8006f66:	f7ff fc2f 	bl	80067c8 <_free_r>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	6363      	str	r3, [r4, #52]	; 0x34
 8006f6e:	89a3      	ldrh	r3, [r4, #12]
 8006f70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f74:	81a3      	strh	r3, [r4, #12]
 8006f76:	2300      	movs	r3, #0
 8006f78:	6063      	str	r3, [r4, #4]
 8006f7a:	6923      	ldr	r3, [r4, #16]
 8006f7c:	6023      	str	r3, [r4, #0]
 8006f7e:	89a3      	ldrh	r3, [r4, #12]
 8006f80:	f043 0308 	orr.w	r3, r3, #8
 8006f84:	81a3      	strh	r3, [r4, #12]
 8006f86:	6923      	ldr	r3, [r4, #16]
 8006f88:	b94b      	cbnz	r3, 8006f9e <__swsetup_r+0x9a>
 8006f8a:	89a3      	ldrh	r3, [r4, #12]
 8006f8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f94:	d003      	beq.n	8006f9e <__swsetup_r+0x9a>
 8006f96:	4621      	mov	r1, r4
 8006f98:	4630      	mov	r0, r6
 8006f9a:	f000 f847 	bl	800702c <__smakebuf_r>
 8006f9e:	89a0      	ldrh	r0, [r4, #12]
 8006fa0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fa4:	f010 0301 	ands.w	r3, r0, #1
 8006fa8:	d00a      	beq.n	8006fc0 <__swsetup_r+0xbc>
 8006faa:	2300      	movs	r3, #0
 8006fac:	60a3      	str	r3, [r4, #8]
 8006fae:	6963      	ldr	r3, [r4, #20]
 8006fb0:	425b      	negs	r3, r3
 8006fb2:	61a3      	str	r3, [r4, #24]
 8006fb4:	6923      	ldr	r3, [r4, #16]
 8006fb6:	b943      	cbnz	r3, 8006fca <__swsetup_r+0xc6>
 8006fb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006fbc:	d1ba      	bne.n	8006f34 <__swsetup_r+0x30>
 8006fbe:	bd70      	pop	{r4, r5, r6, pc}
 8006fc0:	0781      	lsls	r1, r0, #30
 8006fc2:	bf58      	it	pl
 8006fc4:	6963      	ldrpl	r3, [r4, #20]
 8006fc6:	60a3      	str	r3, [r4, #8]
 8006fc8:	e7f4      	b.n	8006fb4 <__swsetup_r+0xb0>
 8006fca:	2000      	movs	r0, #0
 8006fcc:	e7f7      	b.n	8006fbe <__swsetup_r+0xba>
 8006fce:	bf00      	nop
 8006fd0:	20000010 	.word	0x20000010
 8006fd4:	080071f0 	.word	0x080071f0
 8006fd8:	08007210 	.word	0x08007210
 8006fdc:	080071d0 	.word	0x080071d0

08006fe0 <__swhatbuf_r>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	460e      	mov	r6, r1
 8006fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe8:	2900      	cmp	r1, #0
 8006fea:	b096      	sub	sp, #88	; 0x58
 8006fec:	4614      	mov	r4, r2
 8006fee:	461d      	mov	r5, r3
 8006ff0:	da08      	bge.n	8007004 <__swhatbuf_r+0x24>
 8006ff2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	602a      	str	r2, [r5, #0]
 8006ffa:	061a      	lsls	r2, r3, #24
 8006ffc:	d410      	bmi.n	8007020 <__swhatbuf_r+0x40>
 8006ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007002:	e00e      	b.n	8007022 <__swhatbuf_r+0x42>
 8007004:	466a      	mov	r2, sp
 8007006:	f000 f851 	bl	80070ac <_fstat_r>
 800700a:	2800      	cmp	r0, #0
 800700c:	dbf1      	blt.n	8006ff2 <__swhatbuf_r+0x12>
 800700e:	9a01      	ldr	r2, [sp, #4]
 8007010:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007014:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007018:	425a      	negs	r2, r3
 800701a:	415a      	adcs	r2, r3
 800701c:	602a      	str	r2, [r5, #0]
 800701e:	e7ee      	b.n	8006ffe <__swhatbuf_r+0x1e>
 8007020:	2340      	movs	r3, #64	; 0x40
 8007022:	2000      	movs	r0, #0
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	b016      	add	sp, #88	; 0x58
 8007028:	bd70      	pop	{r4, r5, r6, pc}
	...

0800702c <__smakebuf_r>:
 800702c:	898b      	ldrh	r3, [r1, #12]
 800702e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007030:	079d      	lsls	r5, r3, #30
 8007032:	4606      	mov	r6, r0
 8007034:	460c      	mov	r4, r1
 8007036:	d507      	bpl.n	8007048 <__smakebuf_r+0x1c>
 8007038:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800703c:	6023      	str	r3, [r4, #0]
 800703e:	6123      	str	r3, [r4, #16]
 8007040:	2301      	movs	r3, #1
 8007042:	6163      	str	r3, [r4, #20]
 8007044:	b002      	add	sp, #8
 8007046:	bd70      	pop	{r4, r5, r6, pc}
 8007048:	ab01      	add	r3, sp, #4
 800704a:	466a      	mov	r2, sp
 800704c:	f7ff ffc8 	bl	8006fe0 <__swhatbuf_r>
 8007050:	9900      	ldr	r1, [sp, #0]
 8007052:	4605      	mov	r5, r0
 8007054:	4630      	mov	r0, r6
 8007056:	f7ff f96b 	bl	8006330 <_malloc_r>
 800705a:	b948      	cbnz	r0, 8007070 <__smakebuf_r+0x44>
 800705c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007060:	059a      	lsls	r2, r3, #22
 8007062:	d4ef      	bmi.n	8007044 <__smakebuf_r+0x18>
 8007064:	f023 0303 	bic.w	r3, r3, #3
 8007068:	f043 0302 	orr.w	r3, r3, #2
 800706c:	81a3      	strh	r3, [r4, #12]
 800706e:	e7e3      	b.n	8007038 <__smakebuf_r+0xc>
 8007070:	4b0d      	ldr	r3, [pc, #52]	; (80070a8 <__smakebuf_r+0x7c>)
 8007072:	62b3      	str	r3, [r6, #40]	; 0x28
 8007074:	89a3      	ldrh	r3, [r4, #12]
 8007076:	6020      	str	r0, [r4, #0]
 8007078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800707c:	81a3      	strh	r3, [r4, #12]
 800707e:	9b00      	ldr	r3, [sp, #0]
 8007080:	6163      	str	r3, [r4, #20]
 8007082:	9b01      	ldr	r3, [sp, #4]
 8007084:	6120      	str	r0, [r4, #16]
 8007086:	b15b      	cbz	r3, 80070a0 <__smakebuf_r+0x74>
 8007088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800708c:	4630      	mov	r0, r6
 800708e:	f000 f81f 	bl	80070d0 <_isatty_r>
 8007092:	b128      	cbz	r0, 80070a0 <__smakebuf_r+0x74>
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	f043 0301 	orr.w	r3, r3, #1
 800709e:	81a3      	strh	r3, [r4, #12]
 80070a0:	89a0      	ldrh	r0, [r4, #12]
 80070a2:	4305      	orrs	r5, r0
 80070a4:	81a5      	strh	r5, [r4, #12]
 80070a6:	e7cd      	b.n	8007044 <__smakebuf_r+0x18>
 80070a8:	080060d1 	.word	0x080060d1

080070ac <_fstat_r>:
 80070ac:	b538      	push	{r3, r4, r5, lr}
 80070ae:	4d07      	ldr	r5, [pc, #28]	; (80070cc <_fstat_r+0x20>)
 80070b0:	2300      	movs	r3, #0
 80070b2:	4604      	mov	r4, r0
 80070b4:	4608      	mov	r0, r1
 80070b6:	4611      	mov	r1, r2
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	f7f9 fd7c 	bl	8000bb6 <_fstat>
 80070be:	1c43      	adds	r3, r0, #1
 80070c0:	d102      	bne.n	80070c8 <_fstat_r+0x1c>
 80070c2:	682b      	ldr	r3, [r5, #0]
 80070c4:	b103      	cbz	r3, 80070c8 <_fstat_r+0x1c>
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	bd38      	pop	{r3, r4, r5, pc}
 80070ca:	bf00      	nop
 80070cc:	20004740 	.word	0x20004740

080070d0 <_isatty_r>:
 80070d0:	b538      	push	{r3, r4, r5, lr}
 80070d2:	4d06      	ldr	r5, [pc, #24]	; (80070ec <_isatty_r+0x1c>)
 80070d4:	2300      	movs	r3, #0
 80070d6:	4604      	mov	r4, r0
 80070d8:	4608      	mov	r0, r1
 80070da:	602b      	str	r3, [r5, #0]
 80070dc:	f7f9 fd7b 	bl	8000bd6 <_isatty>
 80070e0:	1c43      	adds	r3, r0, #1
 80070e2:	d102      	bne.n	80070ea <_isatty_r+0x1a>
 80070e4:	682b      	ldr	r3, [r5, #0]
 80070e6:	b103      	cbz	r3, 80070ea <_isatty_r+0x1a>
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	bd38      	pop	{r3, r4, r5, pc}
 80070ec:	20004740 	.word	0x20004740

080070f0 <_init>:
 80070f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f2:	bf00      	nop
 80070f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f6:	bc08      	pop	{r3}
 80070f8:	469e      	mov	lr, r3
 80070fa:	4770      	bx	lr

080070fc <_fini>:
 80070fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070fe:	bf00      	nop
 8007100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007102:	bc08      	pop	{r3}
 8007104:	469e      	mov	lr, r3
 8007106:	4770      	bx	lr
