Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Fri Jul  1 11:01:18 2022
| Host             : endcap-tf2 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
| Design           : apex_control_mgt_top
| Device           : xc7z015clg485-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.712        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.571        |
| Device Static (W)        | 0.141        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 72.5         |
| Junction Temperature (C) | 37.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.160 |       29 |       --- |             --- |
| Slice Logic              |     0.048 |   100292 |       --- |             --- |
|   LUT as Logic           |     0.041 |    28159 |     46200 |           60.95 |
|   Register               |     0.004 |    53496 |     92400 |           57.90 |
|   CARRY4                 |     0.002 |     1080 |     11550 |            9.35 |
|   LUT as Distributed RAM |     0.001 |     1120 |     14400 |            7.78 |
|   LUT as Shift Register  |    <0.001 |     2104 |     14400 |           14.61 |
|   F7/F8 Muxes            |    <0.001 |      753 |     46200 |            1.63 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     4665 |       --- |             --- |
| Signals                  |     0.072 |    75079 |       --- |             --- |
| Block RAM                |     0.034 |     71.5 |        95 |           75.26 |
| MMCM                     |     0.174 |        2 |         3 |           66.67 |
| I/O                      |     0.022 |       60 |       150 |           40.00 |
| GTP                      |     0.523 |        4 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.141 |          |           |                 |
| Total                    |     2.712 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.384 |       0.370 |      0.014 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.111 |       0.099 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.258 |       0.256 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.179 |       0.177 |      0.003 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.748 |       0.724 |      0.024 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                       | Domain                                                                                                      | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                   | Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                   |             4.0 |
| c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gt0_txoutclk_out |             6.4 |
| clk_fpga_0                                                                                                  | design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0                                                          |            10.0 |
| clk_fpga_1                                                                                                  | design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                             |             5.0 |
| clk_fpga_2                                                                                                  | design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2                                                          |             8.0 |
| clkfbout                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkfbout              |             8.0 |
| clkfbout_1                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkfbout                                   |             6.4 |
| clkout0                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0               |             8.0 |
| clkout0_1                                                                                                   | c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0                                    |            12.8 |
| clkout1                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1               |             8.0 |
| clkout1_1                                                                                                   | c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1                                    |             6.4 |
| design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck                                            |            80.0 |
| design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q     | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O           |            80.0 |
| rgmii_rxc                                                                                                   | rgmii_rxc                                                                                                   |             8.0 |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| apex_control_mgt_top       |     2.571 |
|   c2c_mgt                  |     0.629 |
|     c2c_mgt_support_i      |     0.627 |
|       inst                 |     0.627 |
|   design_1_i               |     1.940 |
|     axi_bram_ctrl_0        |     0.001 |
|       U0                   |     0.001 |
|     axi_bram_ctrl_1        |     0.002 |
|       U0                   |     0.002 |
|     axi_chip2chip_0        |     0.007 |
|       inst                 |     0.007 |
|     axi_chip2chip_1        |     0.007 |
|       inst                 |     0.007 |
|     axi_dma_0              |     0.009 |
|       U0                   |     0.009 |
|     axi_gpio_0             |     0.001 |
|       U0                   |     0.001 |
|     axi_jtag_0             |     0.004 |
|       inst                 |     0.004 |
|     axi_jtag_1             |     0.004 |
|       inst                 |     0.004 |
|     axi_mem_intercon       |     0.004 |
|       m00_couplers         |     0.001 |
|       xbar                 |     0.002 |
|     axisafety_1            |     0.004 |
|       inst                 |     0.004 |
|     axisafety_2            |     0.004 |
|       inst                 |     0.004 |
|     bram_loopback          |     0.004 |
|       axi_bram_ctrl_0      |     0.002 |
|       blk_mem_gen_0        |     0.002 |
|     cpu                    |     1.624 |
|       processing_system7_0 |     1.537 |
|       ps7_0_axi_periph     |     0.086 |
|     dbg                    |     0.003 |
|       debug_bridge_0       |     0.002 |
|       debug_bridge_1       |     0.001 |
|     eth1                   |     0.191 |
|       axi_ethernet_0       |     0.159 |
|       axi_ethernet_0_dma   |     0.014 |
|       axi_mem_intercon     |     0.018 |
|     i2c                    |     0.008 |
|       axi_iic_0            |     0.002 |
|       axi_iic_1            |     0.002 |
|       axi_iic_2            |     0.002 |
|       axi_iic_3            |     0.002 |
|       axi_iic_4            |     0.002 |
|     i2cSlave_0             |     0.003 |
|       inst                 |     0.003 |
|     i2cSlave_1             |     0.003 |
|       inst                 |     0.003 |
|     i2c_switch_dual_0      |     0.010 |
|       inst                 |     0.010 |
|     ila_0                  |     0.013 |
|       inst                 |     0.013 |
|     system_ila_0           |     0.030 |
|       inst                 |     0.030 |
|     xadc_wiz_0             |     0.003 |
|       inst                 |     0.003 |
+----------------------------+-----------+


