Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s200-5-tq144

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/root/VHDL/Sport/Basketball/CLK1ms.vhd" in Library work.
Entity <CLK1ms> compiled.
Entity <CLK1ms> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/CLKhalfsec.vhd" in Library work.
Entity <CLKhalfsec> compiled.
Entity <CLKhalfsec> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/Counter.vhd" in Library work.
Entity <Counter> compiled.
Entity <Counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/FSM_Push.vhd" in Library work.
Entity <FSM_Push> compiled.
Entity <FSM_Push> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/FSM_COM.vhd" in Library work.
Entity <FSM_COM> compiled.
Entity <FSM_COM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/ScanDigit_score.vhd" in Library work.
Entity <ScanDigit_score> compiled.
Entity <ScanDigit_score> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/CLK1s.vhd" in Library work.
Entity <CLK1s> compiled.
Entity <CLK1s> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/Counts_Quarter.vhd" in Library work.
Entity <Counts_Quarter> compiled.
Entity <Counts_Quarter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/FSM_Time.vhd" in Library work.
Entity <FSM_Time> compiled.
Entity <FSM_Time> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/CD10min.vhd" in Library work.
Entity <CD10min> compiled.
Entity <CD10min> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/CD15min.vhd" in Library work.
Entity <CD15min> compiled.
Entity <CD15min> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/CD2min.vhd" in Library work.
Entity <CD2min> compiled.
Entity <CD2min> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/Overtime5min.vhd" in Library work.
Entity <Overtime5min> compiled.
Entity <Overtime5min> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/Buzzer.vhd" in Library work.
Entity <Buzzer> compiled.
Entity <Buzzer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/ScanDigit_time.vhd" in Library work.
Entity <ScanDigit_time> compiled.
Entity <ScanDigit_time> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/Debouce.vhd" in Library work.
Entity <Debouce> compiled.
Entity <Debouce> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/TimeTop.vhd" in Library work.
Entity <TimeTop> compiled.
Entity <TimeTop> (Architecture <Structural>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/ScoreTop.vhd" in Library work.
Entity <ScoreTop> compiled.
Entity <ScoreTop> (Architecture <Structural>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/FSM_top.vhd" in Library work.
Entity <FSM_top> compiled.
Entity <FSM_top> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/BCD.vhd" in Library work.
Entity <BCD> compiled.
Entity <BCD> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/root/VHDL/Sport/Basketball/Top.vhd" in Library work.
Entity <Top> compiled.
Entity <Top> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <CLK1ms> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Debouce> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <TimeTop> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <ScoreTop> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <FSM_top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BCD> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CLK1ms> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CLK1s> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Counts_Quarter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FSM_Time> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CD10min> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CD15min> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CD2min> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Overtime5min> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Buzzer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ScanDigit_time> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CLKhalfsec> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FSM_Push> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FSM_COM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ScanDigit_score> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top> in library <work> (Architecture <Structural>).
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <CLK1ms> in library <work> (Architecture <Behavioral>).
Entity <CLK1ms> analyzed. Unit <CLK1ms> generated.

Analyzing Entity <Debouce> in library <work> (Architecture <Behavioral>).
Entity <Debouce> analyzed. Unit <Debouce> generated.

Analyzing Entity <TimeTop> in library <work> (Architecture <Structural>).
Entity <TimeTop> analyzed. Unit <TimeTop> generated.

Analyzing Entity <CLK1s> in library <work> (Architecture <Behavioral>).
Entity <CLK1s> analyzed. Unit <CLK1s> generated.

Analyzing Entity <Counts_Quarter> in library <work> (Architecture <Behavioral>).
Entity <Counts_Quarter> analyzed. Unit <Counts_Quarter> generated.

Analyzing Entity <FSM_Time> in library <work> (Architecture <Behavioral>).
Entity <FSM_Time> analyzed. Unit <FSM_Time> generated.

Analyzing Entity <CD10min> in library <work> (Architecture <Behavioral>).
Entity <CD10min> analyzed. Unit <CD10min> generated.

Analyzing Entity <CD15min> in library <work> (Architecture <Behavioral>).
Entity <CD15min> analyzed. Unit <CD15min> generated.

Analyzing Entity <CD2min> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <w2Digit1> in unit <CD2min> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <CD2min> analyzed. Unit <CD2min> generated.

Analyzing Entity <Overtime5min> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <w5Digit1> in unit <Overtime5min> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <Overtime5min> analyzed. Unit <Overtime5min> generated.

Analyzing Entity <Buzzer> in library <work> (Architecture <Behavioral>).
Entity <Buzzer> analyzed. Unit <Buzzer> generated.

Analyzing Entity <ScanDigit_time> in library <work> (Architecture <Behavioral>).
Entity <ScanDigit_time> analyzed. Unit <ScanDigit_time> generated.

Analyzing Entity <ScoreTop> in library <work> (Architecture <Structural>).
Entity <ScoreTop> analyzed. Unit <ScoreTop> generated.

Analyzing Entity <CLKhalfsec> in library <work> (Architecture <Behavioral>).
Entity <CLKhalfsec> analyzed. Unit <CLKhalfsec> generated.

Analyzing Entity <Counter> in library <work> (Architecture <Behavioral>).
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <FSM_Push> in library <work> (Architecture <Behavioral>).
Entity <FSM_Push> analyzed. Unit <FSM_Push> generated.

Analyzing Entity <FSM_COM> in library <work> (Architecture <Behavioral>).
Entity <FSM_COM> analyzed. Unit <FSM_COM> generated.

Analyzing Entity <ScanDigit_score> in library <work> (Architecture <Behavioral>).
Entity <ScanDigit_score> analyzed. Unit <ScanDigit_score> generated.

Analyzing Entity <FSM_top> in library <work> (Architecture <Behavioral>).
Entity <FSM_top> analyzed. Unit <FSM_top> generated.

Analyzing Entity <BCD> in library <work> (Architecture <Behavioral>).
Entity <BCD> analyzed. Unit <BCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK1ms>.
    Related source file is "/root/VHDL/Sport/Basketball/CLK1ms.vhd".
    Found 1-bit register for signal <r1ms>.
    Found 15-bit up counter for signal <rCnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK1ms> synthesized.


Synthesizing Unit <Debouce>.
    Related source file is "/root/VHDL/Sport/Basketball/Debouce.vhd".
    Found 1-bit register for signal <O>.
    Found 3-bit up counter for signal <rCnt>.
    Found 4-bit register for signal <rDebouce>.
    Found 1-bit register for signal <rTick>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <Debouce> synthesized.


Synthesizing Unit <FSM_top>.
    Related source file is "/root/VHDL/Sport/Basketball/FSM_top.vhd".
    Found 1-bit register for signal <oPush2Score>.
    Found 1-bit register for signal <oPush4Time>.
    Found 4-bit register for signal <com>.
    Found 8-bit register for signal <oLED>.
    Found 1-bit register for signal <dp>.
    Found 1-bit register for signal <oPush3Score>.
    Found 1-bit register for signal <oPush1Time>.
    Found 1-bit register for signal <oPush4Score>.
    Found 1-bit register for signal <oPush2Time>.
    Found 4-bit register for signal <oData>.
    Found 1-bit register for signal <oPush1Score>.
    Found 1-bit register for signal <oPush3Time>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <FSM_top> synthesized.


Synthesizing Unit <BCD>.
    Related source file is "/root/VHDL/Sport/Basketball/BCD.vhd".
    Found 16x7-bit ROM for signal <O>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD> synthesized.


Synthesizing Unit <CLK1s>.
    Related source file is "/root/VHDL/Sport/Basketball/CLK1s.vhd".
    Found 1-bit register for signal <r1s>.
    Found 10-bit up counter for signal <rCnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK1s> synthesized.


Synthesizing Unit <Counts_Quarter>.
    Related source file is "/root/VHDL/Sport/Basketball/Counts_Quarter.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Rstb                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <wF>.
    Found 4-bit register for signal <wO>.
    Found 1-bit register for signal <wOver>.
    Found 1-bit register for signal <wRe>.
    Found 1-bit register for signal <wS>.
    Found 1-bit register for signal <wSO>.
    Found 1-bit register for signal <wSOv>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <Counts_Quarter> synthesized.


Synthesizing Unit <FSM_Time>.
    Related source file is "/root/VHDL/Sport/Basketball/FSM_Time.vhd".
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Rstb                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <wDigit1>.
    Found 4-bit register for signal <wDigit2>.
    Found 4-bit register for signal <wDigit3>.
    Found 4-bit register for signal <wDigit4>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
Unit <FSM_Time> synthesized.


Synthesizing Unit <CD10min>.
    Related source file is "/root/VHDL/Sport/Basketball/CD10min.vhd".
    Found 1-bit register for signal <rCnt>.
    Found 4-bit down counter for signal <w10Digit1>.
    Found 5-bit comparator greatequal for signal <w10Digit1$cmp_ge0000> created at line 74.
    Found 4-bit down counter for signal <w10Digit2>.
    Found 4-bit down counter for signal <w10Digit3>.
    Found 4-bit down counter for signal <w10Digit4>.
    Found 1-bit register for signal <wFinish>.
    Found 1-bit register for signal <wS10>.
    Found 1-bit register for signal <wStart>.
    Found 5-bit comparator less for signal <wStart$cmp_lt0000> created at line 74.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CD10min> synthesized.


Synthesizing Unit <CD15min>.
    Related source file is "/root/VHDL/Sport/Basketball/CD15min.vhd".
    Found 1-bit register for signal <rCnt>.
    Found 4-bit down counter for signal <w15Digit1>.
    Found 4-bit register for signal <w15Digit2>.
    Found 4-bit subtractor for signal <w15Digit2$addsub0000> created at line 53.
    Found 4-bit register for signal <w15Digit3>.
    Found 4-bit subtractor for signal <w15Digit3$addsub0000> created at line 64.
    Found 4-bit register for signal <w15Digit4>.
    Found 4-bit subtractor for signal <w15Digit4$addsub0000> created at line 75.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <CD15min> synthesized.


Synthesizing Unit <CD2min>.
    Related source file is "/root/VHDL/Sport/Basketball/CD2min.vhd".
    Found 4-bit down counter for signal <w2Digit2>.
    Found 4-bit register for signal <w2Digit3>.
    Found 4-bit subtractor for signal <w2Digit3$addsub0000> created at line 52.
    Found 4-bit register for signal <w2Digit4>.
    Found 4-bit subtractor for signal <w2Digit4$addsub0000> created at line 63.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <CD2min> synthesized.


Synthesizing Unit <Overtime5min>.
    Related source file is "/root/VHDL/Sport/Basketball/Overtime5min.vhd".
    Found 1-bit register for signal <rCnt>.
    Found 4-bit down counter for signal <w5Digit2>.
    Found 5-bit comparator greatequal for signal <w5Digit2$cmp_ge0000> created at line 77.
    Found 5-bit comparator less for signal <w5Digit2$cmp_lt0000> created at line 79.
    Found 4-bit register for signal <w5Digit3>.
    Found 4-bit subtractor for signal <w5Digit3$addsub0000> created at line 97.
    Found 4-bit register for signal <w5Digit4>.
    Found 4-bit subtractor for signal <w5Digit4$addsub0000> created at line 108.
    Found 1-bit register for signal <wFinish>.
    Found 1-bit register for signal <wS5>.
    Found 1-bit register for signal <wStart>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Overtime5min> synthesized.


Synthesizing Unit <Buzzer>.
    Related source file is "/root/VHDL/Sport/Basketball/Buzzer.vhd".
    Found 2-bit up counter for signal <num>.
    Found 1-bit register for signal <rCnt1>.
    Found 1-bit register for signal <rCnt2>.
    Found 1-bit register for signal <wBuz1>.
    Found 1-bit register for signal <wBuz2>.
    Found 1-bit register for signal <wI1>.
    Found 1-bit register for signal <wI2>.
    Found 1-bit register for signal <wO1>.
    Found 1-bit register for signal <wO2>.
    Found 1-bit register for signal <wRe>.
    Found 3-bit comparator greater for signal <wRe$cmp_gt0000> created at line 86.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Buzzer> synthesized.


Synthesizing Unit <ScanDigit_time>.
    Related source file is "/root/VHDL/Sport/Basketball/ScanDigit_time.vhd".
    Found 1-bit register for signal <rCnP>.
    Found 4-bit up counter for signal <rCnt>.
    Found 9-bit up counter for signal <rCnt500ms>.
    Found 4-bit register for signal <rShift>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ScanDigit_time> synthesized.


Synthesizing Unit <CLKhalfsec>.
    Related source file is "/root/VHDL/Sport/Basketball/CLKhalfsec.vhd".
    Found 1-bit register for signal <r0_5s>.
    Found 10-bit up counter for signal <rCnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLKhalfsec> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "/root/VHDL/Sport/Basketball/Counter.vhd".
    Found 1-bit register for signal <rCnt>.
    Found 5-bit comparator greatequal for signal <rCnt$cmp_ge0000> created at line 48.
    Found 4-bit register for signal <wDigit1>.
    Found 4-bit adder for signal <wDigit1$addsub0000> created at line 39.
    Found 5-bit comparator greatequal for signal <wDigit1$cmp_ge0000> created at line 34.
    Found 4-bit register for signal <wDigit2>.
    Found 5-bit comparator greatequal for signal <wDigit2$cmp_ge0000> created at line 46.
    Found 5-bit comparator greatequal for signal <wDigit2$cmp_ge0001> created at line 57.
    Found 5-bit comparator greatequal for signal <wDigit2$cmp_ge0002> created at line 68.
    Found 4-bit addsub for signal <wDigit2$share0000>.
    Found 4-bit register for signal <wScore>.
    Found 5-bit comparator greater for signal <wScore$cmp_gt0000> created at line 89.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <Counter> synthesized.


Synthesizing Unit <FSM_Push>.
    Related source file is "/root/VHDL/Sport/Basketball/FSM_Push.vhd".
    Found 1-bit register for signal <oT1Push1>.
    Found 1-bit register for signal <oT1Push2>.
    Found 1-bit register for signal <oT1Push3>.
    Found 1-bit register for signal <oT2Push1>.
    Found 1-bit register for signal <oT2Push2>.
    Found 1-bit register for signal <oT2Push3>.
    Found 1-bit register for signal <curr_state<0>>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <FSM_Push> synthesized.


Synthesizing Unit <FSM_COM>.
    Related source file is "/root/VHDL/Sport/Basketball/FSM_COM.vhd".
    Found 1-bit register for signal <curr_state<0>>.
    Found 1-bit register for signal <rCnt>.
    Found 4-bit register for signal <wCom>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <FSM_COM> synthesized.


Synthesizing Unit <ScanDigit_score>.
    Related source file is "/root/VHDL/Sport/Basketball/ScanDigit_score.vhd".
    Found 4-bit up counter for signal <rCnt>.
    Found 4-bit register for signal <rShift>.
    Summary:
	inferred   1 Counter(s).
Unit <ScanDigit_score> synthesized.


Synthesizing Unit <TimeTop>.
    Related source file is "/root/VHDL/Sport/Basketball/TimeTop.vhd".
Unit <TimeTop> synthesized.


Synthesizing Unit <ScoreTop>.
    Related source file is "/root/VHDL/Sport/Basketball/ScoreTop.vhd".
Unit <ScoreTop> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/root/VHDL/Sport/Basketball/Top.vhd".
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 11
 4-bit adder                                           : 2
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 7
# Counters                                             : 20
 10-bit up counter                                     : 2
 15-bit up counter                                     : 3
 2-bit up counter                                      : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 7
 4-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 90
 1-bit register                                        : 63
 4-bit register                                        : 26
 8-bit register                                        : 1
# Comparators                                          : 17
 3-bit comparator greater                              : 1
 5-bit comparator greatequal                           : 12
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u_TimeTop/u_FSMtime/curr_state/FSM> on signal <curr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_TimeTop/u_Counts/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 00
 s2    | 01
 s3    | 11
 s4    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 11
 4-bit adder                                           : 2
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 7
# Counters                                             : 20
 10-bit up counter                                     : 2
 15-bit up counter                                     : 3
 2-bit up counter                                      : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 7
 4-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 175
 Flip-Flops                                            : 175
# Comparators                                          : 17
 3-bit comparator greater                              : 1
 5-bit comparator greatequal                           : 12
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <Debouce> ...

Optimizing unit <CD10min> ...

Optimizing unit <CD2min> ...

Optimizing unit <Overtime5min> ...

Optimizing unit <Counter> ...

Optimizing unit <CD15min> ...

Optimizing unit <ScanDigit_time> ...

Optimizing unit <ScanDigit_score> ...

Optimizing unit <TimeTop> ...
INFO:Xst:2261 - The FF/Latch <u_Buz/wO1> in Unit <TimeTop> is equivalent to the following FF/Latch, which will be removed : <u_Buz/wBuz1> 
INFO:Xst:2261 - The FF/Latch <u_Buz/wBuz2> in Unit <TimeTop> is equivalent to the following FF/Latch, which will be removed : <u_Buz/wO2> 
INFO:Xst:2261 - The FF/Latch <u_Buz/wO1> in Unit <TimeTop> is equivalent to the following FF/Latch, which will be removed : <u_Buz/wBuz1> 
INFO:Xst:2261 - The FF/Latch <u_Buz/wBuz2> in Unit <TimeTop> is equivalent to the following FF/Latch, which will be removed : <u_Buz/wO2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 301
 Flip-Flops                                            : 301

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 747
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 68
#      LUT2                        : 107
#      LUT2_L                      : 4
#      LUT3                        : 133
#      LUT3_D                      : 7
#      LUT3_L                      : 10
#      LUT4                        : 205
#      LUT4_D                      : 23
#      LUT4_L                      : 5
#      MUXCY                       : 68
#      MUXF5                       : 25
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 301
#      FD                          : 28
#      FDC                         : 72
#      FDCE                        : 157
#      FDE                         : 10
#      FDPE                        : 15
#      FDR                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 10
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-5 

 Number of Slices:                      304  out of   1920    15%  
 Number of Slice Flip Flops:            301  out of   3840     7%  
 Number of 4 input LUTs:                578  out of   3840    15%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of     97    32%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 301   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                                | Buffer(FF name)                  | Load  |
------------------------------------------------------------------------------+----------------------------------+-------+
Rstb_inv(u_TimeTop/u_ScanDigit/Rstb_inv1_INV_0:O)                             | NONE(u_CLK1ms/r1ms)              | 184   |
u_TimeTop/u_10min/w10Digit1_or0000(u_TimeTop/u_Counts/wF_or00001:O)           | NONE(u_TimeTop/u_10min/rCnt)     | 22    |
u_TimeTop/u_15min/w15Digit1_not0002_inv(u_TimeTop/u_15min/w15Digit1_or00001:O)| NONE(u_TimeTop/u_15min/rCnt)     | 17    |
u_TimeTop/u_2min/w2Digit2_not0002_inv(u_TimeTop/u_2min/w2Digit2_or00001:O)    | NONE(u_TimeTop/u_2min/w2Digit2_0)| 12    |
u_TimeTop/u_Buz/wRe_or0000(u_TimeTop/u_Buz/wRe_or00001:O)                     | NONE(u_TimeTop/u_Buz/num_0)      | 9     |
------------------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.570ns (Maximum Frequency: 132.098MHz)
   Minimum input arrival time before clock: 3.875ns
   Maximum output required time after clock: 7.896ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.570ns (frequency: 132.098MHz)
  Total number of paths / destination ports: 4681 / 491
-------------------------------------------------------------------------
Delay:               7.570ns (Levels of Logic = 6)
  Source:            u_ScoreTop/u_FSMpush/oT1Push1 (FF)
  Destination:       u_ScoreTop/u_Team1/wDigit2_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: u_ScoreTop/u_FSMpush/oT1Push1 to u_ScoreTop/u_Team1/wDigit2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.626   1.245  u_ScoreTop/u_FSMpush/oT1Push1 (u_ScoreTop/u_FSMpush/oT1Push1)
     LUT2_L:I0->LO         1   0.479   0.123  u_ScoreTop/u_Team1/rCnt_mux00062_SW0 (N124)
     LUT4:I3->O            3   0.479   0.794  u_ScoreTop/u_Team1/rCnt_mux00062 (u_ScoreTop/u_Team1/N10)
     LUT4_D:I3->O          2   0.479   0.768  u_ScoreTop/u_Team1/wDigit2_mux00111 (u_ScoreTop/u_Team1/wDigit2_mux00111)
     LUT4:I3->O            2   0.479   0.804  u_ScoreTop/u_Team1/Maddsub_wDigit2_share0000_cy<1>11 (u_ScoreTop/u_Team1/Maddsub_wDigit2_share0000_cy<1>)
     LUT3_L:I2->LO         1   0.479   0.159  u_ScoreTop/u_Team1/wDigit2_mux0009<0>_SW0 (N154)
     LUT3:I2->O            1   0.479   0.000  u_ScoreTop/u_Team1/wDigit2_mux0009<0> (u_ScoreTop/u_Team1/wDigit2_mux0009<0>)
     FDCE:D                    0.176          u_ScoreTop/u_Team1/wDigit2_3
    ----------------------------------------
    Total                      7.570ns (3.676ns logic, 3.894ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 2)
  Source:            Rstb (PAD)
  Destination:       u_TimeTop/u_ScanDigit/rCnt500ms_0 (FF)
  Destination Clock: CLK rising

  Data Path: Rstb to u_TimeTop/u_ScanDigit/rCnt500ms_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.715   1.201  Rstb_IBUF (Rstb_IBUF)
     LUT2:I0->O            9   0.479   0.955  u_TimeTop/u_ScanDigit/rCnt500ms_and00011 (u_TimeTop/u_ScanDigit/rCnt500ms_and0001)
     FDE:CE                    0.524          u_TimeTop/u_ScanDigit/rCnt500ms_0
    ----------------------------------------
    Total                      3.875ns (1.718ns logic, 2.156ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 45 / 21
-------------------------------------------------------------------------
Offset:              7.896ns (Levels of Logic = 2)
  Source:            u_FSMtop/oData_3 (FF)
  Destination:       oBCD<6> (PAD)
  Source Clock:      CLK rising

  Data Path: u_FSMtop/oData_3 to oBCD<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.626   1.201  u_FSMtop/oData_3 (u_FSMtop/oData_3)
     LUT4:I0->O            1   0.479   0.681  u_BCD/Mrom_O41 (oBCD_4_OBUF)
     OBUF:I->O                 4.909          oBCD_4_OBUF (oBCD<4>)
    ----------------------------------------
    Total                      7.896ns (6.014ns logic, 1.882ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.45 secs
 
--> 


Total memory usage is 532304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    7 (   0 filtered)

