/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
//#pragma file_not_in_maxplusii_format
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 728 -136 896 -120)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "reg1[31..0]" (rect 5 0 58 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 696 -112 864 -96)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "reg2[31..0]" (rect 5 0 58 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1104 -128 1280 -112)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "condition" (rect 90 0 133 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(symbol
	(rect 944 -176 1072 -80)
	(text "compare" (rect 39 1 98 17)(font "Arial" (font_size 10)))
	(text "inst2" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "dataa[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "dataa[31..0]" (rect 20 42 87 56)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "datab[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "datab[31..0]" (rect 20 58 87 72)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 128 56)
		(output)
		(text "alb" (rect 0 0 16 14)(font "Arial" (font_size 8)))
		(text "alb" (rect 95 50 111 64)(font "Arial" (font_size 8)))
		(line (pt 128 56)(pt 112 56)(line_width 1))
	)
	(drawing
		(text "unsigned compare" (rect 36 17 125 29)(font "Arial" ))
		(line (pt 16 16)(pt 112 16)(line_width 1))
		(line (pt 112 16)(pt 112 80)(line_width 1))
		(line (pt 112 80)(pt 16 80)(line_width 1))
		(line (pt 16 80)(pt 16 16)(line_width 1))
	)
)
(connector
	(pt 1072 -120)
	(pt 1104 -120)
)
(connector
	(text "reg1[31..0]" (rect 890 -144 943 -132)(font "Arial" ))
	(pt 944 -128)
	(pt 896 -128)
	(bus)
)
(connector
	(pt 944 -112)
	(pt 936 -112)
	(bus)
)
(connector
	(pt 936 -112)
	(pt 936 -104)
	(bus)
)
(connector
	(text "reg2[31..0]" (rect 874 -120 927 -108)(font "Arial" ))
	(pt 936 -104)
	(pt 864 -104)
	(bus)
)
