{"vcs1":{"timestamp_begin":1682283463.712218107, "rt":1.11, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682283464.892763088, "rt":1.39, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682283466.345467672, "rt":2.06, "ut":0.06, "st":1.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682283463.424260179}
{"VCS_COMP_START_TIME": 1682283463.424260179}
{"VCS_COMP_END_TIME": 1682283469.444927582}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341176}}
{"stitch_vcselab": {"peak_mem": 238988}}
