

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_213_6'
================================================================
* Date:           Sun May  7 10:30:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.792 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_6  |        9|        9|         3|          3|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.79>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_sao_band_position38_6 = alloca i32 1"   --->   Operation 7 'alloca' 'out_sao_band_position38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_sao_band_position37_6 = alloca i32 1"   --->   Operation 8 'alloca' 'out_sao_band_position37_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_SaoEOClass_6 = alloca i32 1"   --->   Operation 9 'alloca' 'out_SaoEOClass_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_sao_band_position_6 = alloca i32 1"   --->   Operation 10 'alloca' 'out_sao_band_position_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_6 = alloca i32 1"   --->   Operation 11 'alloca' 'out_SaoEOClass36_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_6 = alloca i32 1"   --->   Operation 12 'alloca' 'out_SaoEOClass35_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_6 = alloca i32 1"   --->   Operation 13 'alloca' 'out_SaoTypeIdx34_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_6 = alloca i32 1"   --->   Operation 14 'alloca' 'out_SaoTypeIdx33_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_6 = alloca i32 1"   --->   Operation 15 'alloca' 'out_SaoTypeIdx_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 16 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 17 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 18 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 19 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 20 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 21 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 22 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 23 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 24 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44"   --->   Operation 25 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43"   --->   Operation 26 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42"   --->   Operation 27 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41"   --->   Operation 28 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40"   --->   Operation 29 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39"   --->   Operation 30 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38"   --->   Operation 31 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37"   --->   Operation 32 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36"   --->   Operation 33 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35"   --->   Operation 34 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34"   --->   Operation 35 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33"   --->   Operation 36 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32"   --->   Operation 37 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 38 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read3016 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 39 'read' 'p_read3016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_sao_band_position38_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_sao_band_position38_5"   --->   Operation 40 'read' 'out_sao_band_position38_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_sao_band_position37_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_sao_band_position37_5"   --->   Operation 41 'read' 'out_sao_band_position37_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_SaoEOClass_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_SaoEOClass_5"   --->   Operation 42 'read' 'out_SaoEOClass_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_sao_band_position_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_sao_band_position_5"   --->   Operation 43 'read' 'out_sao_band_position_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_SaoEOClass36_5"   --->   Operation 44 'read' 'out_SaoEOClass36_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_SaoEOClass35_5"   --->   Operation 45 'read' 'out_SaoEOClass35_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_SaoTypeIdx34_5"   --->   Operation 46 'read' 'out_SaoTypeIdx34_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_SaoTypeIdx33_5"   --->   Operation 47 'read' 'out_SaoTypeIdx33_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %out_SaoTypeIdx_5"   --->   Operation 48 'read' 'out_SaoTypeIdx_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_SaoTypeIdx_5_read, i8 %out_SaoTypeIdx_6"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_SaoTypeIdx33_5_read, i8 %out_SaoTypeIdx33_6"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_SaoTypeIdx34_5_read, i8 %out_SaoTypeIdx34_6"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_SaoEOClass35_5_read, i8 %out_SaoEOClass35_6"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_SaoEOClass36_5_read, i8 %out_SaoEOClass36_6"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_sao_band_position_5_read, i8 %out_sao_band_position_6"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_SaoEOClass_5_read, i8 %out_SaoEOClass_6"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_sao_band_position37_5_read, i8 %out_sao_band_position37_6"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %out_sao_band_position38_5_read, i8 %out_sao_band_position38_6"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [src/deBin.cpp:213]   --->   Operation 60 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln213 = icmp_eq  i2 %i_1, i2 3" [src/deBin.cpp:213]   --->   Operation 62 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.56ns)   --->   "%add_ln213 = add i2 %i_1, i2 1" [src/deBin.cpp:213]   --->   Operation 64 'add' 'add_ln213' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %.split, void %.loopexit12.loopexit.exitStub" [src/deBin.cpp:213]   --->   Operation 65 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %i_1" [src/deBin.cpp:216]   --->   Operation 66 'zext' 'zext_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [src/deBin.cpp:216]   --->   Operation 67 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln216 = add i4 %tmp_1, i4 %zext_ln216" [src/deBin.cpp:216]   --->   Operation 68 'add' 'add_ln216' <Predicate = (!icmp_ln213)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i4 %add_ln216" [src/deBin.cpp:216]   --->   Operation 69 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln216_1" [src/deBin.cpp:216]   --->   Operation 70 'getelementptr' 'out_SaoOffsetVal_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln217 = add i4 %add_ln216, i4 1" [src/deBin.cpp:217]   --->   Operation 71 'add' 'add_ln217' <Predicate = (!icmp_ln213)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %add_ln217" [src/deBin.cpp:217]   --->   Operation 72 'zext' 'zext_ln217' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_1 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln217" [src/deBin.cpp:217]   --->   Operation 73 'getelementptr' 'out_SaoOffsetVal_addr_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.70ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %p_read_2, i8 %p_read_1, i8 %p_read, i2 %i_1" [src/deBin.cpp:214]   --->   Operation 74 'mux' 'tmp_3' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.70ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %p_read_5, i8 %p_read_4, i8 %p_read_3, i2 %i_1" [src/deBin.cpp:215]   --->   Operation 75 'mux' 'tmp_s' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.70ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read3016, i16 %p_read_22, i16 %p_read_21, i2 %i_1" [src/deBin.cpp:216]   --->   Operation 76 'mux' 'tmp_2' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln216 = store i16 %tmp_2, i4 %out_SaoOffsetVal_addr" [src/deBin.cpp:216]   --->   Operation 77 'store' 'store_ln216' <Predicate = (!icmp_ln213)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 78 [1/1] (1.70ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_20, i16 %p_read_19, i16 %p_read_18, i2 %i_1" [src/deBin.cpp:217]   --->   Operation 78 'mux' 'tmp_4' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln217 = store i16 %tmp_4, i4 %out_SaoOffsetVal_addr_1" [src/deBin.cpp:217]   --->   Operation 79 'store' 'store_ln217' <Predicate = (!icmp_ln213)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 80 [1/1] (1.70ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_17, i16 %p_read_16, i16 %p_read_15, i2 %i_1" [src/deBin.cpp:218]   --->   Operation 80 'mux' 'tmp_5' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.70ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_14, i16 %p_read_13, i16 %p_read_12, i2 %i_1" [src/deBin.cpp:219]   --->   Operation 81 'mux' 'tmp_6' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.70ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_11, i16 %p_read_10, i16 %p_read_9, i2 %i_1" [src/deBin.cpp:220]   --->   Operation 82 'mux' 'tmp_7' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.70ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %p_read_8, i8 %p_read_7, i8 %p_read_6, i2 %i_1" [src/deBin.cpp:221]   --->   Operation 83 'mux' 'tmp_8' <Predicate = (!icmp_ln213)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%out_sao_band_position38_6_load = load i8 %out_sao_band_position38_6"   --->   Operation 112 'load' 'out_sao_band_position38_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%out_sao_band_position37_6_load = load i8 %out_sao_band_position37_6"   --->   Operation 113 'load' 'out_sao_band_position37_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%out_SaoEOClass_6_load = load i8 %out_SaoEOClass_6"   --->   Operation 114 'load' 'out_SaoEOClass_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%out_sao_band_position_6_load = load i8 %out_sao_band_position_6"   --->   Operation 115 'load' 'out_sao_band_position_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_6_load = load i8 %out_SaoEOClass36_6"   --->   Operation 116 'load' 'out_SaoEOClass36_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_6_load = load i8 %out_SaoEOClass35_6"   --->   Operation 117 'load' 'out_SaoEOClass35_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_6_load = load i8 %out_SaoTypeIdx34_6"   --->   Operation 118 'load' 'out_SaoTypeIdx34_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_6_load = load i8 %out_SaoTypeIdx33_6"   --->   Operation 119 'load' 'out_SaoTypeIdx33_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_6_load = load i8 %out_SaoTypeIdx_6"   --->   Operation 120 'load' 'out_SaoTypeIdx_6_load' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoTypeIdx_6_out, i8 %out_SaoTypeIdx_6_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoTypeIdx33_6_out, i8 %out_SaoTypeIdx33_6_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoTypeIdx34_6_out, i8 %out_SaoTypeIdx34_6_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoEOClass35_6_out, i8 %out_SaoEOClass35_6_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoEOClass36_6_out, i8 %out_SaoEOClass36_6_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_sao_band_position_6_out, i8 %out_sao_band_position_6_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoEOClass_6_out, i8 %out_SaoEOClass_6_load"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_sao_band_position37_6_out, i8 %out_sao_band_position37_6_load"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_sao_band_position38_6_out, i8 %out_sao_band_position38_6_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln218 = add i4 %add_ln216, i4 2" [src/deBin.cpp:218]   --->   Operation 84 'add' 'add_ln218' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i4 %add_ln218" [src/deBin.cpp:218]   --->   Operation 85 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_2 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln218" [src/deBin.cpp:218]   --->   Operation 86 'getelementptr' 'out_SaoOffsetVal_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln219 = add i4 %add_ln216, i4 3" [src/deBin.cpp:219]   --->   Operation 87 'add' 'add_ln219' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i4 %add_ln219" [src/deBin.cpp:219]   --->   Operation 88 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_3 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln219" [src/deBin.cpp:219]   --->   Operation 89 'getelementptr' 'out_SaoOffsetVal_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln218 = store i16 %tmp_5, i4 %out_SaoOffsetVal_addr_2" [src/deBin.cpp:218]   --->   Operation 90 'store' 'store_ln218' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln219 = store i16 %tmp_6, i4 %out_SaoOffsetVal_addr_3" [src/deBin.cpp:219]   --->   Operation 91 'store' 'store_ln219' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln220 = add i4 %add_ln216, i4 4" [src/deBin.cpp:220]   --->   Operation 92 'add' 'add_ln220' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i4 %add_ln220" [src/deBin.cpp:220]   --->   Operation 93 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_4 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln220" [src/deBin.cpp:220]   --->   Operation 94 'getelementptr' 'out_SaoOffsetVal_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/deBin.cpp:213]   --->   Operation 95 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln220 = store i16 %tmp_7, i4 %out_SaoOffsetVal_addr_4" [src/deBin.cpp:220]   --->   Operation 96 'store' 'store_ln220' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 97 [1/1] (1.13ns)   --->   "%switch_ln214 = switch i2 %i_1, void %branch2, i2 0, void %.split..split104_crit_edge, i2 1, void %.split..split104_crit_edge40" [src/deBin.cpp:214]   --->   Operation 97 'switch' 'switch_ln214' <Predicate = true> <Delay = 1.13>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln214 = store i8 %tmp_3, i8 %out_SaoTypeIdx33_6" [src/deBin.cpp:214]   --->   Operation 98 'store' 'store_ln214' <Predicate = (i_1 == 1)> <Delay = 1.58>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln215 = store i8 %tmp_s, i8 %out_SaoEOClass35_6" [src/deBin.cpp:215]   --->   Operation 99 'store' 'store_ln215' <Predicate = (i_1 == 1)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln221 = store i8 %tmp_8, i8 %out_sao_band_position37_6" [src/deBin.cpp:221]   --->   Operation 100 'store' 'store_ln221' <Predicate = (i_1 == 1)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split104129151"   --->   Operation 101 'br' 'br_ln0' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln214 = store i8 %tmp_3, i8 %out_SaoTypeIdx_6" [src/deBin.cpp:214]   --->   Operation 102 'store' 'store_ln214' <Predicate = (i_1 == 0)> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln215 = store i8 %tmp_s, i8 %out_SaoEOClass_6" [src/deBin.cpp:215]   --->   Operation 103 'store' 'store_ln215' <Predicate = (i_1 == 0)> <Delay = 1.58>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln221 = store i8 %tmp_8, i8 %out_sao_band_position_6" [src/deBin.cpp:221]   --->   Operation 104 'store' 'store_ln221' <Predicate = (i_1 == 0)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split104129151"   --->   Operation 105 'br' 'br_ln0' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln214 = store i8 %tmp_3, i8 %out_SaoTypeIdx34_6" [src/deBin.cpp:214]   --->   Operation 106 'store' 'store_ln214' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 1.58>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln215 = store i8 %tmp_s, i8 %out_SaoEOClass36_6" [src/deBin.cpp:215]   --->   Operation 107 'store' 'store_ln215' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln221 = store i8 %tmp_8, i8 %out_sao_band_position38_6" [src/deBin.cpp:221]   --->   Operation 108 'store' 'store_ln221' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split104129151"   --->   Operation 109 'br' 'br_ln0' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln213 = store i2 %add_ln213, i2 %i" [src/deBin.cpp:213]   --->   Operation 110 'store' 'store_ln213' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 111 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.79ns
The critical path consists of the following:
	'alloca' operation ('i') [44]  (0 ns)
	'load' operation ('i', src/deBin.cpp:213) on local variable 'i' [99]  (0 ns)
	'add' operation ('add_ln216', src/deBin.cpp:216) [108]  (1.74 ns)
	'add' operation ('add_ln217', src/deBin.cpp:217) [111]  (1.74 ns)
	'getelementptr' operation ('out_SaoOffsetVal_addr_1', src/deBin.cpp:217) [113]  (0 ns)
	'store' operation ('store_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' [129]  (2.32 ns)

 <State 2>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln218', src/deBin.cpp:218) [114]  (1.74 ns)
	'getelementptr' operation ('out_SaoOffsetVal_addr_2', src/deBin.cpp:218) [116]  (0 ns)
	'store' operation ('store_ln218', src/deBin.cpp:218) of variable 'tmp_5', src/deBin.cpp:218 on array 'out_SaoOffsetVal' [131]  (2.32 ns)

 <State 3>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln220', src/deBin.cpp:220) [120]  (1.74 ns)
	'getelementptr' operation ('out_SaoOffsetVal_addr_4', src/deBin.cpp:220) [122]  (0 ns)
	'store' operation ('store_ln220', src/deBin.cpp:220) of variable 'tmp_7', src/deBin.cpp:220 on array 'out_SaoOffsetVal' [135]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
