Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 22 21:44:29 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_Master_Top_timing_summary_routed.rpt -pb SPI_Master_Top_timing_summary_routed.pb -rpx SPI_Master_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_Master_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Debounce/r_1kHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.936        0.000                      0                  143        0.162        0.000                      0                  143        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.936        0.000                      0                  143        0.162        0.000                      0                  143        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.146ns (24.109%)  route 3.607ns (75.891%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.812     9.900    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  U_Packet_Controller/timer_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519    14.860    U_Packet_Controller/CLK
    SLICE_X60Y49         FDRE                                         r  U_Packet_Controller/timer_counter_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X60Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.836    U_Packet_Controller/timer_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.146ns (24.109%)  route 3.607ns (75.891%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.812     9.900    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  U_Packet_Controller/timer_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519    14.860    U_Packet_Controller/CLK
    SLICE_X60Y49         FDRE                                         r  U_Packet_Controller/timer_counter_reg[2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X60Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.836    U_Packet_Controller/timer_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.146ns (24.109%)  route 3.607ns (75.891%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.812     9.900    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  U_Packet_Controller/timer_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519    14.860    U_Packet_Controller/CLK
    SLICE_X60Y49         FDRE                                         r  U_Packet_Controller/timer_counter_reg[3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X60Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.836    U_Packet_Controller/timer_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.146ns (24.901%)  route 3.456ns (75.099%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.661     9.749    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    U_Packet_Controller/CLK
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[10]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.869    U_Packet_Controller/timer_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.146ns (24.901%)  route 3.456ns (75.099%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.661     9.749    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    U_Packet_Controller/CLK
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[11]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.869    U_Packet_Controller/timer_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.146ns (24.901%)  route 3.456ns (75.099%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.661     9.749    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    U_Packet_Controller/CLK
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[12]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.869    U_Packet_Controller/timer_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.146ns (24.901%)  route 3.456ns (75.099%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.661     9.749    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    U_Packet_Controller/CLK
    SLICE_X62Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[13]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.869    U_Packet_Controller/timer_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.146ns (24.864%)  route 3.463ns (75.136%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.147    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  U_Packet_Controller/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.916     6.541    U_Packet_Controller/timer_counter[8]
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.296     6.837 r  U_Packet_Controller/packet_counter[3]_i_6/O
                         net (fo=2, routed)           0.965     7.802    U_Packet_Controller/packet_counter[3]_i_6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.346    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.470 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.964    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.088 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.667     9.756    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X61Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509    14.850    U_Packet_Controller/CLK
    SLICE_X61Y51         FDRE                                         r  U_Packet_Controller/timer_counter_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.882    U_Packet_Controller/timer_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.250ns (27.172%)  route 3.350ns (72.828%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    U_Packet_Controller/CLK
    SLICE_X60Y54         FDRE                                         r  U_Packet_Controller/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  U_Packet_Controller/timer_counter_reg[18]/Q
                         net (fo=2, routed)           0.958     6.622    U_Packet_Controller/timer_counter[18]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.153     6.775 r  U_Packet_Controller/packet_counter[3]_i_7/O
                         net (fo=2, routed)           0.817     7.592    U_Packet_Controller/packet_counter[3]_i_7_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.331     7.923 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.343    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.467 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.961    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.661     9.746    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509    14.850    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[4]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.918    U_Packet_Controller/timer_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 U_Packet_Controller/timer_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Packet_Controller/timer_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.250ns (27.172%)  route 3.350ns (72.828%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    U_Packet_Controller/CLK
    SLICE_X60Y54         FDRE                                         r  U_Packet_Controller/timer_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  U_Packet_Controller/timer_counter_reg[18]/Q
                         net (fo=2, routed)           0.958     6.622    U_Packet_Controller/timer_counter[18]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.153     6.775 r  U_Packet_Controller/packet_counter[3]_i_7/O
                         net (fo=2, routed)           0.817     7.592    U_Packet_Controller/packet_counter[3]_i_7_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.331     7.923 r  U_Packet_Controller/state[1]_i_4/O
                         net (fo=1, routed)           0.420     8.343    U_Packet_Controller/state[1]_i_4_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.467 r  U_Packet_Controller/state[1]_i_2/O
                         net (fo=4, routed)           0.495     8.961    U_Packet_Controller/state[1]_i_2_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.085 r  U_Packet_Controller/timer_counter[31]_i_1/O
                         net (fo=32, routed)          0.661     9.746    U_Packet_Controller/timer_counter[31]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509    14.850    U_Packet_Controller/CLK
    SLICE_X60Y50         FDRE                                         r  U_Packet_Controller/timer_counter_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.918    U_Packet_Controller/timer_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_Debounce/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    U_Debounce/CLK
    SLICE_X59Y55         FDCE                                         r  U_Debounce/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Debounce/counter_reg[4]/Q
                         net (fo=9, routed)           0.081     1.697    U_Debounce/counter[4]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  U_Debounce/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.742    U_Debounce/counter_0[7]
    SLICE_X58Y55         FDCE                                         r  U_Debounce/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     1.989    U_Debounce/CLK
    SLICE_X58Y55         FDCE                                         r  U_Debounce/counter_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y55         FDCE (Hold_fdce_C_D)         0.092     1.580    U_Debounce/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_Debounce/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    U_Debounce/CLK
    SLICE_X59Y55         FDCE                                         r  U_Debounce/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Debounce/counter_reg[4]/Q
                         net (fo=9, routed)           0.082     1.698    U_Debounce/counter[4]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  U_Debounce/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.743    U_Debounce/counter_0[5]
    SLICE_X58Y55         FDCE                                         r  U_Debounce/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     1.989    U_Debounce/CLK
    SLICE_X58Y55         FDCE                                         r  U_Debounce/counter_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y55         FDCE (Hold_fdce_C_D)         0.091     1.579    U_Debounce/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_Packet_Controller/spi_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/temp_tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    U_Packet_Controller/CLK
    SLICE_X62Y52         FDRE                                         r  U_Packet_Controller/spi_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_Packet_Controller/spi_tx_data_reg[1]/Q
                         net (fo=1, routed)           0.085     1.703    U_SPI_Master/temp_tx_data_reg_reg[7]_0[0]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.748 r  U_SPI_Master/temp_tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_SPI_Master/temp_tx_data_next[1]
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    U_SPI_Master/CLK
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.092     1.582    U_SPI_Master/temp_tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_Packet_Controller/spi_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/temp_tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    U_Packet_Controller/CLK
    SLICE_X62Y52         FDRE                                         r  U_Packet_Controller/spi_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_Packet_Controller/spi_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.086     1.704    U_SPI_Master/temp_tx_data_reg_reg[7]_0[1]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.749 r  U_SPI_Master/temp_tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    U_SPI_Master/temp_tx_data_next[2]
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    U_SPI_Master/CLK
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091     1.581    U_SPI_Master/temp_tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SPI_Master/sclk_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/sclk_counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    U_SPI_Master/CLK
    SLICE_X65Y52         FDCE                                         r  U_SPI_Master/sclk_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SPI_Master/sclk_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.161     1.780    U_SPI_Master/sclk_counter_reg[5]
    SLICE_X64Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  U_SPI_Master/sclk_counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.825    U_SPI_Master/sclk_counter_next[6]
    SLICE_X64Y52         FDCE                                         r  U_SPI_Master/sclk_counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    U_SPI_Master/CLK
    SLICE_X64Y52         FDCE                                         r  U_SPI_Master/sclk_counter_reg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121     1.611    U_SPI_Master/sclk_counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_Packet_Controller/spi_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/temp_tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    U_Packet_Controller/CLK
    SLICE_X62Y52         FDRE                                         r  U_Packet_Controller/spi_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_Packet_Controller/spi_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.139     1.757    U_Packet_Controller/spi_tx_data[0]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  U_Packet_Controller/temp_tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_SPI_Master/D[0]
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    U_SPI_Master/CLK
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.092     1.582    U_SPI_Master/temp_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_SPI_Master/temp_tx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/temp_tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    U_SPI_Master/CLK
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SPI_Master/temp_tx_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.156     1.774    U_SPI_Master/temp_tx_data_reg_reg_n_0_[2]
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.816 r  U_SPI_Master/temp_tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_SPI_Master/temp_tx_data_next[3]
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    U_SPI_Master/CLK
    SLICE_X63Y52         FDCE                                         r  U_SPI_Master/temp_tx_data_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.107     1.584    U_SPI_Master/temp_tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_SPI_Master/sclk_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/sclk_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.464%)  route 0.148ns (41.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    U_SPI_Master/CLK
    SLICE_X64Y52         FDCE                                         r  U_SPI_Master/sclk_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_SPI_Master/sclk_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.148     1.790    U_SPI_Master/sclk_counter_reg[2]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  U_SPI_Master/sclk_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_SPI_Master/sclk_counter_next[4]
    SLICE_X64Y52         FDCE                                         r  U_SPI_Master/sclk_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     1.992    U_SPI_Master/CLK
    SLICE_X64Y52         FDCE                                         r  U_SPI_Master/sclk_counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121     1.598    U_SPI_Master/sclk_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_SPI_Master/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Master/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.498%)  route 0.190ns (50.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.476    U_SPI_Master/CLK
    SLICE_X65Y54         FDCE                                         r  U_SPI_Master/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_SPI_Master/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.190     1.807    U_SPI_Master/state_reg[0]
    SLICE_X64Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.852 r  U_SPI_Master/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_SPI_Master/state_next__0[1]
    SLICE_X64Y53         FDCE                                         r  U_SPI_Master/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.991    U_SPI_Master/CLK
    SLICE_X64Y53         FDCE                                         r  U_SPI_Master/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X64Y53         FDCE (Hold_fdce_C_D)         0.120     1.612    U_SPI_Master/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_Debounce/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.493%)  route 0.162ns (46.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.475    U_Debounce/CLK
    SLICE_X59Y55         FDCE                                         r  U_Debounce/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Debounce/counter_reg[4]/Q
                         net (fo=9, routed)           0.162     1.778    U_Debounce/counter[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  U_Debounce/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_Debounce/counter_0[6]
    SLICE_X58Y54         FDCE                                         r  U_Debounce/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     1.989    U_Debounce/CLK
    SLICE_X58Y54         FDCE                                         r  U_Debounce/counter_reg[6]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y54         FDCE (Hold_fdce_C_D)         0.091     1.582    U_Debounce/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   U_Debounce/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y55   U_Debounce/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   U_Debounce/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   U_Debounce/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   U_Debounce/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   U_Debounce/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   U_Debounce/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   U_Debounce/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y51   U_Debounce/r_1kHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y51   U_Debounce/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   U_Debounce/r_1kHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   U_Packet_Controller/packet_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   U_Packet_Controller/packet_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   U_Packet_Controller/packet_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   U_Packet_Controller/packet_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   U_Packet_Controller/spi_tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   U_Packet_Controller/spi_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   U_Packet_Controller/spi_tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   U_Packet_Controller/spi_tx_data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   U_Debounce/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   U_Debounce/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   U_Debounce/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   U_Debounce/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   U_Debounce/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   U_Debounce/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   U_Debounce/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y53   U_Packet_Controller/byte_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y53   U_Packet_Controller/byte_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   U_Packet_Controller/sequence_done_reg/C



