Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: BRYANT_RCA_6B.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BRYANT_RCA_6B.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BRYANT_RCA_6B"
Output Format                      : NGC
Target Device                      : xc4vfx12-12-sf363

---- Source Options
Top Module Name                    : BRYANT_RCA_6B
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd" in Library work.
Architecture beh_first_bs of Entity BRYANT_first_bslice is up to date.
Architecture beh_bs of Entity BRYANT_gen_bslice is up to date.
Architecture reg16bit_arch of Entity BRYANT_firstreg is up to date.
Architecture reg16bit_arch of Entity BRYANT_lastreg is up to date.
Architecture reg16bit_arch of Entity BRYANT_genreg is up to date.
Architecture reg16bit_arch of Entity BRYANT_sumreg is up to date.
Architecture beh_first_2b of Entity BRYANT_rca_first_2b is up to date.
Architecture beh_gen_2b of Entity BRYANT_rca_gen_2b is up to date.
Architecture beh_first_4b of Entity BRYANT_rca_first_4b is up to date.
Architecture beh_gen_4b of Entity BRYANT_rca_gen_4b is up to date.
Architecture beh_first_6b of Entity BRYANT_rca_first_6b is up to date.
Architecture beh_gen_6b of Entity BRYANT_rca_gen_6b is up to date.
Architecture beh_first_8b of Entity BRYANT_rca_first_8b is up to date.
Architecture beh_gen_8b of Entity BRYANT_rca_gen_8b is up to date.
Compiling vhdl file "/home/ise/virtualboxtesting/BRYANT_RCA_6B.vhd" in Library work.
Entity <BRYANT_RCA_6B> compiled.
Entity <BRYANT_RCA_6B> (Architecture <BEH>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BRYANT_RCA_6B> in library <work> (architecture <BEH>) with generics.
	W = 24
	bbits = 6

Analyzing hierarchy for entity <BRYANT_RCA_First_6B> in library <work> (architecture <beh_first_6b>) with generics.
	BITS6 = 6

Analyzing hierarchy for entity <BRYANT_GenReg> in library <work> (architecture <reg16bit_arch>) with generics.
	bbits = 6
	w = 18

Analyzing hierarchy for entity <BRYANT_RCA_GEN_6B> in library <work> (architecture <beh_gen_6b>) with generics.
	BITS6 = 6

Analyzing hierarchy for entity <BRYANT_GenReg> in library <work> (architecture <reg16bit_arch>) with generics.
	bbits = 6
	w = 12

Analyzing hierarchy for entity <BRYANT_GenReg> in library <work> (architecture <reg16bit_arch>) with generics.
	bbits = 6
	w = 6

Analyzing hierarchy for entity <BRYANT_LastReg> in library <work> (architecture <reg16bit_arch>) with generics.
	bbits = 6

Analyzing hierarchy for entity <BRYANT_First_BSlice> in library <work> (architecture <beh_first_bs>).

Analyzing hierarchy for entity <BRYANT_GEN_BSlice> in library <work> (architecture <beh_bs>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <BRYANT_RCA_6B> in library <work> (Architecture <BEH>).
	W = 24
	bbits = 6
Entity <BRYANT_RCA_6B> analyzed. Unit <BRYANT_RCA_6B> generated.

Analyzing generic Entity <BRYANT_RCA_First_6B> in library <work> (Architecture <beh_first_6b>).
	BITS6 = 6
Entity <BRYANT_RCA_First_6B> analyzed. Unit <BRYANT_RCA_First_6B> generated.

Analyzing Entity <BRYANT_First_BSlice> in library <work> (Architecture <beh_first_bs>).
Entity <BRYANT_First_BSlice> analyzed. Unit <BRYANT_First_BSlice> generated.

Analyzing Entity <BRYANT_GEN_BSlice> in library <work> (Architecture <beh_bs>).
Entity <BRYANT_GEN_BSlice> analyzed. Unit <BRYANT_GEN_BSlice> generated.

Analyzing generic Entity <BRYANT_GenReg.1> in library <work> (Architecture <reg16bit_arch>).
	bbits = 6
	w = 18
Entity <BRYANT_GenReg.1> analyzed. Unit <BRYANT_GenReg.1> generated.

Analyzing generic Entity <BRYANT_RCA_GEN_6B> in library <work> (Architecture <beh_gen_6b>).
	BITS6 = 6
Entity <BRYANT_RCA_GEN_6B> analyzed. Unit <BRYANT_RCA_GEN_6B> generated.

Analyzing generic Entity <BRYANT_GenReg.2> in library <work> (Architecture <reg16bit_arch>).
	bbits = 6
	w = 12
Entity <BRYANT_GenReg.2> analyzed. Unit <BRYANT_GenReg.2> generated.

Analyzing generic Entity <BRYANT_GenReg.3> in library <work> (Architecture <reg16bit_arch>).
	bbits = 6
	w = 6
Entity <BRYANT_GenReg.3> analyzed. Unit <BRYANT_GenReg.3> generated.

Analyzing generic Entity <BRYANT_LastReg> in library <work> (Architecture <reg16bit_arch>).
	bbits = 6
Entity <BRYANT_LastReg> analyzed. Unit <BRYANT_LastReg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BRYANT_GenReg_1>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
    Found 18-bit register for signal <sAout>.
    Found 18-bit register for signal <sBout>.
    Found 1-bit register for signal <scarryout>.
    Found 6-bit register for signal <sSumout>.
    Summary:
	inferred  43 D-type flip-flop(s).
Unit <BRYANT_GenReg_1> synthesized.


Synthesizing Unit <BRYANT_GenReg_2>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
    Found 12-bit register for signal <sAout>.
    Found 12-bit register for signal <sBout>.
    Found 1-bit register for signal <scarryout>.
    Found 6-bit register for signal <sSumout>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <BRYANT_GenReg_2> synthesized.


Synthesizing Unit <BRYANT_GenReg_3>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
    Found 6-bit register for signal <sAout>.
    Found 6-bit register for signal <sBout>.
    Found 1-bit register for signal <scarryout>.
    Found 6-bit register for signal <sSumout>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <BRYANT_GenReg_3> synthesized.


Synthesizing Unit <BRYANT_LastReg>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
    Found 1-bit register for signal <scarryout>.
    Found 6-bit register for signal <sSumout>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <BRYANT_LastReg> synthesized.


Synthesizing Unit <BRYANT_First_BSlice>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
    Found 1-bit xor2 for signal <SUM_Q>.
Unit <BRYANT_First_BSlice> synthesized.


Synthesizing Unit <BRYANT_GEN_BSlice>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
    Found 1-bit xor2 for signal <SUM_Q>.
    Found 1-bit xor2 for signal <Carry_Q$xor0000> created at line 55.
Unit <BRYANT_GEN_BSlice> synthesized.


Synthesizing Unit <BRYANT_RCA_First_6B>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
Unit <BRYANT_RCA_First_6B> synthesized.


Synthesizing Unit <BRYANT_RCA_GEN_6B>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_COMPONENTS.vhd".
Unit <BRYANT_RCA_GEN_6B> synthesized.


Synthesizing Unit <BRYANT_RCA_6B>.
    Related source file is "/home/ise/virtualboxtesting/BRYANT_RCA_6B.vhd".
Unit <BRYANT_RCA_6B> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 14
 1-bit register                                        : 4
 12-bit register                                       : 2
 18-bit register                                       : 2
 6-bit register                                        : 6
# Xors                                                 : 47
 1-bit xor2                                            : 47

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100
# Xors                                                 : 47
 1-bit xor2                                            : 47

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <BRYANT_RCA_6B> ...

Optimizing unit <BRYANT_GenReg_1> ...

Optimizing unit <BRYANT_GenReg_2> ...

Optimizing unit <BRYANT_GenReg_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BRYANT_RCA_6B, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BRYANT_RCA_6B.ngr
Top Level Output File Name         : BRYANT_RCA_6B
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 80
#      LUT2                        : 10
#      LUT2_L                      : 3
#      LUT3                        : 23
#      LUT3_D                      : 3
#      LUT4                        : 29
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXF5                       : 6
# FlipFlops/Latches                : 100
#      FDRE                        : 100
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 50
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx12sf363-12 

 Number of Slices:                       63  out of   5472     1%  
 Number of Slice Flip Flops:             94  out of  10944     0%  
 Number of 4 input LUTs:                 74  out of  10944     0%  
 Number of IOs:                          76
 Number of bonded IOBs:                  76  out of    240    31%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 2.006ns (Maximum Frequency: 498.529MHz)
   Minimum input arrival time before clock: 3.802ns
   Maximum output required time after clock: 3.793ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.006ns (frequency: 498.529MHz)
  Total number of paths / destination ports: 315 / 57
-------------------------------------------------------------------------
Delay:               2.006ns (Levels of Logic = 3)
  Source:            InstBRYANT_RCA_GEN_REG3/sBout_3 (FF)
  Destination:       InstBRYANT_RCA_Last_REG1/sSumout_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: InstBRYANT_RCA_GEN_REG3/sBout_3 to InstBRYANT_RCA_Last_REG1/sSumout_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.272   0.565  InstBRYANT_RCA_GEN_REG3/sBout_3 (InstBRYANT_RCA_GEN_REG3/sBout_3)
     LUT4_D:I0->O          2   0.147   0.567  c431_SW0 (N15)
     LUT4:I0->O            1   0.147   0.000  s4<5>1_F (N79)
     MUXF5:I0->O           1   0.291   0.000  s4<5>1 (s4<5>)
     FDRE:D                    0.017          InstBRYANT_RCA_Last_REG1/sSumout_5
    ----------------------------------------
    Total                      2.006ns (0.874ns logic, 1.132ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 290 / 243
-------------------------------------------------------------------------
Offset:              3.802ns (Levels of Logic = 6)
  Source:            Op_A<1> (PAD)
  Destination:       InstBRYANT_RCA_GEN_REG1/sSumout_5 (FF)
  Destination Clock: clk rising

  Data Path: Op_A<1> to InstBRYANT_RCA_GEN_REG1/sSumout_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.754   0.567  Op_A_1_IBUF (Op_A_1_IBUF)
     LUT4:I0->O            2   0.147   0.401  c141 (c1_bdd6)
     LUT3:I2->O            2   0.147   0.401  c131 (c1_bdd4)
     LUT3:I2->O            2   0.147   0.401  c121 (c1_bdd2)
     LUT3:I2->O            2   0.147   0.527  c111 (c1_bdd0)
     LUT3:I0->O            1   0.147   0.000  s1<5>1 (s1<5>)
     FDRE:D                    0.017          InstBRYANT_RCA_GEN_REG1/sSumout_5
    ----------------------------------------
    Total                      3.802ns (1.506ns logic, 2.296ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.793ns (Levels of Logic = 1)
  Source:            InstBRYANT_RCA_Last_REG1/scarryout (FF)
  Destination:       Carry_Q (PAD)
  Source Clock:      clk rising

  Data Path: InstBRYANT_RCA_Last_REG1/scarryout to Carry_Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.272   0.266  InstBRYANT_RCA_Last_REG1/scarryout (InstBRYANT_RCA_Last_REG1/scarryout)
     OBUF:I->O                 3.255          Carry_Q_OBUF (Carry_Q)
    ----------------------------------------
    Total                      3.793ns (3.527ns logic, 0.266ns route)
                                       (93.0% logic, 7.0% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.61 secs
 
--> 


Total memory usage is 633628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)


